// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
// Date        : Fri Dec  9 16:48:41 2022
// Host        : c111-6.eecs.berkeley.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
// Command     : write_verilog -force post_route.v
// Design      : z1top
// Purpose     : This is a Verilog netlist of the current design or from a specific cell of the design. The output is an
//               IEEE 1364-2001 compliant Verilog HDL file that contains netlist information obtained from the input
//               design files.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module ADDER
   (out,
    Q,
    S,
    mem_reg_3_3,
    mem_reg_3_3_0,
    \pc_register_q_reg[16] ,
    \pc_register_q_reg[20] ,
    \pc_register_q_reg[24] ,
    \pc_register_q_reg[28] ,
    \pc_register_q_reg[31] );
  output [30:0]out;
  input [29:0]Q;
  input [3:0]S;
  input [3:0]mem_reg_3_3;
  input [3:0]mem_reg_3_3_0;
  input [3:0]\pc_register_q_reg[16] ;
  input [3:0]\pc_register_q_reg[20] ;
  input [3:0]\pc_register_q_reg[24] ;
  input [3:0]\pc_register_q_reg[28] ;
  input [2:0]\pc_register_q_reg[31] ;

  wire \<const0> ;
  wire [29:0]Q;
  wire [3:0]S;
  wire mem_reg_0_0_i_33_n_1;
  wire mem_reg_0_0_i_37_n_1;
  wire mem_reg_0_0_i_42_n_1;
  wire mem_reg_0_0_i_47_n_1;
  wire [3:0]mem_reg_3_3;
  wire [3:0]mem_reg_3_3_0;
  wire [30:0]out;
  wire out_i_5_n_1;
  wire [3:0]\pc_register_q_reg[16] ;
  wire [3:0]\pc_register_q_reg[20] ;
  wire \pc_register_q_reg[20]_i_2_n_1 ;
  wire [3:0]\pc_register_q_reg[24] ;
  wire \pc_register_q_reg[24]_i_2_n_1 ;
  wire [3:0]\pc_register_q_reg[28] ;
  wire [2:0]\pc_register_q_reg[31] ;
  wire [3:0]NLW_mem_reg_0_0_i_33_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_37_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_42_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_47_CO_UNCONNECTED;
  wire [3:0]NLW_out_i_5_CO_UNCONNECTED;
  wire [3:0]\NLW_pc_register_q_reg[20]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_pc_register_q_reg[24]_i_2_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_0_i_33
       (.CI(mem_reg_0_0_i_37_n_1),
        .CO({mem_reg_0_0_i_33_n_1,NLW_mem_reg_0_0_i_33_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[15:12]),
        .O(out[15:12]),
        .S(\pc_register_q_reg[16] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_0_i_37
       (.CI(mem_reg_0_0_i_42_n_1),
        .CO({mem_reg_0_0_i_37_n_1,NLW_mem_reg_0_0_i_37_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[11:8]),
        .O(out[11:8]),
        .S(mem_reg_3_3_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_0_i_42
       (.CI(mem_reg_0_0_i_47_n_1),
        .CO({mem_reg_0_0_i_42_n_1,NLW_mem_reg_0_0_i_42_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[7:4]),
        .O(out[7:4]),
        .S(mem_reg_3_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_0_i_47
       (.CI(\<const0> ),
        .CO({mem_reg_0_0_i_47_n_1,NLW_mem_reg_0_0_i_47_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[3:0]),
        .O(out[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 out_i_1
       (.CI(out_i_5_n_1),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,Q[29:28]}),
        .O(out[30:28]),
        .S({\<const0> ,\pc_register_q_reg[31] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 out_i_5
       (.CI(\pc_register_q_reg[24]_i_2_n_1 ),
        .CO({out_i_5_n_1,NLW_out_i_5_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[27:24]),
        .O(out[27:24]),
        .S(\pc_register_q_reg[28] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pc_register_q_reg[20]_i_2 
       (.CI(mem_reg_0_0_i_33_n_1),
        .CO({\pc_register_q_reg[20]_i_2_n_1 ,\NLW_pc_register_q_reg[20]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[19:16]),
        .O(out[19:16]),
        .S(\pc_register_q_reg[20] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pc_register_q_reg[24]_i_2 
       (.CI(\pc_register_q_reg[20]_i_2_n_1 ),
        .CO({\pc_register_q_reg[24]_i_2_n_1 ,\NLW_pc_register_q_reg[24]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[23:20]),
        .O(out[23:20]),
        .S(\pc_register_q_reg[24] ));
endmodule

(* ORIG_REF_NAME = "ADDER" *) 
module ADDER_4
   (out,
    Q);
  output [28:0]out;
  input [29:0]Q;

  wire \<const0> ;
  wire [29:0]Q;
  wire mem_reg_0_0_i_60_n_1;
  wire mem_reg_0_0_i_62_n_1;
  wire mem_reg_0_0_i_68_n_1;
  wire mem_reg_0_0_i_74_n_1;
  wire [28:0]out;
  wire out_i_11_n_1;
  wire out_i_19_n_1;
  wire out_i_3_n_1;
  wire [3:0]NLW_mem_reg_0_0_i_60_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_62_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_68_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_74_CO_UNCONNECTED;
  wire [3:0]NLW_out_i_11_CO_UNCONNECTED;
  wire [3:0]NLW_out_i_19_CO_UNCONNECTED;
  wire [3:0]NLW_out_i_3_CO_UNCONNECTED;

  GND GND
       (.G(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_0_i_60
       (.CI(mem_reg_0_0_i_62_n_1),
        .CO({mem_reg_0_0_i_60_n_1,NLW_mem_reg_0_0_i_60_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[16:13]),
        .O(out[15:12]),
        .S(Q[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_0_i_62
       (.CI(mem_reg_0_0_i_68_n_1),
        .CO({mem_reg_0_0_i_62_n_1,NLW_mem_reg_0_0_i_62_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[12:9]),
        .O(out[11:8]),
        .S(Q[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_0_i_68
       (.CI(mem_reg_0_0_i_74_n_1),
        .CO({mem_reg_0_0_i_68_n_1,NLW_mem_reg_0_0_i_68_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[8:5]),
        .O(out[7:4]),
        .S(Q[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_0_i_74
       (.CI(\<const0> ),
        .CO({mem_reg_0_0_i_74_n_1,NLW_mem_reg_0_0_i_74_CO_UNCONNECTED[2:0]}),
        .CYINIT(Q[0]),
        .DI(Q[4:1]),
        .O(out[3:0]),
        .S(Q[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 out_i_11
       (.CI(out_i_19_n_1),
        .CO({out_i_11_n_1,NLW_out_i_11_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[24:21]),
        .O(out[23:20]),
        .S(Q[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 out_i_19
       (.CI(mem_reg_0_0_i_60_n_1),
        .CO({out_i_19_n_1,NLW_out_i_19_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[20:17]),
        .O(out[19:16]),
        .S(Q[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 out_i_3
       (.CI(out_i_11_n_1),
        .CO({out_i_3_n_1,NLW_out_i_3_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[28:25]),
        .O(out[27:24]),
        .S(Q[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pc_register_q_reg[31]_i_3 
       (.CI(out_i_3_n_1),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(out[28]),
        .S({\<const0> ,\<const0> ,\<const0> ,Q[29]}));
endmodule

(* ORIG_REF_NAME = "ADDER" *) 
module ADDER_5
   (out,
    Q);
  output [28:0]out;
  input [29:0]Q;

  wire \<const0> ;
  wire [29:0]Q;
  wire \mem_reg[1][10]_i_2_n_1 ;
  wire \mem_reg[1][14]_i_2_n_1 ;
  wire \mem_reg[1][18]_i_2_n_1 ;
  wire \mem_reg[1][22]_i_2_n_1 ;
  wire \mem_reg[1][26]_i_2_n_1 ;
  wire \mem_reg[1][30]_i_2_n_1 ;
  wire \mem_reg[1][6]_i_2_n_1 ;
  wire [28:0]out;
  wire [3:0]\NLW_mem_reg[1][10]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_mem_reg[1][14]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_mem_reg[1][18]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_mem_reg[1][22]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_mem_reg[1][26]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_mem_reg[1][30]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_mem_reg[1][6]_i_2_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \mem_reg[1][10]_i_2 
       (.CI(\mem_reg[1][6]_i_2_n_1 ),
        .CO({\mem_reg[1][10]_i_2_n_1 ,\NLW_mem_reg[1][10]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[8:5]),
        .O(out[7:4]),
        .S(Q[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \mem_reg[1][14]_i_2 
       (.CI(\mem_reg[1][10]_i_2_n_1 ),
        .CO({\mem_reg[1][14]_i_2_n_1 ,\NLW_mem_reg[1][14]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[12:9]),
        .O(out[11:8]),
        .S(Q[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \mem_reg[1][18]_i_2 
       (.CI(\mem_reg[1][14]_i_2_n_1 ),
        .CO({\mem_reg[1][18]_i_2_n_1 ,\NLW_mem_reg[1][18]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[16:13]),
        .O(out[15:12]),
        .S(Q[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \mem_reg[1][22]_i_2 
       (.CI(\mem_reg[1][18]_i_2_n_1 ),
        .CO({\mem_reg[1][22]_i_2_n_1 ,\NLW_mem_reg[1][22]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[20:17]),
        .O(out[19:16]),
        .S(Q[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \mem_reg[1][26]_i_2 
       (.CI(\mem_reg[1][22]_i_2_n_1 ),
        .CO({\mem_reg[1][26]_i_2_n_1 ,\NLW_mem_reg[1][26]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[24:21]),
        .O(out[23:20]),
        .S(Q[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \mem_reg[1][30]_i_2 
       (.CI(\mem_reg[1][26]_i_2_n_1 ),
        .CO({\mem_reg[1][30]_i_2_n_1 ,\NLW_mem_reg[1][30]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(Q[28:25]),
        .O(out[27:24]),
        .S(Q[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mem_reg[1][31]_i_7 
       (.CI(\mem_reg[1][30]_i_2_n_1 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(out[28]),
        .S({\<const0> ,\<const0> ,\<const0> ,Q[29]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \mem_reg[1][6]_i_2 
       (.CI(\<const0> ),
        .CO({\mem_reg[1][6]_i_2_n_1 ,\NLW_mem_reg[1][6]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(Q[0]),
        .DI(Q[4:1]),
        .O(out[3:0]),
        .S(Q[4:1]));
endmodule

module ALU
   (data0,
    data1,
    CO,
    \alu_register_q[0]_i_21 ,
    data11,
    \pc_decode_register_q_reg[6] ,
    \pc_decode_register_q_reg[9] ,
    \pc_decode_register_q_reg[13] ,
    b_mux_sel,
    a_mux_out,
    S,
    \alu_register_q[0]_i_4 ,
    mem_reg_0_0_i_57,
    mem_reg_0_0_i_45,
    mem_reg_0_0_i_33,
    \alu_register_q[16]_i_4 ,
    \alu_register_q[20]_i_4 ,
    \alu_register_q[24]_i_4 ,
    \alu_register_q[28]_i_4 ,
    DI,
    \alu_register_q_reg[0]_i_46_0 ,
    \alu_register_q_reg[0]_i_22_0 ,
    \alu_register_q_reg[0]_i_22_1 ,
    \alu_register_q_reg[0]_i_7_0 ,
    \alu_register_q_reg[0]_i_7_1 ,
    \alu_register_q[0]_i_2 ,
    \alu_register_q[0]_i_2_0 ,
    \alu_register_q_reg[0]_i_37_0 ,
    \alu_register_q_reg[0]_i_37_1 ,
    \alu_register_q_reg[0]_i_13_0 ,
    \alu_register_q_reg[0]_i_6_0 ,
    \alu_register_q[0]_i_2_1 ,
    \alu_register_q[0]_i_2_2 ,
    D,
    b_mux_out,
    Q);
  output [31:0]data0;
  output [31:0]data1;
  output [0:0]CO;
  output [0:0]\alu_register_q[0]_i_21 ;
  output [30:0]data11;
  output \pc_decode_register_q_reg[6] ;
  output \pc_decode_register_q_reg[9] ;
  output \pc_decode_register_q_reg[13] ;
  output b_mux_sel;
  input [30:0]a_mux_out;
  input [0:0]S;
  input [3:0]\alu_register_q[0]_i_4 ;
  input [3:0]mem_reg_0_0_i_57;
  input [3:0]mem_reg_0_0_i_45;
  input [3:0]mem_reg_0_0_i_33;
  input [3:0]\alu_register_q[16]_i_4 ;
  input [3:0]\alu_register_q[20]_i_4 ;
  input [3:0]\alu_register_q[24]_i_4 ;
  input [3:0]\alu_register_q[28]_i_4 ;
  input [3:0]DI;
  input [3:0]\alu_register_q_reg[0]_i_46_0 ;
  input [3:0]\alu_register_q_reg[0]_i_22_0 ;
  input [3:0]\alu_register_q_reg[0]_i_22_1 ;
  input [3:0]\alu_register_q_reg[0]_i_7_0 ;
  input [3:0]\alu_register_q_reg[0]_i_7_1 ;
  input [3:0]\alu_register_q[0]_i_2 ;
  input [3:0]\alu_register_q[0]_i_2_0 ;
  input [2:0]\alu_register_q_reg[0]_i_37_0 ;
  input [3:0]\alu_register_q_reg[0]_i_37_1 ;
  input [3:0]\alu_register_q_reg[0]_i_13_0 ;
  input [3:0]\alu_register_q_reg[0]_i_6_0 ;
  input [0:0]\alu_register_q[0]_i_2_1 ;
  input [3:0]\alu_register_q[0]_i_2_2 ;
  input [30:0]D;
  input [30:0]b_mux_out;
  input [4:0]Q;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]CO;
  wire [30:0]D;
  wire [3:0]DI;
  wire [4:0]Q;
  wire [0:0]S;
  wire [30:0]a_mux_out;
  wire [3:0]\alu_register_q[0]_i_2 ;
  wire [0:0]\alu_register_q[0]_i_21 ;
  wire [3:0]\alu_register_q[0]_i_2_0 ;
  wire [0:0]\alu_register_q[0]_i_2_1 ;
  wire [3:0]\alu_register_q[0]_i_2_2 ;
  wire [3:0]\alu_register_q[0]_i_4 ;
  wire [3:0]\alu_register_q[16]_i_4 ;
  wire \alu_register_q[19]_i_16_n_1 ;
  wire \alu_register_q[19]_i_17_n_1 ;
  wire \alu_register_q[19]_i_18_n_1 ;
  wire \alu_register_q[19]_i_19_n_1 ;
  wire [3:0]\alu_register_q[20]_i_4 ;
  wire \alu_register_q[23]_i_19_n_1 ;
  wire \alu_register_q[23]_i_20_n_1 ;
  wire \alu_register_q[23]_i_21_n_1 ;
  wire \alu_register_q[23]_i_22_n_1 ;
  wire [3:0]\alu_register_q[24]_i_4 ;
  wire \alu_register_q[27]_i_18_n_1 ;
  wire \alu_register_q[27]_i_19_n_1 ;
  wire \alu_register_q[27]_i_20_n_1 ;
  wire \alu_register_q[27]_i_21_n_1 ;
  wire [3:0]\alu_register_q[28]_i_4 ;
  wire [3:0]\alu_register_q_reg[0]_i_13_0 ;
  wire \alu_register_q_reg[0]_i_13_n_1 ;
  wire [3:0]\alu_register_q_reg[0]_i_22_0 ;
  wire [3:0]\alu_register_q_reg[0]_i_22_1 ;
  wire \alu_register_q_reg[0]_i_22_n_1 ;
  wire [2:0]\alu_register_q_reg[0]_i_37_0 ;
  wire [3:0]\alu_register_q_reg[0]_i_37_1 ;
  wire \alu_register_q_reg[0]_i_37_n_1 ;
  wire [3:0]\alu_register_q_reg[0]_i_46_0 ;
  wire \alu_register_q_reg[0]_i_46_n_1 ;
  wire \alu_register_q_reg[0]_i_51_n_1 ;
  wire \alu_register_q_reg[0]_i_60_n_1 ;
  wire [3:0]\alu_register_q_reg[0]_i_6_0 ;
  wire [3:0]\alu_register_q_reg[0]_i_7_0 ;
  wire [3:0]\alu_register_q_reg[0]_i_7_1 ;
  wire \alu_register_q_reg[19]_i_10_n_1 ;
  wire \alu_register_q_reg[19]_i_9_n_1 ;
  wire \alu_register_q_reg[20]_i_6_n_1 ;
  wire \alu_register_q_reg[23]_i_10_n_1 ;
  wire \alu_register_q_reg[23]_i_9_n_1 ;
  wire \alu_register_q_reg[24]_i_6_n_1 ;
  wire \alu_register_q_reg[27]_i_10_n_1 ;
  wire \alu_register_q_reg[27]_i_9_n_1 ;
  wire \alu_register_q_reg[28]_i_6_n_1 ;
  wire [30:0]b_mux_out;
  wire b_mux_sel;
  wire [31:0]data0;
  wire [31:0]data1;
  wire [30:0]data11;
  wire mem_reg_0_0_i_104_n_1;
  wire mem_reg_0_0_i_112_n_1;
  wire mem_reg_0_0_i_113_n_1;
  wire mem_reg_0_0_i_123_n_1;
  wire mem_reg_0_0_i_131_n_1;
  wire mem_reg_0_0_i_132_n_1;
  wire mem_reg_0_0_i_157_n_1;
  wire mem_reg_0_0_i_158_n_1;
  wire mem_reg_0_0_i_159_n_1;
  wire mem_reg_0_0_i_160_n_1;
  wire mem_reg_0_0_i_192_n_1;
  wire mem_reg_0_0_i_193_n_1;
  wire mem_reg_0_0_i_194_n_1;
  wire mem_reg_0_0_i_195_n_1;
  wire mem_reg_0_0_i_218_n_1;
  wire mem_reg_0_0_i_219_n_1;
  wire mem_reg_0_0_i_220_n_1;
  wire mem_reg_0_0_i_221_n_1;
  wire mem_reg_0_0_i_234_n_1;
  wire mem_reg_0_0_i_246_n_1;
  wire mem_reg_0_0_i_247_n_1;
  wire mem_reg_0_0_i_248_n_1;
  wire mem_reg_0_0_i_249_n_1;
  wire [3:0]mem_reg_0_0_i_33;
  wire [3:0]mem_reg_0_0_i_45;
  wire [3:0]mem_reg_0_0_i_57;
  wire mem_reg_0_0_i_67_n_1;
  wire mem_reg_0_0_i_74_n_1;
  wire mem_reg_0_0_i_75_n_1;
  wire mem_reg_0_0_i_85_n_1;
  wire mem_reg_0_0_i_93_n_1;
  wire mem_reg_0_0_i_94_n_1;
  wire out_i_38_n_1;
  wire out_i_39_n_1;
  wire out_i_40_n_1;
  wire \pc_decode_register_q_reg[13] ;
  wire \pc_decode_register_q_reg[6] ;
  wire \pc_decode_register_q_reg[9] ;
  wire [3:0]\NLW_alu_register_q_reg[0]_i_13_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_register_q_reg[0]_i_22_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_register_q_reg[0]_i_37_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_register_q_reg[0]_i_46_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_register_q_reg[0]_i_51_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_register_q_reg[0]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_register_q_reg[0]_i_60_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_register_q_reg[0]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_register_q_reg[19]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_register_q_reg[19]_i_9_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_register_q_reg[20]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_register_q_reg[23]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_register_q_reg[23]_i_9_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_register_q_reg[24]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_register_q_reg[27]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_register_q_reg[27]_i_9_CO_UNCONNECTED ;
  wire [3:0]\NLW_alu_register_q_reg[28]_i_6_CO_UNCONNECTED ;
  wire [3:0]NLW_mem_reg_0_0_i_104_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_112_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_113_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_123_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_131_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_132_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_67_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_74_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_75_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_85_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_93_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_94_CO_UNCONNECTED;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_register_q[19]_i_16 
       (.I0(a_mux_out[19]),
        .I1(b_mux_out[19]),
        .O(\alu_register_q[19]_i_16_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_register_q[19]_i_17 
       (.I0(a_mux_out[18]),
        .I1(b_mux_out[18]),
        .O(\alu_register_q[19]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_register_q[19]_i_18 
       (.I0(a_mux_out[17]),
        .I1(b_mux_out[17]),
        .O(\alu_register_q[19]_i_18_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_register_q[19]_i_19 
       (.I0(a_mux_out[16]),
        .I1(b_mux_out[16]),
        .O(\alu_register_q[19]_i_19_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_register_q[23]_i_19 
       (.I0(a_mux_out[23]),
        .I1(b_mux_out[23]),
        .O(\alu_register_q[23]_i_19_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_register_q[23]_i_20 
       (.I0(a_mux_out[22]),
        .I1(b_mux_out[22]),
        .O(\alu_register_q[23]_i_20_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_register_q[23]_i_21 
       (.I0(a_mux_out[21]),
        .I1(b_mux_out[21]),
        .O(\alu_register_q[23]_i_21_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_register_q[23]_i_22 
       (.I0(a_mux_out[20]),
        .I1(b_mux_out[20]),
        .O(\alu_register_q[23]_i_22_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_register_q[27]_i_18 
       (.I0(a_mux_out[27]),
        .I1(b_mux_out[27]),
        .O(\alu_register_q[27]_i_18_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_register_q[27]_i_19 
       (.I0(a_mux_out[26]),
        .I1(b_mux_out[26]),
        .O(\alu_register_q[27]_i_19_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_register_q[27]_i_20 
       (.I0(a_mux_out[25]),
        .I1(b_mux_out[25]),
        .O(\alu_register_q[27]_i_20_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \alu_register_q[27]_i_21 
       (.I0(a_mux_out[24]),
        .I1(b_mux_out[24]),
        .O(\alu_register_q[27]_i_21_n_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_register_q_reg[0]_i_13 
       (.CI(\alu_register_q_reg[0]_i_37_n_1 ),
        .CO({\alu_register_q_reg[0]_i_13_n_1 ,\NLW_alu_register_q_reg[0]_i_13_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\alu_register_q_reg[0]_i_7_0 ),
        .S(\alu_register_q_reg[0]_i_6_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_register_q_reg[0]_i_22 
       (.CI(\alu_register_q_reg[0]_i_46_n_1 ),
        .CO({\alu_register_q_reg[0]_i_22_n_1 ,\NLW_alu_register_q_reg[0]_i_22_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\alu_register_q_reg[0]_i_7_0 ),
        .S(\alu_register_q_reg[0]_i_7_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_register_q_reg[0]_i_37 
       (.CI(\alu_register_q_reg[0]_i_51_n_1 ),
        .CO({\alu_register_q_reg[0]_i_37_n_1 ,\NLW_alu_register_q_reg[0]_i_37_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\alu_register_q_reg[0]_i_22_0 ),
        .S(\alu_register_q_reg[0]_i_13_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_register_q_reg[0]_i_46 
       (.CI(\alu_register_q_reg[0]_i_60_n_1 ),
        .CO({\alu_register_q_reg[0]_i_46_n_1 ,\NLW_alu_register_q_reg[0]_i_46_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\alu_register_q_reg[0]_i_22_0 ),
        .S(\alu_register_q_reg[0]_i_22_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_register_q_reg[0]_i_51 
       (.CI(\<const0> ),
        .CO({\alu_register_q_reg[0]_i_51_n_1 ,\NLW_alu_register_q_reg[0]_i_51_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({DI[3],\alu_register_q_reg[0]_i_37_0 }),
        .S(\alu_register_q_reg[0]_i_37_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_register_q_reg[0]_i_6 
       (.CI(\alu_register_q_reg[0]_i_13_n_1 ),
        .CO({\alu_register_q[0]_i_21 ,\NLW_alu_register_q_reg[0]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\alu_register_q[0]_i_2_1 ,\alu_register_q[0]_i_2 [2:0]}),
        .S(\alu_register_q[0]_i_2_2 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_register_q_reg[0]_i_60 
       (.CI(\<const0> ),
        .CO({\alu_register_q_reg[0]_i_60_n_1 ,\NLW_alu_register_q_reg[0]_i_60_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(DI),
        .S(\alu_register_q_reg[0]_i_46_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_register_q_reg[0]_i_7 
       (.CI(\alu_register_q_reg[0]_i_22_n_1 ),
        .CO({CO,\NLW_alu_register_q_reg[0]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(\alu_register_q[0]_i_2 ),
        .S(\alu_register_q[0]_i_2_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_register_q_reg[19]_i_10 
       (.CI(mem_reg_0_0_i_75_n_1),
        .CO({\alu_register_q_reg[19]_i_10_n_1 ,\NLW_alu_register_q_reg[19]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(a_mux_out[19:16]),
        .O(data0[19:16]),
        .S({\alu_register_q[19]_i_16_n_1 ,\alu_register_q[19]_i_17_n_1 ,\alu_register_q[19]_i_18_n_1 ,\alu_register_q[19]_i_19_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_register_q_reg[19]_i_9 
       (.CI(mem_reg_0_0_i_74_n_1),
        .CO({\alu_register_q_reg[19]_i_9_n_1 ,\NLW_alu_register_q_reg[19]_i_9_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(a_mux_out[19:16]),
        .O(data1[19:16]),
        .S(\alu_register_q[16]_i_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_register_q_reg[20]_i_6 
       (.CI(mem_reg_0_0_i_67_n_1),
        .CO({\alu_register_q_reg[20]_i_6_n_1 ,\NLW_alu_register_q_reg[20]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(data11[19:16]),
        .S(D[19:16]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_register_q_reg[23]_i_10 
       (.CI(\alu_register_q_reg[19]_i_10_n_1 ),
        .CO({\alu_register_q_reg[23]_i_10_n_1 ,\NLW_alu_register_q_reg[23]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(a_mux_out[23:20]),
        .O(data0[23:20]),
        .S({\alu_register_q[23]_i_19_n_1 ,\alu_register_q[23]_i_20_n_1 ,\alu_register_q[23]_i_21_n_1 ,\alu_register_q[23]_i_22_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_register_q_reg[23]_i_9 
       (.CI(\alu_register_q_reg[19]_i_9_n_1 ),
        .CO({\alu_register_q_reg[23]_i_9_n_1 ,\NLW_alu_register_q_reg[23]_i_9_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(a_mux_out[23:20]),
        .O(data1[23:20]),
        .S(\alu_register_q[20]_i_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_register_q_reg[24]_i_6 
       (.CI(\alu_register_q_reg[20]_i_6_n_1 ),
        .CO({\alu_register_q_reg[24]_i_6_n_1 ,\NLW_alu_register_q_reg[24]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(data11[23:20]),
        .S(D[23:20]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_register_q_reg[27]_i_10 
       (.CI(\alu_register_q_reg[23]_i_10_n_1 ),
        .CO({\alu_register_q_reg[27]_i_10_n_1 ,\NLW_alu_register_q_reg[27]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(a_mux_out[27:24]),
        .O(data0[27:24]),
        .S({\alu_register_q[27]_i_18_n_1 ,\alu_register_q[27]_i_19_n_1 ,\alu_register_q[27]_i_20_n_1 ,\alu_register_q[27]_i_21_n_1 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_register_q_reg[27]_i_9 
       (.CI(\alu_register_q_reg[23]_i_9_n_1 ),
        .CO({\alu_register_q_reg[27]_i_9_n_1 ,\NLW_alu_register_q_reg[27]_i_9_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(a_mux_out[27:24]),
        .O(data1[27:24]),
        .S(\alu_register_q[24]_i_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \alu_register_q_reg[28]_i_6 
       (.CI(\alu_register_q_reg[24]_i_6_n_1 ),
        .CO({\alu_register_q_reg[28]_i_6_n_1 ,\NLW_alu_register_q_reg[28]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(data11[27:24]),
        .S(D[27:24]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_0_i_104
       (.CI(mem_reg_0_0_i_123_n_1),
        .CO({mem_reg_0_0_i_104_n_1,NLW_mem_reg_0_0_i_104_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(data11[7:4]),
        .S(D[7:4]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_0_i_112
       (.CI(mem_reg_0_0_i_131_n_1),
        .CO({mem_reg_0_0_i_112_n_1,NLW_mem_reg_0_0_i_112_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(a_mux_out[7:4]),
        .O(data1[7:4]),
        .S(mem_reg_0_0_i_57));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_0_i_113
       (.CI(mem_reg_0_0_i_132_n_1),
        .CO({mem_reg_0_0_i_113_n_1,NLW_mem_reg_0_0_i_113_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(a_mux_out[7:4]),
        .O(data0[7:4]),
        .S({mem_reg_0_0_i_218_n_1,mem_reg_0_0_i_219_n_1,mem_reg_0_0_i_220_n_1,mem_reg_0_0_i_221_n_1}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 mem_reg_0_0_i_123
       (.CI(\<const0> ),
        .CO({mem_reg_0_0_i_123_n_1,NLW_mem_reg_0_0_i_123_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,D[1],\<const0> }),
        .O(data11[3:0]),
        .S({D[3:2],mem_reg_0_0_i_234_n_1,D[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_0_i_131
       (.CI(\<const0> ),
        .CO({mem_reg_0_0_i_131_n_1,NLW_mem_reg_0_0_i_131_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const1> ),
        .DI(a_mux_out[3:0]),
        .O(data1[3:0]),
        .S(\alu_register_q[0]_i_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_0_i_132
       (.CI(\<const0> ),
        .CO({mem_reg_0_0_i_132_n_1,NLW_mem_reg_0_0_i_132_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(a_mux_out[3:0]),
        .O(data0[3:0]),
        .S({mem_reg_0_0_i_246_n_1,mem_reg_0_0_i_247_n_1,mem_reg_0_0_i_248_n_1,mem_reg_0_0_i_249_n_1}));
  LUT5 #(
    .INIT(32'h1045D011)) 
    mem_reg_0_0_i_139
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[2]),
        .O(b_mux_sel));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_157
       (.I0(a_mux_out[15]),
        .I1(b_mux_out[15]),
        .O(mem_reg_0_0_i_157_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_158
       (.I0(a_mux_out[14]),
        .I1(b_mux_out[14]),
        .O(mem_reg_0_0_i_158_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_159
       (.I0(a_mux_out[13]),
        .I1(b_mux_out[13]),
        .O(mem_reg_0_0_i_159_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_160
       (.I0(a_mux_out[12]),
        .I1(b_mux_out[12]),
        .O(mem_reg_0_0_i_160_n_1));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_170
       (.I0(a_mux_out[13]),
        .I1(b_mux_out[13]),
        .O(\pc_decode_register_q_reg[13] ));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_192
       (.I0(a_mux_out[11]),
        .I1(b_mux_out[11]),
        .O(mem_reg_0_0_i_192_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_193
       (.I0(a_mux_out[10]),
        .I1(b_mux_out[10]),
        .O(mem_reg_0_0_i_193_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_194
       (.I0(a_mux_out[9]),
        .I1(b_mux_out[9]),
        .O(mem_reg_0_0_i_194_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_195
       (.I0(a_mux_out[8]),
        .I1(b_mux_out[8]),
        .O(mem_reg_0_0_i_195_n_1));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_202
       (.I0(a_mux_out[9]),
        .I1(b_mux_out[9]),
        .O(\pc_decode_register_q_reg[9] ));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_218
       (.I0(a_mux_out[7]),
        .I1(b_mux_out[7]),
        .O(mem_reg_0_0_i_218_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_219
       (.I0(a_mux_out[6]),
        .I1(b_mux_out[6]),
        .O(mem_reg_0_0_i_219_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_220
       (.I0(a_mux_out[5]),
        .I1(b_mux_out[5]),
        .O(mem_reg_0_0_i_220_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_221
       (.I0(a_mux_out[4]),
        .I1(b_mux_out[4]),
        .O(mem_reg_0_0_i_221_n_1));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_224
       (.I0(a_mux_out[6]),
        .I1(b_mux_out[6]),
        .O(\pc_decode_register_q_reg[6] ));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_0_0_i_234
       (.I0(D[1]),
        .O(mem_reg_0_0_i_234_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_246
       (.I0(a_mux_out[3]),
        .I1(b_mux_out[3]),
        .O(mem_reg_0_0_i_246_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_247
       (.I0(a_mux_out[2]),
        .I1(b_mux_out[2]),
        .O(mem_reg_0_0_i_247_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_248
       (.I0(a_mux_out[1]),
        .I1(b_mux_out[1]),
        .O(mem_reg_0_0_i_248_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_249
       (.I0(a_mux_out[0]),
        .I1(b_mux_out[0]),
        .O(mem_reg_0_0_i_249_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_0_i_67
       (.CI(mem_reg_0_0_i_85_n_1),
        .CO({mem_reg_0_0_i_67_n_1,NLW_mem_reg_0_0_i_67_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(data11[15:12]),
        .S(D[15:12]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_0_i_74
       (.CI(mem_reg_0_0_i_93_n_1),
        .CO({mem_reg_0_0_i_74_n_1,NLW_mem_reg_0_0_i_74_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(a_mux_out[15:12]),
        .O(data1[15:12]),
        .S(mem_reg_0_0_i_33));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_0_i_75
       (.CI(mem_reg_0_0_i_94_n_1),
        .CO({mem_reg_0_0_i_75_n_1,NLW_mem_reg_0_0_i_75_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(a_mux_out[15:12]),
        .O(data0[15:12]),
        .S({mem_reg_0_0_i_157_n_1,mem_reg_0_0_i_158_n_1,mem_reg_0_0_i_159_n_1,mem_reg_0_0_i_160_n_1}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_0_i_85
       (.CI(mem_reg_0_0_i_104_n_1),
        .CO({mem_reg_0_0_i_85_n_1,NLW_mem_reg_0_0_i_85_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(data11[11:8]),
        .S(D[11:8]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_0_i_93
       (.CI(mem_reg_0_0_i_112_n_1),
        .CO({mem_reg_0_0_i_93_n_1,NLW_mem_reg_0_0_i_93_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(a_mux_out[11:8]),
        .O(data1[11:8]),
        .S(mem_reg_0_0_i_45));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_0_i_94
       (.CI(mem_reg_0_0_i_113_n_1),
        .CO({mem_reg_0_0_i_94_n_1,NLW_mem_reg_0_0_i_94_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(a_mux_out[11:8]),
        .O(data0[11:8]),
        .S({mem_reg_0_0_i_192_n_1,mem_reg_0_0_i_193_n_1,mem_reg_0_0_i_194_n_1,mem_reg_0_0_i_195_n_1}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 out_i_19
       (.CI(\alu_register_q_reg[28]_i_6_n_1 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(data11[30:28]),
        .S({\<const0> ,D[30:28]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 out_i_23
       (.CI(\alu_register_q_reg[27]_i_9_n_1 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,a_mux_out[30:28]}),
        .O(data1[31:28]),
        .S(\alu_register_q[28]_i_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 out_i_24
       (.CI(\alu_register_q_reg[27]_i_10_n_1 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,a_mux_out[30:28]}),
        .O(data0[31:28]),
        .S({S,out_i_38_n_1,out_i_39_n_1,out_i_40_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    out_i_38
       (.I0(a_mux_out[30]),
        .I1(b_mux_out[30]),
        .O(out_i_38_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    out_i_39
       (.I0(a_mux_out[29]),
        .I1(b_mux_out[29]),
        .O(out_i_39_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    out_i_40
       (.I0(a_mux_out[28]),
        .I1(b_mux_out[28]),
        .O(out_i_40_n_1));
endmodule

module BRANCH_COMPARATOR
   (rs2_mux2_sel,
    \instruction_execute_register_q_reg[11] ,
    \instruction_decode_register_q_reg[21] ,
    rs1_mux2_sel,
    br_eq,
    CO,
    br_taken_reg_i_25_0,
    Q,
    mem_reg_0_0_i_104,
    rs2_mux2_out,
    rs1_mux2_out);
  output [1:0]rs2_mux2_sel;
  output \instruction_execute_register_q_reg[11] ;
  output \instruction_decode_register_q_reg[21] ;
  output [1:0]rs1_mux2_sel;
  output br_eq;
  output [0:0]CO;
  output [0:0]br_taken_reg_i_25_0;
  input [9:0]Q;
  input [9:0]mem_reg_0_0_i_104;
  input [31:0]rs2_mux2_out;
  input [31:0]rs1_mux2_out;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]CO;
  wire [9:0]Q;
  wire br_eq;
  wire br_taken_reg_i_10_n_1;
  wire br_taken_reg_i_11_n_1;
  wire br_taken_reg_i_12_n_1;
  wire br_taken_reg_i_13_n_1;
  wire br_taken_reg_i_14_n_1;
  wire br_taken_reg_i_15_n_1;
  wire br_taken_reg_i_16_n_1;
  wire br_taken_reg_i_17_n_1;
  wire br_taken_reg_i_18_n_1;
  wire br_taken_reg_i_19_n_1;
  wire br_taken_reg_i_20_n_1;
  wire br_taken_reg_i_21_n_1;
  wire br_taken_reg_i_22_n_1;
  wire br_taken_reg_i_23_n_1;
  wire br_taken_reg_i_24_n_1;
  wire [0:0]br_taken_reg_i_25_0;
  wire br_taken_reg_i_25_n_1;
  wire br_taken_reg_i_26_n_1;
  wire br_taken_reg_i_27_n_1;
  wire br_taken_reg_i_28_n_1;
  wire br_taken_reg_i_29_n_1;
  wire br_taken_reg_i_30_n_1;
  wire br_taken_reg_i_31_n_1;
  wire br_taken_reg_i_32_n_1;
  wire br_taken_reg_i_33_n_1;
  wire br_taken_reg_i_34_n_1;
  wire br_taken_reg_i_35_n_1;
  wire br_taken_reg_i_36_n_1;
  wire br_taken_reg_i_37_n_1;
  wire br_taken_reg_i_38_n_1;
  wire br_taken_reg_i_46_n_1;
  wire br_taken_reg_i_47_n_1;
  wire br_taken_reg_i_48_n_1;
  wire br_taken_reg_i_49_n_1;
  wire br_taken_reg_i_50_n_1;
  wire br_taken_reg_i_51_n_1;
  wire br_taken_reg_i_52_n_1;
  wire br_taken_reg_i_53_n_1;
  wire br_taken_reg_i_54_n_1;
  wire br_taken_reg_i_55_n_1;
  wire br_taken_reg_i_56_n_1;
  wire br_taken_reg_i_57_n_1;
  wire br_taken_reg_i_58_n_1;
  wire br_taken_reg_i_59_n_1;
  wire br_taken_reg_i_60_n_1;
  wire br_taken_reg_i_61_n_1;
  wire br_taken_reg_i_62_n_1;
  wire br_taken_reg_i_63_n_1;
  wire br_taken_reg_i_64_n_1;
  wire br_taken_reg_i_65_n_1;
  wire br_taken_reg_i_66_n_1;
  wire br_taken_reg_i_67_n_1;
  wire br_taken_reg_i_68_n_1;
  wire br_taken_reg_i_69_n_1;
  wire br_taken_reg_i_70_n_1;
  wire br_taken_reg_i_71_n_1;
  wire br_taken_reg_i_72_n_1;
  wire br_taken_reg_i_73_n_1;
  wire br_taken_reg_i_74_n_1;
  wire br_taken_reg_i_75_n_1;
  wire br_taken_reg_i_76_n_1;
  wire br_taken_reg_i_77_n_1;
  wire br_taken_reg_i_78_n_1;
  wire br_taken_reg_i_79_n_1;
  wire br_taken_reg_i_80_n_1;
  wire br_taken_reg_i_81_n_1;
  wire br_taken_reg_i_82_n_1;
  wire br_taken_reg_i_83_n_1;
  wire br_taken_reg_i_84_n_1;
  wire br_taken_reg_i_85_n_1;
  wire br_taken_reg_i_86_n_1;
  wire br_taken_reg_i_87_n_1;
  wire br_taken_reg_i_88_n_1;
  wire br_taken_reg_i_89_n_1;
  wire br_taken_reg_i_8_n_1;
  wire br_taken_reg_i_90_n_1;
  wire br_taken_reg_i_91_n_1;
  wire br_taken_reg_i_92_n_1;
  wire br_taken_reg_i_93_n_1;
  wire br_taken_reg_i_94_n_1;
  wire br_taken_reg_i_95_n_1;
  wire br_taken_reg_i_96_n_1;
  wire br_taken_reg_i_97_n_1;
  wire br_taken_reg_i_9_n_1;
  wire \instruction_decode_register_q_reg[21] ;
  wire \instruction_execute_register_q_reg[11] ;
  wire [9:0]mem_reg_0_0_i_104;
  wire mem_reg_0_0_i_106__0_n_1;
  wire mem_reg_0_0_i_107_n_1;
  wire mem_reg_0_0_i_109_n_1;
  wire mem_reg_0_0_i_297_n_1;
  wire mem_reg_0_0_i_298_n_1;
  wire mem_reg_0_0_i_299_n_1;
  wire [31:0]rs1_mux2_out;
  wire [1:0]rs1_mux2_sel;
  wire [31:0]rs2_mux2_out;
  wire [1:0]rs2_mux2_sel;
  wire [3:0]NLW_br_taken_reg_i_17_CO_UNCONNECTED;
  wire [3:0]NLW_br_taken_reg_i_26_CO_UNCONNECTED;
  wire [3:0]NLW_br_taken_reg_i_30_CO_UNCONNECTED;
  wire [3:0]NLW_br_taken_reg_i_4_CO_UNCONNECTED;
  wire [3:0]NLW_br_taken_reg_i_46_CO_UNCONNECTED;
  wire [3:0]NLW_br_taken_reg_i_55_CO_UNCONNECTED;
  wire [3:0]NLW_br_taken_reg_i_6_CO_UNCONNECTED;
  wire [3:0]NLW_br_taken_reg_i_60_CO_UNCONNECTED;
  wire [3:0]NLW_br_taken_reg_i_69_CO_UNCONNECTED;
  wire [3:0]NLW_br_taken_reg_i_7_CO_UNCONNECTED;
  wire [3:0]NLW_br_taken_reg_i_8_CO_UNCONNECTED;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_10
       (.I0(rs2_mux2_out[28]),
        .I1(rs1_mux2_out[28]),
        .I2(rs1_mux2_out[29]),
        .I3(rs2_mux2_out[29]),
        .O(br_taken_reg_i_10_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_11
       (.I0(rs2_mux2_out[26]),
        .I1(rs1_mux2_out[26]),
        .I2(rs1_mux2_out[27]),
        .I3(rs2_mux2_out[27]),
        .O(br_taken_reg_i_11_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_12
       (.I0(rs2_mux2_out[24]),
        .I1(rs1_mux2_out[24]),
        .I2(rs1_mux2_out[25]),
        .I3(rs2_mux2_out[25]),
        .O(br_taken_reg_i_12_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_13
       (.I0(rs2_mux2_out[30]),
        .I1(rs1_mux2_out[30]),
        .I2(rs2_mux2_out[31]),
        .I3(rs1_mux2_out[31]),
        .O(br_taken_reg_i_13_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_14
       (.I0(rs2_mux2_out[28]),
        .I1(rs1_mux2_out[28]),
        .I2(rs2_mux2_out[29]),
        .I3(rs1_mux2_out[29]),
        .O(br_taken_reg_i_14_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_15
       (.I0(rs2_mux2_out[26]),
        .I1(rs1_mux2_out[26]),
        .I2(rs2_mux2_out[27]),
        .I3(rs1_mux2_out[27]),
        .O(br_taken_reg_i_15_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_16
       (.I0(rs2_mux2_out[24]),
        .I1(rs1_mux2_out[24]),
        .I2(rs2_mux2_out[25]),
        .I3(rs1_mux2_out[25]),
        .O(br_taken_reg_i_16_n_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 br_taken_reg_i_17
       (.CI(br_taken_reg_i_46_n_1),
        .CO({br_taken_reg_i_17_n_1,NLW_br_taken_reg_i_17_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({br_taken_reg_i_47_n_1,br_taken_reg_i_48_n_1,br_taken_reg_i_49_n_1,br_taken_reg_i_50_n_1}),
        .S({br_taken_reg_i_51_n_1,br_taken_reg_i_52_n_1,br_taken_reg_i_53_n_1,br_taken_reg_i_54_n_1}));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_18
       (.I0(rs2_mux2_out[30]),
        .I1(rs1_mux2_out[30]),
        .I2(rs2_mux2_out[31]),
        .I3(rs1_mux2_out[31]),
        .O(br_taken_reg_i_18_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_19
       (.I0(rs2_mux2_out[28]),
        .I1(rs1_mux2_out[28]),
        .I2(rs1_mux2_out[29]),
        .I3(rs2_mux2_out[29]),
        .O(br_taken_reg_i_19_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_20
       (.I0(rs2_mux2_out[26]),
        .I1(rs1_mux2_out[26]),
        .I2(rs1_mux2_out[27]),
        .I3(rs2_mux2_out[27]),
        .O(br_taken_reg_i_20_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_21
       (.I0(rs2_mux2_out[24]),
        .I1(rs1_mux2_out[24]),
        .I2(rs1_mux2_out[25]),
        .I3(rs2_mux2_out[25]),
        .O(br_taken_reg_i_21_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_22
       (.I0(rs2_mux2_out[30]),
        .I1(rs1_mux2_out[30]),
        .I2(rs1_mux2_out[31]),
        .I3(rs2_mux2_out[31]),
        .O(br_taken_reg_i_22_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_23
       (.I0(rs2_mux2_out[28]),
        .I1(rs1_mux2_out[28]),
        .I2(rs2_mux2_out[29]),
        .I3(rs1_mux2_out[29]),
        .O(br_taken_reg_i_23_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_24
       (.I0(rs2_mux2_out[26]),
        .I1(rs1_mux2_out[26]),
        .I2(rs2_mux2_out[27]),
        .I3(rs1_mux2_out[27]),
        .O(br_taken_reg_i_24_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_25
       (.I0(rs2_mux2_out[24]),
        .I1(rs1_mux2_out[24]),
        .I2(rs2_mux2_out[25]),
        .I3(rs1_mux2_out[25]),
        .O(br_taken_reg_i_25_n_1));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 br_taken_reg_i_26
       (.CI(br_taken_reg_i_55_n_1),
        .CO({br_taken_reg_i_26_n_1,NLW_br_taken_reg_i_26_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({br_taken_reg_i_56_n_1,br_taken_reg_i_57_n_1,br_taken_reg_i_58_n_1,br_taken_reg_i_59_n_1}));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_27
       (.I0(rs1_mux2_out[30]),
        .I1(rs2_mux2_out[30]),
        .I2(rs1_mux2_out[31]),
        .I3(rs2_mux2_out[31]),
        .O(br_taken_reg_i_27_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    br_taken_reg_i_28
       (.I0(rs1_mux2_out[27]),
        .I1(rs2_mux2_out[27]),
        .I2(rs2_mux2_out[29]),
        .I3(rs1_mux2_out[29]),
        .I4(rs2_mux2_out[28]),
        .I5(rs1_mux2_out[28]),
        .O(br_taken_reg_i_28_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    br_taken_reg_i_29
       (.I0(rs1_mux2_out[24]),
        .I1(rs2_mux2_out[24]),
        .I2(rs2_mux2_out[26]),
        .I3(rs1_mux2_out[26]),
        .I4(rs2_mux2_out[25]),
        .I5(rs1_mux2_out[25]),
        .O(br_taken_reg_i_29_n_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 br_taken_reg_i_30
       (.CI(br_taken_reg_i_60_n_1),
        .CO({br_taken_reg_i_30_n_1,NLW_br_taken_reg_i_30_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({br_taken_reg_i_61_n_1,br_taken_reg_i_62_n_1,br_taken_reg_i_63_n_1,br_taken_reg_i_64_n_1}),
        .S({br_taken_reg_i_65_n_1,br_taken_reg_i_66_n_1,br_taken_reg_i_67_n_1,br_taken_reg_i_68_n_1}));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_31
       (.I0(rs2_mux2_out[22]),
        .I1(rs1_mux2_out[22]),
        .I2(rs1_mux2_out[23]),
        .I3(rs2_mux2_out[23]),
        .O(br_taken_reg_i_31_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_32
       (.I0(rs2_mux2_out[20]),
        .I1(rs1_mux2_out[20]),
        .I2(rs1_mux2_out[21]),
        .I3(rs2_mux2_out[21]),
        .O(br_taken_reg_i_32_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_33
       (.I0(rs2_mux2_out[18]),
        .I1(rs1_mux2_out[18]),
        .I2(rs1_mux2_out[19]),
        .I3(rs2_mux2_out[19]),
        .O(br_taken_reg_i_33_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_34
       (.I0(rs2_mux2_out[16]),
        .I1(rs1_mux2_out[16]),
        .I2(rs1_mux2_out[17]),
        .I3(rs2_mux2_out[17]),
        .O(br_taken_reg_i_34_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_35
       (.I0(rs2_mux2_out[22]),
        .I1(rs1_mux2_out[22]),
        .I2(rs2_mux2_out[23]),
        .I3(rs1_mux2_out[23]),
        .O(br_taken_reg_i_35_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_36
       (.I0(rs2_mux2_out[20]),
        .I1(rs1_mux2_out[20]),
        .I2(rs2_mux2_out[21]),
        .I3(rs1_mux2_out[21]),
        .O(br_taken_reg_i_36_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_37
       (.I0(rs2_mux2_out[18]),
        .I1(rs1_mux2_out[18]),
        .I2(rs2_mux2_out[19]),
        .I3(rs1_mux2_out[19]),
        .O(br_taken_reg_i_37_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_38
       (.I0(rs2_mux2_out[16]),
        .I1(rs1_mux2_out[16]),
        .I2(rs2_mux2_out[17]),
        .I3(rs1_mux2_out[17]),
        .O(br_taken_reg_i_38_n_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 br_taken_reg_i_4
       (.CI(br_taken_reg_i_8_n_1),
        .CO({CO,NLW_br_taken_reg_i_4_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({br_taken_reg_i_9_n_1,br_taken_reg_i_10_n_1,br_taken_reg_i_11_n_1,br_taken_reg_i_12_n_1}),
        .S({br_taken_reg_i_13_n_1,br_taken_reg_i_14_n_1,br_taken_reg_i_15_n_1,br_taken_reg_i_16_n_1}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 br_taken_reg_i_46
       (.CI(br_taken_reg_i_69_n_1),
        .CO({br_taken_reg_i_46_n_1,NLW_br_taken_reg_i_46_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({br_taken_reg_i_70_n_1,br_taken_reg_i_71_n_1,br_taken_reg_i_72_n_1,br_taken_reg_i_73_n_1}),
        .S({br_taken_reg_i_74_n_1,br_taken_reg_i_75_n_1,br_taken_reg_i_76_n_1,br_taken_reg_i_77_n_1}));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_47
       (.I0(rs2_mux2_out[22]),
        .I1(rs1_mux2_out[22]),
        .I2(rs1_mux2_out[23]),
        .I3(rs2_mux2_out[23]),
        .O(br_taken_reg_i_47_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_48
       (.I0(rs2_mux2_out[20]),
        .I1(rs1_mux2_out[20]),
        .I2(rs1_mux2_out[21]),
        .I3(rs2_mux2_out[21]),
        .O(br_taken_reg_i_48_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_49
       (.I0(rs2_mux2_out[18]),
        .I1(rs1_mux2_out[18]),
        .I2(rs1_mux2_out[19]),
        .I3(rs2_mux2_out[19]),
        .O(br_taken_reg_i_49_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_50
       (.I0(rs2_mux2_out[16]),
        .I1(rs1_mux2_out[16]),
        .I2(rs1_mux2_out[17]),
        .I3(rs2_mux2_out[17]),
        .O(br_taken_reg_i_50_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_51
       (.I0(rs2_mux2_out[22]),
        .I1(rs1_mux2_out[22]),
        .I2(rs2_mux2_out[23]),
        .I3(rs1_mux2_out[23]),
        .O(br_taken_reg_i_51_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_52
       (.I0(rs2_mux2_out[20]),
        .I1(rs1_mux2_out[20]),
        .I2(rs2_mux2_out[21]),
        .I3(rs1_mux2_out[21]),
        .O(br_taken_reg_i_52_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_53
       (.I0(rs2_mux2_out[18]),
        .I1(rs1_mux2_out[18]),
        .I2(rs2_mux2_out[19]),
        .I3(rs1_mux2_out[19]),
        .O(br_taken_reg_i_53_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_54
       (.I0(rs2_mux2_out[16]),
        .I1(rs1_mux2_out[16]),
        .I2(rs2_mux2_out[17]),
        .I3(rs1_mux2_out[17]),
        .O(br_taken_reg_i_54_n_1));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 br_taken_reg_i_55
       (.CI(\<const0> ),
        .CO({br_taken_reg_i_55_n_1,NLW_br_taken_reg_i_55_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({br_taken_reg_i_78_n_1,br_taken_reg_i_79_n_1,br_taken_reg_i_80_n_1,br_taken_reg_i_81_n_1}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    br_taken_reg_i_56
       (.I0(rs1_mux2_out[21]),
        .I1(rs2_mux2_out[21]),
        .I2(rs2_mux2_out[23]),
        .I3(rs1_mux2_out[23]),
        .I4(rs2_mux2_out[22]),
        .I5(rs1_mux2_out[22]),
        .O(br_taken_reg_i_56_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    br_taken_reg_i_57
       (.I0(rs1_mux2_out[18]),
        .I1(rs2_mux2_out[18]),
        .I2(rs2_mux2_out[20]),
        .I3(rs1_mux2_out[20]),
        .I4(rs2_mux2_out[19]),
        .I5(rs1_mux2_out[19]),
        .O(br_taken_reg_i_57_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    br_taken_reg_i_58
       (.I0(rs1_mux2_out[15]),
        .I1(rs2_mux2_out[15]),
        .I2(rs2_mux2_out[17]),
        .I3(rs1_mux2_out[17]),
        .I4(rs2_mux2_out[16]),
        .I5(rs1_mux2_out[16]),
        .O(br_taken_reg_i_58_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    br_taken_reg_i_59
       (.I0(rs1_mux2_out[12]),
        .I1(rs2_mux2_out[12]),
        .I2(rs2_mux2_out[14]),
        .I3(rs1_mux2_out[14]),
        .I4(rs2_mux2_out[13]),
        .I5(rs1_mux2_out[13]),
        .O(br_taken_reg_i_59_n_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 br_taken_reg_i_6
       (.CI(br_taken_reg_i_17_n_1),
        .CO({br_taken_reg_i_25_0,NLW_br_taken_reg_i_6_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({br_taken_reg_i_18_n_1,br_taken_reg_i_19_n_1,br_taken_reg_i_20_n_1,br_taken_reg_i_21_n_1}),
        .S({br_taken_reg_i_22_n_1,br_taken_reg_i_23_n_1,br_taken_reg_i_24_n_1,br_taken_reg_i_25_n_1}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 br_taken_reg_i_60
       (.CI(\<const0> ),
        .CO({br_taken_reg_i_60_n_1,NLW_br_taken_reg_i_60_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({br_taken_reg_i_82_n_1,br_taken_reg_i_83_n_1,br_taken_reg_i_84_n_1,br_taken_reg_i_85_n_1}),
        .S({br_taken_reg_i_86_n_1,br_taken_reg_i_87_n_1,br_taken_reg_i_88_n_1,br_taken_reg_i_89_n_1}));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_61
       (.I0(rs2_mux2_out[14]),
        .I1(rs1_mux2_out[14]),
        .I2(rs1_mux2_out[15]),
        .I3(rs2_mux2_out[15]),
        .O(br_taken_reg_i_61_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_62
       (.I0(rs2_mux2_out[12]),
        .I1(rs1_mux2_out[12]),
        .I2(rs1_mux2_out[13]),
        .I3(rs2_mux2_out[13]),
        .O(br_taken_reg_i_62_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_63
       (.I0(rs2_mux2_out[10]),
        .I1(rs1_mux2_out[10]),
        .I2(rs1_mux2_out[11]),
        .I3(rs2_mux2_out[11]),
        .O(br_taken_reg_i_63_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_64
       (.I0(rs2_mux2_out[8]),
        .I1(rs1_mux2_out[8]),
        .I2(rs1_mux2_out[9]),
        .I3(rs2_mux2_out[9]),
        .O(br_taken_reg_i_64_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_65
       (.I0(rs2_mux2_out[14]),
        .I1(rs1_mux2_out[14]),
        .I2(rs2_mux2_out[15]),
        .I3(rs1_mux2_out[15]),
        .O(br_taken_reg_i_65_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_66
       (.I0(rs2_mux2_out[12]),
        .I1(rs1_mux2_out[12]),
        .I2(rs2_mux2_out[13]),
        .I3(rs1_mux2_out[13]),
        .O(br_taken_reg_i_66_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_67
       (.I0(rs2_mux2_out[10]),
        .I1(rs1_mux2_out[10]),
        .I2(rs2_mux2_out[11]),
        .I3(rs1_mux2_out[11]),
        .O(br_taken_reg_i_67_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_68
       (.I0(rs2_mux2_out[8]),
        .I1(rs1_mux2_out[8]),
        .I2(rs2_mux2_out[9]),
        .I3(rs1_mux2_out[9]),
        .O(br_taken_reg_i_68_n_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 br_taken_reg_i_69
       (.CI(\<const0> ),
        .CO({br_taken_reg_i_69_n_1,NLW_br_taken_reg_i_69_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({br_taken_reg_i_90_n_1,br_taken_reg_i_91_n_1,br_taken_reg_i_92_n_1,br_taken_reg_i_93_n_1}),
        .S({br_taken_reg_i_94_n_1,br_taken_reg_i_95_n_1,br_taken_reg_i_96_n_1,br_taken_reg_i_97_n_1}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 br_taken_reg_i_7
       (.CI(br_taken_reg_i_26_n_1),
        .CO({br_eq,NLW_br_taken_reg_i_7_CO_UNCONNECTED[1:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({\<const0> ,br_taken_reg_i_27_n_1,br_taken_reg_i_28_n_1,br_taken_reg_i_29_n_1}));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_70
       (.I0(rs2_mux2_out[14]),
        .I1(rs1_mux2_out[14]),
        .I2(rs1_mux2_out[15]),
        .I3(rs2_mux2_out[15]),
        .O(br_taken_reg_i_70_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_71
       (.I0(rs2_mux2_out[12]),
        .I1(rs1_mux2_out[12]),
        .I2(rs1_mux2_out[13]),
        .I3(rs2_mux2_out[13]),
        .O(br_taken_reg_i_71_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_72
       (.I0(rs2_mux2_out[10]),
        .I1(rs1_mux2_out[10]),
        .I2(rs1_mux2_out[11]),
        .I3(rs2_mux2_out[11]),
        .O(br_taken_reg_i_72_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_73
       (.I0(rs2_mux2_out[8]),
        .I1(rs1_mux2_out[8]),
        .I2(rs1_mux2_out[9]),
        .I3(rs2_mux2_out[9]),
        .O(br_taken_reg_i_73_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_74
       (.I0(rs2_mux2_out[14]),
        .I1(rs1_mux2_out[14]),
        .I2(rs2_mux2_out[15]),
        .I3(rs1_mux2_out[15]),
        .O(br_taken_reg_i_74_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_75
       (.I0(rs2_mux2_out[12]),
        .I1(rs1_mux2_out[12]),
        .I2(rs2_mux2_out[13]),
        .I3(rs1_mux2_out[13]),
        .O(br_taken_reg_i_75_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_76
       (.I0(rs2_mux2_out[10]),
        .I1(rs1_mux2_out[10]),
        .I2(rs2_mux2_out[11]),
        .I3(rs1_mux2_out[11]),
        .O(br_taken_reg_i_76_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_77
       (.I0(rs2_mux2_out[8]),
        .I1(rs1_mux2_out[8]),
        .I2(rs2_mux2_out[9]),
        .I3(rs1_mux2_out[9]),
        .O(br_taken_reg_i_77_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    br_taken_reg_i_78
       (.I0(rs1_mux2_out[9]),
        .I1(rs2_mux2_out[9]),
        .I2(rs2_mux2_out[11]),
        .I3(rs1_mux2_out[11]),
        .I4(rs2_mux2_out[10]),
        .I5(rs1_mux2_out[10]),
        .O(br_taken_reg_i_78_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    br_taken_reg_i_79
       (.I0(rs1_mux2_out[6]),
        .I1(rs2_mux2_out[6]),
        .I2(rs2_mux2_out[8]),
        .I3(rs1_mux2_out[8]),
        .I4(rs2_mux2_out[7]),
        .I5(rs1_mux2_out[7]),
        .O(br_taken_reg_i_79_n_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 br_taken_reg_i_8
       (.CI(br_taken_reg_i_30_n_1),
        .CO({br_taken_reg_i_8_n_1,NLW_br_taken_reg_i_8_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({br_taken_reg_i_31_n_1,br_taken_reg_i_32_n_1,br_taken_reg_i_33_n_1,br_taken_reg_i_34_n_1}),
        .S({br_taken_reg_i_35_n_1,br_taken_reg_i_36_n_1,br_taken_reg_i_37_n_1,br_taken_reg_i_38_n_1}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    br_taken_reg_i_80
       (.I0(rs1_mux2_out[3]),
        .I1(rs2_mux2_out[3]),
        .I2(rs2_mux2_out[5]),
        .I3(rs1_mux2_out[5]),
        .I4(rs2_mux2_out[4]),
        .I5(rs1_mux2_out[4]),
        .O(br_taken_reg_i_80_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    br_taken_reg_i_81
       (.I0(rs1_mux2_out[0]),
        .I1(rs2_mux2_out[0]),
        .I2(rs2_mux2_out[2]),
        .I3(rs1_mux2_out[2]),
        .I4(rs2_mux2_out[1]),
        .I5(rs1_mux2_out[1]),
        .O(br_taken_reg_i_81_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_82
       (.I0(rs2_mux2_out[6]),
        .I1(rs1_mux2_out[6]),
        .I2(rs1_mux2_out[7]),
        .I3(rs2_mux2_out[7]),
        .O(br_taken_reg_i_82_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_83
       (.I0(rs2_mux2_out[4]),
        .I1(rs1_mux2_out[4]),
        .I2(rs1_mux2_out[5]),
        .I3(rs2_mux2_out[5]),
        .O(br_taken_reg_i_83_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_84
       (.I0(rs2_mux2_out[2]),
        .I1(rs1_mux2_out[2]),
        .I2(rs1_mux2_out[3]),
        .I3(rs2_mux2_out[3]),
        .O(br_taken_reg_i_84_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_85
       (.I0(rs2_mux2_out[0]),
        .I1(rs1_mux2_out[0]),
        .I2(rs1_mux2_out[1]),
        .I3(rs2_mux2_out[1]),
        .O(br_taken_reg_i_85_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_86
       (.I0(rs2_mux2_out[6]),
        .I1(rs1_mux2_out[6]),
        .I2(rs2_mux2_out[7]),
        .I3(rs1_mux2_out[7]),
        .O(br_taken_reg_i_86_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_87
       (.I0(rs2_mux2_out[4]),
        .I1(rs1_mux2_out[4]),
        .I2(rs2_mux2_out[5]),
        .I3(rs1_mux2_out[5]),
        .O(br_taken_reg_i_87_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_88
       (.I0(rs2_mux2_out[2]),
        .I1(rs1_mux2_out[2]),
        .I2(rs2_mux2_out[3]),
        .I3(rs1_mux2_out[3]),
        .O(br_taken_reg_i_88_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_89
       (.I0(rs2_mux2_out[0]),
        .I1(rs1_mux2_out[0]),
        .I2(rs2_mux2_out[1]),
        .I3(rs1_mux2_out[1]),
        .O(br_taken_reg_i_89_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_9
       (.I0(rs2_mux2_out[30]),
        .I1(rs1_mux2_out[30]),
        .I2(rs1_mux2_out[31]),
        .I3(rs2_mux2_out[31]),
        .O(br_taken_reg_i_9_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_90
       (.I0(rs2_mux2_out[6]),
        .I1(rs1_mux2_out[6]),
        .I2(rs1_mux2_out[7]),
        .I3(rs2_mux2_out[7]),
        .O(br_taken_reg_i_90_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_91
       (.I0(rs2_mux2_out[4]),
        .I1(rs1_mux2_out[4]),
        .I2(rs1_mux2_out[5]),
        .I3(rs2_mux2_out[5]),
        .O(br_taken_reg_i_91_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_92
       (.I0(rs2_mux2_out[2]),
        .I1(rs1_mux2_out[2]),
        .I2(rs1_mux2_out[3]),
        .I3(rs2_mux2_out[3]),
        .O(br_taken_reg_i_92_n_1));
  LUT4 #(
    .INIT(16'h2F02)) 
    br_taken_reg_i_93
       (.I0(rs2_mux2_out[0]),
        .I1(rs1_mux2_out[0]),
        .I2(rs1_mux2_out[1]),
        .I3(rs2_mux2_out[1]),
        .O(br_taken_reg_i_93_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_94
       (.I0(rs2_mux2_out[6]),
        .I1(rs1_mux2_out[6]),
        .I2(rs2_mux2_out[7]),
        .I3(rs1_mux2_out[7]),
        .O(br_taken_reg_i_94_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_95
       (.I0(rs2_mux2_out[4]),
        .I1(rs1_mux2_out[4]),
        .I2(rs2_mux2_out[5]),
        .I3(rs1_mux2_out[5]),
        .O(br_taken_reg_i_95_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_96
       (.I0(rs2_mux2_out[2]),
        .I1(rs1_mux2_out[2]),
        .I2(rs2_mux2_out[3]),
        .I3(rs1_mux2_out[3]),
        .O(br_taken_reg_i_96_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    br_taken_reg_i_97
       (.I0(rs2_mux2_out[0]),
        .I1(rs1_mux2_out[0]),
        .I2(rs2_mux2_out[1]),
        .I3(rs1_mux2_out[1]),
        .O(br_taken_reg_i_97_n_1));
  LUT5 #(
    .INIT(32'h00000001)) 
    mem_reg_0_0_i_105
       (.I0(mem_reg_0_0_i_104[9]),
        .I1(mem_reg_0_0_i_104[7]),
        .I2(mem_reg_0_0_i_104[5]),
        .I3(mem_reg_0_0_i_104[6]),
        .I4(mem_reg_0_0_i_104[8]),
        .O(\instruction_execute_register_q_reg[11] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    mem_reg_0_0_i_106__0
       (.I0(mem_reg_0_0_i_104[3]),
        .I1(mem_reg_0_0_i_104[2]),
        .I2(mem_reg_0_0_i_104[4]),
        .I3(mem_reg_0_0_i_104[0]),
        .I4(mem_reg_0_0_i_104[1]),
        .O(mem_reg_0_0_i_106__0_n_1));
  LUT4 #(
    .INIT(16'h9009)) 
    mem_reg_0_0_i_107
       (.I0(Q[5]),
        .I1(mem_reg_0_0_i_104[5]),
        .I2(Q[7]),
        .I3(mem_reg_0_0_i_104[7]),
        .O(mem_reg_0_0_i_107_n_1));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    mem_reg_0_0_i_108
       (.I0(Q[6]),
        .I1(mem_reg_0_0_i_104[6]),
        .I2(mem_reg_0_0_i_104[9]),
        .I3(Q[9]),
        .I4(mem_reg_0_0_i_104[8]),
        .I5(Q[8]),
        .O(\instruction_decode_register_q_reg[21] ));
  LUT4 #(
    .INIT(16'h0004)) 
    mem_reg_0_0_i_109
       (.I0(mem_reg_0_0_i_104[2]),
        .I1(mem_reg_0_0_i_104[3]),
        .I2(mem_reg_0_0_i_104[1]),
        .I3(mem_reg_0_0_i_104[0]),
        .O(mem_reg_0_0_i_109_n_1));
  LUT6 #(
    .INIT(64'h0000004100000000)) 
    mem_reg_0_0_i_263
       (.I0(mem_reg_0_0_i_297_n_1),
        .I1(Q[4]),
        .I2(mem_reg_0_0_i_104[9]),
        .I3(mem_reg_0_0_i_298_n_1),
        .I4(\instruction_execute_register_q_reg[11] ),
        .I5(mem_reg_0_0_i_106__0_n_1),
        .O(rs1_mux2_sel[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    mem_reg_0_0_i_264
       (.I0(mem_reg_0_0_i_297_n_1),
        .I1(mem_reg_0_0_i_299_n_1),
        .I2(mem_reg_0_0_i_298_n_1),
        .I3(\instruction_execute_register_q_reg[11] ),
        .I4(mem_reg_0_0_i_109_n_1),
        .I5(mem_reg_0_0_i_106__0_n_1),
        .O(rs1_mux2_sel[0]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_297
       (.I0(mem_reg_0_0_i_104[8]),
        .I1(Q[3]),
        .O(mem_reg_0_0_i_297_n_1));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    mem_reg_0_0_i_298
       (.I0(Q[0]),
        .I1(mem_reg_0_0_i_104[5]),
        .I2(mem_reg_0_0_i_104[6]),
        .I3(Q[1]),
        .I4(mem_reg_0_0_i_104[7]),
        .I5(Q[2]),
        .O(mem_reg_0_0_i_298_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_299
       (.I0(mem_reg_0_0_i_104[9]),
        .I1(Q[4]),
        .O(mem_reg_0_0_i_299_n_1));
  LUT4 #(
    .INIT(16'h0040)) 
    mem_reg_0_0_i_82__0
       (.I0(\instruction_execute_register_q_reg[11] ),
        .I1(mem_reg_0_0_i_106__0_n_1),
        .I2(mem_reg_0_0_i_107_n_1),
        .I3(\instruction_decode_register_q_reg[21] ),
        .O(rs2_mux2_sel[1]));
  LUT5 #(
    .INIT(32'h00000100)) 
    mem_reg_0_0_i_83
       (.I0(\instruction_execute_register_q_reg[11] ),
        .I1(mem_reg_0_0_i_109_n_1),
        .I2(mem_reg_0_0_i_106__0_n_1),
        .I3(mem_reg_0_0_i_107_n_1),
        .I4(\instruction_decode_register_q_reg[21] ),
        .O(rs2_mux2_sel[0]));
endmodule

module D_CU
   (nop_mux_sel,
    br_pred_taken_register_q,
    br_taken_check,
    Q,
    \instruction_decode_register_q_reg[2] );
  output nop_mux_sel;
  input br_pred_taken_register_q;
  input br_taken_check;
  input [2:0]Q;
  input \instruction_decode_register_q_reg[2] ;

  wire [2:0]Q;
  wire br_pred_taken_register_q;
  wire br_taken_check;
  wire \instruction_decode_register_q_reg[2] ;
  wire nop_mux_sel;

  LUT6 #(
    .INIT(64'h0000F00000006000)) 
    \nop_sel/i_ 
       (.I0(br_pred_taken_register_q),
        .I1(br_taken_check),
        .I2(Q[2]),
        .I3(\instruction_decode_register_q_reg[2] ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(nop_mux_sel));
endmodule

module FOUR_INPUT_MUX
   (a_mux_out,
    D,
    rs1_mux2_out,
    ldx_out,
    Q,
    rs1_mux2_sel);
  output [31:0]a_mux_out;
  input [31:0]D;
  input [31:0]rs1_mux2_out;
  input [31:0]ldx_out;
  input [4:0]Q;
  input [0:0]rs1_mux2_sel;

  wire [31:0]D;
  wire [4:0]Q;
  wire [31:0]a_mux_out;
  wire [31:0]ldx_out;
  wire mem_reg_0_0_i_149_n_1;
  wire mem_reg_0_0_i_151_n_1;
  wire mem_reg_0_0_i_152_n_1;
  wire [31:0]rs1_mux2_out;
  wire [0:0]rs1_mux2_sel;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \alu_register_q[0]_i_11 
       (.I0(D[0]),
        .I1(mem_reg_0_0_i_149_n_1),
        .I2(rs1_mux2_out[0]),
        .I3(mem_reg_0_0_i_151_n_1),
        .I4(mem_reg_0_0_i_152_n_1),
        .I5(ldx_out[0]),
        .O(a_mux_out[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \alu_register_q[16]_i_8 
       (.I0(D[16]),
        .I1(mem_reg_0_0_i_149_n_1),
        .I2(rs1_mux2_out[16]),
        .I3(mem_reg_0_0_i_151_n_1),
        .I4(mem_reg_0_0_i_152_n_1),
        .I5(ldx_out[16]),
        .O(a_mux_out[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \alu_register_q[17]_i_8 
       (.I0(D[17]),
        .I1(mem_reg_0_0_i_149_n_1),
        .I2(rs1_mux2_out[17]),
        .I3(mem_reg_0_0_i_151_n_1),
        .I4(mem_reg_0_0_i_152_n_1),
        .I5(ldx_out[17]),
        .O(a_mux_out[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \alu_register_q[18]_i_8 
       (.I0(D[18]),
        .I1(mem_reg_0_0_i_149_n_1),
        .I2(rs1_mux2_out[18]),
        .I3(mem_reg_0_0_i_151_n_1),
        .I4(mem_reg_0_0_i_152_n_1),
        .I5(ldx_out[18]),
        .O(a_mux_out[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \alu_register_q[19]_i_8 
       (.I0(D[19]),
        .I1(mem_reg_0_0_i_149_n_1),
        .I2(rs1_mux2_out[19]),
        .I3(mem_reg_0_0_i_151_n_1),
        .I4(mem_reg_0_0_i_152_n_1),
        .I5(ldx_out[19]),
        .O(a_mux_out[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \alu_register_q[1]_i_8 
       (.I0(D[1]),
        .I1(mem_reg_0_0_i_149_n_1),
        .I2(rs1_mux2_out[1]),
        .I3(mem_reg_0_0_i_151_n_1),
        .I4(mem_reg_0_0_i_152_n_1),
        .I5(ldx_out[1]),
        .O(a_mux_out[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \alu_register_q[20]_i_9 
       (.I0(D[20]),
        .I1(mem_reg_0_0_i_149_n_1),
        .I2(rs1_mux2_out[20]),
        .I3(mem_reg_0_0_i_151_n_1),
        .I4(mem_reg_0_0_i_152_n_1),
        .I5(ldx_out[20]),
        .O(a_mux_out[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \alu_register_q[21]_i_8 
       (.I0(D[21]),
        .I1(mem_reg_0_0_i_149_n_1),
        .I2(rs1_mux2_out[21]),
        .I3(mem_reg_0_0_i_151_n_1),
        .I4(mem_reg_0_0_i_152_n_1),
        .I5(ldx_out[21]),
        .O(a_mux_out[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \alu_register_q[22]_i_8 
       (.I0(D[22]),
        .I1(mem_reg_0_0_i_149_n_1),
        .I2(rs1_mux2_out[22]),
        .I3(mem_reg_0_0_i_151_n_1),
        .I4(mem_reg_0_0_i_152_n_1),
        .I5(ldx_out[22]),
        .O(a_mux_out[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \alu_register_q[23]_i_8 
       (.I0(D[23]),
        .I1(mem_reg_0_0_i_149_n_1),
        .I2(rs1_mux2_out[23]),
        .I3(mem_reg_0_0_i_151_n_1),
        .I4(mem_reg_0_0_i_152_n_1),
        .I5(ldx_out[23]),
        .O(a_mux_out[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \alu_register_q[24]_i_9 
       (.I0(D[24]),
        .I1(mem_reg_0_0_i_149_n_1),
        .I2(rs1_mux2_out[24]),
        .I3(mem_reg_0_0_i_151_n_1),
        .I4(mem_reg_0_0_i_152_n_1),
        .I5(ldx_out[24]),
        .O(a_mux_out[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \alu_register_q[25]_i_8 
       (.I0(D[25]),
        .I1(mem_reg_0_0_i_149_n_1),
        .I2(rs1_mux2_out[25]),
        .I3(mem_reg_0_0_i_151_n_1),
        .I4(mem_reg_0_0_i_152_n_1),
        .I5(ldx_out[25]),
        .O(a_mux_out[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \alu_register_q[26]_i_8 
       (.I0(D[26]),
        .I1(mem_reg_0_0_i_149_n_1),
        .I2(rs1_mux2_out[26]),
        .I3(mem_reg_0_0_i_151_n_1),
        .I4(mem_reg_0_0_i_152_n_1),
        .I5(ldx_out[26]),
        .O(a_mux_out[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \alu_register_q[27]_i_8 
       (.I0(D[27]),
        .I1(mem_reg_0_0_i_149_n_1),
        .I2(rs1_mux2_out[27]),
        .I3(mem_reg_0_0_i_151_n_1),
        .I4(mem_reg_0_0_i_152_n_1),
        .I5(ldx_out[27]),
        .O(a_mux_out[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \alu_register_q[28]_i_9 
       (.I0(D[28]),
        .I1(mem_reg_0_0_i_149_n_1),
        .I2(rs1_mux2_out[28]),
        .I3(mem_reg_0_0_i_151_n_1),
        .I4(mem_reg_0_0_i_152_n_1),
        .I5(ldx_out[28]),
        .O(a_mux_out[28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \alu_register_q[29]_i_8 
       (.I0(D[29]),
        .I1(mem_reg_0_0_i_149_n_1),
        .I2(rs1_mux2_out[29]),
        .I3(mem_reg_0_0_i_151_n_1),
        .I4(mem_reg_0_0_i_152_n_1),
        .I5(ldx_out[29]),
        .O(a_mux_out[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \alu_register_q[31]_i_8 
       (.I0(D[31]),
        .I1(mem_reg_0_0_i_149_n_1),
        .I2(rs1_mux2_out[31]),
        .I3(mem_reg_0_0_i_151_n_1),
        .I4(mem_reg_0_0_i_152_n_1),
        .I5(ldx_out[31]),
        .O(a_mux_out[31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_0_0_i_102
       (.I0(D[9]),
        .I1(mem_reg_0_0_i_149_n_1),
        .I2(rs1_mux2_out[9]),
        .I3(mem_reg_0_0_i_151_n_1),
        .I4(mem_reg_0_0_i_152_n_1),
        .I5(ldx_out[9]),
        .O(a_mux_out[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_0_0_i_107
       (.I0(D[8]),
        .I1(mem_reg_0_0_i_149_n_1),
        .I2(rs1_mux2_out[8]),
        .I3(mem_reg_0_0_i_151_n_1),
        .I4(mem_reg_0_0_i_152_n_1),
        .I5(ldx_out[8]),
        .O(a_mux_out[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_0_0_i_111
       (.I0(D[7]),
        .I1(mem_reg_0_0_i_149_n_1),
        .I2(rs1_mux2_out[7]),
        .I3(mem_reg_0_0_i_151_n_1),
        .I4(mem_reg_0_0_i_152_n_1),
        .I5(ldx_out[7]),
        .O(a_mux_out[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_0_0_i_117
       (.I0(D[6]),
        .I1(mem_reg_0_0_i_149_n_1),
        .I2(rs1_mux2_out[6]),
        .I3(mem_reg_0_0_i_151_n_1),
        .I4(mem_reg_0_0_i_152_n_1),
        .I5(ldx_out[6]),
        .O(a_mux_out[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_0_0_i_121
       (.I0(D[5]),
        .I1(mem_reg_0_0_i_149_n_1),
        .I2(rs1_mux2_out[5]),
        .I3(mem_reg_0_0_i_151_n_1),
        .I4(mem_reg_0_0_i_152_n_1),
        .I5(ldx_out[5]),
        .O(a_mux_out[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_0_0_i_126
       (.I0(D[4]),
        .I1(mem_reg_0_0_i_149_n_1),
        .I2(rs1_mux2_out[4]),
        .I3(mem_reg_0_0_i_151_n_1),
        .I4(mem_reg_0_0_i_152_n_1),
        .I5(ldx_out[4]),
        .O(a_mux_out[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_0_0_i_130
       (.I0(D[3]),
        .I1(mem_reg_0_0_i_149_n_1),
        .I2(rs1_mux2_out[3]),
        .I3(mem_reg_0_0_i_151_n_1),
        .I4(mem_reg_0_0_i_152_n_1),
        .I5(ldx_out[3]),
        .O(a_mux_out[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_0_0_i_136
       (.I0(D[2]),
        .I1(mem_reg_0_0_i_149_n_1),
        .I2(rs1_mux2_out[2]),
        .I3(mem_reg_0_0_i_151_n_1),
        .I4(mem_reg_0_0_i_152_n_1),
        .I5(ldx_out[2]),
        .O(a_mux_out[2]));
  LUT5 #(
    .INIT(32'h08040020)) 
    mem_reg_0_0_i_149
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[4]),
        .O(mem_reg_0_0_i_149_n_1));
  LUT6 #(
    .INIT(64'hF7FBFFDBF7FBFFDF)) 
    mem_reg_0_0_i_151
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[4]),
        .I5(rs1_mux2_sel),
        .O(mem_reg_0_0_i_151_n_1));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    mem_reg_0_0_i_152
       (.I0(rs1_mux2_sel),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mem_reg_0_0_i_152_n_1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_0_0_i_73
       (.I0(D[15]),
        .I1(mem_reg_0_0_i_149_n_1),
        .I2(rs1_mux2_out[15]),
        .I3(mem_reg_0_0_i_151_n_1),
        .I4(mem_reg_0_0_i_152_n_1),
        .I5(ldx_out[15]),
        .O(a_mux_out[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_0_0_i_79
       (.I0(D[14]),
        .I1(mem_reg_0_0_i_149_n_1),
        .I2(rs1_mux2_out[14]),
        .I3(mem_reg_0_0_i_151_n_1),
        .I4(mem_reg_0_0_i_152_n_1),
        .I5(ldx_out[14]),
        .O(a_mux_out[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_0_0_i_83
       (.I0(D[13]),
        .I1(mem_reg_0_0_i_149_n_1),
        .I2(rs1_mux2_out[13]),
        .I3(mem_reg_0_0_i_151_n_1),
        .I4(mem_reg_0_0_i_152_n_1),
        .I5(ldx_out[13]),
        .O(a_mux_out[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_0_0_i_88
       (.I0(D[12]),
        .I1(mem_reg_0_0_i_149_n_1),
        .I2(rs1_mux2_out[12]),
        .I3(mem_reg_0_0_i_151_n_1),
        .I4(mem_reg_0_0_i_152_n_1),
        .I5(ldx_out[12]),
        .O(a_mux_out[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_0_0_i_92
       (.I0(D[11]),
        .I1(mem_reg_0_0_i_149_n_1),
        .I2(rs1_mux2_out[11]),
        .I3(mem_reg_0_0_i_151_n_1),
        .I4(mem_reg_0_0_i_152_n_1),
        .I5(ldx_out[11]),
        .O(a_mux_out[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_0_0_i_98
       (.I0(D[10]),
        .I1(mem_reg_0_0_i_149_n_1),
        .I2(rs1_mux2_out[10]),
        .I3(mem_reg_0_0_i_151_n_1),
        .I4(mem_reg_0_0_i_152_n_1),
        .I5(ldx_out[10]),
        .O(a_mux_out[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    out_i_22
       (.I0(D[30]),
        .I1(mem_reg_0_0_i_149_n_1),
        .I2(rs1_mux2_out[30]),
        .I3(mem_reg_0_0_i_151_n_1),
        .I4(mem_reg_0_0_i_152_n_1),
        .I5(ldx_out[30]),
        .O(a_mux_out[30]));
endmodule

(* ORIG_REF_NAME = "FOUR_INPUT_MUX" *) 
module FOUR_INPUT_MUX_0
   (addr_mux_out,
    dout,
    Q,
    \ldx_out_reg[0]_i_3 ,
    \ldx_out_reg[1]_i_3 ,
    \ldx_out_reg[2]_i_3 ,
    \ldx_out_reg[3]_i_3 ,
    \ldx_out_reg[4]_i_3 ,
    \ldx_out_reg[5]_i_3 ,
    \ldx_out_reg[6]_i_3 ,
    \ldx_out_reg[7]_i_3 ,
    \ldx_out_reg[8]_i_4 ,
    \ldx_out_reg[9]_i_4 ,
    \ldx_out_reg[10]_i_4 ,
    \ldx_out_reg[11]_i_4 ,
    \ldx_out_reg[12]_i_4 ,
    \ldx_out_reg[13]_i_4 ,
    \ldx_out_reg[14]_i_7 ,
    \ldx_out_reg[31]_i_2 ,
    \ldx_out_reg[8]_i_2 ,
    \ldx_out_reg[9]_i_2 ,
    \ldx_out_reg[10]_i_2 ,
    \ldx_out_reg[11]_i_2 ,
    \ldx_out_reg[12]_i_2 ,
    \ldx_out_reg[13]_i_2 ,
    \ldx_out_reg[14]_i_2 ,
    \ldx_out_reg[14]_i_5 ,
    \ldx_out_reg[8]_i_1 ,
    \ldx_out_reg[9]_i_1 ,
    \ldx_out_reg[10]_i_1 ,
    \ldx_out_reg[11]_i_1 ,
    \ldx_out_reg[12]_i_1 ,
    \ldx_out_reg[13]_i_1 ,
    \ldx_out_reg[14]_i_1 ,
    \ldx_out_reg[14]_i_3 );
  output [31:0]addr_mux_out;
  input [31:0]dout;
  input [3:0]Q;
  input \ldx_out_reg[0]_i_3 ;
  input \ldx_out_reg[1]_i_3 ;
  input \ldx_out_reg[2]_i_3 ;
  input \ldx_out_reg[3]_i_3 ;
  input \ldx_out_reg[4]_i_3 ;
  input \ldx_out_reg[5]_i_3 ;
  input \ldx_out_reg[6]_i_3 ;
  input \ldx_out_reg[7]_i_3 ;
  input \ldx_out_reg[8]_i_4 ;
  input \ldx_out_reg[9]_i_4 ;
  input \ldx_out_reg[10]_i_4 ;
  input \ldx_out_reg[11]_i_4 ;
  input \ldx_out_reg[12]_i_4 ;
  input \ldx_out_reg[13]_i_4 ;
  input \ldx_out_reg[14]_i_7 ;
  input \ldx_out_reg[31]_i_2 ;
  input \ldx_out_reg[8]_i_2 ;
  input \ldx_out_reg[9]_i_2 ;
  input \ldx_out_reg[10]_i_2 ;
  input \ldx_out_reg[11]_i_2 ;
  input \ldx_out_reg[12]_i_2 ;
  input \ldx_out_reg[13]_i_2 ;
  input \ldx_out_reg[14]_i_2 ;
  input \ldx_out_reg[14]_i_5 ;
  input \ldx_out_reg[8]_i_1 ;
  input \ldx_out_reg[9]_i_1 ;
  input \ldx_out_reg[10]_i_1 ;
  input \ldx_out_reg[11]_i_1 ;
  input \ldx_out_reg[12]_i_1 ;
  input \ldx_out_reg[13]_i_1 ;
  input \ldx_out_reg[14]_i_1 ;
  input \ldx_out_reg[14]_i_3 ;

  wire [3:0]Q;
  wire [31:0]addr_mux_out;
  wire [31:0]dout;
  wire \ldx_out_reg[0]_i_3 ;
  wire \ldx_out_reg[10]_i_1 ;
  wire \ldx_out_reg[10]_i_2 ;
  wire \ldx_out_reg[10]_i_4 ;
  wire \ldx_out_reg[11]_i_1 ;
  wire \ldx_out_reg[11]_i_2 ;
  wire \ldx_out_reg[11]_i_4 ;
  wire \ldx_out_reg[12]_i_1 ;
  wire \ldx_out_reg[12]_i_2 ;
  wire \ldx_out_reg[12]_i_4 ;
  wire \ldx_out_reg[13]_i_1 ;
  wire \ldx_out_reg[13]_i_2 ;
  wire \ldx_out_reg[13]_i_4 ;
  wire \ldx_out_reg[14]_i_1 ;
  wire \ldx_out_reg[14]_i_2 ;
  wire \ldx_out_reg[14]_i_3 ;
  wire \ldx_out_reg[14]_i_5 ;
  wire \ldx_out_reg[14]_i_7 ;
  wire \ldx_out_reg[1]_i_3 ;
  wire \ldx_out_reg[2]_i_3 ;
  wire \ldx_out_reg[31]_i_2 ;
  wire \ldx_out_reg[3]_i_3 ;
  wire \ldx_out_reg[4]_i_3 ;
  wire \ldx_out_reg[5]_i_3 ;
  wire \ldx_out_reg[6]_i_3 ;
  wire \ldx_out_reg[7]_i_3 ;
  wire \ldx_out_reg[8]_i_1 ;
  wire \ldx_out_reg[8]_i_2 ;
  wire \ldx_out_reg[8]_i_4 ;
  wire \ldx_out_reg[9]_i_1 ;
  wire \ldx_out_reg[9]_i_2 ;
  wire \ldx_out_reg[9]_i_4 ;

  LUT6 #(
    .INIT(64'hAAAAAB8AAAAAA88A)) 
    \ldx_out_reg[0]_i_2 
       (.I0(dout[8]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\ldx_out_reg[8]_i_4 ),
        .O(addr_mux_out[8]));
  LUT6 #(
    .INIT(64'hAAAAAB8AAAAAA88A)) 
    \ldx_out_reg[0]_i_4 
       (.I0(dout[16]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\ldx_out_reg[8]_i_2 ),
        .O(addr_mux_out[16]));
  LUT6 #(
    .INIT(64'hAAAAAB8AAAAAA88A)) 
    \ldx_out_reg[0]_i_6 
       (.I0(dout[0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\ldx_out_reg[0]_i_3 ),
        .O(addr_mux_out[0]));
  LUT6 #(
    .INIT(64'hAAAAAB8AAAAAA88A)) 
    \ldx_out_reg[10]_i_3 
       (.I0(dout[26]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\ldx_out_reg[10]_i_1 ),
        .O(addr_mux_out[26]));
  LUT6 #(
    .INIT(64'hAAAAAB8AAAAAA88A)) 
    \ldx_out_reg[11]_i_3 
       (.I0(dout[27]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\ldx_out_reg[11]_i_1 ),
        .O(addr_mux_out[27]));
  LUT6 #(
    .INIT(64'hAAAAAB8AAAAAA88A)) 
    \ldx_out_reg[12]_i_3 
       (.I0(dout[28]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\ldx_out_reg[12]_i_1 ),
        .O(addr_mux_out[28]));
  LUT6 #(
    .INIT(64'hAAAAAB8AAAAAA88A)) 
    \ldx_out_reg[13]_i_3 
       (.I0(dout[29]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\ldx_out_reg[13]_i_1 ),
        .O(addr_mux_out[29]));
  LUT6 #(
    .INIT(64'hAAAAAB8AAAAAA88A)) 
    \ldx_out_reg[14]_i_4 
       (.I0(dout[30]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\ldx_out_reg[14]_i_1 ),
        .O(addr_mux_out[30]));
  LUT6 #(
    .INIT(64'hAAAAAB8AAAAAA88A)) 
    \ldx_out_reg[15]_i_2 
       (.I0(dout[23]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\ldx_out_reg[14]_i_5 ),
        .O(addr_mux_out[23]));
  LUT6 #(
    .INIT(64'hAAAAAB8AAAAAA88A)) 
    \ldx_out_reg[1]_i_2 
       (.I0(dout[9]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\ldx_out_reg[9]_i_4 ),
        .O(addr_mux_out[9]));
  LUT6 #(
    .INIT(64'hAAAAAB8AAAAAA88A)) 
    \ldx_out_reg[1]_i_4 
       (.I0(dout[17]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\ldx_out_reg[9]_i_2 ),
        .O(addr_mux_out[17]));
  LUT6 #(
    .INIT(64'hAAAAAB8AAAAAA88A)) 
    \ldx_out_reg[1]_i_6 
       (.I0(dout[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\ldx_out_reg[1]_i_3 ),
        .O(addr_mux_out[1]));
  LUT6 #(
    .INIT(64'hAAAAAB8AAAAAA88A)) 
    \ldx_out_reg[2]_i_2 
       (.I0(dout[10]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\ldx_out_reg[10]_i_4 ),
        .O(addr_mux_out[10]));
  LUT6 #(
    .INIT(64'hAAAAAB8AAAAAA88A)) 
    \ldx_out_reg[2]_i_4 
       (.I0(dout[18]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\ldx_out_reg[10]_i_2 ),
        .O(addr_mux_out[18]));
  LUT6 #(
    .INIT(64'hAAAAAB8AAAAAA88A)) 
    \ldx_out_reg[2]_i_6 
       (.I0(dout[2]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\ldx_out_reg[2]_i_3 ),
        .O(addr_mux_out[2]));
  LUT6 #(
    .INIT(64'hAAAAAB8AAAAAA88A)) 
    \ldx_out_reg[31]_i_5 
       (.I0(dout[7]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\ldx_out_reg[7]_i_3 ),
        .O(addr_mux_out[7]));
  LUT6 #(
    .INIT(64'hAAAAAB8AAAAAA88A)) 
    \ldx_out_reg[3]_i_2 
       (.I0(dout[11]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\ldx_out_reg[11]_i_4 ),
        .O(addr_mux_out[11]));
  LUT6 #(
    .INIT(64'hAAAAAB8AAAAAA88A)) 
    \ldx_out_reg[3]_i_4 
       (.I0(dout[19]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\ldx_out_reg[11]_i_2 ),
        .O(addr_mux_out[19]));
  LUT6 #(
    .INIT(64'hAAAAAB8AAAAAA88A)) 
    \ldx_out_reg[3]_i_6 
       (.I0(dout[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\ldx_out_reg[3]_i_3 ),
        .O(addr_mux_out[3]));
  LUT6 #(
    .INIT(64'hAAAAAB8AAAAAA88A)) 
    \ldx_out_reg[4]_i_2 
       (.I0(dout[12]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\ldx_out_reg[12]_i_4 ),
        .O(addr_mux_out[12]));
  LUT6 #(
    .INIT(64'hAAAAAB8AAAAAA88A)) 
    \ldx_out_reg[4]_i_4 
       (.I0(dout[20]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\ldx_out_reg[12]_i_2 ),
        .O(addr_mux_out[20]));
  LUT6 #(
    .INIT(64'hAAAAAB8AAAAAA88A)) 
    \ldx_out_reg[4]_i_6 
       (.I0(dout[4]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\ldx_out_reg[4]_i_3 ),
        .O(addr_mux_out[4]));
  LUT6 #(
    .INIT(64'hAAAAAB8AAAAAA88A)) 
    \ldx_out_reg[5]_i_2 
       (.I0(dout[13]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\ldx_out_reg[13]_i_4 ),
        .O(addr_mux_out[13]));
  LUT6 #(
    .INIT(64'hAAAAAB8AAAAAA88A)) 
    \ldx_out_reg[5]_i_4 
       (.I0(dout[21]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\ldx_out_reg[13]_i_2 ),
        .O(addr_mux_out[21]));
  LUT6 #(
    .INIT(64'hAAAAAB8AAAAAA88A)) 
    \ldx_out_reg[5]_i_6 
       (.I0(dout[5]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\ldx_out_reg[5]_i_3 ),
        .O(addr_mux_out[5]));
  LUT6 #(
    .INIT(64'hAAAAAB8AAAAAA88A)) 
    \ldx_out_reg[6]_i_2 
       (.I0(dout[14]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\ldx_out_reg[14]_i_7 ),
        .O(addr_mux_out[14]));
  LUT6 #(
    .INIT(64'hAAAAAB8AAAAAA88A)) 
    \ldx_out_reg[6]_i_4 
       (.I0(dout[22]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\ldx_out_reg[14]_i_2 ),
        .O(addr_mux_out[22]));
  LUT6 #(
    .INIT(64'hAAAAAB8AAAAAA88A)) 
    \ldx_out_reg[6]_i_6 
       (.I0(dout[6]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\ldx_out_reg[6]_i_3 ),
        .O(addr_mux_out[6]));
  LUT6 #(
    .INIT(64'hAAAAAB8AAAAAA88A)) 
    \ldx_out_reg[7]_i_2 
       (.I0(dout[15]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\ldx_out_reg[31]_i_2 ),
        .O(addr_mux_out[15]));
  LUT6 #(
    .INIT(64'hAAAAAB8AAAAAA88A)) 
    \ldx_out_reg[7]_i_4 
       (.I0(dout[31]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\ldx_out_reg[14]_i_3 ),
        .O(addr_mux_out[31]));
  LUT6 #(
    .INIT(64'hAAAAAB8AAAAAA88A)) 
    \ldx_out_reg[8]_i_3 
       (.I0(dout[24]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\ldx_out_reg[8]_i_1 ),
        .O(addr_mux_out[24]));
  LUT6 #(
    .INIT(64'hAAAAAB8AAAAAA88A)) 
    \ldx_out_reg[9]_i_3 
       (.I0(dout[25]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(\ldx_out_reg[9]_i_1 ),
        .O(addr_mux_out[25]));
endmodule

(* ORIG_REF_NAME = "FOUR_INPUT_MUX" *) 
module FOUR_INPUT_MUX_10
   (imem_dina,
    Q,
    rs2_mux2_out,
    mem_reg_3_3,
    rs2_mux3_sel,
    mem_reg_3_3_0,
    mem_reg_3_3_1,
    rs2_mux2_sel);
  output [31:0]imem_dina;
  input [31:0]Q;
  input [31:0]rs2_mux2_out;
  input [31:0]mem_reg_3_3;
  input [0:0]rs2_mux3_sel;
  input mem_reg_3_3_0;
  input [2:0]mem_reg_3_3_1;
  input [0:0]rs2_mux2_sel;

  wire [31:0]Q;
  wire [31:0]imem_dina;
  wire mem_reg_0_0_i_51_n_1;
  wire mem_reg_0_0_i_53_n_1;
  wire mem_reg_0_0_i_54_n_1;
  wire [31:0]mem_reg_3_3;
  wire mem_reg_3_3_0;
  wire [2:0]mem_reg_3_3_1;
  wire [31:0]rs2_mux2_out;
  wire [0:0]rs2_mux2_sel;
  wire [0:0]rs2_mux3_sel;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_0_0_i_30
       (.I0(Q[1]),
        .I1(mem_reg_0_0_i_51_n_1),
        .I2(rs2_mux2_out[1]),
        .I3(mem_reg_0_0_i_53_n_1),
        .I4(mem_reg_0_0_i_54_n_1),
        .I5(mem_reg_3_3[1]),
        .O(imem_dina[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_0_0_i_31
       (.I0(Q[0]),
        .I1(mem_reg_0_0_i_51_n_1),
        .I2(rs2_mux2_out[0]),
        .I3(mem_reg_0_0_i_53_n_1),
        .I4(mem_reg_0_0_i_54_n_1),
        .I5(mem_reg_3_3[0]),
        .O(imem_dina[0]));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    mem_reg_0_0_i_51
       (.I0(rs2_mux3_sel),
        .I1(mem_reg_3_3_0),
        .I2(mem_reg_3_3_1[1]),
        .I3(mem_reg_3_3_1[0]),
        .I4(mem_reg_3_3_1[2]),
        .I5(rs2_mux2_sel),
        .O(mem_reg_0_0_i_51_n_1));
  LUT6 #(
    .INIT(64'h5555555455555555)) 
    mem_reg_0_0_i_53
       (.I0(rs2_mux3_sel),
        .I1(mem_reg_3_3_0),
        .I2(mem_reg_3_3_1[1]),
        .I3(mem_reg_3_3_1[0]),
        .I4(mem_reg_3_3_1[2]),
        .I5(rs2_mux2_sel),
        .O(mem_reg_0_0_i_53_n_1));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    mem_reg_0_0_i_54
       (.I0(mem_reg_3_3_0),
        .I1(mem_reg_3_3_1[1]),
        .I2(mem_reg_3_3_1[0]),
        .I3(mem_reg_3_3_1[2]),
        .I4(rs2_mux2_sel),
        .I5(rs2_mux3_sel),
        .O(mem_reg_0_0_i_54_n_1));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_0_1_i_1
       (.I0(Q[3]),
        .I1(mem_reg_0_0_i_51_n_1),
        .I2(rs2_mux2_out[3]),
        .I3(mem_reg_0_0_i_53_n_1),
        .I4(mem_reg_0_0_i_54_n_1),
        .I5(mem_reg_3_3[3]),
        .O(imem_dina[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_0_1_i_2
       (.I0(Q[2]),
        .I1(mem_reg_0_0_i_51_n_1),
        .I2(rs2_mux2_out[2]),
        .I3(mem_reg_0_0_i_53_n_1),
        .I4(mem_reg_0_0_i_54_n_1),
        .I5(mem_reg_3_3[2]),
        .O(imem_dina[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_0_2_i_1
       (.I0(Q[5]),
        .I1(mem_reg_0_0_i_51_n_1),
        .I2(rs2_mux2_out[5]),
        .I3(mem_reg_0_0_i_53_n_1),
        .I4(mem_reg_0_0_i_54_n_1),
        .I5(mem_reg_3_3[5]),
        .O(imem_dina[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_0_2_i_2
       (.I0(Q[4]),
        .I1(mem_reg_0_0_i_51_n_1),
        .I2(rs2_mux2_out[4]),
        .I3(mem_reg_0_0_i_53_n_1),
        .I4(mem_reg_0_0_i_54_n_1),
        .I5(mem_reg_3_3[4]),
        .O(imem_dina[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_0_3_i_1
       (.I0(Q[7]),
        .I1(mem_reg_0_0_i_51_n_1),
        .I2(rs2_mux2_out[7]),
        .I3(mem_reg_0_0_i_53_n_1),
        .I4(mem_reg_0_0_i_54_n_1),
        .I5(mem_reg_3_3[7]),
        .O(imem_dina[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_0_3_i_2
       (.I0(Q[6]),
        .I1(mem_reg_0_0_i_51_n_1),
        .I2(rs2_mux2_out[6]),
        .I3(mem_reg_0_0_i_53_n_1),
        .I4(mem_reg_0_0_i_54_n_1),
        .I5(mem_reg_3_3[6]),
        .O(imem_dina[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_1_0_i_1
       (.I0(Q[9]),
        .I1(mem_reg_0_0_i_51_n_1),
        .I2(rs2_mux2_out[9]),
        .I3(mem_reg_0_0_i_53_n_1),
        .I4(mem_reg_0_0_i_54_n_1),
        .I5(mem_reg_3_3[9]),
        .O(imem_dina[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_1_0_i_2
       (.I0(Q[8]),
        .I1(mem_reg_0_0_i_51_n_1),
        .I2(rs2_mux2_out[8]),
        .I3(mem_reg_0_0_i_53_n_1),
        .I4(mem_reg_0_0_i_54_n_1),
        .I5(mem_reg_3_3[8]),
        .O(imem_dina[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_1_1_i_1
       (.I0(Q[11]),
        .I1(mem_reg_0_0_i_51_n_1),
        .I2(rs2_mux2_out[11]),
        .I3(mem_reg_0_0_i_53_n_1),
        .I4(mem_reg_0_0_i_54_n_1),
        .I5(mem_reg_3_3[11]),
        .O(imem_dina[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_1_1_i_2
       (.I0(Q[10]),
        .I1(mem_reg_0_0_i_51_n_1),
        .I2(rs2_mux2_out[10]),
        .I3(mem_reg_0_0_i_53_n_1),
        .I4(mem_reg_0_0_i_54_n_1),
        .I5(mem_reg_3_3[10]),
        .O(imem_dina[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_1_2_i_1
       (.I0(Q[13]),
        .I1(mem_reg_0_0_i_51_n_1),
        .I2(rs2_mux2_out[13]),
        .I3(mem_reg_0_0_i_53_n_1),
        .I4(mem_reg_0_0_i_54_n_1),
        .I5(mem_reg_3_3[13]),
        .O(imem_dina[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_1_2_i_2
       (.I0(Q[12]),
        .I1(mem_reg_0_0_i_51_n_1),
        .I2(rs2_mux2_out[12]),
        .I3(mem_reg_0_0_i_53_n_1),
        .I4(mem_reg_0_0_i_54_n_1),
        .I5(mem_reg_3_3[12]),
        .O(imem_dina[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_1_3_i_1
       (.I0(Q[15]),
        .I1(mem_reg_0_0_i_51_n_1),
        .I2(rs2_mux2_out[15]),
        .I3(mem_reg_0_0_i_53_n_1),
        .I4(mem_reg_0_0_i_54_n_1),
        .I5(mem_reg_3_3[15]),
        .O(imem_dina[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_1_3_i_2
       (.I0(Q[14]),
        .I1(mem_reg_0_0_i_51_n_1),
        .I2(rs2_mux2_out[14]),
        .I3(mem_reg_0_0_i_53_n_1),
        .I4(mem_reg_0_0_i_54_n_1),
        .I5(mem_reg_3_3[14]),
        .O(imem_dina[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_2_0_i_1
       (.I0(Q[17]),
        .I1(mem_reg_0_0_i_51_n_1),
        .I2(rs2_mux2_out[17]),
        .I3(mem_reg_0_0_i_53_n_1),
        .I4(mem_reg_0_0_i_54_n_1),
        .I5(mem_reg_3_3[17]),
        .O(imem_dina[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_2_0_i_2
       (.I0(Q[16]),
        .I1(mem_reg_0_0_i_51_n_1),
        .I2(rs2_mux2_out[16]),
        .I3(mem_reg_0_0_i_53_n_1),
        .I4(mem_reg_0_0_i_54_n_1),
        .I5(mem_reg_3_3[16]),
        .O(imem_dina[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_2_1_i_1
       (.I0(Q[19]),
        .I1(mem_reg_0_0_i_51_n_1),
        .I2(rs2_mux2_out[19]),
        .I3(mem_reg_0_0_i_53_n_1),
        .I4(mem_reg_0_0_i_54_n_1),
        .I5(mem_reg_3_3[19]),
        .O(imem_dina[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_2_1_i_2
       (.I0(Q[18]),
        .I1(mem_reg_0_0_i_51_n_1),
        .I2(rs2_mux2_out[18]),
        .I3(mem_reg_0_0_i_53_n_1),
        .I4(mem_reg_0_0_i_54_n_1),
        .I5(mem_reg_3_3[18]),
        .O(imem_dina[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_2_2_i_2
       (.I0(Q[21]),
        .I1(mem_reg_0_0_i_51_n_1),
        .I2(rs2_mux2_out[21]),
        .I3(mem_reg_0_0_i_53_n_1),
        .I4(mem_reg_0_0_i_54_n_1),
        .I5(mem_reg_3_3[21]),
        .O(imem_dina[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_2_2_i_3
       (.I0(Q[20]),
        .I1(mem_reg_0_0_i_51_n_1),
        .I2(rs2_mux2_out[20]),
        .I3(mem_reg_0_0_i_53_n_1),
        .I4(mem_reg_0_0_i_54_n_1),
        .I5(mem_reg_3_3[20]),
        .O(imem_dina[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_2_3_i_1
       (.I0(Q[23]),
        .I1(mem_reg_0_0_i_51_n_1),
        .I2(rs2_mux2_out[23]),
        .I3(mem_reg_0_0_i_53_n_1),
        .I4(mem_reg_0_0_i_54_n_1),
        .I5(mem_reg_3_3[23]),
        .O(imem_dina[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_2_3_i_2
       (.I0(Q[22]),
        .I1(mem_reg_0_0_i_51_n_1),
        .I2(rs2_mux2_out[22]),
        .I3(mem_reg_0_0_i_53_n_1),
        .I4(mem_reg_0_0_i_54_n_1),
        .I5(mem_reg_3_3[22]),
        .O(imem_dina[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_3_0_i_1
       (.I0(Q[25]),
        .I1(mem_reg_0_0_i_51_n_1),
        .I2(rs2_mux2_out[25]),
        .I3(mem_reg_0_0_i_53_n_1),
        .I4(mem_reg_0_0_i_54_n_1),
        .I5(mem_reg_3_3[25]),
        .O(imem_dina[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_3_0_i_2
       (.I0(Q[24]),
        .I1(mem_reg_0_0_i_51_n_1),
        .I2(rs2_mux2_out[24]),
        .I3(mem_reg_0_0_i_53_n_1),
        .I4(mem_reg_0_0_i_54_n_1),
        .I5(mem_reg_3_3[24]),
        .O(imem_dina[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_3_1_i_1
       (.I0(Q[27]),
        .I1(mem_reg_0_0_i_51_n_1),
        .I2(rs2_mux2_out[27]),
        .I3(mem_reg_0_0_i_53_n_1),
        .I4(mem_reg_0_0_i_54_n_1),
        .I5(mem_reg_3_3[27]),
        .O(imem_dina[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_3_1_i_2
       (.I0(Q[26]),
        .I1(mem_reg_0_0_i_51_n_1),
        .I2(rs2_mux2_out[26]),
        .I3(mem_reg_0_0_i_53_n_1),
        .I4(mem_reg_0_0_i_54_n_1),
        .I5(mem_reg_3_3[26]),
        .O(imem_dina[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_3_2_i_1
       (.I0(Q[29]),
        .I1(mem_reg_0_0_i_51_n_1),
        .I2(rs2_mux2_out[29]),
        .I3(mem_reg_0_0_i_53_n_1),
        .I4(mem_reg_0_0_i_54_n_1),
        .I5(mem_reg_3_3[29]),
        .O(imem_dina[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_3_2_i_2
       (.I0(Q[28]),
        .I1(mem_reg_0_0_i_51_n_1),
        .I2(rs2_mux2_out[28]),
        .I3(mem_reg_0_0_i_53_n_1),
        .I4(mem_reg_0_0_i_54_n_1),
        .I5(mem_reg_3_3[28]),
        .O(imem_dina[28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_3_3_i_1
       (.I0(Q[31]),
        .I1(mem_reg_0_0_i_51_n_1),
        .I2(rs2_mux2_out[31]),
        .I3(mem_reg_0_0_i_53_n_1),
        .I4(mem_reg_0_0_i_54_n_1),
        .I5(mem_reg_3_3[31]),
        .O(imem_dina[31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    mem_reg_3_3_i_2
       (.I0(Q[30]),
        .I1(mem_reg_0_0_i_51_n_1),
        .I2(rs2_mux2_out[30]),
        .I3(mem_reg_0_0_i_53_n_1),
        .I4(mem_reg_0_0_i_54_n_1),
        .I5(mem_reg_3_3[30]),
        .O(imem_dina[30]));
endmodule

(* ORIG_REF_NAME = "FOUR_INPUT_MUX" *) 
module FOUR_INPUT_MUX_11
   (\alu_register_q_reg[31] ,
    Q,
    \mem_reg[30][31] ,
    out,
    \mem_reg[30][2] ,
    \mem_reg[30][0] );
  output [31:0]\alu_register_q_reg[31] ;
  input [31:0]Q;
  input [31:0]\mem_reg[30][31] ;
  input [28:0]out;
  input [2:0]\mem_reg[30][2] ;
  input [4:0]\mem_reg[30][0] ;

  wire [31:0]Q;
  wire [31:0]\alu_register_q_reg[31] ;
  wire \mem[1][31]_i_4_n_1 ;
  wire \mem[1][31]_i_5_n_1 ;
  wire \mem[1][31]_i_6_n_1 ;
  wire [4:0]\mem_reg[30][0] ;
  wire [2:0]\mem_reg[30][2] ;
  wire [31:0]\mem_reg[30][31] ;
  wire [28:0]out;

  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][0]_i_1 
       (.I0(Q[0]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [0]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(\mem_reg[30][2] [0]),
        .O(\alu_register_q_reg[31] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][10]_i_1 
       (.I0(Q[10]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [10]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[7]),
        .O(\alu_register_q_reg[31] [10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][11]_i_1 
       (.I0(Q[11]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [11]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[8]),
        .O(\alu_register_q_reg[31] [11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][12]_i_1 
       (.I0(Q[12]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [12]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[9]),
        .O(\alu_register_q_reg[31] [12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][13]_i_1 
       (.I0(Q[13]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [13]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[10]),
        .O(\alu_register_q_reg[31] [13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][14]_i_1 
       (.I0(Q[14]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [14]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[11]),
        .O(\alu_register_q_reg[31] [14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][15]_i_1 
       (.I0(Q[15]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [15]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[12]),
        .O(\alu_register_q_reg[31] [15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][16]_i_1 
       (.I0(Q[16]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [16]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[13]),
        .O(\alu_register_q_reg[31] [16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][17]_i_1 
       (.I0(Q[17]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [17]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[14]),
        .O(\alu_register_q_reg[31] [17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][18]_i_1 
       (.I0(Q[18]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [18]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[15]),
        .O(\alu_register_q_reg[31] [18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][19]_i_1 
       (.I0(Q[19]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [19]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[16]),
        .O(\alu_register_q_reg[31] [19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][1]_i_1 
       (.I0(Q[1]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [1]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(\mem_reg[30][2] [1]),
        .O(\alu_register_q_reg[31] [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][20]_i_1 
       (.I0(Q[20]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [20]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[17]),
        .O(\alu_register_q_reg[31] [20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][21]_i_1 
       (.I0(Q[21]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [21]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[18]),
        .O(\alu_register_q_reg[31] [21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][22]_i_1 
       (.I0(Q[22]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [22]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[19]),
        .O(\alu_register_q_reg[31] [22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][23]_i_1 
       (.I0(Q[23]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [23]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[20]),
        .O(\alu_register_q_reg[31] [23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][24]_i_1 
       (.I0(Q[24]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [24]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[21]),
        .O(\alu_register_q_reg[31] [24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][25]_i_1 
       (.I0(Q[25]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [25]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[22]),
        .O(\alu_register_q_reg[31] [25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][26]_i_1 
       (.I0(Q[26]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [26]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[23]),
        .O(\alu_register_q_reg[31] [26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][27]_i_1 
       (.I0(Q[27]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [27]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[24]),
        .O(\alu_register_q_reg[31] [27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][28]_i_1 
       (.I0(Q[28]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [28]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[25]),
        .O(\alu_register_q_reg[31] [28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][29]_i_1 
       (.I0(Q[29]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [29]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[26]),
        .O(\alu_register_q_reg[31] [29]));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \mem[1][2]_i_1 
       (.I0(Q[2]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [2]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem_reg[30][2] [2]),
        .I5(\mem[1][31]_i_6_n_1 ),
        .O(\alu_register_q_reg[31] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][30]_i_1 
       (.I0(Q[30]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [30]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[27]),
        .O(\alu_register_q_reg[31] [30]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][31]_i_2 
       (.I0(Q[31]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [31]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[28]),
        .O(\alu_register_q_reg[31] [31]));
  LUT3 #(
    .INIT(8'h04)) 
    \mem[1][31]_i_4 
       (.I0(\mem_reg[30][0] [1]),
        .I1(\mem_reg[30][0] [2]),
        .I2(\mem_reg[30][0] [4]),
        .O(\mem[1][31]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hCBFBFBFB)) 
    \mem[1][31]_i_5 
       (.I0(\mem_reg[30][0] [1]),
        .I1(\mem_reg[30][0] [2]),
        .I2(\mem_reg[30][0] [4]),
        .I3(\mem_reg[30][0] [3]),
        .I4(\mem_reg[30][0] [0]),
        .O(\mem[1][31]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \mem[1][31]_i_6 
       (.I0(\mem_reg[30][0] [3]),
        .I1(\mem_reg[30][0] [0]),
        .I2(\mem_reg[30][0] [4]),
        .I3(\mem_reg[30][0] [2]),
        .O(\mem[1][31]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][3]_i_1 
       (.I0(Q[3]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [3]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[0]),
        .O(\alu_register_q_reg[31] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][4]_i_1 
       (.I0(Q[4]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [4]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[1]),
        .O(\alu_register_q_reg[31] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][5]_i_1 
       (.I0(Q[5]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [5]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[2]),
        .O(\alu_register_q_reg[31] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][6]_i_1 
       (.I0(Q[6]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [6]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[3]),
        .O(\alu_register_q_reg[31] [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][7]_i_1 
       (.I0(Q[7]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [7]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[4]),
        .O(\alu_register_q_reg[31] [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][8]_i_1 
       (.I0(Q[8]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [8]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[5]),
        .O(\alu_register_q_reg[31] [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \mem[1][9]_i_1 
       (.I0(Q[9]),
        .I1(\mem[1][31]_i_4_n_1 ),
        .I2(\mem_reg[30][31] [9]),
        .I3(\mem[1][31]_i_5_n_1 ),
        .I4(\mem[1][31]_i_6_n_1 ),
        .I5(out[6]),
        .O(\alu_register_q_reg[31] [9]));
endmodule

(* ORIG_REF_NAME = "FOUR_INPUT_MUX" *) 
module FOUR_INPUT_MUX_3
   (D,
    out,
    pc_mux_in3,
    \pc_register_q_reg[30] ,
    \pc_register_q_reg[30]_0 ,
    pc_mux_in2);
  output [0:0]D;
  input [0:0]out;
  input [0:0]pc_mux_in3;
  input \pc_register_q_reg[30] ;
  input \pc_register_q_reg[30]_0 ;
  input [0:0]pc_mux_in2;

  wire [0:0]D;
  wire [0:0]out;
  wire [0:0]pc_mux_in2;
  wire [0:0]pc_mux_in3;
  wire \pc_register_q_reg[30] ;
  wire \pc_register_q_reg[30]_0 ;

  LUT5 #(
    .INIT(32'hCAFFCA0F)) 
    out__0
       (.I0(out),
        .I1(pc_mux_in3),
        .I2(\pc_register_q_reg[30] ),
        .I3(\pc_register_q_reg[30]_0 ),
        .I4(pc_mux_in2),
        .O(D));
endmodule

(* ORIG_REF_NAME = "FOUR_INPUT_MUX" *) 
module FOUR_INPUT_MUX_7
   (rs1_mux2_out,
    \alu_register_q[31]_i_8 ,
    rs1_mux2_sel,
    Q,
    \alu_register_q[31]_i_8_0 );
  output [31:0]rs1_mux2_out;
  input [31:0]\alu_register_q[31]_i_8 ;
  input [1:0]rs1_mux2_sel;
  input [31:0]Q;
  input [31:0]\alu_register_q[31]_i_8_0 ;

  wire [31:0]Q;
  wire [31:0]\alu_register_q[31]_i_8 ;
  wire [31:0]\alu_register_q[31]_i_8_0 ;
  wire [31:0]rs1_mux2_out;
  wire [1:0]rs1_mux2_sel;

  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[0]_i_36 
       (.I0(\alu_register_q[31]_i_8 [0]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[0]),
        .I3(rs1_mux2_sel[0]),
        .I4(\alu_register_q[31]_i_8_0 [0]),
        .O(rs1_mux2_out[0]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[16]_i_11 
       (.I0(\alu_register_q[31]_i_8 [16]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[16]),
        .I3(rs1_mux2_sel[0]),
        .I4(\alu_register_q[31]_i_8_0 [16]),
        .O(rs1_mux2_out[16]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[17]_i_10 
       (.I0(\alu_register_q[31]_i_8 [17]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[17]),
        .I3(rs1_mux2_sel[0]),
        .I4(\alu_register_q[31]_i_8_0 [17]),
        .O(rs1_mux2_out[17]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[18]_i_9 
       (.I0(\alu_register_q[31]_i_8 [18]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[18]),
        .I3(rs1_mux2_sel[0]),
        .I4(\alu_register_q[31]_i_8_0 [18]),
        .O(rs1_mux2_out[18]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[19]_i_11 
       (.I0(\alu_register_q[31]_i_8 [19]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[19]),
        .I3(rs1_mux2_sel[0]),
        .I4(\alu_register_q[31]_i_8_0 [19]),
        .O(rs1_mux2_out[19]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[1]_i_11 
       (.I0(\alu_register_q[31]_i_8 [1]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[1]),
        .I3(rs1_mux2_sel[0]),
        .I4(\alu_register_q[31]_i_8_0 [1]),
        .O(rs1_mux2_out[1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[20]_i_13 
       (.I0(\alu_register_q[31]_i_8 [20]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[20]),
        .I3(rs1_mux2_sel[0]),
        .I4(\alu_register_q[31]_i_8_0 [20]),
        .O(rs1_mux2_out[20]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[21]_i_12 
       (.I0(\alu_register_q[31]_i_8 [21]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[21]),
        .I3(rs1_mux2_sel[0]),
        .I4(\alu_register_q[31]_i_8_0 [21]),
        .O(rs1_mux2_out[21]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[22]_i_12 
       (.I0(\alu_register_q[31]_i_8 [22]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[22]),
        .I3(rs1_mux2_sel[0]),
        .I4(\alu_register_q[31]_i_8_0 [22]),
        .O(rs1_mux2_out[22]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[23]_i_14 
       (.I0(\alu_register_q[31]_i_8 [23]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[23]),
        .I3(rs1_mux2_sel[0]),
        .I4(\alu_register_q[31]_i_8_0 [23]),
        .O(rs1_mux2_out[23]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    br_taken_reg_i_39
       (.I0(\alu_register_q[31]_i_8 [31]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[31]),
        .I3(rs1_mux2_sel[0]),
        .I4(\alu_register_q[31]_i_8_0 [31]),
        .O(rs1_mux2_out[31]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    br_taken_reg_i_40
       (.I0(\alu_register_q[31]_i_8 [28]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[28]),
        .I3(rs1_mux2_sel[0]),
        .I4(\alu_register_q[31]_i_8_0 [28]),
        .O(rs1_mux2_out[28]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    br_taken_reg_i_41
       (.I0(\alu_register_q[31]_i_8 [29]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[29]),
        .I3(rs1_mux2_sel[0]),
        .I4(\alu_register_q[31]_i_8_0 [29]),
        .O(rs1_mux2_out[29]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    br_taken_reg_i_42
       (.I0(\alu_register_q[31]_i_8 [26]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[26]),
        .I3(rs1_mux2_sel[0]),
        .I4(\alu_register_q[31]_i_8_0 [26]),
        .O(rs1_mux2_out[26]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    br_taken_reg_i_43
       (.I0(\alu_register_q[31]_i_8 [27]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[27]),
        .I3(rs1_mux2_sel[0]),
        .I4(\alu_register_q[31]_i_8_0 [27]),
        .O(rs1_mux2_out[27]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    br_taken_reg_i_44
       (.I0(\alu_register_q[31]_i_8 [24]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[24]),
        .I3(rs1_mux2_sel[0]),
        .I4(\alu_register_q[31]_i_8_0 [24]),
        .O(rs1_mux2_out[24]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    br_taken_reg_i_45
       (.I0(\alu_register_q[31]_i_8 [25]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[25]),
        .I3(rs1_mux2_sel[0]),
        .I4(\alu_register_q[31]_i_8_0 [25]),
        .O(rs1_mux2_out[25]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_150
       (.I0(\alu_register_q[31]_i_8 [15]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[15]),
        .I3(rs1_mux2_sel[0]),
        .I4(\alu_register_q[31]_i_8_0 [15]),
        .O(rs1_mux2_out[15]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_167
       (.I0(\alu_register_q[31]_i_8 [14]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[14]),
        .I3(rs1_mux2_sel[0]),
        .I4(\alu_register_q[31]_i_8_0 [14]),
        .O(rs1_mux2_out[14]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_175
       (.I0(\alu_register_q[31]_i_8 [13]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[13]),
        .I3(rs1_mux2_sel[0]),
        .I4(\alu_register_q[31]_i_8_0 [13]),
        .O(rs1_mux2_out[13]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_182
       (.I0(\alu_register_q[31]_i_8 [12]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[12]),
        .I3(rs1_mux2_sel[0]),
        .I4(\alu_register_q[31]_i_8_0 [12]),
        .O(rs1_mux2_out[12]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_187
       (.I0(\alu_register_q[31]_i_8 [11]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[11]),
        .I3(rs1_mux2_sel[0]),
        .I4(\alu_register_q[31]_i_8_0 [11]),
        .O(rs1_mux2_out[11]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_200
       (.I0(\alu_register_q[31]_i_8 [10]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[10]),
        .I3(rs1_mux2_sel[0]),
        .I4(\alu_register_q[31]_i_8_0 [10]),
        .O(rs1_mux2_out[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_205
       (.I0(\alu_register_q[31]_i_8 [9]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[9]),
        .I3(rs1_mux2_sel[0]),
        .I4(\alu_register_q[31]_i_8_0 [9]),
        .O(rs1_mux2_out[9]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_209
       (.I0(\alu_register_q[31]_i_8 [8]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[8]),
        .I3(rs1_mux2_sel[0]),
        .I4(\alu_register_q[31]_i_8_0 [8]),
        .O(rs1_mux2_out[8]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_213
       (.I0(\alu_register_q[31]_i_8 [7]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[7]),
        .I3(rs1_mux2_sel[0]),
        .I4(\alu_register_q[31]_i_8_0 [7]),
        .O(rs1_mux2_out[7]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_227
       (.I0(\alu_register_q[31]_i_8 [6]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[6]),
        .I3(rs1_mux2_sel[0]),
        .I4(\alu_register_q[31]_i_8_0 [6]),
        .O(rs1_mux2_out[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_232
       (.I0(\alu_register_q[31]_i_8 [5]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[5]),
        .I3(rs1_mux2_sel[0]),
        .I4(\alu_register_q[31]_i_8_0 [5]),
        .O(rs1_mux2_out[5]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_237
       (.I0(\alu_register_q[31]_i_8 [4]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[4]),
        .I3(rs1_mux2_sel[0]),
        .I4(\alu_register_q[31]_i_8_0 [4]),
        .O(rs1_mux2_out[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_241
       (.I0(\alu_register_q[31]_i_8 [3]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[3]),
        .I3(rs1_mux2_sel[0]),
        .I4(\alu_register_q[31]_i_8_0 [3]),
        .O(rs1_mux2_out[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_252
       (.I0(\alu_register_q[31]_i_8 [2]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[2]),
        .I3(rs1_mux2_sel[0]),
        .I4(\alu_register_q[31]_i_8_0 [2]),
        .O(rs1_mux2_out[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    out_i_32
       (.I0(\alu_register_q[31]_i_8 [30]),
        .I1(rs1_mux2_sel[1]),
        .I2(Q[30]),
        .I3(rs1_mux2_sel[0]),
        .I4(\alu_register_q[31]_i_8_0 [30]),
        .O(rs1_mux2_out[30]));
endmodule

(* ORIG_REF_NAME = "FOUR_INPUT_MUX" *) 
module FOUR_INPUT_MUX_9
   (rs2_mux2_out,
    mem_reg_3_3,
    rs2_mux2_sel,
    Q,
    mem_reg_3_3_0);
  output [31:0]rs2_mux2_out;
  input [31:0]mem_reg_3_3;
  input [1:0]rs2_mux2_sel;
  input [31:0]Q;
  input [31:0]mem_reg_3_3_0;

  wire [31:0]Q;
  wire [31:0]mem_reg_3_3;
  wire [31:0]mem_reg_3_3_0;
  wire [31:0]rs2_mux2_out;
  wire [1:0]rs2_mux2_sel;

  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_52
       (.I0(mem_reg_3_3[1]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[1]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[1]),
        .O(rs2_mux2_out[1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_55
       (.I0(mem_reg_3_3[0]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[0]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[0]),
        .O(rs2_mux2_out[0]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_1_i_3
       (.I0(mem_reg_3_3[3]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[3]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[3]),
        .O(rs2_mux2_out[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_1_i_4
       (.I0(mem_reg_3_3[2]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[2]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[2]),
        .O(rs2_mux2_out[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_2_i_4
       (.I0(mem_reg_3_3[5]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[5]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[5]),
        .O(rs2_mux2_out[5]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_2_i_5
       (.I0(mem_reg_3_3[4]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[4]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[4]),
        .O(rs2_mux2_out[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_3_i_3
       (.I0(mem_reg_3_3[7]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[7]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[7]),
        .O(rs2_mux2_out[7]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_3_i_4
       (.I0(mem_reg_3_3[6]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[6]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[6]),
        .O(rs2_mux2_out[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_1_0_i_4
       (.I0(mem_reg_3_3[9]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[9]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[9]),
        .O(rs2_mux2_out[9]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_1_0_i_5
       (.I0(mem_reg_3_3[8]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[8]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[8]),
        .O(rs2_mux2_out[8]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_1_1_i_3
       (.I0(mem_reg_3_3[11]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[11]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[11]),
        .O(rs2_mux2_out[11]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_1_1_i_4
       (.I0(mem_reg_3_3[10]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[10]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[10]),
        .O(rs2_mux2_out[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_1_2_i_4
       (.I0(mem_reg_3_3[13]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[13]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[13]),
        .O(rs2_mux2_out[13]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_1_2_i_5
       (.I0(mem_reg_3_3[12]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[12]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[12]),
        .O(rs2_mux2_out[12]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_1_3_i_3
       (.I0(mem_reg_3_3[15]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[15]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[15]),
        .O(rs2_mux2_out[15]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_1_3_i_4
       (.I0(mem_reg_3_3[14]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[14]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[14]),
        .O(rs2_mux2_out[14]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_0_i_4
       (.I0(mem_reg_3_3[17]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[17]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[17]),
        .O(rs2_mux2_out[17]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_0_i_5
       (.I0(mem_reg_3_3[16]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[16]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[16]),
        .O(rs2_mux2_out[16]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_1_i_3
       (.I0(mem_reg_3_3[19]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[19]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[19]),
        .O(rs2_mux2_out[19]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_1_i_4
       (.I0(mem_reg_3_3[18]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[18]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[18]),
        .O(rs2_mux2_out[18]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_2_i_5
       (.I0(mem_reg_3_3[21]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[21]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[21]),
        .O(rs2_mux2_out[21]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_2_i_6
       (.I0(mem_reg_3_3[20]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[20]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[20]),
        .O(rs2_mux2_out[20]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_3_i_3
       (.I0(mem_reg_3_3[23]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[23]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[23]),
        .O(rs2_mux2_out[23]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_3_i_4
       (.I0(mem_reg_3_3[22]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[22]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[22]),
        .O(rs2_mux2_out[22]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_3_0_i_4
       (.I0(mem_reg_3_3[25]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[25]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[25]),
        .O(rs2_mux2_out[25]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_3_0_i_5
       (.I0(mem_reg_3_3[24]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[24]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[24]),
        .O(rs2_mux2_out[24]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_3_1_i_4
       (.I0(mem_reg_3_3[27]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[27]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[27]),
        .O(rs2_mux2_out[27]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_3_1_i_5
       (.I0(mem_reg_3_3[26]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[26]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[26]),
        .O(rs2_mux2_out[26]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_3_2_i_3
       (.I0(mem_reg_3_3[29]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[29]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[29]),
        .O(rs2_mux2_out[29]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_3_2_i_4
       (.I0(mem_reg_3_3[28]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[28]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[28]),
        .O(rs2_mux2_out[28]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_3_3_i_3
       (.I0(mem_reg_3_3[31]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[31]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[31]),
        .O(rs2_mux2_out[31]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_3_3_i_4
       (.I0(mem_reg_3_3[30]),
        .I1(rs2_mux2_sel[1]),
        .I2(Q[30]),
        .I3(rs2_mux2_sel[0]),
        .I4(mem_reg_3_3_0[30]),
        .O(rs2_mux2_out[30]));
endmodule

module IMM_GEN
   (imm_gen_out,
    \instruction_decode_register_q_reg[4] ,
    \instruction_decode_register_q_reg[5] ,
    \instruction_decode_register_q_reg[13] ,
    \instruction_decode_register_q_reg[6] ,
    \instruction_decode_register_q_reg[13]_0 ,
    \instruction_decode_register_q_reg[13]_1 ,
    \instruction_decode_register_q_reg[5]_0 ,
    \instruction_decode_register_q_reg[6]_0 ,
    Q);
  output [5:0]imm_gen_out;
  output \instruction_decode_register_q_reg[4] ;
  output \instruction_decode_register_q_reg[5] ;
  output \instruction_decode_register_q_reg[13] ;
  output \instruction_decode_register_q_reg[6] ;
  output \instruction_decode_register_q_reg[13]_0 ;
  output \instruction_decode_register_q_reg[13]_1 ;
  output \instruction_decode_register_q_reg[5]_0 ;
  output \instruction_decode_register_q_reg[6]_0 ;
  input [22:0]Q;

  wire [22:0]Q;
  wire \i_/mem_reg_0_0_i_253_n_1 ;
  wire \i_/mem_reg_0_0_i_286_n_1 ;
  wire [5:0]imm_gen_out;
  wire \instruction_decode_register_q_reg[13] ;
  wire \instruction_decode_register_q_reg[13]_0 ;
  wire \instruction_decode_register_q_reg[13]_1 ;
  wire \instruction_decode_register_q_reg[4] ;
  wire \instruction_decode_register_q_reg[5] ;
  wire \instruction_decode_register_q_reg[5]_0 ;
  wire \instruction_decode_register_q_reg[6] ;
  wire \instruction_decode_register_q_reg[6]_0 ;

  LUT6 #(
    .INIT(64'hC0C00000FA0AA0A0)) 
    \i_/alu_register_q[0]_i_12 
       (.I0(Q[17]),
        .I1(Q[12]),
        .I2(\i_/mem_reg_0_0_i_253_n_1 ),
        .I3(Q[5]),
        .I4(\instruction_decode_register_q_reg[4] ),
        .I5(\instruction_decode_register_q_reg[5] ),
        .O(imm_gen_out[0]));
  LUT6 #(
    .INIT(64'hF000CCAAAACCAA00)) 
    \i_/alu_register_q[1]_i_9 
       (.I0(Q[18]),
        .I1(Q[6]),
        .I2(Q[13]),
        .I3(\instruction_decode_register_q_reg[4] ),
        .I4(\instruction_decode_register_q_reg[5] ),
        .I5(\i_/mem_reg_0_0_i_253_n_1 ),
        .O(imm_gen_out[1]));
  LUT5 #(
    .INIT(32'h50002101)) 
    \i_/alu_register_q[31]_i_10 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[0]),
        .O(\instruction_decode_register_q_reg[4] ));
  LUT5 #(
    .INIT(32'h200A0C00)) 
    \i_/alu_register_q[31]_i_9 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[4]),
        .O(\instruction_decode_register_q_reg[5] ));
  LUT2 #(
    .INIT(4'h2)) 
    \i_/i__i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\instruction_decode_register_q_reg[5]_0 ));
  LUT5 #(
    .INIT(32'h04800400)) 
    \i_/mem_reg_0_0_i_137 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\instruction_decode_register_q_reg[6] ));
  LUT6 #(
    .INIT(64'h00550000FF8A0000)) 
    \i_/mem_reg_0_0_i_138 
       (.I0(\i_/mem_reg_0_0_i_253_n_1 ),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(\instruction_decode_register_q_reg[4] ),
        .I4(Q[22]),
        .I5(\instruction_decode_register_q_reg[5] ),
        .O(\instruction_decode_register_q_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAFAEAAAAAAAEAAAA)) 
    \i_/mem_reg_0_0_i_183 
       (.I0(\i_/mem_reg_0_0_i_286_n_1 ),
        .I1(Q[5]),
        .I2(\i_/mem_reg_0_0_i_253_n_1 ),
        .I3(\instruction_decode_register_q_reg[4] ),
        .I4(\instruction_decode_register_q_reg[5] ),
        .I5(Q[17]),
        .O(imm_gen_out[5]));
  LUT5 #(
    .INIT(32'h77776266)) 
    \i_/mem_reg_0_0_i_196 
       (.I0(\instruction_decode_register_q_reg[5] ),
        .I1(\i_/mem_reg_0_0_i_253_n_1 ),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\instruction_decode_register_q_reg[4] ),
        .O(\instruction_decode_register_q_reg[13] ));
  LUT6 #(
    .INIT(64'hF000CCAAAACCAA00)) 
    \i_/mem_reg_0_0_i_233 
       (.I0(Q[21]),
        .I1(Q[9]),
        .I2(Q[16]),
        .I3(\instruction_decode_register_q_reg[4] ),
        .I4(\instruction_decode_register_q_reg[5] ),
        .I5(\i_/mem_reg_0_0_i_253_n_1 ),
        .O(imm_gen_out[4]));
  LUT6 #(
    .INIT(64'hF000CCAAAACCAA00)) 
    \i_/mem_reg_0_0_i_238 
       (.I0(Q[20]),
        .I1(Q[8]),
        .I2(Q[15]),
        .I3(\instruction_decode_register_q_reg[4] ),
        .I4(\instruction_decode_register_q_reg[5] ),
        .I5(\i_/mem_reg_0_0_i_253_n_1 ),
        .O(imm_gen_out[3]));
  LUT6 #(
    .INIT(64'hF000CCAAAACCAA00)) 
    \i_/mem_reg_0_0_i_250 
       (.I0(Q[19]),
        .I1(Q[7]),
        .I2(Q[14]),
        .I3(\instruction_decode_register_q_reg[4] ),
        .I4(\instruction_decode_register_q_reg[5] ),
        .I5(\i_/mem_reg_0_0_i_253_n_1 ),
        .O(imm_gen_out[2]));
  LUT5 #(
    .INIT(32'h04000B04)) 
    \i_/mem_reg_0_0_i_253 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(\i_/mem_reg_0_0_i_253_n_1 ));
  LUT6 #(
    .INIT(64'h4444404440404040)) 
    \i_/mem_reg_0_0_i_286 
       (.I0(\instruction_decode_register_q_reg[5] ),
        .I1(Q[22]),
        .I2(\instruction_decode_register_q_reg[4] ),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(\i_/mem_reg_0_0_i_253_n_1 ),
        .O(\i_/mem_reg_0_0_i_286_n_1 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \i_/out_i_26 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\instruction_decode_register_q_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h55550000FF8A0000)) 
    \i_/out_i_27 
       (.I0(\i_/mem_reg_0_0_i_253_n_1 ),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(\instruction_decode_register_q_reg[4] ),
        .I4(Q[22]),
        .I5(\instruction_decode_register_q_reg[5] ),
        .O(\instruction_decode_register_q_reg[13]_1 ));
endmodule

module LDX
   (\pc_decode_register_q_reg[3] ,
    \pc_decode_register_q_reg[7] ,
    \pc_decode_register_q_reg[7]_0 ,
    \pc_decode_register_q_reg[31] ,
    \pc_decode_register_q_reg[11] ,
    \pc_decode_register_q_reg[15] ,
    \alu_register_q_reg[2] ,
    \alu_register_q_reg[3] ,
    \alu_register_q_reg[1] ,
    \pc_decode_register_q_reg[7]_1 ,
    \pc_decode_register_q_reg[23] ,
    \pc_decode_register_q_reg[23]_0 ,
    \pc_decode_register_q_reg[23]_1 ,
    \pc_decode_register_q_reg[27] ,
    \instruction_decode_register_q_reg[31] ,
    \instruction_decode_register_q_reg[31]_0 ,
    \pc_decode_register_q_reg[15]_0 ,
    \pc_decode_register_q_reg[15]_1 ,
    \pc_decode_register_q_reg[19] ,
    \alu_register_q_reg[0] ,
    \alu_register_q_reg[1]_0 ,
    \instruction_execute_register_q_reg[4] ,
    wf_ldx_sel,
    pc_mux_in3,
    \pc_decode_register_q_reg[5] ,
    \instruction_decode_register_q_reg[2] ,
    \instruction_decode_register_q_reg[2]_0 ,
    \instruction_decode_register_q_reg[2]_1 ,
    \instruction_decode_register_q_reg[2]_2 ,
    \instruction_decode_register_q_reg[2]_3 ,
    \instruction_decode_register_q_reg[2]_4 ,
    \instruction_decode_register_q_reg[2]_5 ,
    \instruction_decode_register_q_reg[2]_6 ,
    \instruction_decode_register_q_reg[2]_7 ,
    \instruction_decode_register_q_reg[2]_8 ,
    \instruction_decode_register_q_reg[2]_9 ,
    \instruction_decode_register_q_reg[2]_10 ,
    \instruction_decode_register_q_reg[2]_11 ,
    \instruction_decode_register_q_reg[2]_12 ,
    \instruction_decode_register_q_reg[2]_13 ,
    \instruction_decode_register_q_reg[2]_14 ,
    \instruction_decode_register_q_reg[2]_15 ,
    \instruction_decode_register_q_reg[2]_16 ,
    \instruction_decode_register_q_reg[2]_17 ,
    \instruction_decode_register_q_reg[2]_18 ,
    \instruction_decode_register_q_reg[2]_19 ,
    \instruction_decode_register_q_reg[2]_20 ,
    \instruction_decode_register_q_reg[2]_21 ,
    \instruction_decode_register_q_reg[2]_22 ,
    \instruction_decode_register_q_reg[2]_23 ,
    \instruction_decode_register_q_reg[2]_24 ,
    \instruction_decode_register_q_reg[2]_25 ,
    \instruction_decode_register_q_reg[2]_26 ,
    \instruction_decode_register_q_reg[2]_27 ,
    \instruction_decode_register_q_reg[2]_28 ,
    \instruction_decode_register_q_reg[2]_29 ,
    \pc_decode_register_q_reg[1] ,
    \pc_decode_register_q_reg[2] ,
    \pc_decode_register_q_reg[3]_0 ,
    \pc_decode_register_q_reg[4] ,
    \pc_decode_register_q_reg[23]_2 ,
    \instruction_decode_register_q_reg[20] ,
    \instruction_decode_register_q_reg[21] ,
    \instruction_decode_register_q_reg[22] ,
    \instruction_decode_register_q_reg[23] ,
    \pc_decode_register_q_reg[31]_0 ,
    \instruction_decode_register_q_reg[24] ,
    \instruction_decode_register_q_reg[25] ,
    \instruction_decode_register_q_reg[26] ,
    \instruction_decode_register_q_reg[27] ,
    \instruction_decode_register_q_reg[28] ,
    \instruction_decode_register_q_reg[29] ,
    \pc_decode_register_q_reg[31]_1 ,
    \instruction_decode_register_q_reg[30] ,
    \instruction_decode_register_q_reg[25]_0 ,
    DI,
    \instruction_decode_register_q_reg[26]_0 ,
    \instruction_decode_register_q_reg[27]_0 ,
    \pc_decode_register_q_reg[15]_2 ,
    \instruction_decode_register_q_reg[28]_0 ,
    \instruction_decode_register_q_reg[29]_0 ,
    \instruction_decode_register_q_reg[30]_0 ,
    \pc_decode_register_q_reg[11]_0 ,
    \instruction_decode_register_q_reg[12] ,
    \instruction_decode_register_q_reg[13] ,
    \instruction_decode_register_q_reg[14] ,
    \instruction_decode_register_q_reg[15] ,
    \instruction_decode_register_q_reg[16] ,
    \instruction_decode_register_q_reg[17] ,
    \instruction_decode_register_q_reg[18] ,
    \instruction_decode_register_q_reg[19] ,
    S,
    \instruction_decode_register_q_reg[31]_1 ,
    \instruction_decode_register_q_reg[14]_0 ,
    p_1_in,
    \instruction_execute_register_q_reg[6] ,
    .correct_prediction_counter_reg_8_sp_1(correct_prediction_counter_reg_8_sn_1),
    \alu_register_q_reg[31] ,
    \alu_register_q_reg[5] ,
    .correct_prediction_counter_reg_9_sp_1(correct_prediction_counter_reg_9_sn_1),
    .correct_prediction_counter_reg_10_sp_1(correct_prediction_counter_reg_10_sn_1),
    .correct_prediction_counter_reg_11_sp_1(correct_prediction_counter_reg_11_sn_1),
    .correct_prediction_counter_reg_12_sp_1(correct_prediction_counter_reg_12_sn_1),
    .correct_prediction_counter_reg_13_sp_1(correct_prediction_counter_reg_13_sn_1),
    .correct_prediction_counter_reg_14_sp_1(correct_prediction_counter_reg_14_sn_1),
    .correct_prediction_counter_reg_15_sp_1(correct_prediction_counter_reg_15_sn_1),
    .correct_prediction_counter_reg_16_sp_1(correct_prediction_counter_reg_16_sn_1),
    .correct_prediction_counter_reg_17_sp_1(correct_prediction_counter_reg_17_sn_1),
    .correct_prediction_counter_reg_18_sp_1(correct_prediction_counter_reg_18_sn_1),
    .correct_prediction_counter_reg_19_sp_1(correct_prediction_counter_reg_19_sn_1),
    .correct_prediction_counter_reg_20_sp_1(correct_prediction_counter_reg_20_sn_1),
    .correct_prediction_counter_reg_21_sp_1(correct_prediction_counter_reg_21_sn_1),
    .correct_prediction_counter_reg_22_sp_1(correct_prediction_counter_reg_22_sn_1),
    .correct_prediction_counter_reg_23_sp_1(correct_prediction_counter_reg_23_sn_1),
    \correct_prediction_counter_reg[24] ,
    \correct_prediction_counter_reg[25] ,
    \correct_prediction_counter_reg[26] ,
    \correct_prediction_counter_reg[27] ,
    \correct_prediction_counter_reg[28] ,
    \correct_prediction_counter_reg[29] ,
    \correct_prediction_counter_reg[30] ,
    \correct_prediction_counter_reg[31] ,
    \alu_register_q_reg[13] ,
    \alu_register_q_reg[15] ,
    \alu_register_q_reg[1]_1 ,
    \alu_register_q_reg[5]_0 ,
    \alu_register_q_reg[5]_1 ,
    \alu_register_q_reg[0]_0 ,
    a_mux_out,
    b_mux_out,
    \alu_register_q_reg[0]_i_51 ,
    \alu_register_q_reg[0]_i_37 ,
    \alu_register_q_reg[0]_i_37_0 ,
    Q,
    x_alu_sel,
    \alu_register_q_reg[0]_1 ,
    \alu_register_q_reg[0]_2 ,
    CO,
    data1,
    data0,
    br_taken_reg,
    branch_comp_br_un,
    br_taken_reg_0,
    br_taken_reg_1,
    br_eq,
    imem_dina,
    mem_reg_2_3,
    n_0_2187_BUFG_inst_i_1,
    correct_prediction_counter_reg,
    branch_instructions_counter_reg,
    instruction_counter_reg,
    cycle_counter_reg,
    D,
    E);
  output [3:0]\pc_decode_register_q_reg[3] ;
  output [3:0]\pc_decode_register_q_reg[7] ;
  output [3:0]\pc_decode_register_q_reg[7]_0 ;
  output [3:0]\pc_decode_register_q_reg[31] ;
  output [3:0]\pc_decode_register_q_reg[11] ;
  output [3:0]\pc_decode_register_q_reg[15] ;
  output \alu_register_q_reg[2] ;
  output \alu_register_q_reg[3] ;
  output \alu_register_q_reg[1] ;
  output [3:0]\pc_decode_register_q_reg[7]_1 ;
  output [3:0]\pc_decode_register_q_reg[23] ;
  output [3:0]\pc_decode_register_q_reg[23]_0 ;
  output [3:0]\pc_decode_register_q_reg[23]_1 ;
  output [3:0]\pc_decode_register_q_reg[27] ;
  output [3:0]\instruction_decode_register_q_reg[31] ;
  output [3:0]\instruction_decode_register_q_reg[31]_0 ;
  output [3:0]\pc_decode_register_q_reg[15]_0 ;
  output [3:0]\pc_decode_register_q_reg[15]_1 ;
  output [3:0]\pc_decode_register_q_reg[19] ;
  output \alu_register_q_reg[0] ;
  output \alu_register_q_reg[1]_0 ;
  output \instruction_execute_register_q_reg[4] ;
  output [2:0]wf_ldx_sel;
  output [0:0]pc_mux_in3;
  output [2:0]\pc_decode_register_q_reg[5] ;
  output \instruction_decode_register_q_reg[2] ;
  output \instruction_decode_register_q_reg[2]_0 ;
  output \instruction_decode_register_q_reg[2]_1 ;
  output \instruction_decode_register_q_reg[2]_2 ;
  output \instruction_decode_register_q_reg[2]_3 ;
  output \instruction_decode_register_q_reg[2]_4 ;
  output \instruction_decode_register_q_reg[2]_5 ;
  output \instruction_decode_register_q_reg[2]_6 ;
  output \instruction_decode_register_q_reg[2]_7 ;
  output \instruction_decode_register_q_reg[2]_8 ;
  output \instruction_decode_register_q_reg[2]_9 ;
  output \instruction_decode_register_q_reg[2]_10 ;
  output \instruction_decode_register_q_reg[2]_11 ;
  output \instruction_decode_register_q_reg[2]_12 ;
  output \instruction_decode_register_q_reg[2]_13 ;
  output \instruction_decode_register_q_reg[2]_14 ;
  output \instruction_decode_register_q_reg[2]_15 ;
  output \instruction_decode_register_q_reg[2]_16 ;
  output \instruction_decode_register_q_reg[2]_17 ;
  output \instruction_decode_register_q_reg[2]_18 ;
  output \instruction_decode_register_q_reg[2]_19 ;
  output \instruction_decode_register_q_reg[2]_20 ;
  output \instruction_decode_register_q_reg[2]_21 ;
  output \instruction_decode_register_q_reg[2]_22 ;
  output \instruction_decode_register_q_reg[2]_23 ;
  output \instruction_decode_register_q_reg[2]_24 ;
  output \instruction_decode_register_q_reg[2]_25 ;
  output \instruction_decode_register_q_reg[2]_26 ;
  output \instruction_decode_register_q_reg[2]_27 ;
  output \instruction_decode_register_q_reg[2]_28 ;
  output \instruction_decode_register_q_reg[2]_29 ;
  output \pc_decode_register_q_reg[1] ;
  output \pc_decode_register_q_reg[2] ;
  output \pc_decode_register_q_reg[3]_0 ;
  output \pc_decode_register_q_reg[4] ;
  output [3:0]\pc_decode_register_q_reg[23]_2 ;
  output \instruction_decode_register_q_reg[20] ;
  output \instruction_decode_register_q_reg[21] ;
  output \instruction_decode_register_q_reg[22] ;
  output \instruction_decode_register_q_reg[23] ;
  output [3:0]\pc_decode_register_q_reg[31]_0 ;
  output \instruction_decode_register_q_reg[24] ;
  output \instruction_decode_register_q_reg[25] ;
  output \instruction_decode_register_q_reg[26] ;
  output \instruction_decode_register_q_reg[27] ;
  output \instruction_decode_register_q_reg[28] ;
  output \instruction_decode_register_q_reg[29] ;
  output [0:0]\pc_decode_register_q_reg[31]_1 ;
  output \instruction_decode_register_q_reg[30] ;
  output \instruction_decode_register_q_reg[25]_0 ;
  output [3:0]DI;
  output \instruction_decode_register_q_reg[26]_0 ;
  output \instruction_decode_register_q_reg[27]_0 ;
  output [3:0]\pc_decode_register_q_reg[15]_2 ;
  output \instruction_decode_register_q_reg[28]_0 ;
  output \instruction_decode_register_q_reg[29]_0 ;
  output \instruction_decode_register_q_reg[30]_0 ;
  output \pc_decode_register_q_reg[11]_0 ;
  output \instruction_decode_register_q_reg[12] ;
  output \instruction_decode_register_q_reg[13] ;
  output \instruction_decode_register_q_reg[14] ;
  output \instruction_decode_register_q_reg[15] ;
  output \instruction_decode_register_q_reg[16] ;
  output \instruction_decode_register_q_reg[17] ;
  output \instruction_decode_register_q_reg[18] ;
  output \instruction_decode_register_q_reg[19] ;
  output [0:0]S;
  output \instruction_decode_register_q_reg[31]_1 ;
  output \instruction_decode_register_q_reg[14]_0 ;
  output [31:0]p_1_in;
  output \instruction_execute_register_q_reg[6] ;
  output \alu_register_q_reg[31] ;
  output \alu_register_q_reg[5] ;
  output \correct_prediction_counter_reg[24] ;
  output \correct_prediction_counter_reg[25] ;
  output \correct_prediction_counter_reg[26] ;
  output \correct_prediction_counter_reg[27] ;
  output \correct_prediction_counter_reg[28] ;
  output \correct_prediction_counter_reg[29] ;
  output \correct_prediction_counter_reg[30] ;
  output \correct_prediction_counter_reg[31] ;
  output \alu_register_q_reg[13] ;
  output \alu_register_q_reg[15] ;
  output \alu_register_q_reg[1]_1 ;
  output \alu_register_q_reg[5]_0 ;
  output \alu_register_q_reg[5]_1 ;
  output [31:0]\alu_register_q_reg[0]_0 ;
  input [31:0]a_mux_out;
  input [31:0]b_mux_out;
  input \alu_register_q_reg[0]_i_51 ;
  input \alu_register_q_reg[0]_i_37 ;
  input \alu_register_q_reg[0]_i_37_0 ;
  input [31:0]Q;
  input [3:0]x_alu_sel;
  input [0:0]\alu_register_q_reg[0]_1 ;
  input [0:0]\alu_register_q_reg[0]_2 ;
  input [0:0]CO;
  input [31:0]data1;
  input [31:0]data0;
  input [0:0]br_taken_reg;
  input branch_comp_br_un;
  input [0:0]br_taken_reg_0;
  input [1:0]br_taken_reg_1;
  input br_eq;
  input [31:0]imem_dina;
  input [0:0]mem_reg_2_3;
  input [7:0]n_0_2187_BUFG_inst_i_1;
  input [23:0]correct_prediction_counter_reg;
  input [23:0]branch_instructions_counter_reg;
  input [23:0]instruction_counter_reg;
  input [23:0]cycle_counter_reg;
  input [31:0]D;
  input [0:0]E;
  output correct_prediction_counter_reg_8_sn_1;
  output correct_prediction_counter_reg_9_sn_1;
  output correct_prediction_counter_reg_10_sn_1;
  output correct_prediction_counter_reg_11_sn_1;
  output correct_prediction_counter_reg_12_sn_1;
  output correct_prediction_counter_reg_13_sn_1;
  output correct_prediction_counter_reg_14_sn_1;
  output correct_prediction_counter_reg_15_sn_1;
  output correct_prediction_counter_reg_16_sn_1;
  output correct_prediction_counter_reg_17_sn_1;
  output correct_prediction_counter_reg_18_sn_1;
  output correct_prediction_counter_reg_19_sn_1;
  output correct_prediction_counter_reg_20_sn_1;
  output correct_prediction_counter_reg_21_sn_1;
  output correct_prediction_counter_reg_22_sn_1;
  output correct_prediction_counter_reg_23_sn_1;

  wire [0:0]CO;
  wire [31:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire GND_1;
  wire [31:0]Q;
  wire [0:0]S;
  wire VCC_1;
  wire [31:0]a_mux_out;
  wire \alu_register_q[0]_i_10_n_1 ;
  wire \alu_register_q[0]_i_28_n_1 ;
  wire \alu_register_q[0]_i_29_n_1 ;
  wire \alu_register_q[0]_i_2_n_1 ;
  wire \alu_register_q[0]_i_30_n_1 ;
  wire \alu_register_q[0]_i_31_n_1 ;
  wire \alu_register_q[0]_i_32_n_1 ;
  wire \alu_register_q[0]_i_33_n_1 ;
  wire \alu_register_q[0]_i_34_n_1 ;
  wire \alu_register_q[0]_i_35_n_1 ;
  wire \alu_register_q[0]_i_3_n_1 ;
  wire \alu_register_q[0]_i_4_n_1 ;
  wire \alu_register_q[0]_i_8_n_1 ;
  wire \alu_register_q[0]_i_9_n_1 ;
  wire \alu_register_q[16]_i_10_n_1 ;
  wire \alu_register_q[16]_i_6_n_1 ;
  wire \alu_register_q[16]_i_7_n_1 ;
  wire \alu_register_q[16]_i_9_n_1 ;
  wire \alu_register_q[17]_i_6_n_1 ;
  wire \alu_register_q[17]_i_7_n_1 ;
  wire \alu_register_q[17]_i_9_n_1 ;
  wire \alu_register_q[18]_i_6_n_1 ;
  wire \alu_register_q[18]_i_7_n_1 ;
  wire \alu_register_q[19]_i_6_n_1 ;
  wire \alu_register_q[19]_i_7_n_1 ;
  wire \alu_register_q[1]_i_10_n_1 ;
  wire \alu_register_q[1]_i_12_n_1 ;
  wire \alu_register_q[1]_i_6_n_1 ;
  wire \alu_register_q[1]_i_7_n_1 ;
  wire \alu_register_q[20]_i_10_n_1 ;
  wire \alu_register_q[20]_i_11_n_1 ;
  wire \alu_register_q[20]_i_12_n_1 ;
  wire \alu_register_q[20]_i_7_n_1 ;
  wire \alu_register_q[20]_i_8_n_1 ;
  wire \alu_register_q[21]_i_10_n_1 ;
  wire \alu_register_q[21]_i_11_n_1 ;
  wire \alu_register_q[21]_i_6_n_1 ;
  wire \alu_register_q[21]_i_7_n_1 ;
  wire \alu_register_q[21]_i_9_n_1 ;
  wire \alu_register_q[22]_i_10_n_1 ;
  wire \alu_register_q[22]_i_11_n_1 ;
  wire \alu_register_q[22]_i_6_n_1 ;
  wire \alu_register_q[22]_i_7_n_1 ;
  wire \alu_register_q[22]_i_9_n_1 ;
  wire \alu_register_q[23]_i_11_n_1 ;
  wire \alu_register_q[23]_i_12_n_1 ;
  wire \alu_register_q[23]_i_13_n_1 ;
  wire \alu_register_q[23]_i_6_n_1 ;
  wire \alu_register_q[23]_i_7_n_1 ;
  wire \alu_register_q[24]_i_10_n_1 ;
  wire \alu_register_q[24]_i_11_n_1 ;
  wire \alu_register_q[24]_i_12_n_1 ;
  wire \alu_register_q[24]_i_13_n_1 ;
  wire \alu_register_q[24]_i_14_n_1 ;
  wire \alu_register_q[24]_i_7_n_1 ;
  wire \alu_register_q[24]_i_8_n_1 ;
  wire \alu_register_q[25]_i_10_n_1 ;
  wire \alu_register_q[25]_i_11_n_1 ;
  wire \alu_register_q[25]_i_12_n_1 ;
  wire \alu_register_q[25]_i_13_n_1 ;
  wire \alu_register_q[25]_i_14_n_1 ;
  wire \alu_register_q[25]_i_6_n_1 ;
  wire \alu_register_q[25]_i_7_n_1 ;
  wire \alu_register_q[25]_i_9_n_1 ;
  wire \alu_register_q[26]_i_10_n_1 ;
  wire \alu_register_q[26]_i_11_n_1 ;
  wire \alu_register_q[26]_i_6_n_1 ;
  wire \alu_register_q[26]_i_7_n_1 ;
  wire \alu_register_q[26]_i_9_n_1 ;
  wire \alu_register_q[27]_i_11_n_1 ;
  wire \alu_register_q[27]_i_12_n_1 ;
  wire \alu_register_q[27]_i_13_n_1 ;
  wire \alu_register_q[27]_i_6_n_1 ;
  wire \alu_register_q[27]_i_7_n_1 ;
  wire \alu_register_q[28]_i_10_n_1 ;
  wire \alu_register_q[28]_i_11_n_1 ;
  wire \alu_register_q[28]_i_12_n_1 ;
  wire \alu_register_q[28]_i_13_n_1 ;
  wire \alu_register_q[28]_i_14_n_1 ;
  wire \alu_register_q[28]_i_15_n_1 ;
  wire \alu_register_q[28]_i_16_n_1 ;
  wire \alu_register_q[28]_i_17_n_1 ;
  wire \alu_register_q[28]_i_7_n_1 ;
  wire \alu_register_q[28]_i_8_n_1 ;
  wire \alu_register_q[29]_i_10_n_1 ;
  wire \alu_register_q[29]_i_11_n_1 ;
  wire \alu_register_q[29]_i_12_n_1 ;
  wire \alu_register_q[29]_i_13_n_1 ;
  wire \alu_register_q[29]_i_14_n_1 ;
  wire \alu_register_q[29]_i_15_n_1 ;
  wire \alu_register_q[29]_i_16_n_1 ;
  wire \alu_register_q[29]_i_17_n_1 ;
  wire \alu_register_q[29]_i_6_n_1 ;
  wire \alu_register_q[29]_i_7_n_1 ;
  wire \alu_register_q[29]_i_9_n_1 ;
  wire \alu_register_q[31]_i_11_n_1 ;
  wire \alu_register_q[31]_i_12_n_1 ;
  wire \alu_register_q[31]_i_13_n_1 ;
  wire \alu_register_q[31]_i_14_n_1 ;
  wire \alu_register_q[31]_i_15_n_1 ;
  wire \alu_register_q[31]_i_16_n_1 ;
  wire \alu_register_q[31]_i_17_n_1 ;
  wire \alu_register_q[31]_i_6_n_1 ;
  wire \alu_register_q[31]_i_7_n_1 ;
  wire \alu_register_q_reg[0] ;
  wire [31:0]\alu_register_q_reg[0]_0 ;
  wire [0:0]\alu_register_q_reg[0]_1 ;
  wire [0:0]\alu_register_q_reg[0]_2 ;
  wire \alu_register_q_reg[13] ;
  wire \alu_register_q_reg[15] ;
  wire \alu_register_q_reg[1] ;
  wire \alu_register_q_reg[1]_0 ;
  wire \alu_register_q_reg[1]_1 ;
  wire \alu_register_q_reg[2] ;
  wire \alu_register_q_reg[31] ;
  wire \alu_register_q_reg[3] ;
  wire \alu_register_q_reg[5] ;
  wire \alu_register_q_reg[5]_0 ;
  wire \alu_register_q_reg[5]_1 ;
  wire [31:0]b_mux_out;
  wire \bit_counter[3]_i_14_n_1 ;
  wire \bit_counter[3]_i_15_n_1 ;
  wire \bit_counter[3]_i_18_n_1 ;
  wire br_eq;
  wire [0:0]br_taken_reg;
  wire [0:0]br_taken_reg_0;
  wire [1:0]br_taken_reg_1;
  wire branch_comp_br_un;
  wire [23:0]branch_instructions_counter_reg;
  wire [23:0]correct_prediction_counter_reg;
  wire \correct_prediction_counter_reg[24] ;
  wire \correct_prediction_counter_reg[25] ;
  wire \correct_prediction_counter_reg[26] ;
  wire \correct_prediction_counter_reg[27] ;
  wire \correct_prediction_counter_reg[28] ;
  wire \correct_prediction_counter_reg[29] ;
  wire \correct_prediction_counter_reg[30] ;
  wire \correct_prediction_counter_reg[31] ;
  wire correct_prediction_counter_reg_10_sn_1;
  wire correct_prediction_counter_reg_11_sn_1;
  wire correct_prediction_counter_reg_12_sn_1;
  wire correct_prediction_counter_reg_13_sn_1;
  wire correct_prediction_counter_reg_14_sn_1;
  wire correct_prediction_counter_reg_15_sn_1;
  wire correct_prediction_counter_reg_16_sn_1;
  wire correct_prediction_counter_reg_17_sn_1;
  wire correct_prediction_counter_reg_18_sn_1;
  wire correct_prediction_counter_reg_19_sn_1;
  wire correct_prediction_counter_reg_20_sn_1;
  wire correct_prediction_counter_reg_21_sn_1;
  wire correct_prediction_counter_reg_22_sn_1;
  wire correct_prediction_counter_reg_23_sn_1;
  wire correct_prediction_counter_reg_8_sn_1;
  wire correct_prediction_counter_reg_9_sn_1;
  wire [23:0]cycle_counter_reg;
  wire [31:0]data0;
  wire [31:0]data1;
  wire [31:0]imem_dina;
  wire [23:0]instruction_counter_reg;
  wire \instruction_decode_register_q_reg[12] ;
  wire \instruction_decode_register_q_reg[13] ;
  wire \instruction_decode_register_q_reg[14] ;
  wire \instruction_decode_register_q_reg[14]_0 ;
  wire \instruction_decode_register_q_reg[15] ;
  wire \instruction_decode_register_q_reg[16] ;
  wire \instruction_decode_register_q_reg[17] ;
  wire \instruction_decode_register_q_reg[18] ;
  wire \instruction_decode_register_q_reg[19] ;
  wire \instruction_decode_register_q_reg[20] ;
  wire \instruction_decode_register_q_reg[21] ;
  wire \instruction_decode_register_q_reg[22] ;
  wire \instruction_decode_register_q_reg[23] ;
  wire \instruction_decode_register_q_reg[24] ;
  wire \instruction_decode_register_q_reg[25] ;
  wire \instruction_decode_register_q_reg[25]_0 ;
  wire \instruction_decode_register_q_reg[26] ;
  wire \instruction_decode_register_q_reg[26]_0 ;
  wire \instruction_decode_register_q_reg[27] ;
  wire \instruction_decode_register_q_reg[27]_0 ;
  wire \instruction_decode_register_q_reg[28] ;
  wire \instruction_decode_register_q_reg[28]_0 ;
  wire \instruction_decode_register_q_reg[29] ;
  wire \instruction_decode_register_q_reg[29]_0 ;
  wire \instruction_decode_register_q_reg[2] ;
  wire \instruction_decode_register_q_reg[2]_0 ;
  wire \instruction_decode_register_q_reg[2]_1 ;
  wire \instruction_decode_register_q_reg[2]_10 ;
  wire \instruction_decode_register_q_reg[2]_11 ;
  wire \instruction_decode_register_q_reg[2]_12 ;
  wire \instruction_decode_register_q_reg[2]_13 ;
  wire \instruction_decode_register_q_reg[2]_14 ;
  wire \instruction_decode_register_q_reg[2]_15 ;
  wire \instruction_decode_register_q_reg[2]_16 ;
  wire \instruction_decode_register_q_reg[2]_17 ;
  wire \instruction_decode_register_q_reg[2]_18 ;
  wire \instruction_decode_register_q_reg[2]_19 ;
  wire \instruction_decode_register_q_reg[2]_2 ;
  wire \instruction_decode_register_q_reg[2]_20 ;
  wire \instruction_decode_register_q_reg[2]_21 ;
  wire \instruction_decode_register_q_reg[2]_22 ;
  wire \instruction_decode_register_q_reg[2]_23 ;
  wire \instruction_decode_register_q_reg[2]_24 ;
  wire \instruction_decode_register_q_reg[2]_25 ;
  wire \instruction_decode_register_q_reg[2]_26 ;
  wire \instruction_decode_register_q_reg[2]_27 ;
  wire \instruction_decode_register_q_reg[2]_28 ;
  wire \instruction_decode_register_q_reg[2]_29 ;
  wire \instruction_decode_register_q_reg[2]_3 ;
  wire \instruction_decode_register_q_reg[2]_4 ;
  wire \instruction_decode_register_q_reg[2]_5 ;
  wire \instruction_decode_register_q_reg[2]_6 ;
  wire \instruction_decode_register_q_reg[2]_7 ;
  wire \instruction_decode_register_q_reg[2]_8 ;
  wire \instruction_decode_register_q_reg[2]_9 ;
  wire \instruction_decode_register_q_reg[30] ;
  wire \instruction_decode_register_q_reg[30]_0 ;
  wire [3:0]\instruction_decode_register_q_reg[31] ;
  wire [3:0]\instruction_decode_register_q_reg[31]_0 ;
  wire \instruction_decode_register_q_reg[31]_1 ;
  wire \instruction_execute_register_q_reg[4] ;
  wire \instruction_execute_register_q_reg[6] ;
  wire \ldx_out_reg[0]_i_10_n_1 ;
  wire \ldx_out_reg[0]_i_8_n_1 ;
  wire \ldx_out_reg[10]_i_6_n_1 ;
  wire \ldx_out_reg[11]_i_6_n_1 ;
  wire \ldx_out_reg[12]_i_6_n_1 ;
  wire \ldx_out_reg[13]_i_6_n_1 ;
  wire \ldx_out_reg[14]_i_9_n_1 ;
  wire \ldx_out_reg[15]_i_12_n_1 ;
  wire \ldx_out_reg[1]_i_10_n_1 ;
  wire \ldx_out_reg[1]_i_8_n_1 ;
  wire \ldx_out_reg[2]_i_11_n_1 ;
  wire \ldx_out_reg[2]_i_9_n_1 ;
  wire \ldx_out_reg[3]_i_10_n_1 ;
  wire \ldx_out_reg[3]_i_8_n_1 ;
  wire \ldx_out_reg[4]_i_10_n_1 ;
  wire \ldx_out_reg[4]_i_8_n_1 ;
  wire \ldx_out_reg[5]_i_10_n_1 ;
  wire \ldx_out_reg[5]_i_8_n_1 ;
  wire \ldx_out_reg[6]_i_10_n_1 ;
  wire \ldx_out_reg[6]_i_8_n_1 ;
  wire \ldx_out_reg[7]_i_7_n_1 ;
  wire \ldx_out_reg[7]_i_8_n_1 ;
  wire \ldx_out_reg[8]_i_6_n_1 ;
  wire \ldx_out_reg[9]_i_6_n_1 ;
  wire mem_reg_0_0_i_100_n_1;
  wire mem_reg_0_0_i_101_n_1;
  wire mem_reg_0_0_i_105__0_n_1;
  wire mem_reg_0_0_i_106_n_1;
  wire mem_reg_0_0_i_109__0_n_1;
  wire mem_reg_0_0_i_110_n_1;
  wire mem_reg_0_0_i_115_n_1;
  wire mem_reg_0_0_i_116_n_1;
  wire mem_reg_0_0_i_119_n_1;
  wire mem_reg_0_0_i_120_n_1;
  wire mem_reg_0_0_i_124_n_1;
  wire mem_reg_0_0_i_125_n_1;
  wire mem_reg_0_0_i_128_n_1;
  wire mem_reg_0_0_i_129_n_1;
  wire mem_reg_0_0_i_134_n_1;
  wire mem_reg_0_0_i_135_n_1;
  wire mem_reg_0_0_i_143_n_1;
  wire mem_reg_0_0_i_144_n_1;
  wire mem_reg_0_0_i_145_n_1;
  wire mem_reg_0_0_i_146_n_1;
  wire mem_reg_0_0_i_147_n_1;
  wire mem_reg_0_0_i_148_n_1;
  wire mem_reg_0_0_i_161_n_1;
  wire mem_reg_0_0_i_162_n_1;
  wire mem_reg_0_0_i_163_n_1;
  wire mem_reg_0_0_i_164_n_1;
  wire mem_reg_0_0_i_165_n_1;
  wire mem_reg_0_0_i_166_n_1;
  wire mem_reg_0_0_i_168_n_1;
  wire mem_reg_0_0_i_169_n_1;
  wire mem_reg_0_0_i_171_n_1;
  wire mem_reg_0_0_i_172_n_1;
  wire mem_reg_0_0_i_173_n_1;
  wire mem_reg_0_0_i_174_n_1;
  wire mem_reg_0_0_i_176_n_1;
  wire mem_reg_0_0_i_177_n_1;
  wire mem_reg_0_0_i_178_n_1;
  wire mem_reg_0_0_i_179_n_1;
  wire mem_reg_0_0_i_180_n_1;
  wire mem_reg_0_0_i_181_n_1;
  wire mem_reg_0_0_i_184_n_1;
  wire mem_reg_0_0_i_185_n_1;
  wire mem_reg_0_0_i_186_n_1;
  wire mem_reg_0_0_i_197_n_1;
  wire mem_reg_0_0_i_198_n_1;
  wire mem_reg_0_0_i_199_n_1;
  wire mem_reg_0_0_i_201_n_1;
  wire mem_reg_0_0_i_203_n_1;
  wire mem_reg_0_0_i_204_n_1;
  wire mem_reg_0_0_i_206_n_1;
  wire mem_reg_0_0_i_207_n_1;
  wire mem_reg_0_0_i_208_n_1;
  wire mem_reg_0_0_i_210_n_1;
  wire mem_reg_0_0_i_211_n_1;
  wire mem_reg_0_0_i_212_n_1;
  wire mem_reg_0_0_i_222_n_1;
  wire mem_reg_0_0_i_223_n_1;
  wire mem_reg_0_0_i_225_n_1;
  wire mem_reg_0_0_i_226_n_1;
  wire mem_reg_0_0_i_228_n_1;
  wire mem_reg_0_0_i_229_n_1;
  wire mem_reg_0_0_i_230_n_1;
  wire mem_reg_0_0_i_231_n_1;
  wire mem_reg_0_0_i_235_n_1;
  wire mem_reg_0_0_i_236_n_1;
  wire mem_reg_0_0_i_239_n_1;
  wire mem_reg_0_0_i_240_n_1;
  wire mem_reg_0_0_i_251_n_1;
  wire mem_reg_0_0_i_255_n_1;
  wire mem_reg_0_0_i_256_n_1;
  wire mem_reg_0_0_i_257_n_1;
  wire mem_reg_0_0_i_258_n_1;
  wire mem_reg_0_0_i_259_n_1;
  wire mem_reg_0_0_i_260_n_1;
  wire mem_reg_0_0_i_261_n_1;
  wire mem_reg_0_0_i_262_n_1;
  wire mem_reg_0_0_i_265_n_1;
  wire mem_reg_0_0_i_266_n_1;
  wire mem_reg_0_0_i_267_n_1;
  wire mem_reg_0_0_i_268_n_1;
  wire mem_reg_0_0_i_269_n_1;
  wire mem_reg_0_0_i_270_n_1;
  wire mem_reg_0_0_i_271_n_1;
  wire mem_reg_0_0_i_272_n_1;
  wire mem_reg_0_0_i_273_n_1;
  wire mem_reg_0_0_i_274_n_1;
  wire mem_reg_0_0_i_275_n_1;
  wire mem_reg_0_0_i_276_n_1;
  wire mem_reg_0_0_i_277_n_1;
  wire mem_reg_0_0_i_278_n_1;
  wire mem_reg_0_0_i_279_n_1;
  wire mem_reg_0_0_i_280_n_1;
  wire mem_reg_0_0_i_281_n_1;
  wire mem_reg_0_0_i_282_n_1;
  wire mem_reg_0_0_i_283_n_1;
  wire mem_reg_0_0_i_284_n_1;
  wire mem_reg_0_0_i_285_n_1;
  wire mem_reg_0_0_i_287_n_1;
  wire mem_reg_0_0_i_288_n_1;
  wire mem_reg_0_0_i_289_n_1;
  wire mem_reg_0_0_i_290_n_1;
  wire mem_reg_0_0_i_291_n_1;
  wire mem_reg_0_0_i_292_n_1;
  wire mem_reg_0_0_i_293_n_1;
  wire mem_reg_0_0_i_294_n_1;
  wire mem_reg_0_0_i_295_n_1;
  wire mem_reg_0_0_i_296_n_1;
  wire mem_reg_0_0_i_70__0_n_1;
  wire mem_reg_0_0_i_71_n_1;
  wire mem_reg_0_0_i_77__0_n_1;
  wire mem_reg_0_0_i_78_n_1;
  wire mem_reg_0_0_i_81_n_1;
  wire mem_reg_0_0_i_82_n_1;
  wire mem_reg_0_0_i_86__0_n_1;
  wire mem_reg_0_0_i_87_n_1;
  wire mem_reg_0_0_i_90__0_n_1;
  wire mem_reg_0_0_i_91_n_1;
  wire mem_reg_0_0_i_96__0_n_1;
  wire mem_reg_0_0_i_97_n_1;
  wire [0:0]mem_reg_2_3;
  wire [7:0]n_0_2187_BUFG_inst_i_1;
  wire out_i_20_n_1;
  wire out_i_21_n_1;
  wire out_i_28__0_n_1;
  wire out_i_29__0_n_1;
  wire out_i_30__0_n_1;
  wire out_i_31__0_n_1;
  wire out_i_41__0_n_1;
  wire out_i_42__0_n_1;
  wire out_i_43__0_n_1;
  wire out_i_44__0_n_1;
  wire [31:0]p_1_in;
  wire [3:0]\pc_decode_register_q_reg[11] ;
  wire \pc_decode_register_q_reg[11]_0 ;
  wire [3:0]\pc_decode_register_q_reg[15] ;
  wire [3:0]\pc_decode_register_q_reg[15]_0 ;
  wire [3:0]\pc_decode_register_q_reg[15]_1 ;
  wire [3:0]\pc_decode_register_q_reg[15]_2 ;
  wire [3:0]\pc_decode_register_q_reg[19] ;
  wire \pc_decode_register_q_reg[1] ;
  wire [3:0]\pc_decode_register_q_reg[23] ;
  wire [3:0]\pc_decode_register_q_reg[23]_0 ;
  wire [3:0]\pc_decode_register_q_reg[23]_1 ;
  wire [3:0]\pc_decode_register_q_reg[23]_2 ;
  wire [3:0]\pc_decode_register_q_reg[27] ;
  wire \pc_decode_register_q_reg[2] ;
  wire [3:0]\pc_decode_register_q_reg[31] ;
  wire [3:0]\pc_decode_register_q_reg[31]_0 ;
  wire [0:0]\pc_decode_register_q_reg[31]_1 ;
  wire [3:0]\pc_decode_register_q_reg[3] ;
  wire \pc_decode_register_q_reg[3]_0 ;
  wire \pc_decode_register_q_reg[4] ;
  wire [2:0]\pc_decode_register_q_reg[5] ;
  wire [3:0]\pc_decode_register_q_reg[7] ;
  wire [3:0]\pc_decode_register_q_reg[7]_0 ;
  wire [3:0]\pc_decode_register_q_reg[7]_1 ;
  wire [0:0]pc_mux_in3;
  wire [2:0]wf_ldx_sel;
  wire [3:0]x_alu_sel;

  assign \pc_decode_register_q_reg[11] [1] = \alu_register_q_reg[0]_i_37 ;
  assign \pc_decode_register_q_reg[15] [1] = \alu_register_q_reg[0]_i_37_0 ;
  assign \pc_decode_register_q_reg[7]_0 [2] = \alu_register_q_reg[0]_i_51 ;
  GND GND
       (.G(GND_1));
  VCC VCC
       (.P(VCC_1));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[0]_i_1 
       (.I0(\alu_register_q[0]_i_2_n_1 ),
        .I1(x_alu_sel[3]),
        .I2(\alu_register_q[0]_i_3_n_1 ),
        .I3(x_alu_sel[2]),
        .I4(\alu_register_q[0]_i_4_n_1 ),
        .O(pc_mux_in3));
  LUT5 #(
    .INIT(32'h202F2F20)) 
    \alu_register_q[0]_i_10 
       (.I0(\alu_register_q[0]_i_35_n_1 ),
        .I1(b_mux_out[2]),
        .I2(x_alu_sel[0]),
        .I3(b_mux_out[0]),
        .I4(a_mux_out[0]),
        .O(\alu_register_q[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \alu_register_q[0]_i_14 
       (.I0(a_mux_out[31]),
        .I1(a_mux_out[30]),
        .I2(b_mux_out[30]),
        .I3(b_mux_out[31]),
        .O(\pc_decode_register_q_reg[31]_1 ));
  LUT4 #(
    .INIT(16'h5D04)) 
    \alu_register_q[0]_i_15 
       (.I0(a_mux_out[29]),
        .I1(b_mux_out[28]),
        .I2(a_mux_out[28]),
        .I3(b_mux_out[29]),
        .O(\pc_decode_register_q_reg[31]_0 [2]));
  LUT4 #(
    .INIT(16'h5D04)) 
    \alu_register_q[0]_i_16 
       (.I0(a_mux_out[27]),
        .I1(b_mux_out[26]),
        .I2(a_mux_out[26]),
        .I3(b_mux_out[27]),
        .O(\pc_decode_register_q_reg[31]_0 [1]));
  LUT4 #(
    .INIT(16'h5D04)) 
    \alu_register_q[0]_i_17 
       (.I0(a_mux_out[25]),
        .I1(b_mux_out[24]),
        .I2(a_mux_out[24]),
        .I3(b_mux_out[25]),
        .O(\pc_decode_register_q_reg[31]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_18 
       (.I0(b_mux_out[31]),
        .I1(a_mux_out[31]),
        .I2(b_mux_out[30]),
        .I3(a_mux_out[30]),
        .O(\instruction_decode_register_q_reg[31] [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_19 
       (.I0(a_mux_out[29]),
        .I1(b_mux_out[29]),
        .I2(a_mux_out[28]),
        .I3(b_mux_out[28]),
        .O(\instruction_decode_register_q_reg[31] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[0]_i_2 
       (.I0(\alu_register_q_reg[0]_1 ),
        .I1(b_mux_out[0]),
        .I2(x_alu_sel[1]),
        .I3(\alu_register_q_reg[0]_2 ),
        .I4(x_alu_sel[0]),
        .I5(CO),
        .O(\alu_register_q[0]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_20 
       (.I0(a_mux_out[27]),
        .I1(b_mux_out[27]),
        .I2(a_mux_out[26]),
        .I3(b_mux_out[26]),
        .O(\instruction_decode_register_q_reg[31] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_21 
       (.I0(a_mux_out[25]),
        .I1(b_mux_out[25]),
        .I2(a_mux_out[24]),
        .I3(b_mux_out[24]),
        .O(\instruction_decode_register_q_reg[31] [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \alu_register_q[0]_i_23 
       (.I0(a_mux_out[31]),
        .I1(b_mux_out[31]),
        .I2(b_mux_out[30]),
        .I3(a_mux_out[30]),
        .O(\pc_decode_register_q_reg[31]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_24 
       (.I0(b_mux_out[31]),
        .I1(a_mux_out[31]),
        .I2(b_mux_out[30]),
        .I3(a_mux_out[30]),
        .O(\instruction_decode_register_q_reg[31]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_25 
       (.I0(a_mux_out[29]),
        .I1(b_mux_out[29]),
        .I2(a_mux_out[28]),
        .I3(b_mux_out[28]),
        .O(\instruction_decode_register_q_reg[31]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_26 
       (.I0(a_mux_out[27]),
        .I1(b_mux_out[27]),
        .I2(a_mux_out[26]),
        .I3(b_mux_out[26]),
        .O(\instruction_decode_register_q_reg[31]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_27 
       (.I0(a_mux_out[25]),
        .I1(b_mux_out[25]),
        .I2(a_mux_out[24]),
        .I3(b_mux_out[24]),
        .O(\instruction_decode_register_q_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[0]_i_28 
       (.I0(a_mux_out[23]),
        .I1(a_mux_out[21]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[22]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[20]),
        .O(\alu_register_q[0]_i_28_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[0]_i_29 
       (.I0(a_mux_out[15]),
        .I1(a_mux_out[13]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[14]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[12]),
        .O(\alu_register_q[0]_i_29_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \alu_register_q[0]_i_3 
       (.I0(\alu_register_q[0]_i_8_n_1 ),
        .I1(b_mux_out[2]),
        .I2(\alu_register_q[0]_i_9_n_1 ),
        .I3(x_alu_sel[1]),
        .I4(\alu_register_q[0]_i_10_n_1 ),
        .O(\alu_register_q[0]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[0]_i_30 
       (.I0(a_mux_out[7]),
        .I1(a_mux_out[5]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[6]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[4]),
        .O(\alu_register_q[0]_i_30_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[0]_i_31 
       (.I0(a_mux_out[27]),
        .I1(a_mux_out[25]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[26]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[24]),
        .O(\alu_register_q[0]_i_31_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[0]_i_32 
       (.I0(a_mux_out[19]),
        .I1(a_mux_out[17]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[18]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[16]),
        .O(\alu_register_q[0]_i_32_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[0]_i_33 
       (.I0(a_mux_out[11]),
        .I1(a_mux_out[9]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[10]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[8]),
        .O(\alu_register_q[0]_i_33_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[0]_i_34 
       (.I0(a_mux_out[3]),
        .I1(a_mux_out[1]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[2]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[0]),
        .O(\alu_register_q[0]_i_34_n_1 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \alu_register_q[0]_i_35 
       (.I0(b_mux_out[3]),
        .I1(b_mux_out[1]),
        .I2(a_mux_out[0]),
        .I3(b_mux_out[0]),
        .I4(b_mux_out[4]),
        .O(\alu_register_q[0]_i_35_n_1 ));
  LUT4 #(
    .INIT(16'h5D04)) 
    \alu_register_q[0]_i_38 
       (.I0(a_mux_out[23]),
        .I1(b_mux_out[22]),
        .I2(a_mux_out[22]),
        .I3(b_mux_out[23]),
        .O(\pc_decode_register_q_reg[23]_2 [3]));
  LUT4 #(
    .INIT(16'h5D04)) 
    \alu_register_q[0]_i_39 
       (.I0(a_mux_out[21]),
        .I1(b_mux_out[20]),
        .I2(a_mux_out[20]),
        .I3(b_mux_out[21]),
        .O(\pc_decode_register_q_reg[23]_2 [2]));
  LUT6 #(
    .INIT(64'hEFE08F8FEFE08080)) 
    \alu_register_q[0]_i_4 
       (.I0(a_mux_out[0]),
        .I1(b_mux_out[0]),
        .I2(x_alu_sel[1]),
        .I3(data1[0]),
        .I4(x_alu_sel[0]),
        .I5(data0[0]),
        .O(\alu_register_q[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h5D04)) 
    \alu_register_q[0]_i_40 
       (.I0(a_mux_out[19]),
        .I1(b_mux_out[18]),
        .I2(a_mux_out[18]),
        .I3(b_mux_out[19]),
        .O(\pc_decode_register_q_reg[23]_2 [1]));
  LUT4 #(
    .INIT(16'h5D04)) 
    \alu_register_q[0]_i_41 
       (.I0(a_mux_out[17]),
        .I1(b_mux_out[16]),
        .I2(a_mux_out[16]),
        .I3(b_mux_out[17]),
        .O(\pc_decode_register_q_reg[23]_2 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_42 
       (.I0(a_mux_out[23]),
        .I1(b_mux_out[23]),
        .I2(a_mux_out[22]),
        .I3(b_mux_out[22]),
        .O(\pc_decode_register_q_reg[23]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_43 
       (.I0(a_mux_out[21]),
        .I1(b_mux_out[21]),
        .I2(a_mux_out[20]),
        .I3(b_mux_out[20]),
        .O(\pc_decode_register_q_reg[23]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_44 
       (.I0(a_mux_out[19]),
        .I1(b_mux_out[19]),
        .I2(a_mux_out[18]),
        .I3(b_mux_out[18]),
        .O(\pc_decode_register_q_reg[23]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_45 
       (.I0(a_mux_out[17]),
        .I1(b_mux_out[17]),
        .I2(a_mux_out[16]),
        .I3(b_mux_out[16]),
        .O(\pc_decode_register_q_reg[23]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_47 
       (.I0(a_mux_out[23]),
        .I1(b_mux_out[23]),
        .I2(a_mux_out[22]),
        .I3(b_mux_out[22]),
        .O(\pc_decode_register_q_reg[23]_1 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_48 
       (.I0(a_mux_out[21]),
        .I1(b_mux_out[21]),
        .I2(a_mux_out[20]),
        .I3(b_mux_out[20]),
        .O(\pc_decode_register_q_reg[23]_1 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_49 
       (.I0(a_mux_out[19]),
        .I1(b_mux_out[19]),
        .I2(a_mux_out[18]),
        .I3(b_mux_out[18]),
        .O(\pc_decode_register_q_reg[23]_1 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_50 
       (.I0(a_mux_out[17]),
        .I1(b_mux_out[17]),
        .I2(a_mux_out[16]),
        .I3(b_mux_out[16]),
        .O(\pc_decode_register_q_reg[23]_1 [0]));
  LUT4 #(
    .INIT(16'h5D04)) 
    \alu_register_q[0]_i_52 
       (.I0(a_mux_out[15]),
        .I1(b_mux_out[14]),
        .I2(a_mux_out[14]),
        .I3(b_mux_out[15]),
        .O(\pc_decode_register_q_reg[15]_2 [3]));
  LUT4 #(
    .INIT(16'h5D04)) 
    \alu_register_q[0]_i_53 
       (.I0(a_mux_out[13]),
        .I1(b_mux_out[12]),
        .I2(a_mux_out[12]),
        .I3(b_mux_out[13]),
        .O(\pc_decode_register_q_reg[15]_2 [2]));
  LUT4 #(
    .INIT(16'h5D04)) 
    \alu_register_q[0]_i_54 
       (.I0(a_mux_out[11]),
        .I1(b_mux_out[10]),
        .I2(a_mux_out[10]),
        .I3(b_mux_out[11]),
        .O(\pc_decode_register_q_reg[15]_2 [1]));
  LUT4 #(
    .INIT(16'h5D04)) 
    \alu_register_q[0]_i_55 
       (.I0(a_mux_out[9]),
        .I1(b_mux_out[8]),
        .I2(a_mux_out[8]),
        .I3(b_mux_out[9]),
        .O(\pc_decode_register_q_reg[15]_2 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_56 
       (.I0(a_mux_out[15]),
        .I1(b_mux_out[15]),
        .I2(a_mux_out[14]),
        .I3(b_mux_out[14]),
        .O(\pc_decode_register_q_reg[15]_1 [3]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \alu_register_q[0]_i_57 
       (.I0(a_mux_out[12]),
        .I1(b_mux_out[12]),
        .I2(\pc_decode_register_q_reg[15] [1]),
        .O(\pc_decode_register_q_reg[15]_1 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_58 
       (.I0(a_mux_out[11]),
        .I1(b_mux_out[11]),
        .I2(a_mux_out[10]),
        .I3(b_mux_out[10]),
        .O(\pc_decode_register_q_reg[15]_1 [1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \alu_register_q[0]_i_59 
       (.I0(a_mux_out[8]),
        .I1(b_mux_out[8]),
        .I2(\pc_decode_register_q_reg[11] [1]),
        .O(\pc_decode_register_q_reg[15]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_61 
       (.I0(a_mux_out[15]),
        .I1(b_mux_out[15]),
        .I2(a_mux_out[14]),
        .I3(b_mux_out[14]),
        .O(\pc_decode_register_q_reg[15]_0 [3]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \alu_register_q[0]_i_62 
       (.I0(a_mux_out[12]),
        .I1(b_mux_out[12]),
        .I2(\pc_decode_register_q_reg[15] [1]),
        .O(\pc_decode_register_q_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_63 
       (.I0(a_mux_out[11]),
        .I1(b_mux_out[11]),
        .I2(a_mux_out[10]),
        .I3(b_mux_out[10]),
        .O(\pc_decode_register_q_reg[15]_0 [1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \alu_register_q[0]_i_64 
       (.I0(a_mux_out[8]),
        .I1(b_mux_out[8]),
        .I2(\pc_decode_register_q_reg[11] [1]),
        .O(\pc_decode_register_q_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h5D04)) 
    \alu_register_q[0]_i_65 
       (.I0(a_mux_out[7]),
        .I1(b_mux_out[6]),
        .I2(a_mux_out[6]),
        .I3(b_mux_out[7]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h4D44)) 
    \alu_register_q[0]_i_66 
       (.I0(a_mux_out[5]),
        .I1(b_mux_out[5]),
        .I2(a_mux_out[4]),
        .I3(b_mux_out[4]),
        .O(\pc_decode_register_q_reg[5] [2]));
  LUT4 #(
    .INIT(16'h40F4)) 
    \alu_register_q[0]_i_67 
       (.I0(a_mux_out[2]),
        .I1(b_mux_out[2]),
        .I2(b_mux_out[3]),
        .I3(a_mux_out[3]),
        .O(\pc_decode_register_q_reg[5] [1]));
  LUT4 #(
    .INIT(16'h40F4)) 
    \alu_register_q[0]_i_68 
       (.I0(a_mux_out[0]),
        .I1(b_mux_out[0]),
        .I2(b_mux_out[1]),
        .I3(a_mux_out[1]),
        .O(\pc_decode_register_q_reg[5] [0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \alu_register_q[0]_i_69 
       (.I0(a_mux_out[7]),
        .I1(b_mux_out[7]),
        .I2(\pc_decode_register_q_reg[7]_0 [2]),
        .O(\pc_decode_register_q_reg[7] [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_70 
       (.I0(a_mux_out[5]),
        .I1(b_mux_out[5]),
        .I2(b_mux_out[4]),
        .I3(a_mux_out[4]),
        .O(\pc_decode_register_q_reg[7] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_71 
       (.I0(b_mux_out[2]),
        .I1(a_mux_out[2]),
        .I2(b_mux_out[3]),
        .I3(a_mux_out[3]),
        .O(\pc_decode_register_q_reg[7] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_72 
       (.I0(b_mux_out[0]),
        .I1(a_mux_out[0]),
        .I2(b_mux_out[1]),
        .I3(a_mux_out[1]),
        .O(\pc_decode_register_q_reg[7] [0]));
  LUT4 #(
    .INIT(16'h4D44)) 
    \alu_register_q[0]_i_73 
       (.I0(a_mux_out[5]),
        .I1(b_mux_out[5]),
        .I2(a_mux_out[4]),
        .I3(b_mux_out[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h40F4)) 
    \alu_register_q[0]_i_74 
       (.I0(a_mux_out[2]),
        .I1(b_mux_out[2]),
        .I2(b_mux_out[3]),
        .I3(a_mux_out[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h40F4)) 
    \alu_register_q[0]_i_75 
       (.I0(a_mux_out[0]),
        .I1(b_mux_out[0]),
        .I2(b_mux_out[1]),
        .I3(a_mux_out[1]),
        .O(DI[0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \alu_register_q[0]_i_76 
       (.I0(a_mux_out[7]),
        .I1(b_mux_out[7]),
        .I2(\pc_decode_register_q_reg[7]_0 [2]),
        .O(\pc_decode_register_q_reg[7]_1 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_77 
       (.I0(a_mux_out[5]),
        .I1(b_mux_out[5]),
        .I2(b_mux_out[4]),
        .I3(a_mux_out[4]),
        .O(\pc_decode_register_q_reg[7]_1 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_78 
       (.I0(b_mux_out[2]),
        .I1(a_mux_out[2]),
        .I2(b_mux_out[3]),
        .I3(a_mux_out[3]),
        .O(\pc_decode_register_q_reg[7]_1 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \alu_register_q[0]_i_79 
       (.I0(b_mux_out[0]),
        .I1(a_mux_out[0]),
        .I2(b_mux_out[1]),
        .I3(a_mux_out[1]),
        .O(\pc_decode_register_q_reg[7]_1 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[0]_i_8 
       (.I0(\alu_register_q[28]_i_12_n_1 ),
        .I1(\alu_register_q[0]_i_28_n_1 ),
        .I2(b_mux_out[4]),
        .I3(\alu_register_q[0]_i_29_n_1 ),
        .I4(b_mux_out[3]),
        .I5(\alu_register_q[0]_i_30_n_1 ),
        .O(\alu_register_q[0]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[0]_i_9 
       (.I0(\alu_register_q[0]_i_31_n_1 ),
        .I1(\alu_register_q[0]_i_32_n_1 ),
        .I2(b_mux_out[4]),
        .I3(\alu_register_q[0]_i_33_n_1 ),
        .I4(b_mux_out[3]),
        .I5(\alu_register_q[0]_i_34_n_1 ),
        .O(\alu_register_q[0]_i_9_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_register_q[16]_i_10 
       (.I0(\alu_register_q[0]_i_31_n_1 ),
        .I1(b_mux_out[3]),
        .I2(\alu_register_q[0]_i_32_n_1 ),
        .O(\alu_register_q[16]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hEFE08F8FEFE08080)) 
    \alu_register_q[16]_i_4 
       (.I0(b_mux_out[16]),
        .I1(a_mux_out[16]),
        .I2(x_alu_sel[1]),
        .I3(data1[16]),
        .I4(x_alu_sel[0]),
        .I5(data0[16]),
        .O(\instruction_decode_register_q_reg[16] ));
  LUT6 #(
    .INIT(64'hF0FFF00066666666)) 
    \alu_register_q[16]_i_6 
       (.I0(a_mux_out[16]),
        .I1(b_mux_out[16]),
        .I2(mem_reg_0_0_i_177_n_1),
        .I3(b_mux_out[2]),
        .I4(\alu_register_q[20]_i_10_n_1 ),
        .I5(x_alu_sel[0]),
        .O(\alu_register_q[16]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h88888888F0FFF000)) 
    \alu_register_q[16]_i_7 
       (.I0(a_mux_out[31]),
        .I1(x_alu_sel[0]),
        .I2(\alu_register_q[16]_i_9_n_1 ),
        .I3(b_mux_out[2]),
        .I4(\alu_register_q[16]_i_10_n_1 ),
        .I5(b_mux_out[4]),
        .O(\alu_register_q[16]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_register_q[16]_i_9 
       (.I0(\alu_register_q[28]_i_12_n_1 ),
        .I1(b_mux_out[3]),
        .I2(\alu_register_q[0]_i_28_n_1 ),
        .O(\alu_register_q[16]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hEFE08F8FEFE08080)) 
    \alu_register_q[17]_i_4 
       (.I0(b_mux_out[17]),
        .I1(a_mux_out[17]),
        .I2(x_alu_sel[1]),
        .I3(data1[17]),
        .I4(x_alu_sel[0]),
        .I5(data0[17]),
        .O(\instruction_decode_register_q_reg[17] ));
  LUT6 #(
    .INIT(64'hF0FFF00066666666)) 
    \alu_register_q[17]_i_6 
       (.I0(a_mux_out[17]),
        .I1(b_mux_out[17]),
        .I2(\alu_register_q[17]_i_9_n_1 ),
        .I3(b_mux_out[2]),
        .I4(\alu_register_q[21]_i_9_n_1 ),
        .I5(x_alu_sel[0]),
        .O(\alu_register_q[17]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[17]_i_7 
       (.I0(\alu_register_q[21]_i_10_n_1 ),
        .I1(mem_reg_0_0_i_171_n_1),
        .I2(x_alu_sel[0]),
        .I3(\alu_register_q[21]_i_11_n_1 ),
        .I4(b_mux_out[2]),
        .I5(mem_reg_0_0_i_173_n_1),
        .O(\alu_register_q[17]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \alu_register_q[17]_i_9 
       (.I0(mem_reg_0_0_i_277_n_1),
        .I1(b_mux_out[3]),
        .I2(mem_reg_0_0_i_276_n_1),
        .I3(b_mux_out[4]),
        .O(\alu_register_q[17]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hEFE08F8FEFE08080)) 
    \alu_register_q[18]_i_4 
       (.I0(b_mux_out[18]),
        .I1(a_mux_out[18]),
        .I2(x_alu_sel[1]),
        .I3(data1[18]),
        .I4(x_alu_sel[0]),
        .I5(data0[18]),
        .O(\instruction_decode_register_q_reg[18] ));
  LUT6 #(
    .INIT(64'hF0FFF00066666666)) 
    \alu_register_q[18]_i_6 
       (.I0(a_mux_out[18]),
        .I1(b_mux_out[18]),
        .I2(mem_reg_0_0_i_162_n_1),
        .I3(b_mux_out[2]),
        .I4(\alu_register_q[22]_i_9_n_1 ),
        .I5(x_alu_sel[0]),
        .O(\alu_register_q[18]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[18]_i_7 
       (.I0(\alu_register_q[22]_i_10_n_1 ),
        .I1(mem_reg_0_0_i_163_n_1),
        .I2(x_alu_sel[0]),
        .I3(\alu_register_q[22]_i_11_n_1 ),
        .I4(b_mux_out[2]),
        .I5(mem_reg_0_0_i_165_n_1),
        .O(\alu_register_q[18]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_register_q[19]_i_12 
       (.I0(a_mux_out[19]),
        .I1(b_mux_out[19]),
        .O(\pc_decode_register_q_reg[19] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_register_q[19]_i_13 
       (.I0(a_mux_out[18]),
        .I1(b_mux_out[18]),
        .O(\pc_decode_register_q_reg[19] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_register_q[19]_i_14 
       (.I0(a_mux_out[17]),
        .I1(b_mux_out[17]),
        .O(\pc_decode_register_q_reg[19] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_register_q[19]_i_15 
       (.I0(a_mux_out[16]),
        .I1(b_mux_out[16]),
        .O(\pc_decode_register_q_reg[19] [0]));
  LUT6 #(
    .INIT(64'hEFE08F8FEFE08080)) 
    \alu_register_q[19]_i_4 
       (.I0(b_mux_out[19]),
        .I1(a_mux_out[19]),
        .I2(x_alu_sel[1]),
        .I3(data1[19]),
        .I4(x_alu_sel[0]),
        .I5(data0[19]),
        .O(\instruction_decode_register_q_reg[19] ));
  LUT6 #(
    .INIT(64'hF0FFF00066666666)) 
    \alu_register_q[19]_i_6 
       (.I0(a_mux_out[19]),
        .I1(b_mux_out[19]),
        .I2(mem_reg_0_0_i_144_n_1),
        .I3(b_mux_out[2]),
        .I4(\alu_register_q[23]_i_11_n_1 ),
        .I5(x_alu_sel[0]),
        .O(\alu_register_q[19]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[19]_i_7 
       (.I0(\alu_register_q[23]_i_12_n_1 ),
        .I1(mem_reg_0_0_i_145_n_1),
        .I2(x_alu_sel[0]),
        .I3(\alu_register_q[23]_i_13_n_1 ),
        .I4(b_mux_out[2]),
        .I5(mem_reg_0_0_i_147_n_1),
        .O(\alu_register_q[19]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[1]_i_10 
       (.I0(mem_reg_0_0_i_278_n_1),
        .I1(mem_reg_0_0_i_279_n_1),
        .I2(b_mux_out[4]),
        .I3(mem_reg_0_0_i_289_n_1),
        .I4(b_mux_out[3]),
        .I5(\alu_register_q[1]_i_12_n_1 ),
        .O(\alu_register_q[1]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[1]_i_12 
       (.I0(a_mux_out[4]),
        .I1(a_mux_out[2]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[3]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[1]),
        .O(\alu_register_q[1]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hEFE08F8FEFE08080)) 
    \alu_register_q[1]_i_4 
       (.I0(a_mux_out[1]),
        .I1(b_mux_out[1]),
        .I2(x_alu_sel[1]),
        .I3(data1[1]),
        .I4(x_alu_sel[0]),
        .I5(data0[1]),
        .O(\pc_decode_register_q_reg[1] ));
  LUT5 #(
    .INIT(32'h202F2F20)) 
    \alu_register_q[1]_i_6 
       (.I0(mem_reg_0_0_i_228_n_1),
        .I1(b_mux_out[2]),
        .I2(x_alu_sel[0]),
        .I3(b_mux_out[1]),
        .I4(a_mux_out[1]),
        .O(\alu_register_q[1]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \alu_register_q[1]_i_7 
       (.I0(mem_reg_0_0_i_230_n_1),
        .I1(x_alu_sel[0]),
        .I2(mem_reg_0_0_i_231_n_1),
        .I3(b_mux_out[2]),
        .I4(\alu_register_q[1]_i_10_n_1 ),
        .O(\alu_register_q[1]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[20]_i_10 
       (.I0(\alu_register_q[28]_i_13_n_1 ),
        .I1(b_mux_out[4]),
        .I2(mem_reg_0_0_i_283_n_1),
        .I3(b_mux_out[3]),
        .I4(\alu_register_q[28]_i_14_n_1 ),
        .O(\alu_register_q[20]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \alu_register_q[20]_i_11 
       (.I0(a_mux_out[31]),
        .I1(b_mux_out[4]),
        .I2(\alu_register_q[28]_i_12_n_1 ),
        .I3(b_mux_out[3]),
        .I4(\alu_register_q[0]_i_28_n_1 ),
        .O(\alu_register_q[20]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \alu_register_q[20]_i_12 
       (.I0(\alu_register_q[0]_i_28_n_1 ),
        .I1(b_mux_out[3]),
        .I2(\alu_register_q[28]_i_12_n_1 ),
        .I3(b_mux_out[4]),
        .O(\alu_register_q[20]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hEFE08F8FEFE08080)) 
    \alu_register_q[20]_i_4 
       (.I0(b_mux_out[20]),
        .I1(a_mux_out[20]),
        .I2(x_alu_sel[1]),
        .I3(data1[20]),
        .I4(x_alu_sel[0]),
        .I5(data0[20]),
        .O(\instruction_decode_register_q_reg[20] ));
  LUT6 #(
    .INIT(64'hF0FFF00066666666)) 
    \alu_register_q[20]_i_7 
       (.I0(a_mux_out[20]),
        .I1(b_mux_out[20]),
        .I2(\alu_register_q[20]_i_10_n_1 ),
        .I3(b_mux_out[2]),
        .I4(\alu_register_q[24]_i_10_n_1 ),
        .I5(x_alu_sel[0]),
        .O(\alu_register_q[20]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[20]_i_8 
       (.I0(\alu_register_q[24]_i_12_n_1 ),
        .I1(\alu_register_q[20]_i_11_n_1 ),
        .I2(x_alu_sel[0]),
        .I3(\alu_register_q[24]_i_14_n_1 ),
        .I4(b_mux_out[2]),
        .I5(\alu_register_q[20]_i_12_n_1 ),
        .O(\alu_register_q[20]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \alu_register_q[21]_i_10 
       (.I0(a_mux_out[31]),
        .I1(b_mux_out[4]),
        .I2(mem_reg_0_0_i_293_n_1),
        .I3(b_mux_out[3]),
        .I4(mem_reg_0_0_i_280_n_1),
        .O(\alu_register_q[21]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \alu_register_q[21]_i_11 
       (.I0(mem_reg_0_0_i_280_n_1),
        .I1(b_mux_out[3]),
        .I2(mem_reg_0_0_i_282_n_1),
        .I3(b_mux_out[4]),
        .O(\alu_register_q[21]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hEFE08F8FEFE08080)) 
    \alu_register_q[21]_i_4 
       (.I0(b_mux_out[21]),
        .I1(a_mux_out[21]),
        .I2(x_alu_sel[1]),
        .I3(data1[21]),
        .I4(x_alu_sel[0]),
        .I5(data0[21]),
        .O(\instruction_decode_register_q_reg[21] ));
  LUT6 #(
    .INIT(64'hF0FFF00066666666)) 
    \alu_register_q[21]_i_6 
       (.I0(a_mux_out[21]),
        .I1(b_mux_out[21]),
        .I2(\alu_register_q[21]_i_9_n_1 ),
        .I3(b_mux_out[2]),
        .I4(\alu_register_q[25]_i_9_n_1 ),
        .I5(x_alu_sel[0]),
        .O(\alu_register_q[21]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[21]_i_7 
       (.I0(\alu_register_q[25]_i_11_n_1 ),
        .I1(\alu_register_q[21]_i_10_n_1 ),
        .I2(x_alu_sel[0]),
        .I3(\alu_register_q[25]_i_13_n_1 ),
        .I4(b_mux_out[2]),
        .I5(\alu_register_q[21]_i_11_n_1 ),
        .O(\alu_register_q[21]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[21]_i_9 
       (.I0(\alu_register_q[29]_i_13_n_1 ),
        .I1(b_mux_out[4]),
        .I2(mem_reg_0_0_i_275_n_1),
        .I3(b_mux_out[3]),
        .I4(\alu_register_q[29]_i_14_n_1 ),
        .O(\alu_register_q[21]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \alu_register_q[22]_i_10 
       (.I0(a_mux_out[31]),
        .I1(b_mux_out[4]),
        .I2(mem_reg_0_0_i_291_n_1),
        .I3(b_mux_out[3]),
        .I4(mem_reg_0_0_i_272_n_1),
        .O(\alu_register_q[22]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \alu_register_q[22]_i_11 
       (.I0(mem_reg_0_0_i_272_n_1),
        .I1(b_mux_out[3]),
        .I2(mem_reg_0_0_i_274_n_1),
        .I3(b_mux_out[4]),
        .O(\alu_register_q[22]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hEFE08F8FEFE08080)) 
    \alu_register_q[22]_i_4 
       (.I0(b_mux_out[22]),
        .I1(a_mux_out[22]),
        .I2(x_alu_sel[1]),
        .I3(data1[22]),
        .I4(x_alu_sel[0]),
        .I5(data0[22]),
        .O(\instruction_decode_register_q_reg[22] ));
  LUT6 #(
    .INIT(64'hF0FFF00066666666)) 
    \alu_register_q[22]_i_6 
       (.I0(a_mux_out[22]),
        .I1(b_mux_out[22]),
        .I2(\alu_register_q[22]_i_9_n_1 ),
        .I3(b_mux_out[2]),
        .I4(\alu_register_q[26]_i_9_n_1 ),
        .I5(x_alu_sel[0]),
        .O(\alu_register_q[22]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[22]_i_7 
       (.I0(\alu_register_q[26]_i_10_n_1 ),
        .I1(\alu_register_q[22]_i_10_n_1 ),
        .I2(x_alu_sel[0]),
        .I3(\alu_register_q[26]_i_11_n_1 ),
        .I4(b_mux_out[2]),
        .I5(\alu_register_q[22]_i_11_n_1 ),
        .O(\alu_register_q[22]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[22]_i_9 
       (.I0(mem_reg_0_0_i_266_n_1),
        .I1(b_mux_out[4]),
        .I2(mem_reg_0_0_i_265_n_1),
        .I3(b_mux_out[3]),
        .I4(out_i_41__0_n_1),
        .O(\alu_register_q[22]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[23]_i_11 
       (.I0(mem_reg_0_0_i_239_n_1),
        .I1(b_mux_out[4]),
        .I2(mem_reg_0_0_i_255_n_1),
        .I3(b_mux_out[3]),
        .I4(\alu_register_q[31]_i_14_n_1 ),
        .O(\alu_register_q[23]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \alu_register_q[23]_i_12 
       (.I0(b_mux_out[4]),
        .I1(a_mux_out[31]),
        .I2(b_mux_out[3]),
        .I3(mem_reg_0_0_i_260_n_1),
        .O(\alu_register_q[23]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'h0000000022222E22)) 
    \alu_register_q[23]_i_13 
       (.I0(mem_reg_0_0_i_260_n_1),
        .I1(b_mux_out[3]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[31]),
        .I4(b_mux_out[1]),
        .I5(b_mux_out[4]),
        .O(\alu_register_q[23]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_register_q[23]_i_15 
       (.I0(a_mux_out[23]),
        .I1(b_mux_out[23]),
        .O(\pc_decode_register_q_reg[23] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_register_q[23]_i_16 
       (.I0(a_mux_out[22]),
        .I1(b_mux_out[22]),
        .O(\pc_decode_register_q_reg[23] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_register_q[23]_i_17 
       (.I0(a_mux_out[21]),
        .I1(b_mux_out[21]),
        .O(\pc_decode_register_q_reg[23] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_register_q[23]_i_18 
       (.I0(a_mux_out[20]),
        .I1(b_mux_out[20]),
        .O(\pc_decode_register_q_reg[23] [0]));
  LUT6 #(
    .INIT(64'hEFE08F8FEFE08080)) 
    \alu_register_q[23]_i_4 
       (.I0(b_mux_out[23]),
        .I1(a_mux_out[23]),
        .I2(x_alu_sel[1]),
        .I3(data1[23]),
        .I4(x_alu_sel[0]),
        .I5(data0[23]),
        .O(\instruction_decode_register_q_reg[23] ));
  LUT6 #(
    .INIT(64'hF0FFF00066666666)) 
    \alu_register_q[23]_i_6 
       (.I0(a_mux_out[23]),
        .I1(b_mux_out[23]),
        .I2(\alu_register_q[23]_i_11_n_1 ),
        .I3(b_mux_out[2]),
        .I4(\alu_register_q[27]_i_11_n_1 ),
        .I5(x_alu_sel[0]),
        .O(\alu_register_q[23]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[23]_i_7 
       (.I0(\alu_register_q[27]_i_12_n_1 ),
        .I1(\alu_register_q[23]_i_12_n_1 ),
        .I2(x_alu_sel[0]),
        .I3(\alu_register_q[27]_i_13_n_1 ),
        .I4(b_mux_out[2]),
        .I5(\alu_register_q[23]_i_13_n_1 ),
        .O(\alu_register_q[23]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[24]_i_10 
       (.I0(mem_reg_0_0_i_285_n_1),
        .I1(b_mux_out[4]),
        .I2(mem_reg_0_0_i_284_n_1),
        .I3(b_mux_out[3]),
        .I4(\alu_register_q[28]_i_16_n_1 ),
        .O(\alu_register_q[24]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \alu_register_q[24]_i_11 
       (.I0(b_mux_out[4]),
        .I1(a_mux_out[31]),
        .I2(b_mux_out[3]),
        .I3(\alu_register_q[28]_i_12_n_1 ),
        .O(\alu_register_q[24]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \alu_register_q[24]_i_12 
       (.I0(b_mux_out[4]),
        .I1(a_mux_out[31]),
        .I2(b_mux_out[3]),
        .I3(\alu_register_q[0]_i_31_n_1 ),
        .O(\alu_register_q[24]_i_12_n_1 ));
  LUT3 #(
    .INIT(8'h04)) 
    \alu_register_q[24]_i_13 
       (.I0(b_mux_out[3]),
        .I1(\alu_register_q[28]_i_12_n_1 ),
        .I2(b_mux_out[4]),
        .O(\alu_register_q[24]_i_13_n_1 ));
  LUT3 #(
    .INIT(8'h04)) 
    \alu_register_q[24]_i_14 
       (.I0(b_mux_out[3]),
        .I1(\alu_register_q[0]_i_31_n_1 ),
        .I2(b_mux_out[4]),
        .O(\alu_register_q[24]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hEFE08F8FEFE08080)) 
    \alu_register_q[24]_i_4 
       (.I0(b_mux_out[24]),
        .I1(a_mux_out[24]),
        .I2(x_alu_sel[1]),
        .I3(data1[24]),
        .I4(x_alu_sel[0]),
        .I5(data0[24]),
        .O(\instruction_decode_register_q_reg[24] ));
  LUT6 #(
    .INIT(64'hF0FFF00066666666)) 
    \alu_register_q[24]_i_7 
       (.I0(a_mux_out[24]),
        .I1(b_mux_out[24]),
        .I2(\alu_register_q[24]_i_10_n_1 ),
        .I3(b_mux_out[2]),
        .I4(\alu_register_q[28]_i_10_n_1 ),
        .I5(x_alu_sel[0]),
        .O(\alu_register_q[24]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[24]_i_8 
       (.I0(\alu_register_q[24]_i_11_n_1 ),
        .I1(\alu_register_q[24]_i_12_n_1 ),
        .I2(x_alu_sel[0]),
        .I3(\alu_register_q[24]_i_13_n_1 ),
        .I4(b_mux_out[2]),
        .I5(\alu_register_q[24]_i_14_n_1 ),
        .O(\alu_register_q[24]_i_8_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_register_q[25]_i_10 
       (.I0(a_mux_out[31]),
        .I1(b_mux_out[4]),
        .I2(\alu_register_q[29]_i_11_n_1 ),
        .O(\alu_register_q[25]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \alu_register_q[25]_i_11 
       (.I0(b_mux_out[4]),
        .I1(a_mux_out[31]),
        .I2(b_mux_out[3]),
        .I3(mem_reg_0_0_i_278_n_1),
        .O(\alu_register_q[25]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \alu_register_q[25]_i_12 
       (.I0(b_mux_out[3]),
        .I1(a_mux_out[30]),
        .I2(b_mux_out[1]),
        .I3(b_mux_out[0]),
        .I4(\alu_register_q[25]_i_14_n_1 ),
        .I5(b_mux_out[4]),
        .O(\alu_register_q[25]_i_12_n_1 ));
  LUT3 #(
    .INIT(8'h04)) 
    \alu_register_q[25]_i_13 
       (.I0(b_mux_out[3]),
        .I1(mem_reg_0_0_i_278_n_1),
        .I2(b_mux_out[4]),
        .O(\alu_register_q[25]_i_13_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \alu_register_q[25]_i_14 
       (.I0(a_mux_out[31]),
        .I1(b_mux_out[1]),
        .I2(a_mux_out[29]),
        .O(\alu_register_q[25]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hEFE08F8FEFE08080)) 
    \alu_register_q[25]_i_4 
       (.I0(b_mux_out[25]),
        .I1(a_mux_out[25]),
        .I2(x_alu_sel[1]),
        .I3(data1[25]),
        .I4(x_alu_sel[0]),
        .I5(data0[25]),
        .O(\instruction_decode_register_q_reg[25] ));
  LUT6 #(
    .INIT(64'hF0FFF00066666666)) 
    \alu_register_q[25]_i_6 
       (.I0(a_mux_out[25]),
        .I1(b_mux_out[25]),
        .I2(\alu_register_q[25]_i_9_n_1 ),
        .I3(b_mux_out[2]),
        .I4(\alu_register_q[29]_i_9_n_1 ),
        .I5(x_alu_sel[0]),
        .O(\alu_register_q[25]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[25]_i_7 
       (.I0(\alu_register_q[25]_i_10_n_1 ),
        .I1(\alu_register_q[25]_i_11_n_1 ),
        .I2(x_alu_sel[0]),
        .I3(\alu_register_q[25]_i_12_n_1 ),
        .I4(b_mux_out[2]),
        .I5(\alu_register_q[25]_i_13_n_1 ),
        .O(\alu_register_q[25]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[25]_i_9 
       (.I0(mem_reg_0_0_i_276_n_1),
        .I1(b_mux_out[4]),
        .I2(mem_reg_0_0_i_277_n_1),
        .I3(b_mux_out[3]),
        .I4(\alu_register_q[29]_i_16_n_1 ),
        .O(\alu_register_q[25]_i_9_n_1 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \alu_register_q[26]_i_10 
       (.I0(b_mux_out[4]),
        .I1(a_mux_out[31]),
        .I2(b_mux_out[3]),
        .I3(mem_reg_0_0_i_269_n_1),
        .O(\alu_register_q[26]_i_10_n_1 ));
  LUT3 #(
    .INIT(8'h04)) 
    \alu_register_q[26]_i_11 
       (.I0(b_mux_out[3]),
        .I1(mem_reg_0_0_i_269_n_1),
        .I2(b_mux_out[4]),
        .O(\alu_register_q[26]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hEFE08F8FEFE08080)) 
    \alu_register_q[26]_i_4 
       (.I0(b_mux_out[26]),
        .I1(a_mux_out[26]),
        .I2(x_alu_sel[1]),
        .I3(data1[26]),
        .I4(x_alu_sel[0]),
        .I5(data0[26]),
        .O(\instruction_decode_register_q_reg[26] ));
  LUT6 #(
    .INIT(64'hF0FFF00066666666)) 
    \alu_register_q[26]_i_6 
       (.I0(a_mux_out[26]),
        .I1(b_mux_out[26]),
        .I2(\alu_register_q[26]_i_9_n_1 ),
        .I3(b_mux_out[2]),
        .I4(out_i_28__0_n_1),
        .I5(x_alu_sel[0]),
        .O(\alu_register_q[26]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[26]_i_7 
       (.I0(out_i_30__0_n_1),
        .I1(\alu_register_q[26]_i_10_n_1 ),
        .I2(x_alu_sel[0]),
        .I3(out_i_31__0_n_1),
        .I4(b_mux_out[2]),
        .I5(\alu_register_q[26]_i_11_n_1 ),
        .O(\alu_register_q[26]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[26]_i_9 
       (.I0(mem_reg_0_0_i_268_n_1),
        .I1(b_mux_out[4]),
        .I2(mem_reg_0_0_i_267_n_1),
        .I3(b_mux_out[3]),
        .I4(out_i_43__0_n_1),
        .O(\alu_register_q[26]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[27]_i_11 
       (.I0(mem_reg_0_0_i_257_n_1),
        .I1(b_mux_out[4]),
        .I2(mem_reg_0_0_i_256_n_1),
        .I3(b_mux_out[3]),
        .I4(\alu_register_q[31]_i_16_n_1 ),
        .O(\alu_register_q[27]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \alu_register_q[27]_i_12 
       (.I0(b_mux_out[4]),
        .I1(a_mux_out[31]),
        .I2(b_mux_out[3]),
        .I3(mem_reg_0_0_i_258_n_1),
        .O(\alu_register_q[27]_i_12_n_1 ));
  LUT3 #(
    .INIT(8'h04)) 
    \alu_register_q[27]_i_13 
       (.I0(b_mux_out[3]),
        .I1(mem_reg_0_0_i_258_n_1),
        .I2(b_mux_out[4]),
        .O(\alu_register_q[27]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_register_q[27]_i_14 
       (.I0(a_mux_out[27]),
        .I1(b_mux_out[27]),
        .O(\pc_decode_register_q_reg[27] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_register_q[27]_i_15 
       (.I0(a_mux_out[26]),
        .I1(b_mux_out[26]),
        .O(\pc_decode_register_q_reg[27] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_register_q[27]_i_16 
       (.I0(a_mux_out[25]),
        .I1(b_mux_out[25]),
        .O(\pc_decode_register_q_reg[27] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \alu_register_q[27]_i_17 
       (.I0(a_mux_out[24]),
        .I1(b_mux_out[24]),
        .O(\pc_decode_register_q_reg[27] [0]));
  LUT6 #(
    .INIT(64'hEFE08F8FEFE08080)) 
    \alu_register_q[27]_i_4 
       (.I0(b_mux_out[27]),
        .I1(a_mux_out[27]),
        .I2(x_alu_sel[1]),
        .I3(data1[27]),
        .I4(x_alu_sel[0]),
        .I5(data0[27]),
        .O(\instruction_decode_register_q_reg[27] ));
  LUT6 #(
    .INIT(64'hF0FFF00066666666)) 
    \alu_register_q[27]_i_6 
       (.I0(a_mux_out[27]),
        .I1(b_mux_out[27]),
        .I2(\alu_register_q[27]_i_11_n_1 ),
        .I3(b_mux_out[2]),
        .I4(\alu_register_q[31]_i_11_n_1 ),
        .I5(x_alu_sel[0]),
        .O(\alu_register_q[27]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[27]_i_7 
       (.I0(a_mux_out[31]),
        .I1(\alu_register_q[27]_i_12_n_1 ),
        .I2(x_alu_sel[0]),
        .I3(\alu_register_q[31]_i_13_n_1 ),
        .I4(b_mux_out[2]),
        .I5(\alu_register_q[27]_i_13_n_1 ),
        .O(\alu_register_q[27]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[28]_i_10 
       (.I0(\alu_register_q[28]_i_13_n_1 ),
        .I1(mem_reg_0_0_i_283_n_1),
        .I2(b_mux_out[4]),
        .I3(\alu_register_q[28]_i_14_n_1 ),
        .I4(b_mux_out[3]),
        .I5(\alu_register_q[28]_i_15_n_1 ),
        .O(\alu_register_q[28]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[28]_i_11 
       (.I0(mem_reg_0_0_i_285_n_1),
        .I1(mem_reg_0_0_i_284_n_1),
        .I2(b_mux_out[4]),
        .I3(\alu_register_q[28]_i_16_n_1 ),
        .I4(b_mux_out[3]),
        .I5(\alu_register_q[28]_i_17_n_1 ),
        .O(\alu_register_q[28]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[28]_i_12 
       (.I0(a_mux_out[31]),
        .I1(a_mux_out[29]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[30]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[28]),
        .O(\alu_register_q[28]_i_12_n_1 ));
  LUT3 #(
    .INIT(8'h04)) 
    \alu_register_q[28]_i_13 
       (.I0(b_mux_out[1]),
        .I1(a_mux_out[0]),
        .I2(b_mux_out[0]),
        .O(\alu_register_q[28]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[28]_i_14 
       (.I0(a_mux_out[13]),
        .I1(a_mux_out[15]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[14]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[16]),
        .O(\alu_register_q[28]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[28]_i_15 
       (.I0(a_mux_out[21]),
        .I1(a_mux_out[23]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[22]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[24]),
        .O(\alu_register_q[28]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[28]_i_16 
       (.I0(a_mux_out[17]),
        .I1(a_mux_out[19]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[18]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[20]),
        .O(\alu_register_q[28]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[28]_i_17 
       (.I0(a_mux_out[25]),
        .I1(a_mux_out[27]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[26]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[28]),
        .O(\alu_register_q[28]_i_17_n_1 ));
  LUT6 #(
    .INIT(64'hEFE08F8FEFE08080)) 
    \alu_register_q[28]_i_4 
       (.I0(b_mux_out[28]),
        .I1(a_mux_out[28]),
        .I2(x_alu_sel[1]),
        .I3(data1[28]),
        .I4(x_alu_sel[0]),
        .I5(data0[28]),
        .O(\instruction_decode_register_q_reg[28] ));
  LUT6 #(
    .INIT(64'hF0FFF00066666666)) 
    \alu_register_q[28]_i_7 
       (.I0(a_mux_out[28]),
        .I1(b_mux_out[28]),
        .I2(\alu_register_q[28]_i_10_n_1 ),
        .I3(b_mux_out[2]),
        .I4(\alu_register_q[28]_i_11_n_1 ),
        .I5(x_alu_sel[0]),
        .O(\alu_register_q[28]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h8888888888888F80)) 
    \alu_register_q[28]_i_8 
       (.I0(a_mux_out[31]),
        .I1(x_alu_sel[0]),
        .I2(b_mux_out[4]),
        .I3(\alu_register_q[28]_i_12_n_1 ),
        .I4(b_mux_out[3]),
        .I5(b_mux_out[2]),
        .O(\alu_register_q[28]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[29]_i_10 
       (.I0(mem_reg_0_0_i_276_n_1),
        .I1(mem_reg_0_0_i_277_n_1),
        .I2(b_mux_out[4]),
        .I3(\alu_register_q[29]_i_16_n_1 ),
        .I4(b_mux_out[3]),
        .I5(\alu_register_q[29]_i_17_n_1 ),
        .O(\alu_register_q[29]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hFF00EF45FF00EA40)) 
    \alu_register_q[29]_i_11 
       (.I0(b_mux_out[3]),
        .I1(a_mux_out[30]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[31]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[29]),
        .O(\alu_register_q[29]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \alu_register_q[29]_i_12 
       (.I0(a_mux_out[29]),
        .I1(b_mux_out[1]),
        .I2(a_mux_out[31]),
        .I3(b_mux_out[0]),
        .I4(a_mux_out[30]),
        .I5(b_mux_out[3]),
        .O(\alu_register_q[29]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \alu_register_q[29]_i_13 
       (.I0(a_mux_out[0]),
        .I1(b_mux_out[0]),
        .I2(a_mux_out[1]),
        .I3(b_mux_out[1]),
        .O(\alu_register_q[29]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[29]_i_14 
       (.I0(a_mux_out[14]),
        .I1(a_mux_out[16]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[15]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[17]),
        .O(\alu_register_q[29]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[29]_i_15 
       (.I0(a_mux_out[22]),
        .I1(a_mux_out[24]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[23]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[25]),
        .O(\alu_register_q[29]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[29]_i_16 
       (.I0(a_mux_out[18]),
        .I1(a_mux_out[20]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[19]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[21]),
        .O(\alu_register_q[29]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[29]_i_17 
       (.I0(a_mux_out[26]),
        .I1(a_mux_out[28]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[27]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[29]),
        .O(\alu_register_q[29]_i_17_n_1 ));
  LUT6 #(
    .INIT(64'hEFE08F8FEFE08080)) 
    \alu_register_q[29]_i_4 
       (.I0(b_mux_out[29]),
        .I1(a_mux_out[29]),
        .I2(x_alu_sel[1]),
        .I3(data1[29]),
        .I4(x_alu_sel[0]),
        .I5(data0[29]),
        .O(\instruction_decode_register_q_reg[29] ));
  LUT6 #(
    .INIT(64'hF0FFF00066666666)) 
    \alu_register_q[29]_i_6 
       (.I0(a_mux_out[29]),
        .I1(b_mux_out[29]),
        .I2(\alu_register_q[29]_i_9_n_1 ),
        .I3(b_mux_out[2]),
        .I4(\alu_register_q[29]_i_10_n_1 ),
        .I5(x_alu_sel[0]),
        .O(\alu_register_q[29]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hA0A0A0A0A0CFA0C0)) 
    \alu_register_q[29]_i_7 
       (.I0(a_mux_out[31]),
        .I1(\alu_register_q[29]_i_11_n_1 ),
        .I2(x_alu_sel[0]),
        .I3(b_mux_out[4]),
        .I4(\alu_register_q[29]_i_12_n_1 ),
        .I5(b_mux_out[2]),
        .O(\alu_register_q[29]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[29]_i_9 
       (.I0(\alu_register_q[29]_i_13_n_1 ),
        .I1(mem_reg_0_0_i_275_n_1),
        .I2(b_mux_out[4]),
        .I3(\alu_register_q[29]_i_14_n_1 ),
        .I4(b_mux_out[3]),
        .I5(\alu_register_q[29]_i_15_n_1 ),
        .O(\alu_register_q[29]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[31]_i_11 
       (.I0(mem_reg_0_0_i_239_n_1),
        .I1(mem_reg_0_0_i_255_n_1),
        .I2(b_mux_out[4]),
        .I3(\alu_register_q[31]_i_14_n_1 ),
        .I4(b_mux_out[3]),
        .I5(\alu_register_q[31]_i_15_n_1 ),
        .O(\alu_register_q[31]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[31]_i_12 
       (.I0(mem_reg_0_0_i_257_n_1),
        .I1(mem_reg_0_0_i_256_n_1),
        .I2(b_mux_out[4]),
        .I3(\alu_register_q[31]_i_16_n_1 ),
        .I4(b_mux_out[3]),
        .I5(\alu_register_q[31]_i_17_n_1 ),
        .O(\alu_register_q[31]_i_12_n_1 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \alu_register_q[31]_i_13 
       (.I0(b_mux_out[3]),
        .I1(b_mux_out[1]),
        .I2(a_mux_out[31]),
        .I3(b_mux_out[0]),
        .I4(b_mux_out[4]),
        .O(\alu_register_q[31]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[31]_i_14 
       (.I0(a_mux_out[16]),
        .I1(a_mux_out[18]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[17]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[19]),
        .O(\alu_register_q[31]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[31]_i_15 
       (.I0(a_mux_out[24]),
        .I1(a_mux_out[26]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[25]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[27]),
        .O(\alu_register_q[31]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[31]_i_16 
       (.I0(a_mux_out[20]),
        .I1(a_mux_out[22]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[21]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[23]),
        .O(\alu_register_q[31]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \alu_register_q[31]_i_17 
       (.I0(a_mux_out[28]),
        .I1(a_mux_out[30]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[29]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[31]),
        .O(\alu_register_q[31]_i_17_n_1 ));
  LUT6 #(
    .INIT(64'hEFE08F8FEFE08080)) 
    \alu_register_q[31]_i_4 
       (.I0(b_mux_out[31]),
        .I1(a_mux_out[31]),
        .I2(x_alu_sel[1]),
        .I3(data1[31]),
        .I4(x_alu_sel[0]),
        .I5(data0[31]),
        .O(\instruction_decode_register_q_reg[31]_1 ));
  LUT6 #(
    .INIT(64'hB800B8FFB8FFB800)) 
    \alu_register_q[31]_i_6 
       (.I0(\alu_register_q[31]_i_11_n_1 ),
        .I1(b_mux_out[2]),
        .I2(\alu_register_q[31]_i_12_n_1 ),
        .I3(x_alu_sel[0]),
        .I4(a_mux_out[31]),
        .I5(b_mux_out[31]),
        .O(\alu_register_q[31]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \alu_register_q[31]_i_7 
       (.I0(a_mux_out[31]),
        .I1(x_alu_sel[0]),
        .I2(\alu_register_q[31]_i_13_n_1 ),
        .I3(b_mux_out[2]),
        .O(\alu_register_q[31]_i_7_n_1 ));
  MUXF7 \alu_register_q_reg[16]_i_3 
       (.I0(\alu_register_q[16]_i_6_n_1 ),
        .I1(\alu_register_q[16]_i_7_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_24 ),
        .S(x_alu_sel[1]));
  MUXF7 \alu_register_q_reg[17]_i_3 
       (.I0(\alu_register_q[17]_i_6_n_1 ),
        .I1(\alu_register_q[17]_i_7_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_17 ),
        .S(x_alu_sel[1]));
  MUXF7 \alu_register_q_reg[18]_i_3 
       (.I0(\alu_register_q[18]_i_6_n_1 ),
        .I1(\alu_register_q[18]_i_7_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_9 ),
        .S(x_alu_sel[1]));
  MUXF7 \alu_register_q_reg[19]_i_3 
       (.I0(\alu_register_q[19]_i_6_n_1 ),
        .I1(\alu_register_q[19]_i_7_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_1 ),
        .S(x_alu_sel[1]));
  MUXF7 \alu_register_q_reg[1]_i_3 
       (.I0(\alu_register_q[1]_i_6_n_1 ),
        .I1(\alu_register_q[1]_i_7_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_15 ),
        .S(x_alu_sel[1]));
  MUXF7 \alu_register_q_reg[20]_i_3 
       (.I0(\alu_register_q[20]_i_7_n_1 ),
        .I1(\alu_register_q[20]_i_8_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_25 ),
        .S(x_alu_sel[1]));
  MUXF7 \alu_register_q_reg[21]_i_3 
       (.I0(\alu_register_q[21]_i_6_n_1 ),
        .I1(\alu_register_q[21]_i_7_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_18 ),
        .S(x_alu_sel[1]));
  MUXF7 \alu_register_q_reg[22]_i_3 
       (.I0(\alu_register_q[22]_i_6_n_1 ),
        .I1(\alu_register_q[22]_i_7_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_10 ),
        .S(x_alu_sel[1]));
  MUXF7 \alu_register_q_reg[23]_i_3 
       (.I0(\alu_register_q[23]_i_6_n_1 ),
        .I1(\alu_register_q[23]_i_7_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_2 ),
        .S(x_alu_sel[1]));
  MUXF7 \alu_register_q_reg[24]_i_3 
       (.I0(\alu_register_q[24]_i_7_n_1 ),
        .I1(\alu_register_q[24]_i_8_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_28 ),
        .S(x_alu_sel[1]));
  MUXF7 \alu_register_q_reg[25]_i_3 
       (.I0(\alu_register_q[25]_i_6_n_1 ),
        .I1(\alu_register_q[25]_i_7_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_21 ),
        .S(x_alu_sel[1]));
  MUXF7 \alu_register_q_reg[26]_i_3 
       (.I0(\alu_register_q[26]_i_6_n_1 ),
        .I1(\alu_register_q[26]_i_7_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_13 ),
        .S(x_alu_sel[1]));
  MUXF7 \alu_register_q_reg[27]_i_3 
       (.I0(\alu_register_q[27]_i_6_n_1 ),
        .I1(\alu_register_q[27]_i_7_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_5 ),
        .S(x_alu_sel[1]));
  MUXF7 \alu_register_q_reg[28]_i_3 
       (.I0(\alu_register_q[28]_i_7_n_1 ),
        .I1(\alu_register_q[28]_i_8_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_29 ),
        .S(x_alu_sel[1]));
  MUXF7 \alu_register_q_reg[29]_i_3 
       (.I0(\alu_register_q[29]_i_6_n_1 ),
        .I1(\alu_register_q[29]_i_7_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_22 ),
        .S(x_alu_sel[1]));
  MUXF7 \alu_register_q_reg[31]_i_3 
       (.I0(\alu_register_q[31]_i_6_n_1 ),
        .I1(\alu_register_q[31]_i_7_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_6 ),
        .S(x_alu_sel[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bit_counter[3]_i_12 
       (.I0(\bit_counter[3]_i_14_n_1 ),
        .I1(Q[13]),
        .I2(Q[10]),
        .I3(Q[17]),
        .I4(Q[12]),
        .I5(\bit_counter[3]_i_15_n_1 ),
        .O(\alu_register_q_reg[13] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bit_counter[3]_i_14 
       (.I0(Q[29]),
        .I1(Q[28]),
        .I2(Q[27]),
        .I3(Q[11]),
        .O(\bit_counter[3]_i_14_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \bit_counter[3]_i_15 
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(Q[20]),
        .I3(Q[21]),
        .I4(\bit_counter[3]_i_18_n_1 ),
        .O(\bit_counter[3]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \bit_counter[3]_i_16 
       (.I0(Q[15]),
        .I1(Q[9]),
        .I2(Q[6]),
        .I3(Q[8]),
        .I4(Q[7]),
        .I5(Q[14]),
        .O(\alu_register_q_reg[15] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bit_counter[3]_i_18 
       (.I0(Q[23]),
        .I1(Q[16]),
        .I2(Q[26]),
        .I3(Q[22]),
        .O(\bit_counter[3]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'hFF0047FFB8FFB800)) 
    br_taken_reg_i_1
       (.I0(br_taken_reg),
        .I1(branch_comp_br_un),
        .I2(br_taken_reg_0),
        .I3(br_taken_reg_1[1]),
        .I4(br_eq),
        .I5(br_taken_reg_1[0]),
        .O(\instruction_decode_register_q_reg[14]_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[0] 
       (.CLR(GND_1),
        .D(D[0]),
        .G(E),
        .GE(VCC_1),
        .Q(\alu_register_q_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'h57F7)) 
    \ldx_out_reg[0]_i_10 
       (.I0(\alu_register_q_reg[5]_0 ),
        .I1(instruction_counter_reg[8]),
        .I2(\alu_register_q_reg[5]_1 ),
        .I3(cycle_counter_reg[8]),
        .O(\ldx_out_reg[0]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hAA082A0888080808)) 
    \ldx_out_reg[0]_i_5 
       (.I0(\alu_register_q_reg[31] ),
        .I1(\alu_register_q_reg[5] ),
        .I2(\ldx_out_reg[0]_i_8_n_1 ),
        .I3(\alu_register_q_reg[2] ),
        .I4(correct_prediction_counter_reg[0]),
        .I5(branch_instructions_counter_reg[0]),
        .O(correct_prediction_counter_reg_8_sn_1));
  LUT6 #(
    .INIT(64'hAA082A0888080808)) 
    \ldx_out_reg[0]_i_7 
       (.I0(\alu_register_q_reg[31] ),
        .I1(\alu_register_q_reg[5] ),
        .I2(\ldx_out_reg[0]_i_10_n_1 ),
        .I3(\alu_register_q_reg[2] ),
        .I4(correct_prediction_counter_reg[8]),
        .I5(branch_instructions_counter_reg[8]),
        .O(correct_prediction_counter_reg_16_sn_1));
  LUT4 #(
    .INIT(16'h57F7)) 
    \ldx_out_reg[0]_i_8 
       (.I0(\alu_register_q_reg[5]_0 ),
        .I1(instruction_counter_reg[0]),
        .I2(\alu_register_q_reg[5]_1 ),
        .I3(cycle_counter_reg[0]),
        .O(\ldx_out_reg[0]_i_8_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[10] 
       (.CLR(GND_1),
        .D(D[10]),
        .G(E),
        .GE(VCC_1),
        .Q(\alu_register_q_reg[0]_0 [10]));
  LUT6 #(
    .INIT(64'hAA082A0888080808)) 
    \ldx_out_reg[10]_i_5 
       (.I0(\alu_register_q_reg[31] ),
        .I1(\alu_register_q_reg[5] ),
        .I2(\ldx_out_reg[10]_i_6_n_1 ),
        .I3(\alu_register_q_reg[2] ),
        .I4(correct_prediction_counter_reg[18]),
        .I5(branch_instructions_counter_reg[18]),
        .O(\correct_prediction_counter_reg[26] ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \ldx_out_reg[10]_i_6 
       (.I0(\alu_register_q_reg[5]_0 ),
        .I1(instruction_counter_reg[18]),
        .I2(\alu_register_q_reg[5]_1 ),
        .I3(cycle_counter_reg[18]),
        .O(\ldx_out_reg[10]_i_6_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[11] 
       (.CLR(GND_1),
        .D(D[11]),
        .G(E),
        .GE(VCC_1),
        .Q(\alu_register_q_reg[0]_0 [11]));
  LUT6 #(
    .INIT(64'hAA082A0888080808)) 
    \ldx_out_reg[11]_i_5 
       (.I0(\alu_register_q_reg[31] ),
        .I1(\alu_register_q_reg[5] ),
        .I2(\ldx_out_reg[11]_i_6_n_1 ),
        .I3(\alu_register_q_reg[2] ),
        .I4(correct_prediction_counter_reg[19]),
        .I5(branch_instructions_counter_reg[19]),
        .O(\correct_prediction_counter_reg[27] ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \ldx_out_reg[11]_i_6 
       (.I0(\alu_register_q_reg[5]_0 ),
        .I1(instruction_counter_reg[19]),
        .I2(\alu_register_q_reg[5]_1 ),
        .I3(cycle_counter_reg[19]),
        .O(\ldx_out_reg[11]_i_6_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[12] 
       (.CLR(GND_1),
        .D(D[12]),
        .G(E),
        .GE(VCC_1),
        .Q(\alu_register_q_reg[0]_0 [12]));
  LUT6 #(
    .INIT(64'hAA082A0888080808)) 
    \ldx_out_reg[12]_i_5 
       (.I0(\alu_register_q_reg[31] ),
        .I1(\alu_register_q_reg[5] ),
        .I2(\ldx_out_reg[12]_i_6_n_1 ),
        .I3(\alu_register_q_reg[2] ),
        .I4(correct_prediction_counter_reg[20]),
        .I5(branch_instructions_counter_reg[20]),
        .O(\correct_prediction_counter_reg[28] ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \ldx_out_reg[12]_i_6 
       (.I0(\alu_register_q_reg[5]_0 ),
        .I1(instruction_counter_reg[20]),
        .I2(\alu_register_q_reg[5]_1 ),
        .I3(cycle_counter_reg[20]),
        .O(\ldx_out_reg[12]_i_6_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[13] 
       (.CLR(GND_1),
        .D(D[13]),
        .G(E),
        .GE(VCC_1),
        .Q(\alu_register_q_reg[0]_0 [13]));
  LUT6 #(
    .INIT(64'hAA082A0888080808)) 
    \ldx_out_reg[13]_i_5 
       (.I0(\alu_register_q_reg[31] ),
        .I1(\alu_register_q_reg[5] ),
        .I2(\ldx_out_reg[13]_i_6_n_1 ),
        .I3(\alu_register_q_reg[2] ),
        .I4(correct_prediction_counter_reg[21]),
        .I5(branch_instructions_counter_reg[21]),
        .O(\correct_prediction_counter_reg[29] ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \ldx_out_reg[13]_i_6 
       (.I0(\alu_register_q_reg[5]_0 ),
        .I1(instruction_counter_reg[21]),
        .I2(\alu_register_q_reg[5]_1 ),
        .I3(cycle_counter_reg[21]),
        .O(\ldx_out_reg[13]_i_6_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[14] 
       (.CLR(GND_1),
        .D(D[14]),
        .G(E),
        .GE(VCC_1),
        .Q(\alu_register_q_reg[0]_0 [14]));
  LUT2 #(
    .INIT(4'h2)) 
    \ldx_out_reg[14]_i_6 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\alu_register_q_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAA082A0888080808)) 
    \ldx_out_reg[14]_i_8 
       (.I0(\alu_register_q_reg[31] ),
        .I1(\alu_register_q_reg[5] ),
        .I2(\ldx_out_reg[14]_i_9_n_1 ),
        .I3(\alu_register_q_reg[2] ),
        .I4(correct_prediction_counter_reg[22]),
        .I5(branch_instructions_counter_reg[22]),
        .O(\correct_prediction_counter_reg[30] ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \ldx_out_reg[14]_i_9 
       (.I0(\alu_register_q_reg[5]_0 ),
        .I1(instruction_counter_reg[22]),
        .I2(\alu_register_q_reg[5]_1 ),
        .I3(cycle_counter_reg[22]),
        .O(\ldx_out_reg[14]_i_9_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[15] 
       (.CLR(GND_1),
        .D(D[15]),
        .G(E),
        .GE(VCC_1),
        .Q(\alu_register_q_reg[0]_0 [15]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \ldx_out_reg[15]_i_10 
       (.I0(\alu_register_q_reg[13] ),
        .I1(Q[31]),
        .I2(Q[30]),
        .I3(Q[25]),
        .I4(Q[24]),
        .I5(\alu_register_q_reg[15] ),
        .O(\alu_register_q_reg[31] ));
  LUT6 #(
    .INIT(64'h0000000000000057)) 
    \ldx_out_reg[15]_i_11 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\alu_register_q_reg[5] ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \ldx_out_reg[15]_i_12 
       (.I0(\alu_register_q_reg[5]_0 ),
        .I1(instruction_counter_reg[15]),
        .I2(\alu_register_q_reg[5]_1 ),
        .I3(cycle_counter_reg[15]),
        .O(\ldx_out_reg[15]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'h0000000100000080)) 
    \ldx_out_reg[15]_i_13 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[5]),
        .O(\alu_register_q_reg[2] ));
  LUT6 #(
    .INIT(64'hFEFFFFFEFFFFFFFC)) 
    \ldx_out_reg[15]_i_14 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\alu_register_q_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAD)) 
    \ldx_out_reg[15]_i_15 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\alu_register_q_reg[5]_1 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \ldx_out_reg[15]_i_3 
       (.I0(wf_ldx_sel[2]),
        .I1(wf_ldx_sel[1]),
        .I2(wf_ldx_sel[0]),
        .O(\instruction_execute_register_q_reg[4] ));
  LUT2 #(
    .INIT(4'h2)) 
    \ldx_out_reg[15]_i_5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\alu_register_q_reg[0] ));
  LUT6 #(
    .INIT(64'hAA082A0888080808)) 
    \ldx_out_reg[15]_i_8 
       (.I0(\alu_register_q_reg[31] ),
        .I1(\alu_register_q_reg[5] ),
        .I2(\ldx_out_reg[15]_i_12_n_1 ),
        .I3(\alu_register_q_reg[2] ),
        .I4(correct_prediction_counter_reg[15]),
        .I5(branch_instructions_counter_reg[15]),
        .O(correct_prediction_counter_reg_23_sn_1));
  LUT2 #(
    .INIT(4'h1)) 
    \ldx_out_reg[15]_i_9 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\alu_register_q_reg[1] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[16] 
       (.CLR(GND_1),
        .D(D[16]),
        .G(E),
        .GE(VCC_1),
        .Q(\alu_register_q_reg[0]_0 [16]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[17] 
       (.CLR(GND_1),
        .D(D[17]),
        .G(E),
        .GE(VCC_1),
        .Q(\alu_register_q_reg[0]_0 [17]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[18] 
       (.CLR(GND_1),
        .D(D[18]),
        .G(E),
        .GE(VCC_1),
        .Q(\alu_register_q_reg[0]_0 [18]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[19] 
       (.CLR(GND_1),
        .D(D[19]),
        .G(E),
        .GE(VCC_1),
        .Q(\alu_register_q_reg[0]_0 [19]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[1] 
       (.CLR(GND_1),
        .D(D[1]),
        .G(E),
        .GE(VCC_1),
        .Q(\alu_register_q_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'h57F7)) 
    \ldx_out_reg[1]_i_10 
       (.I0(\alu_register_q_reg[5]_0 ),
        .I1(instruction_counter_reg[9]),
        .I2(\alu_register_q_reg[5]_1 ),
        .I3(cycle_counter_reg[9]),
        .O(\ldx_out_reg[1]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hAA082A0888080808)) 
    \ldx_out_reg[1]_i_5 
       (.I0(\alu_register_q_reg[31] ),
        .I1(\alu_register_q_reg[5] ),
        .I2(\ldx_out_reg[1]_i_8_n_1 ),
        .I3(\alu_register_q_reg[2] ),
        .I4(correct_prediction_counter_reg[1]),
        .I5(branch_instructions_counter_reg[1]),
        .O(correct_prediction_counter_reg_9_sn_1));
  LUT6 #(
    .INIT(64'hAA082A0888080808)) 
    \ldx_out_reg[1]_i_7 
       (.I0(\alu_register_q_reg[31] ),
        .I1(\alu_register_q_reg[5] ),
        .I2(\ldx_out_reg[1]_i_10_n_1 ),
        .I3(\alu_register_q_reg[2] ),
        .I4(correct_prediction_counter_reg[9]),
        .I5(branch_instructions_counter_reg[9]),
        .O(correct_prediction_counter_reg_17_sn_1));
  LUT4 #(
    .INIT(16'h57F7)) 
    \ldx_out_reg[1]_i_8 
       (.I0(\alu_register_q_reg[5]_0 ),
        .I1(instruction_counter_reg[1]),
        .I2(\alu_register_q_reg[5]_1 ),
        .I3(cycle_counter_reg[1]),
        .O(\ldx_out_reg[1]_i_8_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[20] 
       (.CLR(GND_1),
        .D(D[20]),
        .G(E),
        .GE(VCC_1),
        .Q(\alu_register_q_reg[0]_0 [20]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[21] 
       (.CLR(GND_1),
        .D(D[21]),
        .G(E),
        .GE(VCC_1),
        .Q(\alu_register_q_reg[0]_0 [21]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[22] 
       (.CLR(GND_1),
        .D(D[22]),
        .G(E),
        .GE(VCC_1),
        .Q(\alu_register_q_reg[0]_0 [22]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[23] 
       (.CLR(GND_1),
        .D(D[23]),
        .G(E),
        .GE(VCC_1),
        .Q(\alu_register_q_reg[0]_0 [23]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[24] 
       (.CLR(GND_1),
        .D(D[24]),
        .G(E),
        .GE(VCC_1),
        .Q(\alu_register_q_reg[0]_0 [24]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[25] 
       (.CLR(GND_1),
        .D(D[25]),
        .G(E),
        .GE(VCC_1),
        .Q(\alu_register_q_reg[0]_0 [25]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[26] 
       (.CLR(GND_1),
        .D(D[26]),
        .G(E),
        .GE(VCC_1),
        .Q(\alu_register_q_reg[0]_0 [26]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[27] 
       (.CLR(GND_1),
        .D(D[27]),
        .G(E),
        .GE(VCC_1),
        .Q(\alu_register_q_reg[0]_0 [27]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[28] 
       (.CLR(GND_1),
        .D(D[28]),
        .G(E),
        .GE(VCC_1),
        .Q(\alu_register_q_reg[0]_0 [28]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[29] 
       (.CLR(GND_1),
        .D(D[29]),
        .G(E),
        .GE(VCC_1),
        .Q(\alu_register_q_reg[0]_0 [29]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[2] 
       (.CLR(GND_1),
        .D(D[2]),
        .G(E),
        .GE(VCC_1),
        .Q(\alu_register_q_reg[0]_0 [2]));
  LUT4 #(
    .INIT(16'h57F7)) 
    \ldx_out_reg[2]_i_11 
       (.I0(\alu_register_q_reg[5]_0 ),
        .I1(instruction_counter_reg[10]),
        .I2(\alu_register_q_reg[5]_1 ),
        .I3(cycle_counter_reg[10]),
        .O(\ldx_out_reg[2]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hA8080000AA0A0A0A)) 
    \ldx_out_reg[2]_i_5 
       (.I0(\alu_register_q_reg[31] ),
        .I1(correct_prediction_counter_reg[2]),
        .I2(\alu_register_q_reg[3] ),
        .I3(branch_instructions_counter_reg[2]),
        .I4(\alu_register_q_reg[2] ),
        .I5(\ldx_out_reg[2]_i_9_n_1 ),
        .O(correct_prediction_counter_reg_10_sn_1));
  LUT6 #(
    .INIT(64'hAA082A0888080808)) 
    \ldx_out_reg[2]_i_7 
       (.I0(\alu_register_q_reg[31] ),
        .I1(\alu_register_q_reg[5] ),
        .I2(\ldx_out_reg[2]_i_11_n_1 ),
        .I3(\alu_register_q_reg[2] ),
        .I4(correct_prediction_counter_reg[10]),
        .I5(branch_instructions_counter_reg[10]),
        .O(correct_prediction_counter_reg_18_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFEFE)) 
    \ldx_out_reg[2]_i_8 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\alu_register_q_reg[3] ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \ldx_out_reg[2]_i_9 
       (.I0(\alu_register_q_reg[5]_0 ),
        .I1(instruction_counter_reg[2]),
        .I2(\alu_register_q_reg[5]_1 ),
        .I3(cycle_counter_reg[2]),
        .O(\ldx_out_reg[2]_i_9_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[30] 
       (.CLR(GND_1),
        .D(D[30]),
        .G(E),
        .GE(VCC_1),
        .Q(\alu_register_q_reg[0]_0 [30]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[31] 
       (.CLR(GND_1),
        .D(D[31]),
        .G(E),
        .GE(VCC_1),
        .Q(\alu_register_q_reg[0]_0 [31]));
  LUT4 #(
    .INIT(16'h0001)) 
    \ldx_out_reg[31]_i_8 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[5]),
        .I3(Q[3]),
        .O(\alu_register_q_reg[1]_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[3] 
       (.CLR(GND_1),
        .D(D[3]),
        .G(E),
        .GE(VCC_1),
        .Q(\alu_register_q_reg[0]_0 [3]));
  LUT4 #(
    .INIT(16'h57F7)) 
    \ldx_out_reg[3]_i_10 
       (.I0(\alu_register_q_reg[5]_0 ),
        .I1(instruction_counter_reg[11]),
        .I2(\alu_register_q_reg[5]_1 ),
        .I3(cycle_counter_reg[11]),
        .O(\ldx_out_reg[3]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hAA082A0888080808)) 
    \ldx_out_reg[3]_i_5 
       (.I0(\alu_register_q_reg[31] ),
        .I1(\alu_register_q_reg[5] ),
        .I2(\ldx_out_reg[3]_i_8_n_1 ),
        .I3(\alu_register_q_reg[2] ),
        .I4(correct_prediction_counter_reg[3]),
        .I5(branch_instructions_counter_reg[3]),
        .O(correct_prediction_counter_reg_11_sn_1));
  LUT6 #(
    .INIT(64'hAA082A0888080808)) 
    \ldx_out_reg[3]_i_7 
       (.I0(\alu_register_q_reg[31] ),
        .I1(\alu_register_q_reg[5] ),
        .I2(\ldx_out_reg[3]_i_10_n_1 ),
        .I3(\alu_register_q_reg[2] ),
        .I4(correct_prediction_counter_reg[11]),
        .I5(branch_instructions_counter_reg[11]),
        .O(correct_prediction_counter_reg_19_sn_1));
  LUT4 #(
    .INIT(16'h57F7)) 
    \ldx_out_reg[3]_i_8 
       (.I0(\alu_register_q_reg[5]_0 ),
        .I1(instruction_counter_reg[3]),
        .I2(\alu_register_q_reg[5]_1 ),
        .I3(cycle_counter_reg[3]),
        .O(\ldx_out_reg[3]_i_8_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[4] 
       (.CLR(GND_1),
        .D(D[4]),
        .G(E),
        .GE(VCC_1),
        .Q(\alu_register_q_reg[0]_0 [4]));
  LUT4 #(
    .INIT(16'h57F7)) 
    \ldx_out_reg[4]_i_10 
       (.I0(\alu_register_q_reg[5]_0 ),
        .I1(instruction_counter_reg[12]),
        .I2(\alu_register_q_reg[5]_1 ),
        .I3(cycle_counter_reg[12]),
        .O(\ldx_out_reg[4]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hAA082A0888080808)) 
    \ldx_out_reg[4]_i_5 
       (.I0(\alu_register_q_reg[31] ),
        .I1(\alu_register_q_reg[5] ),
        .I2(\ldx_out_reg[4]_i_8_n_1 ),
        .I3(\alu_register_q_reg[2] ),
        .I4(correct_prediction_counter_reg[4]),
        .I5(branch_instructions_counter_reg[4]),
        .O(correct_prediction_counter_reg_12_sn_1));
  LUT6 #(
    .INIT(64'hAA082A0888080808)) 
    \ldx_out_reg[4]_i_7 
       (.I0(\alu_register_q_reg[31] ),
        .I1(\alu_register_q_reg[5] ),
        .I2(\ldx_out_reg[4]_i_10_n_1 ),
        .I3(\alu_register_q_reg[2] ),
        .I4(correct_prediction_counter_reg[12]),
        .I5(branch_instructions_counter_reg[12]),
        .O(correct_prediction_counter_reg_20_sn_1));
  LUT4 #(
    .INIT(16'h57F7)) 
    \ldx_out_reg[4]_i_8 
       (.I0(\alu_register_q_reg[5]_0 ),
        .I1(instruction_counter_reg[4]),
        .I2(\alu_register_q_reg[5]_1 ),
        .I3(cycle_counter_reg[4]),
        .O(\ldx_out_reg[4]_i_8_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[5] 
       (.CLR(GND_1),
        .D(D[5]),
        .G(E),
        .GE(VCC_1),
        .Q(\alu_register_q_reg[0]_0 [5]));
  LUT4 #(
    .INIT(16'h57F7)) 
    \ldx_out_reg[5]_i_10 
       (.I0(\alu_register_q_reg[5]_0 ),
        .I1(instruction_counter_reg[13]),
        .I2(\alu_register_q_reg[5]_1 ),
        .I3(cycle_counter_reg[13]),
        .O(\ldx_out_reg[5]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hAA082A0888080808)) 
    \ldx_out_reg[5]_i_5 
       (.I0(\alu_register_q_reg[31] ),
        .I1(\alu_register_q_reg[5] ),
        .I2(\ldx_out_reg[5]_i_8_n_1 ),
        .I3(\alu_register_q_reg[2] ),
        .I4(correct_prediction_counter_reg[5]),
        .I5(branch_instructions_counter_reg[5]),
        .O(correct_prediction_counter_reg_13_sn_1));
  LUT6 #(
    .INIT(64'hAA082A0888080808)) 
    \ldx_out_reg[5]_i_7 
       (.I0(\alu_register_q_reg[31] ),
        .I1(\alu_register_q_reg[5] ),
        .I2(\ldx_out_reg[5]_i_10_n_1 ),
        .I3(\alu_register_q_reg[2] ),
        .I4(correct_prediction_counter_reg[13]),
        .I5(branch_instructions_counter_reg[13]),
        .O(correct_prediction_counter_reg_21_sn_1));
  LUT4 #(
    .INIT(16'h57F7)) 
    \ldx_out_reg[5]_i_8 
       (.I0(\alu_register_q_reg[5]_0 ),
        .I1(instruction_counter_reg[5]),
        .I2(\alu_register_q_reg[5]_1 ),
        .I3(cycle_counter_reg[5]),
        .O(\ldx_out_reg[5]_i_8_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[6] 
       (.CLR(GND_1),
        .D(D[6]),
        .G(E),
        .GE(VCC_1),
        .Q(\alu_register_q_reg[0]_0 [6]));
  LUT4 #(
    .INIT(16'h57F7)) 
    \ldx_out_reg[6]_i_10 
       (.I0(\alu_register_q_reg[5]_0 ),
        .I1(instruction_counter_reg[14]),
        .I2(\alu_register_q_reg[5]_1 ),
        .I3(cycle_counter_reg[14]),
        .O(\ldx_out_reg[6]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hAA082A0888080808)) 
    \ldx_out_reg[6]_i_5 
       (.I0(\alu_register_q_reg[31] ),
        .I1(\alu_register_q_reg[5] ),
        .I2(\ldx_out_reg[6]_i_8_n_1 ),
        .I3(\alu_register_q_reg[2] ),
        .I4(correct_prediction_counter_reg[6]),
        .I5(branch_instructions_counter_reg[6]),
        .O(correct_prediction_counter_reg_14_sn_1));
  LUT6 #(
    .INIT(64'hAA082A0888080808)) 
    \ldx_out_reg[6]_i_7 
       (.I0(\alu_register_q_reg[31] ),
        .I1(\alu_register_q_reg[5] ),
        .I2(\ldx_out_reg[6]_i_10_n_1 ),
        .I3(\alu_register_q_reg[2] ),
        .I4(correct_prediction_counter_reg[14]),
        .I5(branch_instructions_counter_reg[14]),
        .O(correct_prediction_counter_reg_22_sn_1));
  LUT4 #(
    .INIT(16'h57F7)) 
    \ldx_out_reg[6]_i_8 
       (.I0(\alu_register_q_reg[5]_0 ),
        .I1(instruction_counter_reg[6]),
        .I2(\alu_register_q_reg[5]_1 ),
        .I3(cycle_counter_reg[6]),
        .O(\ldx_out_reg[6]_i_8_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[7] 
       (.CLR(GND_1),
        .D(D[7]),
        .G(E),
        .GE(VCC_1),
        .Q(\alu_register_q_reg[0]_0 [7]));
  LUT6 #(
    .INIT(64'hAA082A0888080808)) 
    \ldx_out_reg[7]_i_5 
       (.I0(\alu_register_q_reg[31] ),
        .I1(\alu_register_q_reg[5] ),
        .I2(\ldx_out_reg[7]_i_7_n_1 ),
        .I3(\alu_register_q_reg[2] ),
        .I4(correct_prediction_counter_reg[7]),
        .I5(branch_instructions_counter_reg[7]),
        .O(correct_prediction_counter_reg_15_sn_1));
  LUT6 #(
    .INIT(64'hAA082A0888080808)) 
    \ldx_out_reg[7]_i_6 
       (.I0(\alu_register_q_reg[31] ),
        .I1(\alu_register_q_reg[5] ),
        .I2(\ldx_out_reg[7]_i_8_n_1 ),
        .I3(\alu_register_q_reg[2] ),
        .I4(correct_prediction_counter_reg[23]),
        .I5(branch_instructions_counter_reg[23]),
        .O(\correct_prediction_counter_reg[31] ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \ldx_out_reg[7]_i_7 
       (.I0(\alu_register_q_reg[5]_0 ),
        .I1(instruction_counter_reg[7]),
        .I2(\alu_register_q_reg[5]_1 ),
        .I3(cycle_counter_reg[7]),
        .O(\ldx_out_reg[7]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \ldx_out_reg[7]_i_8 
       (.I0(\alu_register_q_reg[5]_0 ),
        .I1(instruction_counter_reg[23]),
        .I2(\alu_register_q_reg[5]_1 ),
        .I3(cycle_counter_reg[23]),
        .O(\ldx_out_reg[7]_i_8_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[8] 
       (.CLR(GND_1),
        .D(D[8]),
        .G(E),
        .GE(VCC_1),
        .Q(\alu_register_q_reg[0]_0 [8]));
  LUT6 #(
    .INIT(64'hAA082A0888080808)) 
    \ldx_out_reg[8]_i_5 
       (.I0(\alu_register_q_reg[31] ),
        .I1(\alu_register_q_reg[5] ),
        .I2(\ldx_out_reg[8]_i_6_n_1 ),
        .I3(\alu_register_q_reg[2] ),
        .I4(correct_prediction_counter_reg[16]),
        .I5(branch_instructions_counter_reg[16]),
        .O(\correct_prediction_counter_reg[24] ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \ldx_out_reg[8]_i_6 
       (.I0(\alu_register_q_reg[5]_0 ),
        .I1(instruction_counter_reg[16]),
        .I2(\alu_register_q_reg[5]_1 ),
        .I3(cycle_counter_reg[16]),
        .O(\ldx_out_reg[8]_i_6_n_1 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \ldx_out_reg[9] 
       (.CLR(GND_1),
        .D(D[9]),
        .G(E),
        .GE(VCC_1),
        .Q(\alu_register_q_reg[0]_0 [9]));
  LUT6 #(
    .INIT(64'hAA082A0888080808)) 
    \ldx_out_reg[9]_i_5 
       (.I0(\alu_register_q_reg[31] ),
        .I1(\alu_register_q_reg[5] ),
        .I2(\ldx_out_reg[9]_i_6_n_1 ),
        .I3(\alu_register_q_reg[2] ),
        .I4(correct_prediction_counter_reg[17]),
        .I5(branch_instructions_counter_reg[17]),
        .O(\correct_prediction_counter_reg[25] ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \ldx_out_reg[9]_i_6 
       (.I0(\alu_register_q_reg[5]_0 ),
        .I1(instruction_counter_reg[17]),
        .I2(\alu_register_q_reg[5]_1 ),
        .I3(cycle_counter_reg[17]),
        .O(\ldx_out_reg[9]_i_6_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h00B8000000B8FFFF)) 
    mem_reg_0_0_i_100
       (.I0(mem_reg_0_0_i_201_n_1),
        .I1(b_mux_out[2]),
        .I2(mem_reg_0_0_i_168_n_1),
        .I3(b_mux_out[4]),
        .I4(x_alu_sel[0]),
        .I5(\pc_decode_register_q_reg[11] [1]),
        .O(mem_reg_0_0_i_100_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_101
       (.I0(mem_reg_0_0_i_172_n_1),
        .I1(mem_reg_0_0_i_203_n_1),
        .I2(x_alu_sel[0]),
        .I3(mem_reg_0_0_i_174_n_1),
        .I4(b_mux_out[2]),
        .I5(mem_reg_0_0_i_204_n_1),
        .O(mem_reg_0_0_i_101_n_1));
  LUT6 #(
    .INIT(64'hF0FFF00066666666)) 
    mem_reg_0_0_i_105__0
       (.I0(a_mux_out[8]),
        .I1(b_mux_out[8]),
        .I2(mem_reg_0_0_i_206_n_1),
        .I3(b_mux_out[2]),
        .I4(mem_reg_0_0_i_176_n_1),
        .I5(x_alu_sel[0]),
        .O(mem_reg_0_0_i_105__0_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_106
       (.I0(mem_reg_0_0_i_179_n_1),
        .I1(mem_reg_0_0_i_207_n_1),
        .I2(x_alu_sel[0]),
        .I3(mem_reg_0_0_i_181_n_1),
        .I4(b_mux_out[2]),
        .I5(mem_reg_0_0_i_208_n_1),
        .O(mem_reg_0_0_i_106_n_1));
  LUT6 #(
    .INIT(64'hF0FFF00066666666)) 
    mem_reg_0_0_i_109__0
       (.I0(a_mux_out[7]),
        .I1(b_mux_out[7]),
        .I2(mem_reg_0_0_i_210_n_1),
        .I3(b_mux_out[2]),
        .I4(mem_reg_0_0_i_184_n_1),
        .I5(x_alu_sel[0]),
        .O(mem_reg_0_0_i_109__0_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_110
       (.I0(mem_reg_0_0_i_185_n_1),
        .I1(mem_reg_0_0_i_211_n_1),
        .I2(x_alu_sel[0]),
        .I3(mem_reg_0_0_i_186_n_1),
        .I4(b_mux_out[2]),
        .I5(mem_reg_0_0_i_212_n_1),
        .O(mem_reg_0_0_i_110_n_1));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h00B8000000B8FFFF)) 
    mem_reg_0_0_i_115
       (.I0(mem_reg_0_0_i_222_n_1),
        .I1(b_mux_out[2]),
        .I2(mem_reg_0_0_i_223_n_1),
        .I3(b_mux_out[4]),
        .I4(x_alu_sel[0]),
        .I5(\pc_decode_register_q_reg[7]_0 [2]),
        .O(mem_reg_0_0_i_115_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_116
       (.I0(mem_reg_0_0_i_198_n_1),
        .I1(mem_reg_0_0_i_225_n_1),
        .I2(x_alu_sel[0]),
        .I3(mem_reg_0_0_i_199_n_1),
        .I4(b_mux_out[2]),
        .I5(mem_reg_0_0_i_226_n_1),
        .O(mem_reg_0_0_i_116_n_1));
  LUT6 #(
    .INIT(64'hF0FFF00066666666)) 
    mem_reg_0_0_i_119
       (.I0(a_mux_out[5]),
        .I1(b_mux_out[5]),
        .I2(mem_reg_0_0_i_228_n_1),
        .I3(b_mux_out[2]),
        .I4(mem_reg_0_0_i_229_n_1),
        .I5(x_alu_sel[0]),
        .O(mem_reg_0_0_i_119_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_120
       (.I0(mem_reg_0_0_i_203_n_1),
        .I1(mem_reg_0_0_i_230_n_1),
        .I2(x_alu_sel[0]),
        .I3(mem_reg_0_0_i_204_n_1),
        .I4(b_mux_out[2]),
        .I5(mem_reg_0_0_i_231_n_1),
        .O(mem_reg_0_0_i_120_n_1));
  LUT6 #(
    .INIT(64'h0000B8FF00FFB800)) 
    mem_reg_0_0_i_124
       (.I0(mem_reg_0_0_i_235_n_1),
        .I1(b_mux_out[2]),
        .I2(mem_reg_0_0_i_236_n_1),
        .I3(x_alu_sel[0]),
        .I4(b_mux_out[4]),
        .I5(a_mux_out[4]),
        .O(mem_reg_0_0_i_124_n_1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    mem_reg_0_0_i_125
       (.I0(mem_reg_0_0_i_207_n_1),
        .I1(x_alu_sel[0]),
        .I2(mem_reg_0_0_i_208_n_1),
        .I3(b_mux_out[2]),
        .I4(\alu_register_q[0]_i_8_n_1 ),
        .O(mem_reg_0_0_i_125_n_1));
  LUT6 #(
    .INIT(64'h000004FF00FF0400)) 
    mem_reg_0_0_i_128
       (.I0(b_mux_out[4]),
        .I1(mem_reg_0_0_i_239_n_1),
        .I2(b_mux_out[2]),
        .I3(x_alu_sel[0]),
        .I4(b_mux_out[3]),
        .I5(a_mux_out[3]),
        .O(mem_reg_0_0_i_128_n_1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    mem_reg_0_0_i_129
       (.I0(mem_reg_0_0_i_211_n_1),
        .I1(x_alu_sel[0]),
        .I2(mem_reg_0_0_i_212_n_1),
        .I3(b_mux_out[2]),
        .I4(mem_reg_0_0_i_240_n_1),
        .O(mem_reg_0_0_i_129_n_1));
  LUT5 #(
    .INIT(32'h004F0F40)) 
    mem_reg_0_0_i_134
       (.I0(b_mux_out[4]),
        .I1(mem_reg_0_0_i_222_n_1),
        .I2(x_alu_sel[0]),
        .I3(b_mux_out[2]),
        .I4(a_mux_out[2]),
        .O(mem_reg_0_0_i_134_n_1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    mem_reg_0_0_i_135
       (.I0(mem_reg_0_0_i_225_n_1),
        .I1(x_alu_sel[0]),
        .I2(mem_reg_0_0_i_226_n_1),
        .I3(b_mux_out[2]),
        .I4(mem_reg_0_0_i_251_n_1),
        .O(mem_reg_0_0_i_135_n_1));
  LUT4 #(
    .INIT(16'h00E2)) 
    mem_reg_0_0_i_143
       (.I0(mem_reg_0_0_i_255_n_1),
        .I1(b_mux_out[3]),
        .I2(mem_reg_0_0_i_239_n_1),
        .I3(b_mux_out[4]),
        .O(mem_reg_0_0_i_143_n_1));
  LUT4 #(
    .INIT(16'h00E2)) 
    mem_reg_0_0_i_144
       (.I0(mem_reg_0_0_i_256_n_1),
        .I1(b_mux_out[3]),
        .I2(mem_reg_0_0_i_257_n_1),
        .I3(b_mux_out[4]),
        .O(mem_reg_0_0_i_144_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_0_0_i_145
       (.I0(a_mux_out[31]),
        .I1(b_mux_out[4]),
        .I2(mem_reg_0_0_i_258_n_1),
        .I3(b_mux_out[3]),
        .I4(mem_reg_0_0_i_259_n_1),
        .O(mem_reg_0_0_i_145_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_0_0_i_146
       (.I0(a_mux_out[31]),
        .I1(b_mux_out[4]),
        .I2(mem_reg_0_0_i_260_n_1),
        .I3(b_mux_out[3]),
        .I4(mem_reg_0_0_i_261_n_1),
        .O(mem_reg_0_0_i_146_n_1));
  LUT4 #(
    .INIT(16'h00E2)) 
    mem_reg_0_0_i_147
       (.I0(mem_reg_0_0_i_259_n_1),
        .I1(b_mux_out[3]),
        .I2(mem_reg_0_0_i_258_n_1),
        .I3(b_mux_out[4]),
        .O(mem_reg_0_0_i_147_n_1));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_148
       (.I0(mem_reg_0_0_i_262_n_1),
        .I1(b_mux_out[4]),
        .I2(mem_reg_0_0_i_260_n_1),
        .I3(b_mux_out[3]),
        .I4(mem_reg_0_0_i_261_n_1),
        .O(mem_reg_0_0_i_148_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_153
       (.I0(a_mux_out[15]),
        .I1(b_mux_out[15]),
        .O(\pc_decode_register_q_reg[15] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_154
       (.I0(a_mux_out[14]),
        .I1(b_mux_out[14]),
        .O(\pc_decode_register_q_reg[15] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_156
       (.I0(a_mux_out[12]),
        .I1(b_mux_out[12]),
        .O(\pc_decode_register_q_reg[15] [0]));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_0_0_i_16
       (.I0(mem_reg_2_3),
        .I1(imem_dina[1]),
        .I2(pc_mux_in3),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'h00E2)) 
    mem_reg_0_0_i_161
       (.I0(mem_reg_0_0_i_265_n_1),
        .I1(b_mux_out[3]),
        .I2(mem_reg_0_0_i_266_n_1),
        .I3(b_mux_out[4]),
        .O(mem_reg_0_0_i_161_n_1));
  LUT4 #(
    .INIT(16'h00E2)) 
    mem_reg_0_0_i_162
       (.I0(mem_reg_0_0_i_267_n_1),
        .I1(b_mux_out[3]),
        .I2(mem_reg_0_0_i_268_n_1),
        .I3(b_mux_out[4]),
        .O(mem_reg_0_0_i_162_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_0_0_i_163
       (.I0(a_mux_out[31]),
        .I1(b_mux_out[4]),
        .I2(mem_reg_0_0_i_269_n_1),
        .I3(b_mux_out[3]),
        .I4(mem_reg_0_0_i_270_n_1),
        .O(mem_reg_0_0_i_163_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_0_0_i_164
       (.I0(mem_reg_0_0_i_271_n_1),
        .I1(b_mux_out[4]),
        .I2(mem_reg_0_0_i_272_n_1),
        .I3(b_mux_out[3]),
        .I4(mem_reg_0_0_i_273_n_1),
        .O(mem_reg_0_0_i_164_n_1));
  LUT4 #(
    .INIT(16'h00E2)) 
    mem_reg_0_0_i_165
       (.I0(mem_reg_0_0_i_270_n_1),
        .I1(b_mux_out[3]),
        .I2(mem_reg_0_0_i_269_n_1),
        .I3(b_mux_out[4]),
        .O(mem_reg_0_0_i_165_n_1));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_166
       (.I0(mem_reg_0_0_i_274_n_1),
        .I1(b_mux_out[4]),
        .I2(mem_reg_0_0_i_272_n_1),
        .I3(b_mux_out[3]),
        .I4(mem_reg_0_0_i_273_n_1),
        .O(mem_reg_0_0_i_166_n_1));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    mem_reg_0_0_i_168
       (.I0(a_mux_out[0]),
        .I1(b_mux_out[0]),
        .I2(a_mux_out[1]),
        .I3(b_mux_out[1]),
        .I4(b_mux_out[3]),
        .I5(mem_reg_0_0_i_275_n_1),
        .O(mem_reg_0_0_i_168_n_1));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_0_i_169
       (.I0(mem_reg_0_0_i_276_n_1),
        .I1(b_mux_out[3]),
        .I2(mem_reg_0_0_i_277_n_1),
        .O(mem_reg_0_0_i_169_n_1));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_0_0_i_17
       (.I0(mem_reg_2_3),
        .I1(imem_dina[0]),
        .I2(pc_mux_in3),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_0_0_i_171
       (.I0(a_mux_out[31]),
        .I1(b_mux_out[4]),
        .I2(mem_reg_0_0_i_278_n_1),
        .I3(b_mux_out[3]),
        .I4(mem_reg_0_0_i_279_n_1),
        .O(mem_reg_0_0_i_171_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_0_0_i_172
       (.I0(\alu_register_q[29]_i_11_n_1 ),
        .I1(b_mux_out[4]),
        .I2(mem_reg_0_0_i_280_n_1),
        .I3(b_mux_out[3]),
        .I4(mem_reg_0_0_i_281_n_1),
        .O(mem_reg_0_0_i_172_n_1));
  LUT4 #(
    .INIT(16'h00E2)) 
    mem_reg_0_0_i_173
       (.I0(mem_reg_0_0_i_279_n_1),
        .I1(b_mux_out[3]),
        .I2(mem_reg_0_0_i_278_n_1),
        .I3(b_mux_out[4]),
        .O(mem_reg_0_0_i_173_n_1));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_174
       (.I0(mem_reg_0_0_i_282_n_1),
        .I1(b_mux_out[4]),
        .I2(mem_reg_0_0_i_280_n_1),
        .I3(b_mux_out[3]),
        .I4(mem_reg_0_0_i_281_n_1),
        .O(mem_reg_0_0_i_174_n_1));
  LUT6 #(
    .INIT(64'h0000000022222E22)) 
    mem_reg_0_0_i_176
       (.I0(mem_reg_0_0_i_283_n_1),
        .I1(b_mux_out[3]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[0]),
        .I4(b_mux_out[1]),
        .I5(b_mux_out[4]),
        .O(mem_reg_0_0_i_176_n_1));
  LUT4 #(
    .INIT(16'h00E2)) 
    mem_reg_0_0_i_177
       (.I0(mem_reg_0_0_i_284_n_1),
        .I1(b_mux_out[3]),
        .I2(mem_reg_0_0_i_285_n_1),
        .I3(b_mux_out[4]),
        .O(mem_reg_0_0_i_177_n_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_0_0_i_178
       (.I0(a_mux_out[31]),
        .I1(b_mux_out[4]),
        .I2(\alu_register_q[0]_i_31_n_1 ),
        .I3(b_mux_out[3]),
        .I4(\alu_register_q[0]_i_32_n_1 ),
        .O(mem_reg_0_0_i_178_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_179
       (.I0(a_mux_out[31]),
        .I1(\alu_register_q[28]_i_12_n_1 ),
        .I2(b_mux_out[4]),
        .I3(\alu_register_q[0]_i_28_n_1 ),
        .I4(b_mux_out[3]),
        .I5(\alu_register_q[0]_i_29_n_1 ),
        .O(mem_reg_0_0_i_179_n_1));
  LUT4 #(
    .INIT(16'h00E2)) 
    mem_reg_0_0_i_180
       (.I0(\alu_register_q[0]_i_32_n_1 ),
        .I1(b_mux_out[3]),
        .I2(\alu_register_q[0]_i_31_n_1 ),
        .I3(b_mux_out[4]),
        .O(mem_reg_0_0_i_180_n_1));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_181
       (.I0(\alu_register_q[28]_i_12_n_1 ),
        .I1(b_mux_out[4]),
        .I2(\alu_register_q[0]_i_28_n_1 ),
        .I3(b_mux_out[3]),
        .I4(\alu_register_q[0]_i_29_n_1 ),
        .O(mem_reg_0_0_i_181_n_1));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_0_0_i_184
       (.I0(b_mux_out[3]),
        .I1(mem_reg_0_0_i_257_n_1),
        .I2(b_mux_out[4]),
        .O(mem_reg_0_0_i_184_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_185
       (.I0(a_mux_out[31]),
        .I1(mem_reg_0_0_i_258_n_1),
        .I2(b_mux_out[4]),
        .I3(mem_reg_0_0_i_259_n_1),
        .I4(b_mux_out[3]),
        .I5(mem_reg_0_0_i_287_n_1),
        .O(mem_reg_0_0_i_185_n_1));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_186
       (.I0(mem_reg_0_0_i_258_n_1),
        .I1(b_mux_out[4]),
        .I2(mem_reg_0_0_i_259_n_1),
        .I3(b_mux_out[3]),
        .I4(mem_reg_0_0_i_287_n_1),
        .O(mem_reg_0_0_i_186_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_188
       (.I0(a_mux_out[11]),
        .I1(b_mux_out[11]),
        .O(\pc_decode_register_q_reg[11] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_189
       (.I0(a_mux_out[10]),
        .I1(b_mux_out[10]),
        .O(\pc_decode_register_q_reg[11] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_191
       (.I0(a_mux_out[8]),
        .I1(b_mux_out[8]),
        .O(\pc_decode_register_q_reg[11] [0]));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_0_0_i_197
       (.I0(b_mux_out[3]),
        .I1(mem_reg_0_0_i_268_n_1),
        .I2(b_mux_out[4]),
        .O(mem_reg_0_0_i_197_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_198
       (.I0(a_mux_out[31]),
        .I1(mem_reg_0_0_i_269_n_1),
        .I2(b_mux_out[4]),
        .I3(mem_reg_0_0_i_270_n_1),
        .I4(b_mux_out[3]),
        .I5(mem_reg_0_0_i_288_n_1),
        .O(mem_reg_0_0_i_198_n_1));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_199
       (.I0(mem_reg_0_0_i_269_n_1),
        .I1(b_mux_out[4]),
        .I2(mem_reg_0_0_i_270_n_1),
        .I3(b_mux_out[3]),
        .I4(mem_reg_0_0_i_288_n_1),
        .O(mem_reg_0_0_i_199_n_1));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_0_0_i_201
       (.I0(mem_reg_0_0_i_276_n_1),
        .I1(b_mux_out[3]),
        .O(mem_reg_0_0_i_201_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_203
       (.I0(a_mux_out[31]),
        .I1(mem_reg_0_0_i_278_n_1),
        .I2(b_mux_out[4]),
        .I3(mem_reg_0_0_i_279_n_1),
        .I4(b_mux_out[3]),
        .I5(mem_reg_0_0_i_289_n_1),
        .O(mem_reg_0_0_i_203_n_1));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_204
       (.I0(mem_reg_0_0_i_278_n_1),
        .I1(b_mux_out[4]),
        .I2(mem_reg_0_0_i_279_n_1),
        .I3(b_mux_out[3]),
        .I4(mem_reg_0_0_i_289_n_1),
        .O(mem_reg_0_0_i_204_n_1));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_0_0_i_206
       (.I0(b_mux_out[3]),
        .I1(mem_reg_0_0_i_285_n_1),
        .I2(b_mux_out[4]),
        .O(mem_reg_0_0_i_206_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_207
       (.I0(a_mux_out[31]),
        .I1(\alu_register_q[0]_i_31_n_1 ),
        .I2(b_mux_out[4]),
        .I3(\alu_register_q[0]_i_32_n_1 ),
        .I4(b_mux_out[3]),
        .I5(\alu_register_q[0]_i_33_n_1 ),
        .O(mem_reg_0_0_i_207_n_1));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_208
       (.I0(\alu_register_q[0]_i_31_n_1 ),
        .I1(b_mux_out[4]),
        .I2(\alu_register_q[0]_i_32_n_1 ),
        .I3(b_mux_out[3]),
        .I4(\alu_register_q[0]_i_33_n_1 ),
        .O(mem_reg_0_0_i_208_n_1));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_0_0_i_210
       (.I0(b_mux_out[3]),
        .I1(mem_reg_0_0_i_239_n_1),
        .I2(b_mux_out[4]),
        .O(mem_reg_0_0_i_210_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_211
       (.I0(a_mux_out[31]),
        .I1(mem_reg_0_0_i_260_n_1),
        .I2(b_mux_out[4]),
        .I3(mem_reg_0_0_i_261_n_1),
        .I4(b_mux_out[3]),
        .I5(mem_reg_0_0_i_290_n_1),
        .O(mem_reg_0_0_i_211_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_212
       (.I0(mem_reg_0_0_i_262_n_1),
        .I1(mem_reg_0_0_i_260_n_1),
        .I2(b_mux_out[4]),
        .I3(mem_reg_0_0_i_261_n_1),
        .I4(b_mux_out[3]),
        .I5(mem_reg_0_0_i_290_n_1),
        .O(mem_reg_0_0_i_212_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_214
       (.I0(a_mux_out[7]),
        .I1(b_mux_out[7]),
        .O(\pc_decode_register_q_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_216
       (.I0(a_mux_out[5]),
        .I1(b_mux_out[5]),
        .O(\pc_decode_register_q_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_217
       (.I0(a_mux_out[4]),
        .I1(b_mux_out[4]),
        .O(\pc_decode_register_q_reg[7]_0 [0]));
  MUXF7 mem_reg_0_0_i_22
       (.I0(mem_reg_0_0_i_70__0_n_1),
        .I1(mem_reg_0_0_i_71_n_1),
        .O(\instruction_decode_register_q_reg[2]_4 ),
        .S(x_alu_sel[1]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    mem_reg_0_0_i_222
       (.I0(a_mux_out[2]),
        .I1(b_mux_out[1]),
        .I2(a_mux_out[0]),
        .I3(b_mux_out[0]),
        .I4(a_mux_out[1]),
        .I5(b_mux_out[3]),
        .O(mem_reg_0_0_i_222_n_1));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_0_0_i_223
       (.I0(mem_reg_0_0_i_268_n_1),
        .I1(b_mux_out[3]),
        .O(mem_reg_0_0_i_223_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_225
       (.I0(mem_reg_0_0_i_291_n_1),
        .I1(mem_reg_0_0_i_272_n_1),
        .I2(b_mux_out[4]),
        .I3(mem_reg_0_0_i_273_n_1),
        .I4(b_mux_out[3]),
        .I5(mem_reg_0_0_i_292_n_1),
        .O(mem_reg_0_0_i_225_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_226
       (.I0(mem_reg_0_0_i_274_n_1),
        .I1(mem_reg_0_0_i_272_n_1),
        .I2(b_mux_out[4]),
        .I3(mem_reg_0_0_i_273_n_1),
        .I4(b_mux_out[3]),
        .I5(mem_reg_0_0_i_292_n_1),
        .O(mem_reg_0_0_i_226_n_1));
  LUT6 #(
    .INIT(64'h0000000000004540)) 
    mem_reg_0_0_i_228
       (.I0(b_mux_out[3]),
        .I1(a_mux_out[0]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[1]),
        .I4(b_mux_out[1]),
        .I5(b_mux_out[4]),
        .O(mem_reg_0_0_i_228_n_1));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_0_0_i_229
       (.I0(b_mux_out[3]),
        .I1(mem_reg_0_0_i_276_n_1),
        .I2(b_mux_out[4]),
        .O(mem_reg_0_0_i_229_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_230
       (.I0(mem_reg_0_0_i_293_n_1),
        .I1(mem_reg_0_0_i_280_n_1),
        .I2(b_mux_out[4]),
        .I3(mem_reg_0_0_i_281_n_1),
        .I4(b_mux_out[3]),
        .I5(mem_reg_0_0_i_294_n_1),
        .O(mem_reg_0_0_i_230_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_231
       (.I0(mem_reg_0_0_i_282_n_1),
        .I1(mem_reg_0_0_i_280_n_1),
        .I2(b_mux_out[4]),
        .I3(mem_reg_0_0_i_281_n_1),
        .I4(b_mux_out[3]),
        .I5(mem_reg_0_0_i_294_n_1),
        .O(mem_reg_0_0_i_231_n_1));
  LUT4 #(
    .INIT(16'h0004)) 
    mem_reg_0_0_i_235
       (.I0(b_mux_out[0]),
        .I1(a_mux_out[0]),
        .I2(b_mux_out[1]),
        .I3(b_mux_out[3]),
        .O(mem_reg_0_0_i_235_n_1));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_0_0_i_236
       (.I0(mem_reg_0_0_i_285_n_1),
        .I1(b_mux_out[3]),
        .O(mem_reg_0_0_i_236_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_239
       (.I0(a_mux_out[0]),
        .I1(a_mux_out[2]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[1]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[3]),
        .O(mem_reg_0_0_i_239_n_1));
  LUT6 #(
    .INIT(64'hEFE08F8FEFE08080)) 
    mem_reg_0_0_i_24
       (.I0(b_mux_out[15]),
        .I1(a_mux_out[15]),
        .I2(x_alu_sel[1]),
        .I3(data1[15]),
        .I4(x_alu_sel[0]),
        .I5(data0[15]),
        .O(\instruction_decode_register_q_reg[15] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_240
       (.I0(mem_reg_0_0_i_258_n_1),
        .I1(mem_reg_0_0_i_259_n_1),
        .I2(b_mux_out[4]),
        .I3(mem_reg_0_0_i_287_n_1),
        .I4(b_mux_out[3]),
        .I5(mem_reg_0_0_i_295_n_1),
        .O(mem_reg_0_0_i_240_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_242
       (.I0(a_mux_out[3]),
        .I1(b_mux_out[3]),
        .O(\pc_decode_register_q_reg[3] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_243
       (.I0(a_mux_out[2]),
        .I1(b_mux_out[2]),
        .O(\pc_decode_register_q_reg[3] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_244
       (.I0(a_mux_out[1]),
        .I1(b_mux_out[1]),
        .O(\pc_decode_register_q_reg[3] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_245
       (.I0(a_mux_out[0]),
        .I1(b_mux_out[0]),
        .O(\pc_decode_register_q_reg[3] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_251
       (.I0(mem_reg_0_0_i_269_n_1),
        .I1(mem_reg_0_0_i_270_n_1),
        .I2(b_mux_out[4]),
        .I3(mem_reg_0_0_i_288_n_1),
        .I4(b_mux_out[3]),
        .I5(mem_reg_0_0_i_296_n_1),
        .O(mem_reg_0_0_i_251_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_255
       (.I0(a_mux_out[8]),
        .I1(a_mux_out[10]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[9]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[11]),
        .O(mem_reg_0_0_i_255_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_256
       (.I0(a_mux_out[12]),
        .I1(a_mux_out[14]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[13]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[15]),
        .O(mem_reg_0_0_i_256_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_257
       (.I0(a_mux_out[4]),
        .I1(a_mux_out[6]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[5]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[7]),
        .O(mem_reg_0_0_i_257_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_258
       (.I0(a_mux_out[30]),
        .I1(a_mux_out[28]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[29]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[27]),
        .O(mem_reg_0_0_i_258_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_259
       (.I0(a_mux_out[22]),
        .I1(a_mux_out[20]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[21]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[19]),
        .O(mem_reg_0_0_i_259_n_1));
  MUXF7 mem_reg_0_0_i_26
       (.I0(mem_reg_0_0_i_77__0_n_1),
        .I1(mem_reg_0_0_i_78_n_1),
        .O(\instruction_decode_register_q_reg[2]_12 ),
        .S(x_alu_sel[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_260
       (.I0(a_mux_out[26]),
        .I1(a_mux_out[24]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[25]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[23]),
        .O(mem_reg_0_0_i_260_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_261
       (.I0(a_mux_out[18]),
        .I1(a_mux_out[16]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[17]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[15]),
        .O(mem_reg_0_0_i_261_n_1));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_0_0_i_262
       (.I0(b_mux_out[1]),
        .I1(a_mux_out[31]),
        .I2(b_mux_out[0]),
        .O(mem_reg_0_0_i_262_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_265
       (.I0(a_mux_out[7]),
        .I1(a_mux_out[9]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[8]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[10]),
        .O(mem_reg_0_0_i_265_n_1));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_266
       (.I0(a_mux_out[1]),
        .I1(b_mux_out[0]),
        .I2(a_mux_out[0]),
        .I3(b_mux_out[1]),
        .I4(a_mux_out[2]),
        .O(mem_reg_0_0_i_266_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_267
       (.I0(a_mux_out[11]),
        .I1(a_mux_out[13]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[12]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[14]),
        .O(mem_reg_0_0_i_267_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_268
       (.I0(a_mux_out[3]),
        .I1(a_mux_out[5]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[4]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[6]),
        .O(mem_reg_0_0_i_268_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_269
       (.I0(a_mux_out[29]),
        .I1(a_mux_out[27]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[28]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[26]),
        .O(mem_reg_0_0_i_269_n_1));
  LUT6 #(
    .INIT(64'hEFE08F8FEFE08080)) 
    mem_reg_0_0_i_27
       (.I0(b_mux_out[14]),
        .I1(a_mux_out[14]),
        .I2(x_alu_sel[1]),
        .I3(data1[14]),
        .I4(x_alu_sel[0]),
        .I5(data0[14]),
        .O(\instruction_decode_register_q_reg[14] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_270
       (.I0(a_mux_out[21]),
        .I1(a_mux_out[19]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[20]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[18]),
        .O(mem_reg_0_0_i_270_n_1));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    mem_reg_0_0_i_271
       (.I0(b_mux_out[3]),
        .I1(b_mux_out[0]),
        .I2(a_mux_out[31]),
        .I3(b_mux_out[1]),
        .I4(a_mux_out[30]),
        .O(mem_reg_0_0_i_271_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_272
       (.I0(a_mux_out[25]),
        .I1(a_mux_out[23]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[24]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[22]),
        .O(mem_reg_0_0_i_272_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_273
       (.I0(a_mux_out[17]),
        .I1(a_mux_out[15]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[16]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[14]),
        .O(mem_reg_0_0_i_273_n_1));
  LUT4 #(
    .INIT(16'h00B8)) 
    mem_reg_0_0_i_274
       (.I0(a_mux_out[31]),
        .I1(b_mux_out[0]),
        .I2(a_mux_out[30]),
        .I3(b_mux_out[1]),
        .O(mem_reg_0_0_i_274_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_275
       (.I0(a_mux_out[6]),
        .I1(a_mux_out[8]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[7]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[9]),
        .O(mem_reg_0_0_i_275_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_276
       (.I0(a_mux_out[2]),
        .I1(a_mux_out[4]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[3]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[5]),
        .O(mem_reg_0_0_i_276_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_277
       (.I0(a_mux_out[10]),
        .I1(a_mux_out[12]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[11]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[13]),
        .O(mem_reg_0_0_i_277_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_278
       (.I0(a_mux_out[28]),
        .I1(a_mux_out[26]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[27]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[25]),
        .O(mem_reg_0_0_i_278_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_279
       (.I0(a_mux_out[20]),
        .I1(a_mux_out[18]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[19]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[17]),
        .O(mem_reg_0_0_i_279_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_280
       (.I0(a_mux_out[24]),
        .I1(a_mux_out[22]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[23]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[21]),
        .O(mem_reg_0_0_i_280_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_281
       (.I0(a_mux_out[16]),
        .I1(a_mux_out[14]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[15]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[13]),
        .O(mem_reg_0_0_i_281_n_1));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_282
       (.I0(a_mux_out[30]),
        .I1(b_mux_out[0]),
        .I2(a_mux_out[31]),
        .I3(b_mux_out[1]),
        .I4(a_mux_out[29]),
        .O(mem_reg_0_0_i_282_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_283
       (.I0(a_mux_out[5]),
        .I1(a_mux_out[7]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[6]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[8]),
        .O(mem_reg_0_0_i_283_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_284
       (.I0(a_mux_out[9]),
        .I1(a_mux_out[11]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[10]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[12]),
        .O(mem_reg_0_0_i_284_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_285
       (.I0(a_mux_out[1]),
        .I1(a_mux_out[3]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[2]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[4]),
        .O(mem_reg_0_0_i_285_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_287
       (.I0(a_mux_out[14]),
        .I1(a_mux_out[12]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[13]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[11]),
        .O(mem_reg_0_0_i_287_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_288
       (.I0(a_mux_out[13]),
        .I1(a_mux_out[11]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[12]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[10]),
        .O(mem_reg_0_0_i_288_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_289
       (.I0(a_mux_out[12]),
        .I1(a_mux_out[10]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[11]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[9]),
        .O(mem_reg_0_0_i_289_n_1));
  MUXF7 mem_reg_0_0_i_29
       (.I0(mem_reg_0_0_i_81_n_1),
        .I1(mem_reg_0_0_i_82_n_1),
        .O(\instruction_decode_register_q_reg[2]_20 ),
        .S(x_alu_sel[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_290
       (.I0(a_mux_out[10]),
        .I1(a_mux_out[8]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[9]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[7]),
        .O(mem_reg_0_0_i_290_n_1));
  LUT4 #(
    .INIT(16'hCDC8)) 
    mem_reg_0_0_i_291
       (.I0(b_mux_out[0]),
        .I1(a_mux_out[31]),
        .I2(b_mux_out[1]),
        .I3(a_mux_out[30]),
        .O(mem_reg_0_0_i_291_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_292
       (.I0(a_mux_out[9]),
        .I1(a_mux_out[7]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[8]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[6]),
        .O(mem_reg_0_0_i_292_n_1));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    mem_reg_0_0_i_293
       (.I0(a_mux_out[30]),
        .I1(b_mux_out[0]),
        .I2(a_mux_out[31]),
        .I3(b_mux_out[1]),
        .I4(a_mux_out[29]),
        .O(mem_reg_0_0_i_293_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_294
       (.I0(a_mux_out[8]),
        .I1(a_mux_out[6]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[7]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[5]),
        .O(mem_reg_0_0_i_294_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_295
       (.I0(a_mux_out[6]),
        .I1(a_mux_out[4]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[5]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[3]),
        .O(mem_reg_0_0_i_295_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_296
       (.I0(a_mux_out[5]),
        .I1(a_mux_out[3]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[4]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[2]),
        .O(mem_reg_0_0_i_296_n_1));
  LUT6 #(
    .INIT(64'hEFE08F8FEFE08080)) 
    mem_reg_0_0_i_30
       (.I0(b_mux_out[13]),
        .I1(a_mux_out[13]),
        .I2(x_alu_sel[1]),
        .I3(data1[13]),
        .I4(x_alu_sel[0]),
        .I5(data0[13]),
        .O(\instruction_decode_register_q_reg[13] ));
  MUXF7 mem_reg_0_0_i_32
       (.I0(mem_reg_0_0_i_86__0_n_1),
        .I1(mem_reg_0_0_i_87_n_1),
        .O(\instruction_decode_register_q_reg[2]_27 ),
        .S(x_alu_sel[1]));
  LUT6 #(
    .INIT(64'hEFE08F8FEFE08080)) 
    mem_reg_0_0_i_33
       (.I0(b_mux_out[12]),
        .I1(a_mux_out[12]),
        .I2(x_alu_sel[1]),
        .I3(data1[12]),
        .I4(x_alu_sel[0]),
        .I5(data0[12]),
        .O(\instruction_decode_register_q_reg[12] ));
  MUXF7 mem_reg_0_0_i_35
       (.I0(mem_reg_0_0_i_90__0_n_1),
        .I1(mem_reg_0_0_i_91_n_1),
        .O(\instruction_decode_register_q_reg[2]_3 ),
        .S(x_alu_sel[1]));
  LUT6 #(
    .INIT(64'hEFE08F8FEFE08080)) 
    mem_reg_0_0_i_36
       (.I0(b_mux_out[11]),
        .I1(a_mux_out[11]),
        .I2(x_alu_sel[1]),
        .I3(data1[11]),
        .I4(x_alu_sel[0]),
        .I5(data0[11]),
        .O(\pc_decode_register_q_reg[11]_0 ));
  MUXF7 mem_reg_0_0_i_38
       (.I0(mem_reg_0_0_i_96__0_n_1),
        .I1(mem_reg_0_0_i_97_n_1),
        .O(\instruction_decode_register_q_reg[2]_11 ),
        .S(x_alu_sel[1]));
  LUT6 #(
    .INIT(64'hEFE08F8FEFE08080)) 
    mem_reg_0_0_i_39
       (.I0(b_mux_out[10]),
        .I1(a_mux_out[10]),
        .I2(x_alu_sel[1]),
        .I3(data1[10]),
        .I4(x_alu_sel[0]),
        .I5(data0[10]),
        .O(\instruction_decode_register_q_reg[30]_0 ));
  MUXF7 mem_reg_0_0_i_41
       (.I0(mem_reg_0_0_i_100_n_1),
        .I1(mem_reg_0_0_i_101_n_1),
        .O(\instruction_decode_register_q_reg[2]_19 ),
        .S(x_alu_sel[1]));
  LUT6 #(
    .INIT(64'hEFE08F8FEFE08080)) 
    mem_reg_0_0_i_42
       (.I0(b_mux_out[9]),
        .I1(a_mux_out[9]),
        .I2(x_alu_sel[1]),
        .I3(data1[9]),
        .I4(x_alu_sel[0]),
        .I5(data0[9]),
        .O(\instruction_decode_register_q_reg[29]_0 ));
  MUXF7 mem_reg_0_0_i_44
       (.I0(mem_reg_0_0_i_105__0_n_1),
        .I1(mem_reg_0_0_i_106_n_1),
        .O(\instruction_decode_register_q_reg[2]_26 ),
        .S(x_alu_sel[1]));
  LUT6 #(
    .INIT(64'hEFE08F8FEFE08080)) 
    mem_reg_0_0_i_45
       (.I0(b_mux_out[8]),
        .I1(a_mux_out[8]),
        .I2(x_alu_sel[1]),
        .I3(data1[8]),
        .I4(x_alu_sel[0]),
        .I5(data0[8]),
        .O(\instruction_decode_register_q_reg[28]_0 ));
  MUXF7 mem_reg_0_0_i_47
       (.I0(mem_reg_0_0_i_109__0_n_1),
        .I1(mem_reg_0_0_i_110_n_1),
        .O(\instruction_decode_register_q_reg[2]_0 ),
        .S(x_alu_sel[1]));
  LUT6 #(
    .INIT(64'hEFE08F8FEFE08080)) 
    mem_reg_0_0_i_48
       (.I0(b_mux_out[7]),
        .I1(a_mux_out[7]),
        .I2(x_alu_sel[1]),
        .I3(data1[7]),
        .I4(x_alu_sel[0]),
        .I5(data0[7]),
        .O(\instruction_decode_register_q_reg[27]_0 ));
  MUXF7 mem_reg_0_0_i_50
       (.I0(mem_reg_0_0_i_115_n_1),
        .I1(mem_reg_0_0_i_116_n_1),
        .O(\instruction_decode_register_q_reg[2]_8 ),
        .S(x_alu_sel[1]));
  LUT6 #(
    .INIT(64'hEFE08F8FEFE08080)) 
    mem_reg_0_0_i_51
       (.I0(b_mux_out[6]),
        .I1(a_mux_out[6]),
        .I2(x_alu_sel[1]),
        .I3(data1[6]),
        .I4(x_alu_sel[0]),
        .I5(data0[6]),
        .O(\instruction_decode_register_q_reg[26]_0 ));
  MUXF7 mem_reg_0_0_i_53
       (.I0(mem_reg_0_0_i_119_n_1),
        .I1(mem_reg_0_0_i_120_n_1),
        .O(\instruction_decode_register_q_reg[2]_16 ),
        .S(x_alu_sel[1]));
  LUT6 #(
    .INIT(64'hEFE08F8FEFE08080)) 
    mem_reg_0_0_i_54
       (.I0(b_mux_out[5]),
        .I1(a_mux_out[5]),
        .I2(x_alu_sel[1]),
        .I3(data1[5]),
        .I4(x_alu_sel[0]),
        .I5(data0[5]),
        .O(\instruction_decode_register_q_reg[25]_0 ));
  MUXF7 mem_reg_0_0_i_56
       (.I0(mem_reg_0_0_i_124_n_1),
        .I1(mem_reg_0_0_i_125_n_1),
        .O(\instruction_decode_register_q_reg[2]_23 ),
        .S(x_alu_sel[1]));
  LUT6 #(
    .INIT(64'hEFE08F8FEFE08080)) 
    mem_reg_0_0_i_57
       (.I0(a_mux_out[4]),
        .I1(b_mux_out[4]),
        .I2(x_alu_sel[1]),
        .I3(data1[4]),
        .I4(x_alu_sel[0]),
        .I5(data0[4]),
        .O(\pc_decode_register_q_reg[4] ));
  MUXF7 mem_reg_0_0_i_59
       (.I0(mem_reg_0_0_i_128_n_1),
        .I1(mem_reg_0_0_i_129_n_1),
        .O(\instruction_decode_register_q_reg[2] ),
        .S(x_alu_sel[1]));
  LUT6 #(
    .INIT(64'hEFE08F8FEFE08080)) 
    mem_reg_0_0_i_60
       (.I0(a_mux_out[3]),
        .I1(b_mux_out[3]),
        .I2(x_alu_sel[1]),
        .I3(data1[3]),
        .I4(x_alu_sel[0]),
        .I5(data0[3]),
        .O(\pc_decode_register_q_reg[3]_0 ));
  MUXF7 mem_reg_0_0_i_62
       (.I0(mem_reg_0_0_i_134_n_1),
        .I1(mem_reg_0_0_i_135_n_1),
        .O(\instruction_decode_register_q_reg[2]_7 ),
        .S(x_alu_sel[1]));
  LUT6 #(
    .INIT(64'hEFE08F8FEFE08080)) 
    mem_reg_0_0_i_63
       (.I0(a_mux_out[2]),
        .I1(b_mux_out[2]),
        .I2(x_alu_sel[1]),
        .I3(data1[2]),
        .I4(x_alu_sel[0]),
        .I5(data0[2]),
        .O(\pc_decode_register_q_reg[2] ));
  LUT6 #(
    .INIT(64'hF0FFF00066666666)) 
    mem_reg_0_0_i_70__0
       (.I0(a_mux_out[15]),
        .I1(b_mux_out[15]),
        .I2(mem_reg_0_0_i_143_n_1),
        .I3(b_mux_out[2]),
        .I4(mem_reg_0_0_i_144_n_1),
        .I5(x_alu_sel[0]),
        .O(mem_reg_0_0_i_70__0_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_71
       (.I0(mem_reg_0_0_i_145_n_1),
        .I1(mem_reg_0_0_i_146_n_1),
        .I2(x_alu_sel[0]),
        .I3(mem_reg_0_0_i_147_n_1),
        .I4(b_mux_out[2]),
        .I5(mem_reg_0_0_i_148_n_1),
        .O(mem_reg_0_0_i_71_n_1));
  LUT6 #(
    .INIT(64'hF0FFF00066666666)) 
    mem_reg_0_0_i_77__0
       (.I0(a_mux_out[14]),
        .I1(b_mux_out[14]),
        .I2(mem_reg_0_0_i_161_n_1),
        .I3(b_mux_out[2]),
        .I4(mem_reg_0_0_i_162_n_1),
        .I5(x_alu_sel[0]),
        .O(mem_reg_0_0_i_77__0_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_78
       (.I0(mem_reg_0_0_i_163_n_1),
        .I1(mem_reg_0_0_i_164_n_1),
        .I2(x_alu_sel[0]),
        .I3(mem_reg_0_0_i_165_n_1),
        .I4(b_mux_out[2]),
        .I5(mem_reg_0_0_i_166_n_1),
        .O(mem_reg_0_0_i_78_n_1));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h00B8000000B8FFFF)) 
    mem_reg_0_0_i_81
       (.I0(mem_reg_0_0_i_168_n_1),
        .I1(b_mux_out[2]),
        .I2(mem_reg_0_0_i_169_n_1),
        .I3(b_mux_out[4]),
        .I4(x_alu_sel[0]),
        .I5(\pc_decode_register_q_reg[15] [1]),
        .O(mem_reg_0_0_i_81_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_82
       (.I0(mem_reg_0_0_i_171_n_1),
        .I1(mem_reg_0_0_i_172_n_1),
        .I2(x_alu_sel[0]),
        .I3(mem_reg_0_0_i_173_n_1),
        .I4(b_mux_out[2]),
        .I5(mem_reg_0_0_i_174_n_1),
        .O(mem_reg_0_0_i_82_n_1));
  LUT6 #(
    .INIT(64'hF0FFF00066666666)) 
    mem_reg_0_0_i_86__0
       (.I0(a_mux_out[12]),
        .I1(b_mux_out[12]),
        .I2(mem_reg_0_0_i_176_n_1),
        .I3(b_mux_out[2]),
        .I4(mem_reg_0_0_i_177_n_1),
        .I5(x_alu_sel[0]),
        .O(mem_reg_0_0_i_86__0_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_87
       (.I0(mem_reg_0_0_i_178_n_1),
        .I1(mem_reg_0_0_i_179_n_1),
        .I2(x_alu_sel[0]),
        .I3(mem_reg_0_0_i_180_n_1),
        .I4(b_mux_out[2]),
        .I5(mem_reg_0_0_i_181_n_1),
        .O(mem_reg_0_0_i_87_n_1));
  LUT6 #(
    .INIT(64'hF0FFF00066666666)) 
    mem_reg_0_0_i_90__0
       (.I0(a_mux_out[11]),
        .I1(b_mux_out[11]),
        .I2(mem_reg_0_0_i_184_n_1),
        .I3(b_mux_out[2]),
        .I4(mem_reg_0_0_i_143_n_1),
        .I5(x_alu_sel[0]),
        .O(mem_reg_0_0_i_90__0_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_91
       (.I0(mem_reg_0_0_i_146_n_1),
        .I1(mem_reg_0_0_i_185_n_1),
        .I2(x_alu_sel[0]),
        .I3(mem_reg_0_0_i_148_n_1),
        .I4(b_mux_out[2]),
        .I5(mem_reg_0_0_i_186_n_1),
        .O(mem_reg_0_0_i_91_n_1));
  LUT6 #(
    .INIT(64'hF0FFF00066666666)) 
    mem_reg_0_0_i_96__0
       (.I0(a_mux_out[10]),
        .I1(b_mux_out[10]),
        .I2(mem_reg_0_0_i_197_n_1),
        .I3(b_mux_out[2]),
        .I4(mem_reg_0_0_i_161_n_1),
        .I5(x_alu_sel[0]),
        .O(mem_reg_0_0_i_96__0_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_0_0_i_97
       (.I0(mem_reg_0_0_i_164_n_1),
        .I1(mem_reg_0_0_i_198_n_1),
        .I2(x_alu_sel[0]),
        .I3(mem_reg_0_0_i_166_n_1),
        .I4(b_mux_out[2]),
        .I5(mem_reg_0_0_i_199_n_1),
        .O(mem_reg_0_0_i_97_n_1));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_0_1_i_1
       (.I0(mem_reg_2_3),
        .I1(imem_dina[3]),
        .I2(pc_mux_in3),
        .O(p_1_in[3]));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_0_1_i_2
       (.I0(mem_reg_2_3),
        .I1(imem_dina[2]),
        .I2(pc_mux_in3),
        .O(p_1_in[2]));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_0_2_i_1
       (.I0(mem_reg_2_3),
        .I1(imem_dina[5]),
        .I2(pc_mux_in3),
        .O(p_1_in[5]));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_0_2_i_2
       (.I0(mem_reg_2_3),
        .I1(imem_dina[4]),
        .I2(pc_mux_in3),
        .O(p_1_in[4]));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_0_3_i_1
       (.I0(mem_reg_2_3),
        .I1(imem_dina[7]),
        .I2(pc_mux_in3),
        .O(p_1_in[7]));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_0_3_i_2
       (.I0(mem_reg_2_3),
        .I1(imem_dina[6]),
        .I2(pc_mux_in3),
        .O(p_1_in[6]));
  LUT4 #(
    .INIT(16'h00B8)) 
    mem_reg_1_0_i_1
       (.I0(imem_dina[1]),
        .I1(pc_mux_in3),
        .I2(imem_dina[9]),
        .I3(mem_reg_2_3),
        .O(p_1_in[9]));
  LUT4 #(
    .INIT(16'h00B8)) 
    mem_reg_1_0_i_2
       (.I0(imem_dina[0]),
        .I1(pc_mux_in3),
        .I2(imem_dina[8]),
        .I3(mem_reg_2_3),
        .O(p_1_in[8]));
  LUT4 #(
    .INIT(16'h00B8)) 
    mem_reg_1_1_i_1
       (.I0(imem_dina[3]),
        .I1(pc_mux_in3),
        .I2(imem_dina[11]),
        .I3(mem_reg_2_3),
        .O(p_1_in[11]));
  LUT4 #(
    .INIT(16'h00B8)) 
    mem_reg_1_1_i_2
       (.I0(imem_dina[2]),
        .I1(pc_mux_in3),
        .I2(imem_dina[10]),
        .I3(mem_reg_2_3),
        .O(p_1_in[10]));
  LUT4 #(
    .INIT(16'h00B8)) 
    mem_reg_1_2_i_2
       (.I0(imem_dina[5]),
        .I1(pc_mux_in3),
        .I2(imem_dina[13]),
        .I3(mem_reg_2_3),
        .O(p_1_in[13]));
  LUT4 #(
    .INIT(16'h00B8)) 
    mem_reg_1_2_i_3
       (.I0(imem_dina[4]),
        .I1(pc_mux_in3),
        .I2(imem_dina[12]),
        .I3(mem_reg_2_3),
        .O(p_1_in[12]));
  LUT4 #(
    .INIT(16'h00B8)) 
    mem_reg_1_3_i_1
       (.I0(imem_dina[7]),
        .I1(pc_mux_in3),
        .I2(imem_dina[15]),
        .I3(mem_reg_2_3),
        .O(p_1_in[15]));
  LUT4 #(
    .INIT(16'h00B8)) 
    mem_reg_1_3_i_2
       (.I0(imem_dina[6]),
        .I1(pc_mux_in3),
        .I2(imem_dina[14]),
        .I3(mem_reg_2_3),
        .O(p_1_in[14]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_0_i_1
       (.I0(imem_dina[9]),
        .I1(pc_mux_in3),
        .I2(imem_dina[1]),
        .I3(mem_reg_2_3),
        .I4(imem_dina[17]),
        .O(p_1_in[17]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_0_i_2
       (.I0(imem_dina[8]),
        .I1(pc_mux_in3),
        .I2(imem_dina[0]),
        .I3(mem_reg_2_3),
        .I4(imem_dina[16]),
        .O(p_1_in[16]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_1_i_1
       (.I0(imem_dina[11]),
        .I1(pc_mux_in3),
        .I2(imem_dina[3]),
        .I3(mem_reg_2_3),
        .I4(imem_dina[19]),
        .O(p_1_in[19]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_1_i_2
       (.I0(imem_dina[10]),
        .I1(pc_mux_in3),
        .I2(imem_dina[2]),
        .I3(mem_reg_2_3),
        .I4(imem_dina[18]),
        .O(p_1_in[18]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_2_i_1__0
       (.I0(imem_dina[13]),
        .I1(pc_mux_in3),
        .I2(imem_dina[5]),
        .I3(mem_reg_2_3),
        .I4(imem_dina[21]),
        .O(p_1_in[21]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_2_i_2
       (.I0(imem_dina[12]),
        .I1(pc_mux_in3),
        .I2(imem_dina[4]),
        .I3(mem_reg_2_3),
        .I4(imem_dina[20]),
        .O(p_1_in[20]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_3_i_1
       (.I0(imem_dina[15]),
        .I1(pc_mux_in3),
        .I2(imem_dina[7]),
        .I3(mem_reg_2_3),
        .I4(imem_dina[23]),
        .O(p_1_in[23]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_3_i_2
       (.I0(imem_dina[14]),
        .I1(pc_mux_in3),
        .I2(imem_dina[6]),
        .I3(mem_reg_2_3),
        .I4(imem_dina[22]),
        .O(p_1_in[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_3_0_i_1
       (.I0(imem_dina[1]),
        .I1(imem_dina[17]),
        .I2(pc_mux_in3),
        .I3(imem_dina[9]),
        .I4(mem_reg_2_3),
        .I5(imem_dina[25]),
        .O(p_1_in[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_3_0_i_2
       (.I0(imem_dina[0]),
        .I1(imem_dina[16]),
        .I2(pc_mux_in3),
        .I3(imem_dina[8]),
        .I4(mem_reg_2_3),
        .I5(imem_dina[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_3_1_i_1
       (.I0(imem_dina[3]),
        .I1(imem_dina[19]),
        .I2(pc_mux_in3),
        .I3(imem_dina[11]),
        .I4(mem_reg_2_3),
        .I5(imem_dina[27]),
        .O(p_1_in[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_3_1_i_2
       (.I0(imem_dina[2]),
        .I1(imem_dina[18]),
        .I2(pc_mux_in3),
        .I3(imem_dina[10]),
        .I4(mem_reg_2_3),
        .I5(imem_dina[26]),
        .O(p_1_in[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_3_2_i_1
       (.I0(imem_dina[5]),
        .I1(imem_dina[21]),
        .I2(pc_mux_in3),
        .I3(imem_dina[13]),
        .I4(mem_reg_2_3),
        .I5(imem_dina[29]),
        .O(p_1_in[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_3_2_i_2
       (.I0(imem_dina[4]),
        .I1(imem_dina[20]),
        .I2(pc_mux_in3),
        .I3(imem_dina[12]),
        .I4(mem_reg_2_3),
        .I5(imem_dina[28]),
        .O(p_1_in[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_3_3_i_1
       (.I0(imem_dina[7]),
        .I1(imem_dina[23]),
        .I2(pc_mux_in3),
        .I3(imem_dina[15]),
        .I4(mem_reg_2_3),
        .I5(imem_dina[31]),
        .O(p_1_in[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_3_3_i_2
       (.I0(imem_dina[6]),
        .I1(imem_dina[22]),
        .I2(pc_mux_in3),
        .I3(imem_dina[14]),
        .I4(mem_reg_2_3),
        .I5(imem_dina[30]),
        .O(p_1_in[30]));
  LUT5 #(
    .INIT(32'h00000001)) 
    n_0_2187_BUFG_inst_i_2
       (.I0(n_0_2187_BUFG_inst_i_1[2]),
        .I1(n_0_2187_BUFG_inst_i_1[6]),
        .I2(n_0_2187_BUFG_inst_i_1[7]),
        .I3(n_0_2187_BUFG_inst_i_1[5]),
        .I4(\instruction_execute_register_q_reg[6] ),
        .O(wf_ldx_sel[2]));
  LUT5 #(
    .INIT(32'h00000110)) 
    n_0_2187_BUFG_inst_i_3
       (.I0(n_0_2187_BUFG_inst_i_1[6]),
        .I1(n_0_2187_BUFG_inst_i_1[2]),
        .I2(n_0_2187_BUFG_inst_i_1[5]),
        .I3(n_0_2187_BUFG_inst_i_1[7]),
        .I4(\instruction_execute_register_q_reg[6] ),
        .O(wf_ldx_sel[1]));
  LUT4 #(
    .INIT(16'h0010)) 
    n_0_2187_BUFG_inst_i_4
       (.I0(n_0_2187_BUFG_inst_i_1[2]),
        .I1(n_0_2187_BUFG_inst_i_1[6]),
        .I2(n_0_2187_BUFG_inst_i_1[7]),
        .I3(\instruction_execute_register_q_reg[6] ),
        .O(wf_ldx_sel[0]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    n_0_2187_BUFG_inst_i_5
       (.I0(n_0_2187_BUFG_inst_i_1[4]),
        .I1(n_0_2187_BUFG_inst_i_1[1]),
        .I2(n_0_2187_BUFG_inst_i_1[0]),
        .I3(n_0_2187_BUFG_inst_i_1[3]),
        .O(\instruction_execute_register_q_reg[6] ));
  MUXF7 out_i_10
       (.I0(out_i_20_n_1),
        .I1(out_i_21_n_1),
        .O(\instruction_decode_register_q_reg[2]_14 ),
        .S(x_alu_sel[1]));
  LUT6 #(
    .INIT(64'hEFE08F8FEFE08080)) 
    out_i_11
       (.I0(b_mux_out[30]),
        .I1(a_mux_out[30]),
        .I2(x_alu_sel[1]),
        .I3(data1[30]),
        .I4(x_alu_sel[0]),
        .I5(data0[30]),
        .O(\instruction_decode_register_q_reg[30] ));
  LUT6 #(
    .INIT(64'hB800B8FFB8FFB800)) 
    out_i_20
       (.I0(out_i_28__0_n_1),
        .I1(b_mux_out[2]),
        .I2(out_i_29__0_n_1),
        .I3(x_alu_sel[0]),
        .I4(a_mux_out[30]),
        .I5(b_mux_out[30]),
        .O(out_i_20_n_1));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    out_i_21
       (.I0(a_mux_out[31]),
        .I1(out_i_30__0_n_1),
        .I2(x_alu_sel[0]),
        .I3(out_i_31__0_n_1),
        .I4(b_mux_out[2]),
        .O(out_i_21_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_28__0
       (.I0(mem_reg_0_0_i_266_n_1),
        .I1(mem_reg_0_0_i_265_n_1),
        .I2(b_mux_out[4]),
        .I3(out_i_41__0_n_1),
        .I4(b_mux_out[3]),
        .I5(out_i_42__0_n_1),
        .O(out_i_28__0_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_29__0
       (.I0(mem_reg_0_0_i_268_n_1),
        .I1(mem_reg_0_0_i_267_n_1),
        .I2(b_mux_out[4]),
        .I3(out_i_43__0_n_1),
        .I4(b_mux_out[3]),
        .I5(out_i_44__0_n_1),
        .O(out_i_29__0_n_1));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    out_i_30__0
       (.I0(b_mux_out[4]),
        .I1(b_mux_out[3]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[31]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[30]),
        .O(out_i_30__0_n_1));
  LUT6 #(
    .INIT(64'h0000000000004540)) 
    out_i_31__0
       (.I0(b_mux_out[3]),
        .I1(a_mux_out[31]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[30]),
        .I4(b_mux_out[1]),
        .I5(b_mux_out[4]),
        .O(out_i_31__0_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    out_i_33__0
       (.I0(a_mux_out[31]),
        .I1(b_mux_out[31]),
        .O(\pc_decode_register_q_reg[31] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    out_i_34__0
       (.I0(b_mux_out[30]),
        .I1(a_mux_out[30]),
        .O(\pc_decode_register_q_reg[31] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    out_i_35__0
       (.I0(a_mux_out[29]),
        .I1(b_mux_out[29]),
        .O(\pc_decode_register_q_reg[31] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    out_i_36__0
       (.I0(a_mux_out[28]),
        .I1(b_mux_out[28]),
        .O(\pc_decode_register_q_reg[31] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    out_i_37__0
       (.I0(a_mux_out[31]),
        .I1(b_mux_out[31]),
        .O(S));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_41__0
       (.I0(a_mux_out[15]),
        .I1(a_mux_out[17]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[16]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[18]),
        .O(out_i_41__0_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_42__0
       (.I0(a_mux_out[23]),
        .I1(a_mux_out[25]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[24]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[26]),
        .O(out_i_42__0_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_43__0
       (.I0(a_mux_out[19]),
        .I1(a_mux_out[21]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[20]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[22]),
        .O(out_i_43__0_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_44__0
       (.I0(a_mux_out[27]),
        .I1(a_mux_out[29]),
        .I2(b_mux_out[0]),
        .I3(a_mux_out[28]),
        .I4(b_mux_out[1]),
        .I5(a_mux_out[30]),
        .O(out_i_44__0_n_1));
endmodule

module TWO_INPUT_MUX
   (b_mux_out,
    imm_gen_out,
    rs2_mux2_out,
    b_mux_sel,
    Q,
    out_i_38,
    \alu_register_q[0]_i_24 ,
    mem_reg_0_0_i_193,
    \alu_register_q[19]_i_16 ,
    \alu_register_q[19]_i_16_0 ,
    \alu_register_q[0]_i_24_0 ,
    \alu_register_q[0]_i_24_1 );
  output [31:0]b_mux_out;
  input [5:0]imm_gen_out;
  input [31:0]rs2_mux2_out;
  input b_mux_sel;
  input [19:0]Q;
  input out_i_38;
  input \alu_register_q[0]_i_24 ;
  input mem_reg_0_0_i_193;
  input \alu_register_q[19]_i_16 ;
  input \alu_register_q[19]_i_16_0 ;
  input \alu_register_q[0]_i_24_0 ;
  input \alu_register_q[0]_i_24_1 ;

  wire [19:0]Q;
  wire \alu_register_q[0]_i_24 ;
  wire \alu_register_q[0]_i_24_0 ;
  wire \alu_register_q[0]_i_24_1 ;
  wire \alu_register_q[19]_i_16 ;
  wire \alu_register_q[19]_i_16_0 ;
  wire [31:0]b_mux_out;
  wire b_mux_sel;
  wire [5:0]imm_gen_out;
  wire mem_reg_0_0_i_193;
  wire out_i_38;
  wire [31:0]rs2_mux2_out;

  LUT3 #(
    .INIT(8'hAC)) 
    \alu_register_q[0]_i_5 
       (.I0(imm_gen_out[0]),
        .I1(rs2_mux2_out[0]),
        .I2(b_mux_sel),
        .O(b_mux_out[0]));
  LUT5 #(
    .INIT(32'hF8F8FF00)) 
    \alu_register_q[16]_i_5 
       (.I0(Q[4]),
        .I1(\alu_register_q[19]_i_16 ),
        .I2(\alu_register_q[19]_i_16_0 ),
        .I3(rs2_mux2_out[16]),
        .I4(b_mux_sel),
        .O(b_mux_out[16]));
  LUT5 #(
    .INIT(32'hF8F8FF00)) 
    \alu_register_q[17]_i_5 
       (.I0(Q[5]),
        .I1(\alu_register_q[19]_i_16 ),
        .I2(\alu_register_q[19]_i_16_0 ),
        .I3(rs2_mux2_out[17]),
        .I4(b_mux_sel),
        .O(b_mux_out[17]));
  LUT5 #(
    .INIT(32'hF8F8FF00)) 
    \alu_register_q[18]_i_5 
       (.I0(Q[6]),
        .I1(\alu_register_q[19]_i_16 ),
        .I2(\alu_register_q[19]_i_16_0 ),
        .I3(rs2_mux2_out[18]),
        .I4(b_mux_sel),
        .O(b_mux_out[18]));
  LUT5 #(
    .INIT(32'hF8F8FF00)) 
    \alu_register_q[19]_i_5 
       (.I0(Q[7]),
        .I1(\alu_register_q[19]_i_16 ),
        .I2(\alu_register_q[19]_i_16_0 ),
        .I3(rs2_mux2_out[19]),
        .I4(b_mux_sel),
        .O(b_mux_out[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \alu_register_q[1]_i_5 
       (.I0(imm_gen_out[1]),
        .I1(rs2_mux2_out[1]),
        .I2(b_mux_sel),
        .O(b_mux_out[1]));
  LUT5 #(
    .INIT(32'hF8F8FF00)) 
    \alu_register_q[20]_i_5 
       (.I0(Q[8]),
        .I1(out_i_38),
        .I2(\alu_register_q[0]_i_24 ),
        .I3(rs2_mux2_out[20]),
        .I4(b_mux_sel),
        .O(b_mux_out[20]));
  LUT5 #(
    .INIT(32'hF8F8FF00)) 
    \alu_register_q[21]_i_5 
       (.I0(Q[9]),
        .I1(out_i_38),
        .I2(\alu_register_q[0]_i_24 ),
        .I3(rs2_mux2_out[21]),
        .I4(b_mux_sel),
        .O(b_mux_out[21]));
  LUT5 #(
    .INIT(32'hF8F8FF00)) 
    \alu_register_q[22]_i_5 
       (.I0(Q[10]),
        .I1(out_i_38),
        .I2(\alu_register_q[0]_i_24 ),
        .I3(rs2_mux2_out[22]),
        .I4(b_mux_sel),
        .O(b_mux_out[22]));
  LUT5 #(
    .INIT(32'hF8F8FF00)) 
    \alu_register_q[23]_i_5 
       (.I0(Q[11]),
        .I1(out_i_38),
        .I2(\alu_register_q[0]_i_24 ),
        .I3(rs2_mux2_out[23]),
        .I4(b_mux_sel),
        .O(b_mux_out[23]));
  LUT5 #(
    .INIT(32'hF8F8FF00)) 
    \alu_register_q[24]_i_5 
       (.I0(Q[12]),
        .I1(out_i_38),
        .I2(\alu_register_q[0]_i_24 ),
        .I3(rs2_mux2_out[24]),
        .I4(b_mux_sel),
        .O(b_mux_out[24]));
  LUT5 #(
    .INIT(32'hF8F8FF00)) 
    \alu_register_q[25]_i_5 
       (.I0(Q[13]),
        .I1(out_i_38),
        .I2(\alu_register_q[0]_i_24 ),
        .I3(rs2_mux2_out[25]),
        .I4(b_mux_sel),
        .O(b_mux_out[25]));
  LUT5 #(
    .INIT(32'hF8F8FF00)) 
    \alu_register_q[26]_i_5 
       (.I0(Q[14]),
        .I1(out_i_38),
        .I2(\alu_register_q[0]_i_24 ),
        .I3(rs2_mux2_out[26]),
        .I4(b_mux_sel),
        .O(b_mux_out[26]));
  LUT5 #(
    .INIT(32'hF8F8FF00)) 
    \alu_register_q[27]_i_5 
       (.I0(Q[15]),
        .I1(out_i_38),
        .I2(\alu_register_q[0]_i_24 ),
        .I3(rs2_mux2_out[27]),
        .I4(b_mux_sel),
        .O(b_mux_out[27]));
  LUT5 #(
    .INIT(32'hF8F8FF00)) 
    \alu_register_q[28]_i_5 
       (.I0(Q[16]),
        .I1(out_i_38),
        .I2(\alu_register_q[0]_i_24 ),
        .I3(rs2_mux2_out[28]),
        .I4(b_mux_sel),
        .O(b_mux_out[28]));
  LUT5 #(
    .INIT(32'hF8F8FF00)) 
    \alu_register_q[29]_i_5 
       (.I0(Q[17]),
        .I1(out_i_38),
        .I2(\alu_register_q[0]_i_24 ),
        .I3(rs2_mux2_out[29]),
        .I4(b_mux_sel),
        .O(b_mux_out[29]));
  LUT6 #(
    .INIT(64'hFF08FF08FFFF0000)) 
    \alu_register_q[31]_i_5 
       (.I0(\alu_register_q[0]_i_24_0 ),
        .I1(Q[19]),
        .I2(\alu_register_q[0]_i_24_1 ),
        .I3(\alu_register_q[0]_i_24 ),
        .I4(rs2_mux2_out[31]),
        .I5(b_mux_sel),
        .O(b_mux_out[31]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_103
       (.I0(mem_reg_0_0_i_193),
        .I1(Q[16]),
        .I2(rs2_mux2_out[8]),
        .I3(b_mux_sel),
        .O(b_mux_out[8]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_108
       (.I0(mem_reg_0_0_i_193),
        .I1(Q[15]),
        .I2(rs2_mux2_out[7]),
        .I3(b_mux_sel),
        .O(b_mux_out[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_114
       (.I0(mem_reg_0_0_i_193),
        .I1(Q[14]),
        .I2(rs2_mux2_out[6]),
        .I3(b_mux_sel),
        .O(b_mux_out[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_118
       (.I0(mem_reg_0_0_i_193),
        .I1(Q[13]),
        .I2(rs2_mux2_out[5]),
        .I3(b_mux_sel),
        .O(b_mux_out[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_0_i_122
       (.I0(imm_gen_out[4]),
        .I1(rs2_mux2_out[4]),
        .I2(b_mux_sel),
        .O(b_mux_out[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_0_i_127
       (.I0(imm_gen_out[3]),
        .I1(rs2_mux2_out[3]),
        .I2(b_mux_sel),
        .O(b_mux_out[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_0_i_133
       (.I0(imm_gen_out[2]),
        .I1(rs2_mux2_out[2]),
        .I2(b_mux_sel),
        .O(b_mux_out[2]));
  LUT5 #(
    .INIT(32'hF8F8FF00)) 
    mem_reg_0_0_i_65
       (.I0(Q[3]),
        .I1(\alu_register_q[19]_i_16 ),
        .I2(\alu_register_q[19]_i_16_0 ),
        .I3(rs2_mux2_out[15]),
        .I4(b_mux_sel),
        .O(b_mux_out[15]));
  LUT5 #(
    .INIT(32'hF8F8FF00)) 
    mem_reg_0_0_i_76
       (.I0(Q[2]),
        .I1(\alu_register_q[19]_i_16 ),
        .I2(\alu_register_q[19]_i_16_0 ),
        .I3(rs2_mux2_out[14]),
        .I4(b_mux_sel),
        .O(b_mux_out[14]));
  LUT5 #(
    .INIT(32'hF8F8FF00)) 
    mem_reg_0_0_i_80
       (.I0(Q[1]),
        .I1(\alu_register_q[19]_i_16 ),
        .I2(\alu_register_q[19]_i_16_0 ),
        .I3(rs2_mux2_out[13]),
        .I4(b_mux_sel),
        .O(b_mux_out[13]));
  LUT5 #(
    .INIT(32'hF8F8FF00)) 
    mem_reg_0_0_i_84
       (.I0(Q[0]),
        .I1(\alu_register_q[19]_i_16 ),
        .I2(\alu_register_q[19]_i_16_0 ),
        .I3(rs2_mux2_out[12]),
        .I4(b_mux_sel),
        .O(b_mux_out[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_0_i_89
       (.I0(imm_gen_out[5]),
        .I1(rs2_mux2_out[11]),
        .I2(b_mux_sel),
        .O(b_mux_out[11]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_95
       (.I0(mem_reg_0_0_i_193),
        .I1(Q[18]),
        .I2(rs2_mux2_out[10]),
        .I3(b_mux_sel),
        .O(b_mux_out[10]));
  LUT4 #(
    .INIT(16'h88F0)) 
    mem_reg_0_0_i_99
       (.I0(mem_reg_0_0_i_193),
        .I1(Q[17]),
        .I2(rs2_mux2_out[9]),
        .I3(b_mux_sel),
        .O(b_mux_out[9]));
  LUT5 #(
    .INIT(32'hF8F8FF00)) 
    out_i_18
       (.I0(Q[18]),
        .I1(out_i_38),
        .I2(\alu_register_q[0]_i_24 ),
        .I3(rs2_mux2_out[30]),
        .I4(b_mux_sel),
        .O(b_mux_out[30]));
endmodule

(* ORIG_REF_NAME = "TWO_INPUT_MUX" *) 
module TWO_INPUT_MUX_1
   (pc_mux_in2,
    S,
    br_taken_mux_in1,
    br_taken_mux_sel,
    out,
    switches_sync,
    Q);
  output [0:0]pc_mux_in2;
  output [3:0]S;
  input [0:0]br_taken_mux_in1;
  input br_taken_mux_sel;
  input [0:0]out;
  input switches_sync;
  input [4:0]Q;

  wire [4:0]Q;
  wire [3:0]S;
  wire [0:0]br_taken_mux_in1;
  wire br_taken_mux_sel;
  wire [0:0]out;
  wire [0:0]pc_mux_in2;
  wire switches_sync;

  LUT4 #(
    .INIT(16'hB8F0)) 
    out__0
       (.I0(br_taken_mux_in1),
        .I1(br_taken_mux_sel),
        .I2(out),
        .I3(switches_sync),
        .O(pc_mux_in2));
  LUT2 #(
    .INIT(4'h9)) 
    out_i_5
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    out_i_6__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    out_i_7__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    out_i_8__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "TWO_INPUT_MUX" *) 
module TWO_INPUT_MUX_2
   (D,
    p_0_in,
    Q,
    doutb,
    nop_mux_sel,
    \instruction_decode_register_q_reg[15] ,
    \instruction_decode_register_q_reg[16] ,
    \instruction_decode_register_q_reg[17] ,
    \instruction_decode_register_q_reg[18] ,
    \instruction_decode_register_q_reg[19] ,
    \instruction_decode_register_q_reg[20] ,
    \instruction_decode_register_q_reg[21] ,
    \instruction_decode_register_q_reg[22] ,
    \instruction_decode_register_q_reg[23] ,
    \instruction_decode_register_q_reg[24] );
  output [28:0]D;
  output [0:0]p_0_in;
  input [0:0]Q;
  input [18:0]doutb;
  input nop_mux_sel;
  input \instruction_decode_register_q_reg[15] ;
  input \instruction_decode_register_q_reg[16] ;
  input \instruction_decode_register_q_reg[17] ;
  input \instruction_decode_register_q_reg[18] ;
  input \instruction_decode_register_q_reg[19] ;
  input \instruction_decode_register_q_reg[20] ;
  input \instruction_decode_register_q_reg[21] ;
  input \instruction_decode_register_q_reg[22] ;
  input \instruction_decode_register_q_reg[23] ;
  input \instruction_decode_register_q_reg[24] ;

  wire [28:0]D;
  wire [0:0]Q;
  wire [18:0]doutb;
  wire \instruction_decode_register_q_reg[16] ;
  wire \instruction_decode_register_q_reg[17] ;
  wire \instruction_decode_register_q_reg[21] ;
  wire \instruction_decode_register_q_reg[22] ;
  wire nop_mux_sel;
  wire [0:0]p_0_in;

  assign D[21] = \instruction_decode_register_q_reg[24] ;
  assign D[20] = \instruction_decode_register_q_reg[23] ;
  assign D[17] = \instruction_decode_register_q_reg[20] ;
  assign D[16] = \instruction_decode_register_q_reg[19] ;
  assign D[15] = \instruction_decode_register_q_reg[18] ;
  assign D[12] = \instruction_decode_register_q_reg[15] ;
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \instruction_decode_register_q[10]_i_1 
       (.I0(Q),
        .I1(doutb[7]),
        .I2(nop_mux_sel),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \instruction_decode_register_q[11]_i_1 
       (.I0(Q),
        .I1(doutb[8]),
        .I2(nop_mux_sel),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \instruction_decode_register_q[12]_i_1 
       (.I0(Q),
        .I1(doutb[9]),
        .I2(nop_mux_sel),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \instruction_decode_register_q[13]_i_1 
       (.I0(Q),
        .I1(doutb[10]),
        .I2(nop_mux_sel),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \instruction_decode_register_q[14]_i_1 
       (.I0(Q),
        .I1(doutb[11]),
        .I2(nop_mux_sel),
        .O(D[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \instruction_decode_register_q[16]_i_1 
       (.I0(\instruction_decode_register_q_reg[16] ),
        .O(D[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \instruction_decode_register_q[17]_i_1 
       (.I0(\instruction_decode_register_q_reg[17] ),
        .O(D[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \instruction_decode_register_q[21]_i_1 
       (.I0(\instruction_decode_register_q_reg[21] ),
        .O(D[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \instruction_decode_register_q[22]_i_1 
       (.I0(\instruction_decode_register_q_reg[22] ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \instruction_decode_register_q[25]_i_1 
       (.I0(Q),
        .I1(doutb[12]),
        .I2(nop_mux_sel),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \instruction_decode_register_q[26]_i_1 
       (.I0(Q),
        .I1(doutb[13]),
        .I2(nop_mux_sel),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \instruction_decode_register_q[27]_i_1 
       (.I0(Q),
        .I1(doutb[14]),
        .I2(nop_mux_sel),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \instruction_decode_register_q[28]_i_1 
       (.I0(Q),
        .I1(doutb[15]),
        .I2(nop_mux_sel),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \instruction_decode_register_q[29]_i_1 
       (.I0(Q),
        .I1(doutb[16]),
        .I2(nop_mux_sel),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \instruction_decode_register_q[2]_i_1 
       (.I0(Q),
        .I1(doutb[0]),
        .I2(nop_mux_sel),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \instruction_decode_register_q[30]_i_1 
       (.I0(Q),
        .I1(doutb[17]),
        .I2(nop_mux_sel),
        .O(D[27]));
  LUT3 #(
    .INIT(8'h04)) 
    \instruction_decode_register_q[31]_i_1 
       (.I0(Q),
        .I1(doutb[18]),
        .I2(nop_mux_sel),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \instruction_decode_register_q[3]_i_1 
       (.I0(Q),
        .I1(doutb[1]),
        .I2(nop_mux_sel),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \instruction_decode_register_q[5]_i_1 
       (.I0(Q),
        .I1(doutb[2]),
        .I2(nop_mux_sel),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \instruction_decode_register_q[6]_i_1 
       (.I0(Q),
        .I1(doutb[3]),
        .I2(nop_mux_sel),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \instruction_decode_register_q[7]_i_1 
       (.I0(Q),
        .I1(doutb[4]),
        .I2(nop_mux_sel),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \instruction_decode_register_q[8]_i_1 
       (.I0(Q),
        .I1(doutb[5]),
        .I2(nop_mux_sel),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \instruction_decode_register_q[9]_i_1 
       (.I0(Q),
        .I1(doutb[6]),
        .I2(nop_mux_sel),
        .O(D[6]));
  LUT3 #(
    .INIT(8'h04)) 
    mem_reg_0_0_i_85
       (.I0(Q),
        .I1(doutb[18]),
        .I2(nop_mux_sel),
        .O(p_0_in));
endmodule

(* ORIG_REF_NAME = "TWO_INPUT_MUX" *) 
module TWO_INPUT_MUX_6
   (D,
    \rs1_register_q_reg[31] ,
    \rs1_register_q_reg[0] ,
    \rs1_register_q_reg[0]_0 ,
    \rs1_register_q_reg[0]_1 ,
    rs1_mux_sel,
    \rs1_register_q_reg[1] ,
    \rs1_register_q_reg[1]_0 ,
    \rs1_register_q_reg[2] ,
    \rs1_register_q_reg[2]_0 ,
    \rs1_register_q_reg[3] ,
    \rs1_register_q_reg[3]_0 ,
    \rs1_register_q_reg[4] ,
    \rs1_register_q_reg[4]_0 ,
    \rs1_register_q_reg[5] ,
    \rs1_register_q_reg[5]_0 ,
    \rs1_register_q_reg[6] ,
    \rs1_register_q_reg[6]_0 ,
    \rs1_register_q_reg[7] ,
    \rs1_register_q_reg[7]_0 ,
    \rs1_register_q_reg[8] ,
    \rs1_register_q_reg[8]_0 ,
    \rs1_register_q_reg[9] ,
    \rs1_register_q_reg[9]_0 ,
    \rs1_register_q_reg[10] ,
    \rs1_register_q_reg[10]_0 ,
    \rs1_register_q_reg[11] ,
    \rs1_register_q_reg[11]_0 ,
    \rs1_register_q_reg[12] ,
    \rs1_register_q_reg[12]_0 ,
    \rs1_register_q_reg[13] ,
    \rs1_register_q_reg[13]_0 ,
    \rs1_register_q_reg[14] ,
    \rs1_register_q_reg[14]_0 ,
    \rs1_register_q_reg[15] ,
    \rs1_register_q_reg[15]_0 ,
    \rs1_register_q_reg[16] ,
    \rs1_register_q_reg[16]_0 ,
    \rs1_register_q_reg[17] ,
    \rs1_register_q_reg[17]_0 ,
    \rs1_register_q_reg[18] ,
    \rs1_register_q_reg[18]_0 ,
    \rs1_register_q_reg[19] ,
    \rs1_register_q_reg[19]_0 ,
    \rs1_register_q_reg[20] ,
    \rs1_register_q_reg[20]_0 ,
    \rs1_register_q_reg[21] ,
    \rs1_register_q_reg[21]_0 ,
    \rs1_register_q_reg[22] ,
    \rs1_register_q_reg[22]_0 ,
    \rs1_register_q_reg[23] ,
    \rs1_register_q_reg[23]_0 ,
    \rs1_register_q_reg[24] ,
    \rs1_register_q_reg[24]_0 ,
    \rs1_register_q_reg[25] ,
    \rs1_register_q_reg[25]_0 ,
    \rs1_register_q_reg[26] ,
    \rs1_register_q_reg[26]_0 ,
    \rs1_register_q_reg[27] ,
    \rs1_register_q_reg[27]_0 ,
    \rs1_register_q_reg[28] ,
    \rs1_register_q_reg[28]_0 ,
    \rs1_register_q_reg[29] ,
    \rs1_register_q_reg[29]_0 ,
    \rs1_register_q_reg[30] ,
    \rs1_register_q_reg[30]_0 ,
    \rs1_register_q_reg[31]_0 ,
    \rs1_register_q_reg[31]_1 );
  output [31:0]D;
  input [31:0]\rs1_register_q_reg[31] ;
  input \rs1_register_q_reg[0] ;
  input \rs1_register_q_reg[0]_0 ;
  input \rs1_register_q_reg[0]_1 ;
  input rs1_mux_sel;
  input \rs1_register_q_reg[1] ;
  input \rs1_register_q_reg[1]_0 ;
  input \rs1_register_q_reg[2] ;
  input \rs1_register_q_reg[2]_0 ;
  input \rs1_register_q_reg[3] ;
  input \rs1_register_q_reg[3]_0 ;
  input \rs1_register_q_reg[4] ;
  input \rs1_register_q_reg[4]_0 ;
  input \rs1_register_q_reg[5] ;
  input \rs1_register_q_reg[5]_0 ;
  input \rs1_register_q_reg[6] ;
  input \rs1_register_q_reg[6]_0 ;
  input \rs1_register_q_reg[7] ;
  input \rs1_register_q_reg[7]_0 ;
  input \rs1_register_q_reg[8] ;
  input \rs1_register_q_reg[8]_0 ;
  input \rs1_register_q_reg[9] ;
  input \rs1_register_q_reg[9]_0 ;
  input \rs1_register_q_reg[10] ;
  input \rs1_register_q_reg[10]_0 ;
  input \rs1_register_q_reg[11] ;
  input \rs1_register_q_reg[11]_0 ;
  input \rs1_register_q_reg[12] ;
  input \rs1_register_q_reg[12]_0 ;
  input \rs1_register_q_reg[13] ;
  input \rs1_register_q_reg[13]_0 ;
  input \rs1_register_q_reg[14] ;
  input \rs1_register_q_reg[14]_0 ;
  input \rs1_register_q_reg[15] ;
  input \rs1_register_q_reg[15]_0 ;
  input \rs1_register_q_reg[16] ;
  input \rs1_register_q_reg[16]_0 ;
  input \rs1_register_q_reg[17] ;
  input \rs1_register_q_reg[17]_0 ;
  input \rs1_register_q_reg[18] ;
  input \rs1_register_q_reg[18]_0 ;
  input \rs1_register_q_reg[19] ;
  input \rs1_register_q_reg[19]_0 ;
  input \rs1_register_q_reg[20] ;
  input \rs1_register_q_reg[20]_0 ;
  input \rs1_register_q_reg[21] ;
  input \rs1_register_q_reg[21]_0 ;
  input \rs1_register_q_reg[22] ;
  input \rs1_register_q_reg[22]_0 ;
  input \rs1_register_q_reg[23] ;
  input \rs1_register_q_reg[23]_0 ;
  input \rs1_register_q_reg[24] ;
  input \rs1_register_q_reg[24]_0 ;
  input \rs1_register_q_reg[25] ;
  input \rs1_register_q_reg[25]_0 ;
  input \rs1_register_q_reg[26] ;
  input \rs1_register_q_reg[26]_0 ;
  input \rs1_register_q_reg[27] ;
  input \rs1_register_q_reg[27]_0 ;
  input \rs1_register_q_reg[28] ;
  input \rs1_register_q_reg[28]_0 ;
  input \rs1_register_q_reg[29] ;
  input \rs1_register_q_reg[29]_0 ;
  input \rs1_register_q_reg[30] ;
  input \rs1_register_q_reg[30]_0 ;
  input \rs1_register_q_reg[31]_0 ;
  input \rs1_register_q_reg[31]_1 ;

  wire [31:0]D;
  wire rs1_mux_sel;
  wire \rs1_register_q_reg[0] ;
  wire \rs1_register_q_reg[0]_0 ;
  wire \rs1_register_q_reg[0]_1 ;
  wire \rs1_register_q_reg[10] ;
  wire \rs1_register_q_reg[10]_0 ;
  wire \rs1_register_q_reg[11] ;
  wire \rs1_register_q_reg[11]_0 ;
  wire \rs1_register_q_reg[12] ;
  wire \rs1_register_q_reg[12]_0 ;
  wire \rs1_register_q_reg[13] ;
  wire \rs1_register_q_reg[13]_0 ;
  wire \rs1_register_q_reg[14] ;
  wire \rs1_register_q_reg[14]_0 ;
  wire \rs1_register_q_reg[15] ;
  wire \rs1_register_q_reg[15]_0 ;
  wire \rs1_register_q_reg[16] ;
  wire \rs1_register_q_reg[16]_0 ;
  wire \rs1_register_q_reg[17] ;
  wire \rs1_register_q_reg[17]_0 ;
  wire \rs1_register_q_reg[18] ;
  wire \rs1_register_q_reg[18]_0 ;
  wire \rs1_register_q_reg[19] ;
  wire \rs1_register_q_reg[19]_0 ;
  wire \rs1_register_q_reg[1] ;
  wire \rs1_register_q_reg[1]_0 ;
  wire \rs1_register_q_reg[20] ;
  wire \rs1_register_q_reg[20]_0 ;
  wire \rs1_register_q_reg[21] ;
  wire \rs1_register_q_reg[21]_0 ;
  wire \rs1_register_q_reg[22] ;
  wire \rs1_register_q_reg[22]_0 ;
  wire \rs1_register_q_reg[23] ;
  wire \rs1_register_q_reg[23]_0 ;
  wire \rs1_register_q_reg[24] ;
  wire \rs1_register_q_reg[24]_0 ;
  wire \rs1_register_q_reg[25] ;
  wire \rs1_register_q_reg[25]_0 ;
  wire \rs1_register_q_reg[26] ;
  wire \rs1_register_q_reg[26]_0 ;
  wire \rs1_register_q_reg[27] ;
  wire \rs1_register_q_reg[27]_0 ;
  wire \rs1_register_q_reg[28] ;
  wire \rs1_register_q_reg[28]_0 ;
  wire \rs1_register_q_reg[29] ;
  wire \rs1_register_q_reg[29]_0 ;
  wire \rs1_register_q_reg[2] ;
  wire \rs1_register_q_reg[2]_0 ;
  wire \rs1_register_q_reg[30] ;
  wire \rs1_register_q_reg[30]_0 ;
  wire [31:0]\rs1_register_q_reg[31] ;
  wire \rs1_register_q_reg[31]_0 ;
  wire \rs1_register_q_reg[31]_1 ;
  wire \rs1_register_q_reg[3] ;
  wire \rs1_register_q_reg[3]_0 ;
  wire \rs1_register_q_reg[4] ;
  wire \rs1_register_q_reg[4]_0 ;
  wire \rs1_register_q_reg[5] ;
  wire \rs1_register_q_reg[5]_0 ;
  wire \rs1_register_q_reg[6] ;
  wire \rs1_register_q_reg[6]_0 ;
  wire \rs1_register_q_reg[7] ;
  wire \rs1_register_q_reg[7]_0 ;
  wire \rs1_register_q_reg[8] ;
  wire \rs1_register_q_reg[8]_0 ;
  wire \rs1_register_q_reg[9] ;
  wire \rs1_register_q_reg[9]_0 ;

  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs1_register_q[0]_i_1 
       (.I0(\rs1_register_q_reg[31] [0]),
        .I1(\rs1_register_q_reg[0] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[0]_1 ),
        .I4(rs1_mux_sel),
        .O(D[0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs1_register_q[10]_i_1 
       (.I0(\rs1_register_q_reg[31] [10]),
        .I1(\rs1_register_q_reg[10] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[10]_0 ),
        .I4(rs1_mux_sel),
        .O(D[10]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs1_register_q[11]_i_1 
       (.I0(\rs1_register_q_reg[31] [11]),
        .I1(\rs1_register_q_reg[11] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[11]_0 ),
        .I4(rs1_mux_sel),
        .O(D[11]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs1_register_q[12]_i_1 
       (.I0(\rs1_register_q_reg[31] [12]),
        .I1(\rs1_register_q_reg[12] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[12]_0 ),
        .I4(rs1_mux_sel),
        .O(D[12]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs1_register_q[13]_i_1 
       (.I0(\rs1_register_q_reg[31] [13]),
        .I1(\rs1_register_q_reg[13] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[13]_0 ),
        .I4(rs1_mux_sel),
        .O(D[13]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs1_register_q[14]_i_1 
       (.I0(\rs1_register_q_reg[31] [14]),
        .I1(\rs1_register_q_reg[14] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[14]_0 ),
        .I4(rs1_mux_sel),
        .O(D[14]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs1_register_q[15]_i_1 
       (.I0(\rs1_register_q_reg[31] [15]),
        .I1(\rs1_register_q_reg[15] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[15]_0 ),
        .I4(rs1_mux_sel),
        .O(D[15]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs1_register_q[16]_i_1 
       (.I0(\rs1_register_q_reg[31] [16]),
        .I1(\rs1_register_q_reg[16] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[16]_0 ),
        .I4(rs1_mux_sel),
        .O(D[16]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs1_register_q[17]_i_1 
       (.I0(\rs1_register_q_reg[31] [17]),
        .I1(\rs1_register_q_reg[17] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[17]_0 ),
        .I4(rs1_mux_sel),
        .O(D[17]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs1_register_q[18]_i_1 
       (.I0(\rs1_register_q_reg[31] [18]),
        .I1(\rs1_register_q_reg[18] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[18]_0 ),
        .I4(rs1_mux_sel),
        .O(D[18]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs1_register_q[19]_i_1 
       (.I0(\rs1_register_q_reg[31] [19]),
        .I1(\rs1_register_q_reg[19] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[19]_0 ),
        .I4(rs1_mux_sel),
        .O(D[19]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs1_register_q[1]_i_1 
       (.I0(\rs1_register_q_reg[31] [1]),
        .I1(\rs1_register_q_reg[1] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[1]_0 ),
        .I4(rs1_mux_sel),
        .O(D[1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs1_register_q[20]_i_1 
       (.I0(\rs1_register_q_reg[31] [20]),
        .I1(\rs1_register_q_reg[20] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[20]_0 ),
        .I4(rs1_mux_sel),
        .O(D[20]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs1_register_q[21]_i_1 
       (.I0(\rs1_register_q_reg[31] [21]),
        .I1(\rs1_register_q_reg[21] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[21]_0 ),
        .I4(rs1_mux_sel),
        .O(D[21]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs1_register_q[22]_i_1 
       (.I0(\rs1_register_q_reg[31] [22]),
        .I1(\rs1_register_q_reg[22] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[22]_0 ),
        .I4(rs1_mux_sel),
        .O(D[22]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs1_register_q[23]_i_1 
       (.I0(\rs1_register_q_reg[31] [23]),
        .I1(\rs1_register_q_reg[23] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[23]_0 ),
        .I4(rs1_mux_sel),
        .O(D[23]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs1_register_q[24]_i_1 
       (.I0(\rs1_register_q_reg[31] [24]),
        .I1(\rs1_register_q_reg[24] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[24]_0 ),
        .I4(rs1_mux_sel),
        .O(D[24]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs1_register_q[25]_i_1 
       (.I0(\rs1_register_q_reg[31] [25]),
        .I1(\rs1_register_q_reg[25] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[25]_0 ),
        .I4(rs1_mux_sel),
        .O(D[25]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs1_register_q[26]_i_1 
       (.I0(\rs1_register_q_reg[31] [26]),
        .I1(\rs1_register_q_reg[26] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[26]_0 ),
        .I4(rs1_mux_sel),
        .O(D[26]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs1_register_q[27]_i_1 
       (.I0(\rs1_register_q_reg[31] [27]),
        .I1(\rs1_register_q_reg[27] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[27]_0 ),
        .I4(rs1_mux_sel),
        .O(D[27]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs1_register_q[28]_i_1 
       (.I0(\rs1_register_q_reg[31] [28]),
        .I1(\rs1_register_q_reg[28] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[28]_0 ),
        .I4(rs1_mux_sel),
        .O(D[28]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs1_register_q[29]_i_1 
       (.I0(\rs1_register_q_reg[31] [29]),
        .I1(\rs1_register_q_reg[29] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[29]_0 ),
        .I4(rs1_mux_sel),
        .O(D[29]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs1_register_q[2]_i_1 
       (.I0(\rs1_register_q_reg[31] [2]),
        .I1(\rs1_register_q_reg[2] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[2]_0 ),
        .I4(rs1_mux_sel),
        .O(D[2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs1_register_q[30]_i_1 
       (.I0(\rs1_register_q_reg[31] [30]),
        .I1(\rs1_register_q_reg[30] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[30]_0 ),
        .I4(rs1_mux_sel),
        .O(D[30]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs1_register_q[31]_i_1 
       (.I0(\rs1_register_q_reg[31] [31]),
        .I1(\rs1_register_q_reg[31]_0 ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[31]_1 ),
        .I4(rs1_mux_sel),
        .O(D[31]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs1_register_q[3]_i_1 
       (.I0(\rs1_register_q_reg[31] [3]),
        .I1(\rs1_register_q_reg[3] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[3]_0 ),
        .I4(rs1_mux_sel),
        .O(D[3]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs1_register_q[4]_i_1 
       (.I0(\rs1_register_q_reg[31] [4]),
        .I1(\rs1_register_q_reg[4] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[4]_0 ),
        .I4(rs1_mux_sel),
        .O(D[4]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs1_register_q[5]_i_1 
       (.I0(\rs1_register_q_reg[31] [5]),
        .I1(\rs1_register_q_reg[5] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[5]_0 ),
        .I4(rs1_mux_sel),
        .O(D[5]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs1_register_q[6]_i_1 
       (.I0(\rs1_register_q_reg[31] [6]),
        .I1(\rs1_register_q_reg[6] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[6]_0 ),
        .I4(rs1_mux_sel),
        .O(D[6]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs1_register_q[7]_i_1 
       (.I0(\rs1_register_q_reg[31] [7]),
        .I1(\rs1_register_q_reg[7] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[7]_0 ),
        .I4(rs1_mux_sel),
        .O(D[7]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs1_register_q[8]_i_1 
       (.I0(\rs1_register_q_reg[31] [8]),
        .I1(\rs1_register_q_reg[8] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[8]_0 ),
        .I4(rs1_mux_sel),
        .O(D[8]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs1_register_q[9]_i_1 
       (.I0(\rs1_register_q_reg[31] [9]),
        .I1(\rs1_register_q_reg[9] ),
        .I2(\rs1_register_q_reg[0]_0 ),
        .I3(\rs1_register_q_reg[9]_0 ),
        .I4(rs1_mux_sel),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "TWO_INPUT_MUX" *) 
module TWO_INPUT_MUX_8
   (D,
    \rs2_register_q_reg[31] ,
    \rs2_register_q_reg[0] ,
    \rs2_register_q_reg[0]_0 ,
    \rs2_register_q_reg[0]_1 ,
    rs2_mux_sel,
    \rs2_register_q_reg[1] ,
    \rs2_register_q_reg[1]_0 ,
    \rs2_register_q_reg[2] ,
    \rs2_register_q_reg[2]_0 ,
    \rs2_register_q_reg[3] ,
    \rs2_register_q_reg[3]_0 ,
    \rs2_register_q_reg[4] ,
    \rs2_register_q_reg[4]_0 ,
    \rs2_register_q_reg[5] ,
    \rs2_register_q_reg[5]_0 ,
    \rs2_register_q_reg[6] ,
    \rs2_register_q_reg[6]_0 ,
    \rs2_register_q_reg[7] ,
    \rs2_register_q_reg[7]_0 ,
    \rs2_register_q_reg[8] ,
    \rs2_register_q_reg[8]_0 ,
    \rs2_register_q_reg[9] ,
    \rs2_register_q_reg[9]_0 ,
    \rs2_register_q_reg[10] ,
    \rs2_register_q_reg[10]_0 ,
    \rs2_register_q_reg[11] ,
    \rs2_register_q_reg[11]_0 ,
    \rs2_register_q_reg[12] ,
    \rs2_register_q_reg[12]_0 ,
    \rs2_register_q_reg[13] ,
    \rs2_register_q_reg[13]_0 ,
    \rs2_register_q_reg[14] ,
    \rs2_register_q_reg[14]_0 ,
    \rs2_register_q_reg[15] ,
    \rs2_register_q_reg[15]_0 ,
    \rs2_register_q_reg[16] ,
    \rs2_register_q_reg[16]_0 ,
    \rs2_register_q_reg[17] ,
    \rs2_register_q_reg[17]_0 ,
    \rs2_register_q_reg[18] ,
    \rs2_register_q_reg[18]_0 ,
    \rs2_register_q_reg[19] ,
    \rs2_register_q_reg[19]_0 ,
    \rs2_register_q_reg[20] ,
    \rs2_register_q_reg[20]_0 ,
    \rs2_register_q_reg[21] ,
    \rs2_register_q_reg[21]_0 ,
    \rs2_register_q_reg[22] ,
    \rs2_register_q_reg[22]_0 ,
    \rs2_register_q_reg[23] ,
    \rs2_register_q_reg[23]_0 ,
    \rs2_register_q_reg[24] ,
    \rs2_register_q_reg[24]_0 ,
    \rs2_register_q_reg[25] ,
    \rs2_register_q_reg[25]_0 ,
    \rs2_register_q_reg[26] ,
    \rs2_register_q_reg[26]_0 ,
    \rs2_register_q_reg[27] ,
    \rs2_register_q_reg[27]_0 ,
    \rs2_register_q_reg[28] ,
    \rs2_register_q_reg[28]_0 ,
    \rs2_register_q_reg[29] ,
    \rs2_register_q_reg[29]_0 ,
    \rs2_register_q_reg[30] ,
    \rs2_register_q_reg[30]_0 ,
    \rs2_register_q_reg[31]_0 ,
    \rs2_register_q_reg[31]_1 );
  output [31:0]D;
  input [31:0]\rs2_register_q_reg[31] ;
  input \rs2_register_q_reg[0] ;
  input \rs2_register_q_reg[0]_0 ;
  input \rs2_register_q_reg[0]_1 ;
  input rs2_mux_sel;
  input \rs2_register_q_reg[1] ;
  input \rs2_register_q_reg[1]_0 ;
  input \rs2_register_q_reg[2] ;
  input \rs2_register_q_reg[2]_0 ;
  input \rs2_register_q_reg[3] ;
  input \rs2_register_q_reg[3]_0 ;
  input \rs2_register_q_reg[4] ;
  input \rs2_register_q_reg[4]_0 ;
  input \rs2_register_q_reg[5] ;
  input \rs2_register_q_reg[5]_0 ;
  input \rs2_register_q_reg[6] ;
  input \rs2_register_q_reg[6]_0 ;
  input \rs2_register_q_reg[7] ;
  input \rs2_register_q_reg[7]_0 ;
  input \rs2_register_q_reg[8] ;
  input \rs2_register_q_reg[8]_0 ;
  input \rs2_register_q_reg[9] ;
  input \rs2_register_q_reg[9]_0 ;
  input \rs2_register_q_reg[10] ;
  input \rs2_register_q_reg[10]_0 ;
  input \rs2_register_q_reg[11] ;
  input \rs2_register_q_reg[11]_0 ;
  input \rs2_register_q_reg[12] ;
  input \rs2_register_q_reg[12]_0 ;
  input \rs2_register_q_reg[13] ;
  input \rs2_register_q_reg[13]_0 ;
  input \rs2_register_q_reg[14] ;
  input \rs2_register_q_reg[14]_0 ;
  input \rs2_register_q_reg[15] ;
  input \rs2_register_q_reg[15]_0 ;
  input \rs2_register_q_reg[16] ;
  input \rs2_register_q_reg[16]_0 ;
  input \rs2_register_q_reg[17] ;
  input \rs2_register_q_reg[17]_0 ;
  input \rs2_register_q_reg[18] ;
  input \rs2_register_q_reg[18]_0 ;
  input \rs2_register_q_reg[19] ;
  input \rs2_register_q_reg[19]_0 ;
  input \rs2_register_q_reg[20] ;
  input \rs2_register_q_reg[20]_0 ;
  input \rs2_register_q_reg[21] ;
  input \rs2_register_q_reg[21]_0 ;
  input \rs2_register_q_reg[22] ;
  input \rs2_register_q_reg[22]_0 ;
  input \rs2_register_q_reg[23] ;
  input \rs2_register_q_reg[23]_0 ;
  input \rs2_register_q_reg[24] ;
  input \rs2_register_q_reg[24]_0 ;
  input \rs2_register_q_reg[25] ;
  input \rs2_register_q_reg[25]_0 ;
  input \rs2_register_q_reg[26] ;
  input \rs2_register_q_reg[26]_0 ;
  input \rs2_register_q_reg[27] ;
  input \rs2_register_q_reg[27]_0 ;
  input \rs2_register_q_reg[28] ;
  input \rs2_register_q_reg[28]_0 ;
  input \rs2_register_q_reg[29] ;
  input \rs2_register_q_reg[29]_0 ;
  input \rs2_register_q_reg[30] ;
  input \rs2_register_q_reg[30]_0 ;
  input \rs2_register_q_reg[31]_0 ;
  input \rs2_register_q_reg[31]_1 ;

  wire [31:0]D;
  wire rs2_mux_sel;
  wire \rs2_register_q_reg[0] ;
  wire \rs2_register_q_reg[0]_0 ;
  wire \rs2_register_q_reg[0]_1 ;
  wire \rs2_register_q_reg[10] ;
  wire \rs2_register_q_reg[10]_0 ;
  wire \rs2_register_q_reg[11] ;
  wire \rs2_register_q_reg[11]_0 ;
  wire \rs2_register_q_reg[12] ;
  wire \rs2_register_q_reg[12]_0 ;
  wire \rs2_register_q_reg[13] ;
  wire \rs2_register_q_reg[13]_0 ;
  wire \rs2_register_q_reg[14] ;
  wire \rs2_register_q_reg[14]_0 ;
  wire \rs2_register_q_reg[15] ;
  wire \rs2_register_q_reg[15]_0 ;
  wire \rs2_register_q_reg[16] ;
  wire \rs2_register_q_reg[16]_0 ;
  wire \rs2_register_q_reg[17] ;
  wire \rs2_register_q_reg[17]_0 ;
  wire \rs2_register_q_reg[18] ;
  wire \rs2_register_q_reg[18]_0 ;
  wire \rs2_register_q_reg[19] ;
  wire \rs2_register_q_reg[19]_0 ;
  wire \rs2_register_q_reg[1] ;
  wire \rs2_register_q_reg[1]_0 ;
  wire \rs2_register_q_reg[20] ;
  wire \rs2_register_q_reg[20]_0 ;
  wire \rs2_register_q_reg[21] ;
  wire \rs2_register_q_reg[21]_0 ;
  wire \rs2_register_q_reg[22] ;
  wire \rs2_register_q_reg[22]_0 ;
  wire \rs2_register_q_reg[23] ;
  wire \rs2_register_q_reg[23]_0 ;
  wire \rs2_register_q_reg[24] ;
  wire \rs2_register_q_reg[24]_0 ;
  wire \rs2_register_q_reg[25] ;
  wire \rs2_register_q_reg[25]_0 ;
  wire \rs2_register_q_reg[26] ;
  wire \rs2_register_q_reg[26]_0 ;
  wire \rs2_register_q_reg[27] ;
  wire \rs2_register_q_reg[27]_0 ;
  wire \rs2_register_q_reg[28] ;
  wire \rs2_register_q_reg[28]_0 ;
  wire \rs2_register_q_reg[29] ;
  wire \rs2_register_q_reg[29]_0 ;
  wire \rs2_register_q_reg[2] ;
  wire \rs2_register_q_reg[2]_0 ;
  wire \rs2_register_q_reg[30] ;
  wire \rs2_register_q_reg[30]_0 ;
  wire [31:0]\rs2_register_q_reg[31] ;
  wire \rs2_register_q_reg[31]_0 ;
  wire \rs2_register_q_reg[31]_1 ;
  wire \rs2_register_q_reg[3] ;
  wire \rs2_register_q_reg[3]_0 ;
  wire \rs2_register_q_reg[4] ;
  wire \rs2_register_q_reg[4]_0 ;
  wire \rs2_register_q_reg[5] ;
  wire \rs2_register_q_reg[5]_0 ;
  wire \rs2_register_q_reg[6] ;
  wire \rs2_register_q_reg[6]_0 ;
  wire \rs2_register_q_reg[7] ;
  wire \rs2_register_q_reg[7]_0 ;
  wire \rs2_register_q_reg[8] ;
  wire \rs2_register_q_reg[8]_0 ;
  wire \rs2_register_q_reg[9] ;
  wire \rs2_register_q_reg[9]_0 ;

  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs2_register_q[0]_i_1 
       (.I0(\rs2_register_q_reg[31] [0]),
        .I1(\rs2_register_q_reg[0] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[0]_1 ),
        .I4(rs2_mux_sel),
        .O(D[0]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs2_register_q[10]_i_1 
       (.I0(\rs2_register_q_reg[31] [10]),
        .I1(\rs2_register_q_reg[10] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[10]_0 ),
        .I4(rs2_mux_sel),
        .O(D[10]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs2_register_q[11]_i_1 
       (.I0(\rs2_register_q_reg[31] [11]),
        .I1(\rs2_register_q_reg[11] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[11]_0 ),
        .I4(rs2_mux_sel),
        .O(D[11]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs2_register_q[12]_i_1 
       (.I0(\rs2_register_q_reg[31] [12]),
        .I1(\rs2_register_q_reg[12] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[12]_0 ),
        .I4(rs2_mux_sel),
        .O(D[12]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs2_register_q[13]_i_1 
       (.I0(\rs2_register_q_reg[31] [13]),
        .I1(\rs2_register_q_reg[13] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[13]_0 ),
        .I4(rs2_mux_sel),
        .O(D[13]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs2_register_q[14]_i_1 
       (.I0(\rs2_register_q_reg[31] [14]),
        .I1(\rs2_register_q_reg[14] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[14]_0 ),
        .I4(rs2_mux_sel),
        .O(D[14]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs2_register_q[15]_i_1 
       (.I0(\rs2_register_q_reg[31] [15]),
        .I1(\rs2_register_q_reg[15] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[15]_0 ),
        .I4(rs2_mux_sel),
        .O(D[15]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs2_register_q[16]_i_1 
       (.I0(\rs2_register_q_reg[31] [16]),
        .I1(\rs2_register_q_reg[16] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[16]_0 ),
        .I4(rs2_mux_sel),
        .O(D[16]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs2_register_q[17]_i_1 
       (.I0(\rs2_register_q_reg[31] [17]),
        .I1(\rs2_register_q_reg[17] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[17]_0 ),
        .I4(rs2_mux_sel),
        .O(D[17]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs2_register_q[18]_i_1 
       (.I0(\rs2_register_q_reg[31] [18]),
        .I1(\rs2_register_q_reg[18] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[18]_0 ),
        .I4(rs2_mux_sel),
        .O(D[18]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs2_register_q[19]_i_1 
       (.I0(\rs2_register_q_reg[31] [19]),
        .I1(\rs2_register_q_reg[19] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[19]_0 ),
        .I4(rs2_mux_sel),
        .O(D[19]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs2_register_q[1]_i_1 
       (.I0(\rs2_register_q_reg[31] [1]),
        .I1(\rs2_register_q_reg[1] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[1]_0 ),
        .I4(rs2_mux_sel),
        .O(D[1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs2_register_q[20]_i_1 
       (.I0(\rs2_register_q_reg[31] [20]),
        .I1(\rs2_register_q_reg[20] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[20]_0 ),
        .I4(rs2_mux_sel),
        .O(D[20]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs2_register_q[21]_i_1 
       (.I0(\rs2_register_q_reg[31] [21]),
        .I1(\rs2_register_q_reg[21] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[21]_0 ),
        .I4(rs2_mux_sel),
        .O(D[21]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs2_register_q[22]_i_1 
       (.I0(\rs2_register_q_reg[31] [22]),
        .I1(\rs2_register_q_reg[22] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[22]_0 ),
        .I4(rs2_mux_sel),
        .O(D[22]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs2_register_q[23]_i_1 
       (.I0(\rs2_register_q_reg[31] [23]),
        .I1(\rs2_register_q_reg[23] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[23]_0 ),
        .I4(rs2_mux_sel),
        .O(D[23]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs2_register_q[24]_i_1 
       (.I0(\rs2_register_q_reg[31] [24]),
        .I1(\rs2_register_q_reg[24] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[24]_0 ),
        .I4(rs2_mux_sel),
        .O(D[24]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs2_register_q[25]_i_1 
       (.I0(\rs2_register_q_reg[31] [25]),
        .I1(\rs2_register_q_reg[25] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[25]_0 ),
        .I4(rs2_mux_sel),
        .O(D[25]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs2_register_q[26]_i_1 
       (.I0(\rs2_register_q_reg[31] [26]),
        .I1(\rs2_register_q_reg[26] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[26]_0 ),
        .I4(rs2_mux_sel),
        .O(D[26]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs2_register_q[27]_i_1 
       (.I0(\rs2_register_q_reg[31] [27]),
        .I1(\rs2_register_q_reg[27] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[27]_0 ),
        .I4(rs2_mux_sel),
        .O(D[27]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs2_register_q[28]_i_1 
       (.I0(\rs2_register_q_reg[31] [28]),
        .I1(\rs2_register_q_reg[28] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[28]_0 ),
        .I4(rs2_mux_sel),
        .O(D[28]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs2_register_q[29]_i_1 
       (.I0(\rs2_register_q_reg[31] [29]),
        .I1(\rs2_register_q_reg[29] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[29]_0 ),
        .I4(rs2_mux_sel),
        .O(D[29]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs2_register_q[2]_i_1 
       (.I0(\rs2_register_q_reg[31] [2]),
        .I1(\rs2_register_q_reg[2] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[2]_0 ),
        .I4(rs2_mux_sel),
        .O(D[2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs2_register_q[30]_i_1 
       (.I0(\rs2_register_q_reg[31] [30]),
        .I1(\rs2_register_q_reg[30] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[30]_0 ),
        .I4(rs2_mux_sel),
        .O(D[30]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs2_register_q[31]_i_1 
       (.I0(\rs2_register_q_reg[31] [31]),
        .I1(\rs2_register_q_reg[31]_0 ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[31]_1 ),
        .I4(rs2_mux_sel),
        .O(D[31]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs2_register_q[3]_i_1 
       (.I0(\rs2_register_q_reg[31] [3]),
        .I1(\rs2_register_q_reg[3] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[3]_0 ),
        .I4(rs2_mux_sel),
        .O(D[3]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs2_register_q[4]_i_1 
       (.I0(\rs2_register_q_reg[31] [4]),
        .I1(\rs2_register_q_reg[4] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[4]_0 ),
        .I4(rs2_mux_sel),
        .O(D[4]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs2_register_q[5]_i_1 
       (.I0(\rs2_register_q_reg[31] [5]),
        .I1(\rs2_register_q_reg[5] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[5]_0 ),
        .I4(rs2_mux_sel),
        .O(D[5]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs2_register_q[6]_i_1 
       (.I0(\rs2_register_q_reg[31] [6]),
        .I1(\rs2_register_q_reg[6] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[6]_0 ),
        .I4(rs2_mux_sel),
        .O(D[6]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs2_register_q[7]_i_1 
       (.I0(\rs2_register_q_reg[31] [7]),
        .I1(\rs2_register_q_reg[7] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[7]_0 ),
        .I4(rs2_mux_sel),
        .O(D[7]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs2_register_q[8]_i_1 
       (.I0(\rs2_register_q_reg[31] [8]),
        .I1(\rs2_register_q_reg[8] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[8]_0 ),
        .I4(rs2_mux_sel),
        .O(D[8]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hAAAAFC0C)) 
    \rs2_register_q[9]_i_1 
       (.I0(\rs2_register_q_reg[31] [9]),
        .I1(\rs2_register_q_reg[9] ),
        .I2(\rs2_register_q_reg[0]_0 ),
        .I3(\rs2_register_q_reg[9]_0 ),
        .I4(rs2_mux_sel),
        .O(D[9]));
endmodule

module X_CU
   (br_taken_check,
    \counter_reg[1] ,
    \bit_counter[3]_i_9_0 ,
    \instruction_decode_register_q_reg[6] ,
    mem_reg_0_0_i_3_0,
    \counter_reg[1]_0 ,
    \pc_register_q_reg[16] ,
    mem_reg_1_3,
    mem_reg_2_0,
    \pc_register_q_reg[19] ,
    mem_reg_2_0_0,
    mem_reg_2_1,
    mem_reg_2_1_0,
    \pc_register_q_reg[11] ,
    mem_reg_2_2,
    S,
    mem_reg_2_2_0,
    mem_reg_2_3,
    mem_reg_2_3_0,
    mem_reg_3_0,
    DI,
    \cycle_counter[0]_i_5_0 ,
    addra,
    pc_mux_in3,
    mem_reg_2_1_1,
    mem_reg_2_1_2,
    mem_reg_2_1_3,
    mem_reg_2_1_4,
    mem_reg_2_1_5,
    mem_reg_2_1_6,
    mem_reg_3_0_0,
    mem_reg_3_0_1,
    mem_reg_3_0_2,
    mem_reg_2_3_1,
    mem_reg_2_3_2,
    mem_reg_2_3_3,
    x_alu_sel,
    D,
    ADDRARDADDR,
    \instruction_decode_register_q_reg[3] ,
    \instruction_decode_register_q_reg[3]_0 ,
    rs1_mux_sel,
    rs2_mux_sel,
    branch_comp_br_un,
    \instruction_decode_register_q_reg[6]_0 ,
    imem_ena,
    correct_prediction_counter0,
    \instruction_decode_register_q_reg[13] ,
    \instruction_decode_register_q_reg[13]_0 ,
    \instruction_decode_register_q_reg[13]_1 ,
    \instruction_decode_register_q_reg[13]_2 ,
    \instruction_decode_register_q_reg[14] ,
    \instruction_decode_register_q_reg[14]_0 ,
    \instruction_decode_register_q_reg[14]_1 ,
    \instruction_decode_register_q_reg[13]_3 ,
    \instruction_decode_register_q_reg[13]_4 ,
    \instruction_decode_register_q_reg[13]_5 ,
    WEA,
    \instruction_decode_register_q_reg[12] ,
    \instruction_decode_register_q_reg[12]_0 ,
    SR,
    \signal_in_delay_reg[0] ,
    \bit_counter_reg[1] ,
    \correct_prediction_counter_reg[0] ,
    \correct_prediction_counter_reg[0]_0 ,
    \counter_reg[3] ,
    tx_running__2,
    uart_rx_data_out_ready,
    Q,
    nop_mux_sel,
    doutb,
    mem_reg_3_3,
    mem_reg_3_3_0,
    mem_reg_3_3_1,
    \alu_register_q_reg[7] ,
    \alu_register_q_reg[7]_0 ,
    \alu_register_q_reg[19] ,
    \alu_register_q_reg[19]_0 ,
    \alu_register_q_reg[23] ,
    \alu_register_q_reg[23]_0 ,
    mem_reg_3_3_2,
    mem_reg_3_3_3,
    mem_reg_3_3_4,
    mem_reg_3_3_5,
    \alu_register_q_reg[27] ,
    \alu_register_q_reg[27]_0 ,
    \alu_register_q_reg[31] ,
    \alu_register_q_reg[31]_0 ,
    mem_reg_3_3_6,
    mem_reg_3_3_7,
    mem_reg_3_3_8,
    mem_reg_3_3_9,
    \alu_register_q_reg[18] ,
    \alu_register_q_reg[18]_0 ,
    \alu_register_q_reg[22] ,
    \alu_register_q_reg[22]_0 ,
    mem_reg_3_3_10,
    mem_reg_3_3_11,
    mem_reg_3_3_12,
    mem_reg_3_3_13,
    \alu_register_q_reg[26] ,
    \alu_register_q_reg[26]_0 ,
    \alu_register_q_reg[30] ,
    \alu_register_q_reg[30]_0 ,
    \alu_register_q_reg[1] ,
    \alu_register_q_reg[1]_0 ,
    mem_reg_3_3_14,
    mem_reg_3_3_15,
    \alu_register_q_reg[17] ,
    \alu_register_q_reg[17]_0 ,
    \alu_register_q_reg[21] ,
    \alu_register_q_reg[21]_0 ,
    mem_reg_0_0,
    mem_reg_0_0_0,
    mem_reg_3_3_16,
    mem_reg_3_3_17,
    \alu_register_q_reg[25] ,
    \alu_register_q_reg[25]_0 ,
    \alu_register_q_reg[29] ,
    \alu_register_q_reg[29]_0 ,
    mem_reg_3_3_18,
    mem_reg_3_3_19,
    \alu_register_q_reg[16] ,
    \alu_register_q_reg[16]_0 ,
    \alu_register_q_reg[20] ,
    \alu_register_q_reg[20]_0 ,
    mem_reg_3_3_20,
    mem_reg_3_3_21,
    mem_reg_0_0_1,
    mem_reg_0_0_2,
    \alu_register_q_reg[24] ,
    \alu_register_q_reg[24]_0 ,
    \alu_register_q_reg[28] ,
    \alu_register_q_reg[28]_0 ,
    b_mux_out,
    data11,
    \rs2_register_q[31]_i_4_0 ,
    \rs2_register_q[31]_i_4_1 ,
    mem_reg_3_3_22,
    \alu_register_q[31]_i_4 ,
    br_pred_taken_register_q,
    mem_reg_3_3_23,
    br_taken_reg_i_1,
    \alu_register_q[19]_i_6 ,
    mem_reg_3_3_24,
    mem_reg_3_3_25,
    mem_reg_3_3_26,
    is_br_check,
    cpu_reset,
    symbol_edge__8,
    \bit_counter_reg[1]_0 );
  output br_taken_check;
  output \counter_reg[1] ;
  output \bit_counter[3]_i_9_0 ;
  output \instruction_decode_register_q_reg[6] ;
  output mem_reg_0_0_i_3_0;
  output \counter_reg[1]_0 ;
  output [1:0]\pc_register_q_reg[16] ;
  output mem_reg_1_3;
  output mem_reg_2_0;
  output [2:0]\pc_register_q_reg[19] ;
  output mem_reg_2_0_0;
  output mem_reg_2_1;
  output mem_reg_2_1_0;
  output [0:0]\pc_register_q_reg[11] ;
  output mem_reg_2_2;
  output [3:0]S;
  output mem_reg_2_2_0;
  output mem_reg_2_3;
  output mem_reg_2_3_0;
  output mem_reg_3_0;
  output [0:0]DI;
  output \cycle_counter[0]_i_5_0 ;
  output [13:0]addra;
  output [18:0]pc_mux_in3;
  output mem_reg_2_1_1;
  output mem_reg_2_1_2;
  output mem_reg_2_1_3;
  output mem_reg_2_1_4;
  output mem_reg_2_1_5;
  output mem_reg_2_1_6;
  output mem_reg_3_0_0;
  output mem_reg_3_0_1;
  output mem_reg_3_0_2;
  output mem_reg_2_3_1;
  output mem_reg_2_3_2;
  output mem_reg_2_3_3;
  output [2:0]x_alu_sel;
  output [0:0]D;
  output [11:0]ADDRARDADDR;
  output [0:0]\instruction_decode_register_q_reg[3] ;
  output [0:0]\instruction_decode_register_q_reg[3]_0 ;
  output rs1_mux_sel;
  output rs2_mux_sel;
  output branch_comp_br_un;
  output \instruction_decode_register_q_reg[6]_0 ;
  output imem_ena;
  output correct_prediction_counter0;
  output [0:0]\instruction_decode_register_q_reg[13] ;
  output [0:0]\instruction_decode_register_q_reg[13]_0 ;
  output [0:0]\instruction_decode_register_q_reg[13]_1 ;
  output [0:0]\instruction_decode_register_q_reg[13]_2 ;
  output [1:0]\instruction_decode_register_q_reg[14] ;
  output [0:0]\instruction_decode_register_q_reg[14]_0 ;
  output [0:0]\instruction_decode_register_q_reg[14]_1 ;
  output [1:0]\instruction_decode_register_q_reg[13]_3 ;
  output [0:0]\instruction_decode_register_q_reg[13]_4 ;
  output [0:0]\instruction_decode_register_q_reg[13]_5 ;
  output [1:0]WEA;
  output [0:0]\instruction_decode_register_q_reg[12] ;
  output [0:0]\instruction_decode_register_q_reg[12]_0 ;
  output [0:0]SR;
  output [0:0]\signal_in_delay_reg[0] ;
  output \bit_counter_reg[1] ;
  input \correct_prediction_counter_reg[0] ;
  input \correct_prediction_counter_reg[0]_0 ;
  input [1:0]\counter_reg[3] ;
  input tx_running__2;
  input uart_rx_data_out_ready;
  input [10:0]Q;
  input nop_mux_sel;
  input [10:0]doutb;
  input mem_reg_3_3;
  input [0:0]mem_reg_3_3_0;
  input mem_reg_3_3_1;
  input \alu_register_q_reg[7] ;
  input \alu_register_q_reg[7]_0 ;
  input \alu_register_q_reg[19] ;
  input \alu_register_q_reg[19]_0 ;
  input \alu_register_q_reg[23] ;
  input \alu_register_q_reg[23]_0 ;
  input mem_reg_3_3_2;
  input mem_reg_3_3_3;
  input mem_reg_3_3_4;
  input mem_reg_3_3_5;
  input \alu_register_q_reg[27] ;
  input \alu_register_q_reg[27]_0 ;
  input \alu_register_q_reg[31] ;
  input \alu_register_q_reg[31]_0 ;
  input mem_reg_3_3_6;
  input mem_reg_3_3_7;
  input mem_reg_3_3_8;
  input mem_reg_3_3_9;
  input \alu_register_q_reg[18] ;
  input \alu_register_q_reg[18]_0 ;
  input \alu_register_q_reg[22] ;
  input \alu_register_q_reg[22]_0 ;
  input mem_reg_3_3_10;
  input mem_reg_3_3_11;
  input mem_reg_3_3_12;
  input mem_reg_3_3_13;
  input \alu_register_q_reg[26] ;
  input \alu_register_q_reg[26]_0 ;
  input \alu_register_q_reg[30] ;
  input \alu_register_q_reg[30]_0 ;
  input \alu_register_q_reg[1] ;
  input \alu_register_q_reg[1]_0 ;
  input mem_reg_3_3_14;
  input mem_reg_3_3_15;
  input \alu_register_q_reg[17] ;
  input \alu_register_q_reg[17]_0 ;
  input \alu_register_q_reg[21] ;
  input \alu_register_q_reg[21]_0 ;
  input mem_reg_0_0;
  input mem_reg_0_0_0;
  input mem_reg_3_3_16;
  input mem_reg_3_3_17;
  input \alu_register_q_reg[25] ;
  input \alu_register_q_reg[25]_0 ;
  input \alu_register_q_reg[29] ;
  input \alu_register_q_reg[29]_0 ;
  input mem_reg_3_3_18;
  input mem_reg_3_3_19;
  input \alu_register_q_reg[16] ;
  input \alu_register_q_reg[16]_0 ;
  input \alu_register_q_reg[20] ;
  input \alu_register_q_reg[20]_0 ;
  input mem_reg_3_3_20;
  input mem_reg_3_3_21;
  input mem_reg_0_0_1;
  input mem_reg_0_0_2;
  input \alu_register_q_reg[24] ;
  input \alu_register_q_reg[24]_0 ;
  input \alu_register_q_reg[28] ;
  input \alu_register_q_reg[28]_0 ;
  input [30:0]b_mux_out;
  input [30:0]data11;
  input [8:0]\rs2_register_q[31]_i_4_0 ;
  input \rs2_register_q[31]_i_4_1 ;
  input [7:0]mem_reg_3_3_22;
  input \alu_register_q[31]_i_4 ;
  input br_pred_taken_register_q;
  input mem_reg_3_3_23;
  input br_taken_reg_i_1;
  input \alu_register_q[19]_i_6 ;
  input mem_reg_3_3_24;
  input [0:0]mem_reg_3_3_25;
  input [0:0]mem_reg_3_3_26;
  input is_br_check;
  input cpu_reset;
  input symbol_edge__8;
  input [0:0]\bit_counter_reg[1]_0 ;

  wire [11:0]ADDRARDADDR;
  wire [0:0]D;
  wire [0:0]DI;
  wire [10:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire VCC_1;
  wire [1:0]WEA;
  wire [13:0]addra;
  wire \alu_register_q[16]_i_2_n_1 ;
  wire \alu_register_q[17]_i_2_n_1 ;
  wire \alu_register_q[18]_i_2_n_1 ;
  wire \alu_register_q[19]_i_2_n_1 ;
  wire \alu_register_q[19]_i_6 ;
  wire \alu_register_q[1]_i_2_n_1 ;
  wire \alu_register_q[20]_i_2_n_1 ;
  wire \alu_register_q[21]_i_2_n_1 ;
  wire \alu_register_q[22]_i_2_n_1 ;
  wire \alu_register_q[23]_i_2_n_1 ;
  wire \alu_register_q[24]_i_2_n_1 ;
  wire \alu_register_q[25]_i_2_n_1 ;
  wire \alu_register_q[26]_i_2_n_1 ;
  wire \alu_register_q[27]_i_2_n_1 ;
  wire \alu_register_q[28]_i_2_n_1 ;
  wire \alu_register_q[29]_i_2_n_1 ;
  wire \alu_register_q[31]_i_2_n_1 ;
  wire \alu_register_q[31]_i_4 ;
  wire \alu_register_q_reg[16] ;
  wire \alu_register_q_reg[16]_0 ;
  wire \alu_register_q_reg[17] ;
  wire \alu_register_q_reg[17]_0 ;
  wire \alu_register_q_reg[18] ;
  wire \alu_register_q_reg[18]_0 ;
  wire \alu_register_q_reg[19] ;
  wire \alu_register_q_reg[19]_0 ;
  wire \alu_register_q_reg[1] ;
  wire \alu_register_q_reg[1]_0 ;
  wire \alu_register_q_reg[20] ;
  wire \alu_register_q_reg[20]_0 ;
  wire \alu_register_q_reg[21] ;
  wire \alu_register_q_reg[21]_0 ;
  wire \alu_register_q_reg[22] ;
  wire \alu_register_q_reg[22]_0 ;
  wire \alu_register_q_reg[23] ;
  wire \alu_register_q_reg[23]_0 ;
  wire \alu_register_q_reg[24] ;
  wire \alu_register_q_reg[24]_0 ;
  wire \alu_register_q_reg[25] ;
  wire \alu_register_q_reg[25]_0 ;
  wire \alu_register_q_reg[26] ;
  wire \alu_register_q_reg[26]_0 ;
  wire \alu_register_q_reg[27] ;
  wire \alu_register_q_reg[27]_0 ;
  wire \alu_register_q_reg[28] ;
  wire \alu_register_q_reg[28]_0 ;
  wire \alu_register_q_reg[29] ;
  wire \alu_register_q_reg[29]_0 ;
  wire \alu_register_q_reg[30] ;
  wire \alu_register_q_reg[30]_0 ;
  wire \alu_register_q_reg[31] ;
  wire \alu_register_q_reg[31]_0 ;
  wire \alu_register_q_reg[7] ;
  wire \alu_register_q_reg[7]_0 ;
  wire [30:0]b_mux_out;
  wire \bit_counter[3]_i_10_n_1 ;
  wire \bit_counter[3]_i_11_n_1 ;
  wire \bit_counter[3]_i_9_0 ;
  wire \bit_counter[3]_i_9_n_1 ;
  wire \bit_counter_reg[1] ;
  wire [0:0]\bit_counter_reg[1]_0 ;
  wire br_pred_taken_register_q;
  wire br_taken_check;
  wire br_taken_reg_i_1;
  wire br_taken_reg_i_2_n_1;
  wire branch_comp_br_un;
  wire \clock_counter[9]_i_3__0_n_1 ;
  wire \clock_counter[9]_i_5__0_n_1 ;
  wire \clock_counter[9]_i_6_n_1 ;
  wire correct_prediction_counter0;
  wire \correct_prediction_counter_reg[0] ;
  wire \correct_prediction_counter_reg[0]_0 ;
  wire \counter_reg[1] ;
  wire \counter_reg[1]_0 ;
  wire [1:0]\counter_reg[3] ;
  wire cpu_reset;
  wire \cycle_counter[0]_i_3_n_1 ;
  wire \cycle_counter[0]_i_4_n_1 ;
  wire \cycle_counter[0]_i_5_0 ;
  wire \cycle_counter[0]_i_5_n_1 ;
  wire [30:0]data11;
  wire [10:0]doutb;
  wire imem_ena;
  wire [0:0]\instruction_decode_register_q_reg[12] ;
  wire [0:0]\instruction_decode_register_q_reg[12]_0 ;
  wire [0:0]\instruction_decode_register_q_reg[13] ;
  wire [0:0]\instruction_decode_register_q_reg[13]_0 ;
  wire [0:0]\instruction_decode_register_q_reg[13]_1 ;
  wire [0:0]\instruction_decode_register_q_reg[13]_2 ;
  wire [1:0]\instruction_decode_register_q_reg[13]_3 ;
  wire [0:0]\instruction_decode_register_q_reg[13]_4 ;
  wire [0:0]\instruction_decode_register_q_reg[13]_5 ;
  wire [1:0]\instruction_decode_register_q_reg[14] ;
  wire [0:0]\instruction_decode_register_q_reg[14]_0 ;
  wire [0:0]\instruction_decode_register_q_reg[14]_1 ;
  wire [0:0]\instruction_decode_register_q_reg[3] ;
  wire [0:0]\instruction_decode_register_q_reg[3]_0 ;
  wire \instruction_decode_register_q_reg[6] ;
  wire \instruction_decode_register_q_reg[6]_0 ;
  wire is_br_check;
  wire mem_reg_0_0;
  wire mem_reg_0_0_0;
  wire mem_reg_0_0_1;
  wire mem_reg_0_0_2;
  wire mem_reg_0_0_i_141_n_1;
  wire mem_reg_0_0_i_19_n_1;
  wire mem_reg_0_0_i_20_n_1;
  wire mem_reg_0_0_i_25_n_1;
  wire mem_reg_0_0_i_28_n_1;
  wire mem_reg_0_0_i_31_n_1;
  wire mem_reg_0_0_i_34_n_1;
  wire mem_reg_0_0_i_37_n_1;
  wire mem_reg_0_0_i_3_0;
  wire mem_reg_0_0_i_40_n_1;
  wire mem_reg_0_0_i_43_n_1;
  wire mem_reg_0_0_i_46_n_1;
  wire mem_reg_0_0_i_49_n_1;
  wire mem_reg_0_0_i_52_n_1;
  wire mem_reg_0_0_i_55_n_1;
  wire mem_reg_0_0_i_58_n_1;
  wire mem_reg_0_0_i_61__0_n_1;
  wire mem_reg_1_3;
  wire mem_reg_2_0;
  wire mem_reg_2_0_0;
  wire mem_reg_2_1;
  wire mem_reg_2_1_0;
  wire mem_reg_2_1_1;
  wire mem_reg_2_1_2;
  wire mem_reg_2_1_3;
  wire mem_reg_2_1_4;
  wire mem_reg_2_1_5;
  wire mem_reg_2_1_6;
  wire mem_reg_2_2;
  wire mem_reg_2_2_0;
  wire mem_reg_2_3;
  wire mem_reg_2_3_0;
  wire mem_reg_2_3_1;
  wire mem_reg_2_3_2;
  wire mem_reg_2_3_3;
  wire mem_reg_3_0;
  wire mem_reg_3_0_0;
  wire mem_reg_3_0_1;
  wire mem_reg_3_0_2;
  wire mem_reg_3_3;
  wire [0:0]mem_reg_3_3_0;
  wire mem_reg_3_3_1;
  wire mem_reg_3_3_10;
  wire mem_reg_3_3_11;
  wire mem_reg_3_3_12;
  wire mem_reg_3_3_13;
  wire mem_reg_3_3_14;
  wire mem_reg_3_3_15;
  wire mem_reg_3_3_16;
  wire mem_reg_3_3_17;
  wire mem_reg_3_3_18;
  wire mem_reg_3_3_19;
  wire mem_reg_3_3_2;
  wire mem_reg_3_3_20;
  wire mem_reg_3_3_21;
  wire [7:0]mem_reg_3_3_22;
  wire mem_reg_3_3_23;
  wire mem_reg_3_3_24;
  wire [0:0]mem_reg_3_3_25;
  wire [0:0]mem_reg_3_3_26;
  wire mem_reg_3_3_3;
  wire mem_reg_3_3_4;
  wire mem_reg_3_3_5;
  wire mem_reg_3_3_6;
  wire mem_reg_3_3_7;
  wire mem_reg_3_3_8;
  wire mem_reg_3_3_9;
  wire nop_mux_sel;
  wire out_i_9__0_n_1;
  wire [18:0]pc_mux_in3;
  wire [0:0]\pc_register_q_reg[11] ;
  wire [1:0]\pc_register_q_reg[16] ;
  wire [2:0]\pc_register_q_reg[19] ;
  wire rs1_mux_sel;
  wire \rs1_register_q[31]_i_10_n_1 ;
  wire \rs1_register_q[31]_i_9_n_1 ;
  wire rs2_mux_sel;
  wire \rs2_register_q[31]_i_10_n_1 ;
  wire [8:0]\rs2_register_q[31]_i_4_0 ;
  wire \rs2_register_q[31]_i_4_1 ;
  wire \rs2_register_q[31]_i_9_n_1 ;
  wire [0:0]\signal_in_delay_reg[0] ;
  wire symbol_edge__8;
  wire tx_running__2;
  wire uart_rx_data_out_ready;
  wire [2:0]x_alu_sel;

  VCC VCC
       (.P(VCC_1));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[16]_i_1 
       (.I0(\alu_register_q[16]_i_2_n_1 ),
        .I1(x_alu_sel[2]),
        .I2(\alu_register_q_reg[16] ),
        .I3(mem_reg_3_3_0),
        .I4(\alu_register_q_reg[16]_0 ),
        .O(pc_mux_in3[3]));
  LUT4 #(
    .INIT(16'hE200)) 
    \alu_register_q[16]_i_2 
       (.I0(b_mux_out[15]),
        .I1(x_alu_sel[0]),
        .I2(data11[15]),
        .I3(x_alu_sel[1]),
        .O(\alu_register_q[16]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[17]_i_1 
       (.I0(\alu_register_q[17]_i_2_n_1 ),
        .I1(x_alu_sel[2]),
        .I2(\alu_register_q_reg[17] ),
        .I3(mem_reg_3_3_0),
        .I4(\alu_register_q_reg[17]_0 ),
        .O(pc_mux_in3[4]));
  LUT4 #(
    .INIT(16'hE200)) 
    \alu_register_q[17]_i_2 
       (.I0(b_mux_out[16]),
        .I1(x_alu_sel[0]),
        .I2(data11[16]),
        .I3(x_alu_sel[1]),
        .O(\alu_register_q[17]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[18]_i_1 
       (.I0(\alu_register_q[18]_i_2_n_1 ),
        .I1(x_alu_sel[2]),
        .I2(\alu_register_q_reg[18] ),
        .I3(mem_reg_3_3_0),
        .I4(\alu_register_q_reg[18]_0 ),
        .O(pc_mux_in3[5]));
  LUT4 #(
    .INIT(16'hE200)) 
    \alu_register_q[18]_i_2 
       (.I0(b_mux_out[17]),
        .I1(x_alu_sel[0]),
        .I2(data11[17]),
        .I3(x_alu_sel[1]),
        .O(\alu_register_q[18]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[19]_i_1 
       (.I0(\alu_register_q[19]_i_2_n_1 ),
        .I1(x_alu_sel[2]),
        .I2(\alu_register_q_reg[19] ),
        .I3(mem_reg_3_3_0),
        .I4(\alu_register_q_reg[19]_0 ),
        .O(pc_mux_in3[6]));
  LUT4 #(
    .INIT(16'hE200)) 
    \alu_register_q[19]_i_2 
       (.I0(b_mux_out[18]),
        .I1(x_alu_sel[0]),
        .I2(data11[18]),
        .I3(x_alu_sel[1]),
        .O(\alu_register_q[19]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[1]_i_1 
       (.I0(\alu_register_q[1]_i_2_n_1 ),
        .I1(x_alu_sel[2]),
        .I2(\alu_register_q_reg[1] ),
        .I3(mem_reg_3_3_0),
        .I4(\alu_register_q_reg[1]_0 ),
        .O(pc_mux_in3[0]));
  LUT4 #(
    .INIT(16'hE200)) 
    \alu_register_q[1]_i_2 
       (.I0(b_mux_out[0]),
        .I1(x_alu_sel[0]),
        .I2(data11[0]),
        .I3(x_alu_sel[1]),
        .O(\alu_register_q[1]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[20]_i_1 
       (.I0(\alu_register_q[20]_i_2_n_1 ),
        .I1(x_alu_sel[2]),
        .I2(\alu_register_q_reg[20] ),
        .I3(mem_reg_3_3_0),
        .I4(\alu_register_q_reg[20]_0 ),
        .O(pc_mux_in3[7]));
  LUT4 #(
    .INIT(16'hE200)) 
    \alu_register_q[20]_i_2 
       (.I0(b_mux_out[19]),
        .I1(x_alu_sel[0]),
        .I2(data11[19]),
        .I3(x_alu_sel[1]),
        .O(\alu_register_q[20]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[21]_i_1 
       (.I0(\alu_register_q[21]_i_2_n_1 ),
        .I1(x_alu_sel[2]),
        .I2(\alu_register_q_reg[21] ),
        .I3(mem_reg_3_3_0),
        .I4(\alu_register_q_reg[21]_0 ),
        .O(pc_mux_in3[8]));
  LUT4 #(
    .INIT(16'hE200)) 
    \alu_register_q[21]_i_2 
       (.I0(b_mux_out[20]),
        .I1(x_alu_sel[0]),
        .I2(data11[20]),
        .I3(x_alu_sel[1]),
        .O(\alu_register_q[21]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[22]_i_1 
       (.I0(\alu_register_q[22]_i_2_n_1 ),
        .I1(x_alu_sel[2]),
        .I2(\alu_register_q_reg[22] ),
        .I3(mem_reg_3_3_0),
        .I4(\alu_register_q_reg[22]_0 ),
        .O(pc_mux_in3[9]));
  LUT4 #(
    .INIT(16'hE200)) 
    \alu_register_q[22]_i_2 
       (.I0(b_mux_out[21]),
        .I1(x_alu_sel[0]),
        .I2(data11[21]),
        .I3(x_alu_sel[1]),
        .O(\alu_register_q[22]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[23]_i_1 
       (.I0(\alu_register_q[23]_i_2_n_1 ),
        .I1(x_alu_sel[2]),
        .I2(\alu_register_q_reg[23] ),
        .I3(mem_reg_3_3_0),
        .I4(\alu_register_q_reg[23]_0 ),
        .O(pc_mux_in3[10]));
  LUT4 #(
    .INIT(16'hE200)) 
    \alu_register_q[23]_i_2 
       (.I0(b_mux_out[22]),
        .I1(x_alu_sel[0]),
        .I2(data11[22]),
        .I3(x_alu_sel[1]),
        .O(\alu_register_q[23]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[24]_i_1 
       (.I0(\alu_register_q[24]_i_2_n_1 ),
        .I1(x_alu_sel[2]),
        .I2(\alu_register_q_reg[24] ),
        .I3(mem_reg_3_3_0),
        .I4(\alu_register_q_reg[24]_0 ),
        .O(pc_mux_in3[11]));
  LUT4 #(
    .INIT(16'hE200)) 
    \alu_register_q[24]_i_2 
       (.I0(b_mux_out[23]),
        .I1(x_alu_sel[0]),
        .I2(data11[23]),
        .I3(x_alu_sel[1]),
        .O(\alu_register_q[24]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[25]_i_1 
       (.I0(\alu_register_q[25]_i_2_n_1 ),
        .I1(x_alu_sel[2]),
        .I2(\alu_register_q_reg[25] ),
        .I3(mem_reg_3_3_0),
        .I4(\alu_register_q_reg[25]_0 ),
        .O(pc_mux_in3[12]));
  LUT4 #(
    .INIT(16'hE200)) 
    \alu_register_q[25]_i_2 
       (.I0(b_mux_out[24]),
        .I1(x_alu_sel[0]),
        .I2(data11[24]),
        .I3(x_alu_sel[1]),
        .O(\alu_register_q[25]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[26]_i_1 
       (.I0(\alu_register_q[26]_i_2_n_1 ),
        .I1(x_alu_sel[2]),
        .I2(\alu_register_q_reg[26] ),
        .I3(mem_reg_3_3_0),
        .I4(\alu_register_q_reg[26]_0 ),
        .O(pc_mux_in3[13]));
  LUT4 #(
    .INIT(16'hE200)) 
    \alu_register_q[26]_i_2 
       (.I0(b_mux_out[25]),
        .I1(x_alu_sel[0]),
        .I2(data11[25]),
        .I3(x_alu_sel[1]),
        .O(\alu_register_q[26]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[27]_i_1 
       (.I0(\alu_register_q[27]_i_2_n_1 ),
        .I1(x_alu_sel[2]),
        .I2(\alu_register_q_reg[27] ),
        .I3(mem_reg_3_3_0),
        .I4(\alu_register_q_reg[27]_0 ),
        .O(pc_mux_in3[14]));
  LUT4 #(
    .INIT(16'hE200)) 
    \alu_register_q[27]_i_2 
       (.I0(b_mux_out[26]),
        .I1(x_alu_sel[0]),
        .I2(data11[26]),
        .I3(x_alu_sel[1]),
        .O(\alu_register_q[27]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[28]_i_1 
       (.I0(\alu_register_q[28]_i_2_n_1 ),
        .I1(x_alu_sel[2]),
        .I2(\alu_register_q_reg[28] ),
        .I3(mem_reg_3_3_0),
        .I4(\alu_register_q_reg[28]_0 ),
        .O(pc_mux_in3[15]));
  LUT4 #(
    .INIT(16'hE200)) 
    \alu_register_q[28]_i_2 
       (.I0(b_mux_out[27]),
        .I1(x_alu_sel[0]),
        .I2(data11[27]),
        .I3(x_alu_sel[1]),
        .O(\alu_register_q[28]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[29]_i_1 
       (.I0(\alu_register_q[29]_i_2_n_1 ),
        .I1(x_alu_sel[2]),
        .I2(\alu_register_q_reg[29] ),
        .I3(mem_reg_3_3_0),
        .I4(\alu_register_q_reg[29]_0 ),
        .O(pc_mux_in3[16]));
  LUT4 #(
    .INIT(16'hE200)) 
    \alu_register_q[29]_i_2 
       (.I0(b_mux_out[28]),
        .I1(x_alu_sel[0]),
        .I2(data11[28]),
        .I3(x_alu_sel[1]),
        .O(\alu_register_q[29]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[31]_i_1 
       (.I0(\alu_register_q[31]_i_2_n_1 ),
        .I1(x_alu_sel[2]),
        .I2(\alu_register_q_reg[31] ),
        .I3(mem_reg_3_3_0),
        .I4(\alu_register_q_reg[31]_0 ),
        .O(pc_mux_in3[18]));
  LUT4 #(
    .INIT(16'hE200)) 
    \alu_register_q[31]_i_2 
       (.I0(b_mux_out[30]),
        .I1(x_alu_sel[0]),
        .I2(data11[30]),
        .I3(x_alu_sel[1]),
        .O(\alu_register_q[31]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \alu_register_q[7]_i_1 
       (.I0(mem_reg_0_0_i_46_n_1),
        .I1(x_alu_sel[2]),
        .I2(\alu_register_q_reg[7] ),
        .I3(mem_reg_3_3_0),
        .I4(\alu_register_q_reg[7]_0 ),
        .O(D));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \bit_counter[2]_i_1 
       (.I0(cpu_reset),
        .I1(tx_running__2),
        .I2(\bit_counter[3]_i_9_0 ),
        .I3(\instruction_decode_register_q_reg[6] ),
        .I4(mem_reg_0_0_i_3_0),
        .I5(uart_rx_data_out_ready),
        .O(SR));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bit_counter[3]_i_10 
       (.I0(pc_mux_in3[16]),
        .I1(pc_mux_in3[15]),
        .I2(pc_mux_in3[4]),
        .I3(pc_mux_in3[3]),
        .O(\bit_counter[3]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \bit_counter[3]_i_11 
       (.I0(ADDRARDADDR[11]),
        .I1(ADDRARDADDR[4]),
        .I2(ADDRARDADDR[8]),
        .I3(pc_mux_in3[2]),
        .I4(ADDRARDADDR[6]),
        .I5(ADDRARDADDR[9]),
        .O(\bit_counter[3]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \bit_counter[3]_i_5 
       (.I0(addra[3]),
        .I1(pc_mux_in3[14]),
        .I2(\cycle_counter[0]_i_5_n_1 ),
        .I3(pc_mux_in3[0]),
        .I4(addra[2]),
        .I5(\bit_counter[3]_i_9_n_1 ),
        .O(\bit_counter[3]_i_9_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \bit_counter[3]_i_6 
       (.I0(mem_reg_3_3_24),
        .I1(\bit_counter[3]_i_10_n_1 ),
        .I2(pc_mux_in3[6]),
        .I3(addra[0]),
        .I4(pc_mux_in3[5]),
        .I5(mem_reg_3_3_25),
        .O(\instruction_decode_register_q_reg[6] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \bit_counter[3]_i_7 
       (.I0(\bit_counter[3]_i_11_n_1 ),
        .I1(ADDRARDADDR[7]),
        .I2(ADDRARDADDR[10]),
        .I3(D),
        .I4(pc_mux_in3[1]),
        .O(mem_reg_0_0_i_3_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \bit_counter[3]_i_9 
       (.I0(addra[1]),
        .I1(pc_mux_in3[17]),
        .I2(pc_mux_in3[18]),
        .I3(pc_mux_in3[7]),
        .O(\bit_counter[3]_i_9_n_1 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0)) 
    br_taken_reg
       (.CLR(\correct_prediction_counter_reg[0]_0 ),
        .D(\correct_prediction_counter_reg[0] ),
        .G(br_taken_reg_i_2_n_1),
        .GE(VCC_1),
        .Q(br_taken_check));
  LUT2 #(
    .INIT(4'hB)) 
    br_taken_reg_i_2
       (.I0(mem_reg_3_3_22[7]),
        .I1(mem_reg_3_3_22[6]),
        .O(br_taken_reg_i_2_n_1));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    br_taken_reg_i_5
       (.I0(mem_reg_3_3_22[6]),
        .I1(mem_reg_3_3_22[7]),
        .I2(br_taken_reg_i_1),
        .I3(mem_reg_3_3_22[2]),
        .I4(mem_reg_3_3_22[4]),
        .I5(mem_reg_3_3_22[1]),
        .O(branch_comp_br_un));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAB)) 
    \clock_counter[9]_i_1 
       (.I0(cpu_reset),
        .I1(uart_rx_data_out_ready),
        .I2(mem_reg_0_0_i_3_0),
        .I3(\clock_counter[9]_i_3__0_n_1 ),
        .I4(tx_running__2),
        .I5(symbol_edge__8),
        .O(\signal_in_delay_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \clock_counter[9]_i_3__0 
       (.I0(\bit_counter[3]_i_9_n_1 ),
        .I1(\clock_counter[9]_i_5__0_n_1 ),
        .I2(\cycle_counter[0]_i_5_n_1 ),
        .I3(\clock_counter[9]_i_6_n_1 ),
        .I4(\bit_counter[3]_i_10_n_1 ),
        .I5(mem_reg_3_3_24),
        .O(\clock_counter[9]_i_3__0_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clock_counter[9]_i_5__0 
       (.I0(pc_mux_in3[14]),
        .I1(addra[3]),
        .I2(pc_mux_in3[0]),
        .I3(addra[2]),
        .O(\clock_counter[9]_i_5__0_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clock_counter[9]_i_6 
       (.I0(pc_mux_in3[6]),
        .I1(addra[0]),
        .I2(pc_mux_in3[5]),
        .I3(mem_reg_3_3_25),
        .O(\clock_counter[9]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'h90)) 
    \correct_prediction_counter[0]_i_1 
       (.I0(br_taken_check),
        .I1(br_pred_taken_register_q),
        .I2(is_br_check),
        .O(correct_prediction_counter0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \counter[1]_i_1 
       (.I0(\counter_reg[3] [0]),
        .I1(tx_running__2),
        .I2(\bit_counter[3]_i_9_0 ),
        .I3(\instruction_decode_register_q_reg[6] ),
        .I4(mem_reg_0_0_i_3_0),
        .I5(uart_rx_data_out_ready),
        .O(\counter_reg[1] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \counter[3]_i_1 
       (.I0(\counter_reg[3] [1]),
        .I1(tx_running__2),
        .I2(\bit_counter[3]_i_9_0 ),
        .I3(\instruction_decode_register_q_reg[6] ),
        .I4(mem_reg_0_0_i_3_0),
        .I5(uart_rx_data_out_ready),
        .O(\counter_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cycle_counter[0]_i_1 
       (.I0(mem_reg_0_0_i_3_0),
        .I1(\cycle_counter[0]_i_3_n_1 ),
        .I2(\cycle_counter[0]_i_4_n_1 ),
        .I3(\cycle_counter[0]_i_5_n_1 ),
        .O(\cycle_counter[0]_i_5_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cycle_counter[0]_i_3 
       (.I0(mem_reg_3_3_25),
        .I1(pc_mux_in3[5]),
        .I2(addra[0]),
        .I3(pc_mux_in3[6]),
        .I4(\bit_counter[3]_i_10_n_1 ),
        .O(\cycle_counter[0]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \cycle_counter[0]_i_4 
       (.I0(addra[3]),
        .I1(pc_mux_in3[14]),
        .I2(\bit_counter[3]_i_9_n_1 ),
        .I3(pc_mux_in3[0]),
        .I4(addra[2]),
        .O(\cycle_counter[0]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cycle_counter[0]_i_5 
       (.I0(pc_mux_in3[13]),
        .I1(pc_mux_in3[10]),
        .I2(pc_mux_in3[8]),
        .I3(pc_mux_in3[11]),
        .I4(pc_mux_in3[9]),
        .I5(pc_mux_in3[12]),
        .O(\cycle_counter[0]_i_5_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \instruction_decode_register_q[15]_i_2 
       (.I0(nop_mux_sel),
        .I1(doutb[0]),
        .I2(Q[10]),
        .O(mem_reg_1_3));
  LUT3 #(
    .INIT(8'hFB)) 
    \instruction_decode_register_q[16]_i_2 
       (.I0(nop_mux_sel),
        .I1(doutb[1]),
        .I2(Q[10]),
        .O(mem_reg_2_0));
  LUT3 #(
    .INIT(8'hFB)) 
    \instruction_decode_register_q[17]_i_2 
       (.I0(nop_mux_sel),
        .I1(doutb[2]),
        .I2(Q[10]),
        .O(mem_reg_2_0_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \instruction_decode_register_q[18]_i_2 
       (.I0(nop_mux_sel),
        .I1(doutb[3]),
        .I2(Q[10]),
        .O(mem_reg_2_1));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \instruction_decode_register_q[19]_i_2 
       (.I0(nop_mux_sel),
        .I1(doutb[4]),
        .I2(Q[10]),
        .O(mem_reg_2_1_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \instruction_decode_register_q[20]_i_2 
       (.I0(nop_mux_sel),
        .I1(doutb[5]),
        .I2(Q[10]),
        .O(mem_reg_2_2));
  LUT3 #(
    .INIT(8'hFB)) 
    \instruction_decode_register_q[21]_i_2 
       (.I0(nop_mux_sel),
        .I1(doutb[6]),
        .I2(Q[10]),
        .O(mem_reg_2_2_0));
  LUT3 #(
    .INIT(8'hFB)) 
    \instruction_decode_register_q[22]_i_2 
       (.I0(nop_mux_sel),
        .I1(doutb[7]),
        .I2(Q[10]),
        .O(mem_reg_2_3));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \instruction_decode_register_q[23]_i_2 
       (.I0(nop_mux_sel),
        .I1(doutb[8]),
        .I2(Q[10]),
        .O(mem_reg_2_3_0));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \instruction_decode_register_q[24]_i_2 
       (.I0(nop_mux_sel),
        .I1(doutb[9]),
        .I2(Q[10]),
        .O(mem_reg_3_0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    mem_reg_0_0_i_1
       (.I0(mem_reg_0_0_i_19_n_1),
        .I1(pc_mux_in3[15]),
        .I2(mem_reg_3_3_22[4]),
        .I3(mem_reg_3_3_22[2]),
        .I4(mem_reg_3_3_22[0]),
        .I5(mem_reg_3_3_22[1]),
        .O(\instruction_decode_register_q_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_10
       (.I0(mem_reg_0_0_i_46_n_1),
        .I1(x_alu_sel[2]),
        .I2(\alu_register_q_reg[7] ),
        .I3(mem_reg_3_3_0),
        .I4(\alu_register_q_reg[7]_0 ),
        .O(\instruction_decode_register_q_reg[3] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_10__0
       (.I0(mem_reg_0_0_i_46_n_1),
        .I1(x_alu_sel[2]),
        .I2(\alu_register_q_reg[7] ),
        .I3(mem_reg_3_3_0),
        .I4(\alu_register_q_reg[7]_0 ),
        .O(ADDRARDADDR[5]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_11
       (.I0(mem_reg_0_0_i_49_n_1),
        .I1(x_alu_sel[2]),
        .I2(mem_reg_3_3_8),
        .I3(mem_reg_3_3_0),
        .I4(mem_reg_3_3_9),
        .O(addra[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_11__0
       (.I0(mem_reg_0_0_i_49_n_1),
        .I1(x_alu_sel[2]),
        .I2(mem_reg_3_3_8),
        .I3(mem_reg_3_3_0),
        .I4(mem_reg_3_3_9),
        .O(ADDRARDADDR[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_12
       (.I0(mem_reg_0_0_i_52_n_1),
        .I1(x_alu_sel[2]),
        .I2(mem_reg_3_3_14),
        .I3(mem_reg_3_3_0),
        .I4(mem_reg_3_3_15),
        .O(addra[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_12__0
       (.I0(mem_reg_0_0_i_52_n_1),
        .I1(x_alu_sel[2]),
        .I2(mem_reg_3_3_14),
        .I3(mem_reg_3_3_0),
        .I4(mem_reg_3_3_15),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_13
       (.I0(mem_reg_0_0_i_55_n_1),
        .I1(x_alu_sel[2]),
        .I2(mem_reg_3_3_18),
        .I3(mem_reg_3_3_0),
        .I4(mem_reg_3_3_19),
        .O(addra[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_13__0
       (.I0(mem_reg_0_0_i_55_n_1),
        .I1(x_alu_sel[2]),
        .I2(mem_reg_3_3_18),
        .I3(mem_reg_3_3_0),
        .I4(mem_reg_3_3_19),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_14
       (.I0(mem_reg_0_0_i_58_n_1),
        .I1(x_alu_sel[2]),
        .I2(mem_reg_3_3),
        .I3(mem_reg_3_3_0),
        .I4(mem_reg_3_3_1),
        .O(addra[1]));
  LUT4 #(
    .INIT(16'h0075)) 
    mem_reg_0_0_i_141
       (.I0(mem_reg_3_3_22[4]),
        .I1(br_taken_check),
        .I2(br_pred_taken_register_q),
        .I3(mem_reg_3_3_22[1]),
        .O(mem_reg_0_0_i_141_n_1));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_14__0
       (.I0(mem_reg_0_0_i_58_n_1),
        .I1(x_alu_sel[2]),
        .I2(mem_reg_3_3),
        .I3(mem_reg_3_3_0),
        .I4(mem_reg_3_3_1),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_15
       (.I0(mem_reg_0_0_i_61__0_n_1),
        .I1(x_alu_sel[2]),
        .I2(mem_reg_3_3_6),
        .I3(mem_reg_3_3_0),
        .I4(mem_reg_3_3_7),
        .O(addra[0]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_15__0
       (.I0(mem_reg_0_0_i_61__0_n_1),
        .I1(x_alu_sel[2]),
        .I2(mem_reg_3_3_6),
        .I3(mem_reg_3_3_0),
        .I4(mem_reg_3_3_7),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'h0000000000010101)) 
    mem_reg_0_0_i_18
       (.I0(mem_reg_3_3_24),
        .I1(pc_mux_in3[0]),
        .I2(mem_reg_3_3_25),
        .I3(mem_reg_3_3_22[5]),
        .I4(mem_reg_3_3_22[6]),
        .I5(mem_reg_3_3_22[7]),
        .O(\instruction_decode_register_q_reg[12]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_0_0_i_19
       (.I0(pc_mux_in3[17]),
        .I1(pc_mux_in3[18]),
        .O(mem_reg_0_0_i_19_n_1));
  LUT4 #(
    .INIT(16'h0008)) 
    mem_reg_0_0_i_1__0
       (.I0(pc_mux_in3[16]),
        .I1(mem_reg_3_3_26),
        .I2(mem_reg_0_0_i_19_n_1),
        .I3(mem_reg_3_3_24),
        .O(imem_ena));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_2
       (.I0(mem_reg_0_0_i_20_n_1),
        .I1(x_alu_sel[2]),
        .I2(mem_reg_3_3_4),
        .I3(mem_reg_3_3_0),
        .I4(mem_reg_3_3_5),
        .O(pc_mux_in3[2]));
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_0_0_i_20
       (.I0(b_mux_out[14]),
        .I1(x_alu_sel[0]),
        .I2(data11[14]),
        .I3(x_alu_sel[1]),
        .O(mem_reg_0_0_i_20_n_1));
  LUT5 #(
    .INIT(32'h00000455)) 
    mem_reg_0_0_i_21
       (.I0(mem_reg_3_3_22[1]),
        .I1(br_pred_taken_register_q),
        .I2(br_taken_check),
        .I3(mem_reg_3_3_22[4]),
        .I4(mem_reg_3_3_23),
        .O(x_alu_sel[2]));
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_0_0_i_25
       (.I0(b_mux_out[13]),
        .I1(x_alu_sel[0]),
        .I2(data11[13]),
        .I3(x_alu_sel[1]),
        .O(mem_reg_0_0_i_25_n_1));
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_0_0_i_28
       (.I0(b_mux_out[12]),
        .I1(x_alu_sel[0]),
        .I2(data11[12]),
        .I3(x_alu_sel[1]),
        .O(mem_reg_0_0_i_28_n_1));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_2__0
       (.I0(mem_reg_0_0_i_20_n_1),
        .I1(x_alu_sel[2]),
        .I2(mem_reg_3_3_4),
        .I3(mem_reg_3_3_0),
        .I4(mem_reg_3_3_5),
        .O(addra[13]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_3
       (.I0(mem_reg_0_0_i_25_n_1),
        .I1(x_alu_sel[2]),
        .I2(mem_reg_3_3_12),
        .I3(mem_reg_3_3_0),
        .I4(mem_reg_3_3_13),
        .O(pc_mux_in3[1]));
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_0_0_i_31
       (.I0(b_mux_out[11]),
        .I1(x_alu_sel[0]),
        .I2(data11[11]),
        .I3(x_alu_sel[1]),
        .O(mem_reg_0_0_i_31_n_1));
  LUT6 #(
    .INIT(64'h0000000000010101)) 
    mem_reg_0_0_i_32__0
       (.I0(mem_reg_3_3_24),
        .I1(pc_mux_in3[0]),
        .I2(mem_reg_3_3_25),
        .I3(mem_reg_3_3_22[5]),
        .I4(mem_reg_3_3_22[6]),
        .I5(mem_reg_3_3_22[7]),
        .O(WEA[0]));
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_0_0_i_34
       (.I0(b_mux_out[10]),
        .I1(x_alu_sel[0]),
        .I2(data11[10]),
        .I3(x_alu_sel[1]),
        .O(mem_reg_0_0_i_34_n_1));
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_0_0_i_37
       (.I0(b_mux_out[9]),
        .I1(x_alu_sel[0]),
        .I2(data11[9]),
        .I3(x_alu_sel[1]),
        .O(mem_reg_0_0_i_37_n_1));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_3__0
       (.I0(mem_reg_0_0_i_25_n_1),
        .I1(x_alu_sel[2]),
        .I2(mem_reg_3_3_12),
        .I3(mem_reg_3_3_0),
        .I4(mem_reg_3_3_13),
        .O(addra[12]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_4
       (.I0(mem_reg_0_0_i_28_n_1),
        .I1(x_alu_sel[2]),
        .I2(mem_reg_3_3_16),
        .I3(mem_reg_3_3_0),
        .I4(mem_reg_3_3_17),
        .O(addra[11]));
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_0_0_i_40
       (.I0(b_mux_out[8]),
        .I1(x_alu_sel[0]),
        .I2(data11[8]),
        .I3(x_alu_sel[1]),
        .O(mem_reg_0_0_i_40_n_1));
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_0_0_i_43
       (.I0(b_mux_out[7]),
        .I1(x_alu_sel[0]),
        .I2(data11[7]),
        .I3(x_alu_sel[1]),
        .O(mem_reg_0_0_i_43_n_1));
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_0_0_i_46
       (.I0(b_mux_out[6]),
        .I1(x_alu_sel[0]),
        .I2(data11[6]),
        .I3(x_alu_sel[1]),
        .O(mem_reg_0_0_i_46_n_1));
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_0_0_i_49
       (.I0(b_mux_out[5]),
        .I1(x_alu_sel[0]),
        .I2(data11[5]),
        .I3(x_alu_sel[1]),
        .O(mem_reg_0_0_i_49_n_1));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_4__0
       (.I0(mem_reg_0_0_i_28_n_1),
        .I1(x_alu_sel[2]),
        .I2(mem_reg_3_3_16),
        .I3(mem_reg_3_3_0),
        .I4(mem_reg_3_3_17),
        .O(ADDRARDADDR[11]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_5
       (.I0(mem_reg_0_0_i_31_n_1),
        .I1(x_alu_sel[2]),
        .I2(mem_reg_0_0_1),
        .I3(mem_reg_3_3_0),
        .I4(mem_reg_0_0_2),
        .O(ADDRARDADDR[10]));
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_0_0_i_52
       (.I0(b_mux_out[4]),
        .I1(x_alu_sel[0]),
        .I2(data11[4]),
        .I3(x_alu_sel[1]),
        .O(mem_reg_0_0_i_52_n_1));
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_0_0_i_55
       (.I0(b_mux_out[3]),
        .I1(x_alu_sel[0]),
        .I2(data11[3]),
        .I3(x_alu_sel[1]),
        .O(mem_reg_0_0_i_55_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_56__0
       (.I0(Q[6]),
        .I1(mem_reg_2_0),
        .O(\pc_register_q_reg[16] [1]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_57__0
       (.I0(Q[5]),
        .I1(mem_reg_1_3),
        .O(\pc_register_q_reg[16] [0]));
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_0_0_i_58
       (.I0(b_mux_out[2]),
        .I1(x_alu_sel[0]),
        .I2(data11[2]),
        .I3(x_alu_sel[1]),
        .O(mem_reg_0_0_i_58_n_1));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_5__0
       (.I0(mem_reg_0_0_i_31_n_1),
        .I1(x_alu_sel[2]),
        .I2(mem_reg_0_0_1),
        .I3(mem_reg_3_3_0),
        .I4(mem_reg_0_0_2),
        .O(addra[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_6
       (.I0(mem_reg_0_0_i_34_n_1),
        .I1(x_alu_sel[2]),
        .I2(mem_reg_3_3_2),
        .I3(mem_reg_3_3_0),
        .I4(mem_reg_3_3_3),
        .O(addra[9]));
  LUT4 #(
    .INIT(16'hE200)) 
    mem_reg_0_0_i_61__0
       (.I0(b_mux_out[1]),
        .I1(x_alu_sel[0]),
        .I2(data11[1]),
        .I3(x_alu_sel[1]),
        .O(mem_reg_0_0_i_61__0_n_1));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_64__0
       (.I0(Q[4]),
        .I1(mem_reg_2_2),
        .O(\pc_register_q_reg[11] ));
  LUT4 #(
    .INIT(16'hAABA)) 
    mem_reg_0_0_i_66
       (.I0(\alu_register_q[19]_i_6 ),
        .I1(br_taken_check),
        .I2(br_pred_taken_register_q),
        .I3(\correct_prediction_counter_reg[0]_0 ),
        .O(x_alu_sel[0]));
  LUT6 #(
    .INIT(64'h0000200000A22000)) 
    mem_reg_0_0_i_68
       (.I0(mem_reg_0_0_i_141_n_1),
        .I1(mem_reg_3_3_22[0]),
        .I2(mem_reg_3_3_22[3]),
        .I3(mem_reg_3_3_22[4]),
        .I4(mem_reg_3_3_22[2]),
        .I5(\alu_register_q[31]_i_4 ),
        .O(x_alu_sel[1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_6__0
       (.I0(mem_reg_0_0_i_34_n_1),
        .I1(x_alu_sel[2]),
        .I2(mem_reg_3_3_2),
        .I3(mem_reg_3_3_0),
        .I4(mem_reg_3_3_3),
        .O(ADDRARDADDR[9]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_7
       (.I0(mem_reg_0_0_i_37_n_1),
        .I1(x_alu_sel[2]),
        .I2(mem_reg_3_3_10),
        .I3(mem_reg_3_3_0),
        .I4(mem_reg_3_3_11),
        .O(addra[8]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_75
       (.I0(Q[3]),
        .I1(mem_reg_3_0),
        .O(S[3]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_0_0_i_76
       (.I0(Q[2]),
        .I1(mem_reg_2_3_0),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_77
       (.I0(Q[1]),
        .I1(mem_reg_2_3),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_78__0
       (.I0(Q[0]),
        .I1(mem_reg_2_2_0),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_7__0
       (.I0(mem_reg_0_0_i_37_n_1),
        .I1(x_alu_sel[2]),
        .I2(mem_reg_3_3_10),
        .I3(mem_reg_3_3_0),
        .I4(mem_reg_3_3_11),
        .O(ADDRARDADDR[8]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_8
       (.I0(mem_reg_0_0_i_40_n_1),
        .I1(x_alu_sel[2]),
        .I2(mem_reg_0_0),
        .I3(mem_reg_3_3_0),
        .I4(mem_reg_0_0_0),
        .O(ADDRARDADDR[7]));
  LUT3 #(
    .INIT(8'hFB)) 
    mem_reg_0_0_i_84
       (.I0(nop_mux_sel),
        .I1(doutb[10]),
        .I2(Q[10]),
        .O(DI));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_8__0
       (.I0(mem_reg_0_0_i_40_n_1),
        .I1(x_alu_sel[2]),
        .I2(mem_reg_0_0),
        .I3(mem_reg_3_3_0),
        .I4(mem_reg_0_0_0),
        .O(addra[7]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_9
       (.I0(mem_reg_0_0_i_43_n_1),
        .I1(x_alu_sel[2]),
        .I2(mem_reg_3_3_20),
        .I3(mem_reg_3_3_0),
        .I4(mem_reg_3_3_21),
        .O(addra[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_0_0_i_9__0
       (.I0(mem_reg_0_0_i_43_n_1),
        .I1(x_alu_sel[2]),
        .I2(mem_reg_3_3_20),
        .I3(mem_reg_3_3_0),
        .I4(mem_reg_3_3_21),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'h0000000000010101)) 
    mem_reg_0_1_i_3
       (.I0(mem_reg_3_3_24),
        .I1(pc_mux_in3[0]),
        .I2(mem_reg_3_3_25),
        .I3(mem_reg_3_3_22[5]),
        .I4(mem_reg_3_3_22[6]),
        .I5(mem_reg_3_3_22[7]),
        .O(\instruction_decode_register_q_reg[12] ));
  LUT6 #(
    .INIT(64'h0000000000010101)) 
    mem_reg_0_2_i_3
       (.I0(mem_reg_3_3_24),
        .I1(pc_mux_in3[0]),
        .I2(mem_reg_3_3_25),
        .I3(mem_reg_3_3_22[5]),
        .I4(mem_reg_3_3_22[6]),
        .I5(mem_reg_3_3_22[7]),
        .O(WEA[1]));
  LUT6 #(
    .INIT(64'h0000000000010110)) 
    mem_reg_1_0_i_3
       (.I0(mem_reg_3_3_24),
        .I1(pc_mux_in3[0]),
        .I2(mem_reg_3_3_25),
        .I3(mem_reg_3_3_22[6]),
        .I4(mem_reg_3_3_22[5]),
        .I5(mem_reg_3_3_22[7]),
        .O(\instruction_decode_register_q_reg[13]_3 [0]));
  LUT6 #(
    .INIT(64'h0000000000010110)) 
    mem_reg_1_0_i_3__0
       (.I0(mem_reg_3_3_24),
        .I1(pc_mux_in3[0]),
        .I2(mem_reg_3_3_25),
        .I3(mem_reg_3_3_22[6]),
        .I4(mem_reg_3_3_22[5]),
        .I5(mem_reg_3_3_22[7]),
        .O(\instruction_decode_register_q_reg[13]_5 ));
  LUT6 #(
    .INIT(64'h0000000000010110)) 
    mem_reg_1_1_i_3
       (.I0(mem_reg_3_3_24),
        .I1(pc_mux_in3[0]),
        .I2(mem_reg_3_3_25),
        .I3(mem_reg_3_3_22[6]),
        .I4(mem_reg_3_3_22[5]),
        .I5(mem_reg_3_3_22[7]),
        .O(\instruction_decode_register_q_reg[13]_4 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_1_2_i_1
       (.I0(mem_reg_0_0_i_46_n_1),
        .I1(x_alu_sel[2]),
        .I2(\alu_register_q_reg[7] ),
        .I3(mem_reg_3_3_0),
        .I4(\alu_register_q_reg[7]_0 ),
        .O(\instruction_decode_register_q_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0000000000010110)) 
    mem_reg_1_2_i_3__0
       (.I0(mem_reg_3_3_24),
        .I1(pc_mux_in3[0]),
        .I2(mem_reg_3_3_25),
        .I3(mem_reg_3_3_22[6]),
        .I4(mem_reg_3_3_22[5]),
        .I5(mem_reg_3_3_22[7]),
        .O(\instruction_decode_register_q_reg[13]_3 [1]));
  LUT6 #(
    .INIT(64'h0000001000000110)) 
    mem_reg_2_0_i_3
       (.I0(mem_reg_3_3_24),
        .I1(mem_reg_3_3_22[7]),
        .I2(pc_mux_in3[0]),
        .I3(mem_reg_3_3_22[6]),
        .I4(mem_reg_3_3_25),
        .I5(mem_reg_3_3_22[5]),
        .O(\instruction_decode_register_q_reg[14] [0]));
  LUT6 #(
    .INIT(64'h0000001000000110)) 
    mem_reg_2_0_i_3__0
       (.I0(mem_reg_3_3_24),
        .I1(mem_reg_3_3_22[7]),
        .I2(pc_mux_in3[0]),
        .I3(mem_reg_3_3_22[6]),
        .I4(mem_reg_3_3_25),
        .I5(mem_reg_3_3_22[5]),
        .O(\instruction_decode_register_q_reg[14]_1 ));
  LUT6 #(
    .INIT(64'h0000001000000110)) 
    mem_reg_2_1_i_3
       (.I0(mem_reg_3_3_24),
        .I1(mem_reg_3_3_22[7]),
        .I2(pc_mux_in3[0]),
        .I3(mem_reg_3_3_22[6]),
        .I4(mem_reg_3_3_25),
        .I5(mem_reg_3_3_22[5]),
        .O(\instruction_decode_register_q_reg[14]_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    mem_reg_2_2_i_1
       (.I0(mem_reg_0_0_i_46_n_1),
        .I1(x_alu_sel[2]),
        .I2(\alu_register_q_reg[7] ),
        .I3(mem_reg_3_3_0),
        .I4(\alu_register_q_reg[7]_0 ),
        .O(addra[5]));
  LUT6 #(
    .INIT(64'h0000001000000110)) 
    mem_reg_2_2_i_4
       (.I0(mem_reg_3_3_24),
        .I1(mem_reg_3_3_22[7]),
        .I2(pc_mux_in3[0]),
        .I3(mem_reg_3_3_22[6]),
        .I4(mem_reg_3_3_25),
        .I5(mem_reg_3_3_22[5]),
        .O(\instruction_decode_register_q_reg[14] [1]));
  LUT6 #(
    .INIT(64'h0000000000000224)) 
    mem_reg_3_0_i_3
       (.I0(pc_mux_in3[0]),
        .I1(mem_reg_3_3_22[6]),
        .I2(mem_reg_3_3_25),
        .I3(mem_reg_3_3_22[5]),
        .I4(mem_reg_3_3_22[7]),
        .I5(mem_reg_3_3_24),
        .O(\instruction_decode_register_q_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000224)) 
    mem_reg_3_0_i_3__0
       (.I0(pc_mux_in3[0]),
        .I1(mem_reg_3_3_22[6]),
        .I2(mem_reg_3_3_25),
        .I3(mem_reg_3_3_22[5]),
        .I4(mem_reg_3_3_22[7]),
        .I5(mem_reg_3_3_24),
        .O(\instruction_decode_register_q_reg[13]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000224)) 
    mem_reg_3_1_i_3
       (.I0(pc_mux_in3[0]),
        .I1(mem_reg_3_3_22[6]),
        .I2(mem_reg_3_3_25),
        .I3(mem_reg_3_3_22[5]),
        .I4(mem_reg_3_3_22[7]),
        .I5(mem_reg_3_3_24),
        .O(\instruction_decode_register_q_reg[13] ));
  LUT6 #(
    .INIT(64'h0000000000000224)) 
    mem_reg_3_1_i_3__0
       (.I0(pc_mux_in3[0]),
        .I1(mem_reg_3_3_22[6]),
        .I2(mem_reg_3_3_25),
        .I3(mem_reg_3_3_22[5]),
        .I4(mem_reg_3_3_22[7]),
        .I5(mem_reg_3_3_24),
        .O(\instruction_decode_register_q_reg[13]_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    out_i_2
       (.I0(out_i_9__0_n_1),
        .I1(x_alu_sel[2]),
        .I2(\alu_register_q_reg[30] ),
        .I3(mem_reg_3_3_0),
        .I4(\alu_register_q_reg[30]_0 ),
        .O(pc_mux_in3[17]));
  LUT4 #(
    .INIT(16'hE200)) 
    out_i_9__0
       (.I0(b_mux_out[29]),
        .I1(x_alu_sel[0]),
        .I2(data11[29]),
        .I3(x_alu_sel[1]),
        .O(out_i_9__0_n_1));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pc_register_q[20]_i_5 
       (.I0(Q[9]),
        .I1(mem_reg_2_1_0),
        .O(\pc_register_q_reg[19] [2]));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pc_register_q[20]_i_6 
       (.I0(Q[8]),
        .I1(mem_reg_2_1),
        .O(\pc_register_q_reg[19] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \pc_register_q[20]_i_7 
       (.I0(Q[7]),
        .I1(mem_reg_2_0_0),
        .O(\pc_register_q_reg[19] [0]));
  LUT3 #(
    .INIT(8'hFB)) 
    \rs1_register_q[10]_i_16 
       (.I0(nop_mux_sel),
        .I1(doutb[3]),
        .I2(Q[10]),
        .O(mem_reg_2_1_1));
  LUT3 #(
    .INIT(8'hFB)) 
    \rs1_register_q[10]_i_17 
       (.I0(nop_mux_sel),
        .I1(doutb[4]),
        .I2(Q[10]),
        .O(mem_reg_2_1_4));
  LUT3 #(
    .INIT(8'hFB)) 
    \rs1_register_q[21]_i_16 
       (.I0(nop_mux_sel),
        .I1(doutb[3]),
        .I2(Q[10]),
        .O(mem_reg_2_1_2));
  LUT3 #(
    .INIT(8'hFB)) 
    \rs1_register_q[21]_i_17 
       (.I0(nop_mux_sel),
        .I1(doutb[4]),
        .I2(Q[10]),
        .O(mem_reg_2_1_5));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \rs1_register_q[31]_i_10 
       (.I0(\rs2_register_q[31]_i_4_1 ),
        .I1(\rs2_register_q[31]_i_4_0 [7]),
        .I2(mem_reg_2_1),
        .I3(\rs2_register_q[31]_i_4_0 [4]),
        .I4(mem_reg_1_3),
        .O(\rs1_register_q[31]_i_10_n_1 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \rs1_register_q[31]_i_19 
       (.I0(nop_mux_sel),
        .I1(doutb[3]),
        .I2(Q[10]),
        .O(mem_reg_2_1_3));
  LUT3 #(
    .INIT(8'hFB)) 
    \rs1_register_q[31]_i_20 
       (.I0(nop_mux_sel),
        .I1(doutb[4]),
        .I2(Q[10]),
        .O(mem_reg_2_1_6));
  LUT6 #(
    .INIT(64'h0000000000141400)) 
    \rs1_register_q[31]_i_4 
       (.I0(\rs1_register_q[31]_i_9_n_1 ),
        .I1(mem_reg_2_0_0),
        .I2(\rs2_register_q[31]_i_4_0 [6]),
        .I3(mem_reg_2_0),
        .I4(\rs2_register_q[31]_i_4_0 [5]),
        .I5(\rs1_register_q[31]_i_10_n_1 ),
        .O(rs1_mux_sel));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h66666666666F6666)) 
    \rs1_register_q[31]_i_9 
       (.I0(mem_reg_2_1_0),
        .I1(\rs2_register_q[31]_i_4_0 [8]),
        .I2(\rs2_register_q[31]_i_4_0 [1]),
        .I3(\rs2_register_q[31]_i_4_0 [2]),
        .I4(\rs2_register_q[31]_i_4_0 [3]),
        .I5(\rs2_register_q[31]_i_4_0 [0]),
        .O(\rs1_register_q[31]_i_9_n_1 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \rs2_register_q[10]_i_16 
       (.I0(nop_mux_sel),
        .I1(doutb[8]),
        .I2(Q[10]),
        .O(mem_reg_2_3_1));
  LUT3 #(
    .INIT(8'hFB)) 
    \rs2_register_q[10]_i_17 
       (.I0(nop_mux_sel),
        .I1(doutb[9]),
        .I2(Q[10]),
        .O(mem_reg_3_0_0));
  LUT3 #(
    .INIT(8'hFB)) 
    \rs2_register_q[21]_i_16 
       (.I0(nop_mux_sel),
        .I1(doutb[8]),
        .I2(Q[10]),
        .O(mem_reg_2_3_2));
  LUT3 #(
    .INIT(8'hFB)) 
    \rs2_register_q[21]_i_17 
       (.I0(nop_mux_sel),
        .I1(doutb[9]),
        .I2(Q[10]),
        .O(mem_reg_3_0_1));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hEBFFFFEB)) 
    \rs2_register_q[31]_i_10 
       (.I0(\rs2_register_q[31]_i_4_1 ),
        .I1(\rs2_register_q[31]_i_4_0 [5]),
        .I2(mem_reg_2_2_0),
        .I3(\rs2_register_q[31]_i_4_0 [4]),
        .I4(mem_reg_2_2),
        .O(\rs2_register_q[31]_i_10_n_1 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \rs2_register_q[31]_i_20 
       (.I0(nop_mux_sel),
        .I1(doutb[8]),
        .I2(Q[10]),
        .O(mem_reg_2_3_3));
  LUT3 #(
    .INIT(8'hFB)) 
    \rs2_register_q[31]_i_21 
       (.I0(nop_mux_sel),
        .I1(doutb[9]),
        .I2(Q[10]),
        .O(mem_reg_3_0_2));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h0000000014000014)) 
    \rs2_register_q[31]_i_4 
       (.I0(\rs2_register_q[31]_i_9_n_1 ),
        .I1(mem_reg_2_3),
        .I2(\rs2_register_q[31]_i_4_0 [6]),
        .I3(mem_reg_2_3_0),
        .I4(\rs2_register_q[31]_i_4_0 [7]),
        .I5(\rs2_register_q[31]_i_10_n_1 ),
        .O(rs2_mux_sel));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'h0010FFFFFFFF0010)) 
    \rs2_register_q[31]_i_9 
       (.I0(\rs2_register_q[31]_i_4_0 [1]),
        .I1(\rs2_register_q[31]_i_4_0 [2]),
        .I2(\rs2_register_q[31]_i_4_0 [3]),
        .I3(\rs2_register_q[31]_i_4_0 [0]),
        .I4(mem_reg_3_0),
        .I5(\rs2_register_q[31]_i_4_0 [8]),
        .O(\rs2_register_q[31]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \uatransmit/bit_counter[1]_i_1 
       (.I0(\bit_counter_reg[1]_0 ),
        .I1(tx_running__2),
        .I2(\bit_counter[3]_i_9_0 ),
        .I3(\instruction_decode_register_q_reg[6] ),
        .I4(mem_reg_0_0_i_3_0),
        .I5(uart_rx_data_out_ready),
        .O(\bit_counter_reg[1] ));
endmodule

module bp_cache
   (\inter_to_out_reg[0] ,
    \instruction_decode_register_q_reg[2] ,
    br_taken_mux_sel,
    switches_sync,
    cpu_reset,
    is_br_guess,
    Q,
    hit00_carry__0_0,
    br_taken_check,
    D,
    cpu_clk,
    A,
    \valid_reg[63]_0 ,
    \valid_reg[127]_0 );
  output \inter_to_out_reg[0] ;
  output \instruction_decode_register_q_reg[2] ;
  output br_taken_mux_sel;
  input switches_sync;
  input cpu_reset;
  input is_br_guess;
  input [4:0]Q;
  input [29:0]hit00_carry__0_0;
  input br_taken_check;
  input [29:0]D;
  input cpu_clk;
  input [0:0]A;
  input \valid_reg[63]_0 ;
  input [0:0]\valid_reg[127]_0 ;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]A;
  wire [29:0]D;
  wire [4:0]Q;
  wire bp_pred_taken_mux_in1;
  wire br_taken_check;
  wire br_taken_mux_sel;
  wire cache_hit_check;
  wire [1:0]cache_out_check;
  wire [1:1]cache_out_guess;
  wire cpu_clk;
  wire cpu_reset;
  wire data_reg_0_127_0_0_i_10_n_1;
  wire data_reg_0_127_0_0_i_11_n_1;
  wire data_reg_0_127_0_0_i_12_n_1;
  wire data_reg_0_127_0_0_i_13_n_1;
  wire data_reg_0_127_0_0_i_14_n_1;
  wire data_reg_0_127_0_0_i_15_n_1;
  wire data_reg_0_127_0_0_i_16_n_1;
  wire data_reg_0_127_0_0_i_17_n_1;
  wire data_reg_0_127_0_0_i_18_n_1;
  wire data_reg_0_127_0_0_i_19_n_1;
  wire data_reg_0_127_0_0_i_1_n_1;
  wire data_reg_0_127_0_0_i_20_n_1;
  wire data_reg_0_127_0_0_i_21_n_1;
  wire data_reg_0_127_0_0_i_22_n_1;
  wire data_reg_0_127_0_0_i_23_n_1;
  wire data_reg_0_127_0_0_i_24_n_1;
  wire data_reg_0_127_0_0_i_25_n_1;
  wire data_reg_0_127_0_0_i_26_n_1;
  wire data_reg_0_127_0_0_i_27_n_1;
  wire data_reg_0_127_0_0_i_28_n_1;
  wire data_reg_0_127_0_0_i_29_n_1;
  wire data_reg_0_127_0_0_i_2_n_1;
  wire data_reg_0_127_0_0_i_30_n_1;
  wire data_reg_0_127_0_0_i_31_n_1;
  wire data_reg_0_127_0_0_i_32_n_1;
  wire data_reg_0_127_0_0_i_33_n_1;
  wire data_reg_0_127_0_0_i_34_n_1;
  wire data_reg_0_127_0_0_i_35_n_1;
  wire data_reg_0_127_0_0_i_36_n_1;
  wire data_reg_0_127_0_0_i_37_n_1;
  wire data_reg_0_127_0_0_i_38_n_1;
  wire data_reg_0_127_0_0_i_39_n_1;
  wire data_reg_0_127_0_0_i_40_n_1;
  wire data_reg_0_127_0_0_i_41_n_1;
  wire data_reg_0_127_0_0_i_42_n_1;
  wire data_reg_0_127_0_0_i_43_n_1;
  wire data_reg_0_127_0_0_i_44_n_1;
  wire data_reg_0_127_0_0_i_45_n_1;
  wire data_reg_0_127_0_0_i_46_n_1;
  wire data_reg_0_127_0_0_i_47_n_1;
  wire data_reg_0_127_0_0_i_48_n_1;
  wire data_reg_0_127_0_0_i_49_n_1;
  wire data_reg_0_127_0_0_i_4_n_1;
  wire data_reg_0_127_0_0_i_50_n_1;
  wire data_reg_0_127_0_0_i_51_n_1;
  wire data_reg_0_127_0_0_i_52_n_1;
  wire data_reg_0_127_0_0_i_53_n_1;
  wire data_reg_0_127_0_0_i_54_n_1;
  wire data_reg_0_127_0_0_i_55_n_1;
  wire data_reg_0_127_0_0_i_56_n_1;
  wire data_reg_0_127_0_0_i_57_n_1;
  wire data_reg_0_127_0_0_i_58_n_1;
  wire data_reg_0_127_0_0_i_59_n_1;
  wire data_reg_0_127_0_0_i_5_n_1;
  wire data_reg_0_127_0_0_i_60_n_1;
  wire data_reg_0_127_0_0_i_61_n_1;
  wire data_reg_0_127_0_0_i_6_n_1;
  wire data_reg_0_127_0_0_i_7_n_1;
  wire data_reg_0_127_0_0_i_8_n_1;
  wire data_reg_0_127_0_0_i_9_n_1;
  wire data_reg_0_127_1_1_i_1_n_1;
  wire hit00;
  wire [29:0]hit00_carry__0_0;
  wire hit00_carry__0_i_1_n_1;
  wire hit00_carry__0_i_2_n_1;
  wire hit00_carry__0_i_3_n_1;
  wire hit00_carry__0_i_4_n_1;
  wire hit00_carry_i_1_n_1;
  wire hit00_carry_i_2_n_1;
  wire hit00_carry_i_3_n_1;
  wire hit00_carry_i_4_n_1;
  wire hit00_carry_n_1;
  wire [22:0]hit01;
  wire hit10;
  wire hit10_carry__0_i_1_n_1;
  wire hit10_carry__0_i_2_n_1;
  wire hit10_carry__0_i_3_n_1;
  wire hit10_carry__0_i_4_n_1;
  wire hit10_carry_i_1_n_1;
  wire hit10_carry_i_2_n_1;
  wire hit10_carry_i_3_n_1;
  wire hit10_carry_i_4_n_1;
  wire hit10_carry_n_1;
  wire [22:0]hit11;
  wire \instruction_decode_register_q_reg[2] ;
  wire \inter_to_out_reg[0] ;
  wire is_br_guess;
  wire out_i_17_n_1;
  wire out_i_18_n_1;
  wire out_i_24_n_1;
  wire out_i_25_n_1;
  wire out_i_26_n_1;
  wire out_i_27_n_1;
  wire out_i_28_n_1;
  wire out_i_29_n_1;
  wire out_i_30_n_1;
  wire out_i_31_n_1;
  wire out_i_32_n_1;
  wire out_i_33_n_1;
  wire out_i_34_n_1;
  wire out_i_35_n_1;
  wire out_i_36_n_1;
  wire out_i_37_n_1;
  wire out_i_38_n_1;
  wire out_i_39_n_1;
  wire out_i_40_n_1;
  wire out_i_41_n_1;
  wire out_i_42_n_1;
  wire out_i_43_n_1;
  wire out_i_44_n_1;
  wire out_i_45_n_1;
  wire out_i_46_n_1;
  wire out_i_47_n_1;
  wire out_i_48_n_1;
  wire out_i_49_n_1;
  wire out_i_50_n_1;
  wire out_i_51_n_1;
  wire out_i_52_n_1;
  wire out_i_53_n_1;
  wire out_i_54_n_1;
  wire out_i_55_n_1;
  wire out_i_56_n_1;
  wire out_i_57_n_1;
  wire out_i_58_n_1;
  wire out_i_59_n_1;
  wire out_i_60_n_1;
  wire out_i_61_n_1;
  wire out_i_62_n_1;
  wire out_i_63_n_1;
  wire out_i_64_n_1;
  wire out_i_65_n_1;
  wire out_i_66_n_1;
  wire out_i_67_n_1;
  wire out_i_68_n_1;
  wire out_i_69_n_1;
  wire out_i_70_n_1;
  wire out_i_71_n_1;
  wire out_i_72_n_1;
  wire out_i_73_n_1;
  wire out_i_74_n_1;
  wire out_i_75_n_1;
  wire out_i_76_n_1;
  wire out_i_77_n_1;
  wire out_i_78_n_1;
  wire out_i_79_n_1;
  wire switches_sync;
  wire [127:0]valid;
  wire \valid[0]_i_1_n_1 ;
  wire \valid[100]_i_1_n_1 ;
  wire \valid[101]_i_1_n_1 ;
  wire \valid[102]_i_1_n_1 ;
  wire \valid[103]_i_1_n_1 ;
  wire \valid[104]_i_1_n_1 ;
  wire \valid[105]_i_1_n_1 ;
  wire \valid[106]_i_1_n_1 ;
  wire \valid[107]_i_1_n_1 ;
  wire \valid[108]_i_1_n_1 ;
  wire \valid[109]_i_1_n_1 ;
  wire \valid[10]_i_1_n_1 ;
  wire \valid[110]_i_1_n_1 ;
  wire \valid[111]_i_1_n_1 ;
  wire \valid[112]_i_1_n_1 ;
  wire \valid[112]_i_2_n_1 ;
  wire \valid[113]_i_1_n_1 ;
  wire \valid[113]_i_2_n_1 ;
  wire \valid[114]_i_1_n_1 ;
  wire \valid[114]_i_2_n_1 ;
  wire \valid[115]_i_1_n_1 ;
  wire \valid[115]_i_2_n_1 ;
  wire \valid[116]_i_1_n_1 ;
  wire \valid[116]_i_2_n_1 ;
  wire \valid[117]_i_1_n_1 ;
  wire \valid[117]_i_2_n_1 ;
  wire \valid[118]_i_1_n_1 ;
  wire \valid[118]_i_2_n_1 ;
  wire \valid[119]_i_1_n_1 ;
  wire \valid[119]_i_2_n_1 ;
  wire \valid[11]_i_1_n_1 ;
  wire \valid[120]_i_1_n_1 ;
  wire \valid[120]_i_2_n_1 ;
  wire \valid[121]_i_1_n_1 ;
  wire \valid[121]_i_2_n_1 ;
  wire \valid[122]_i_1_n_1 ;
  wire \valid[122]_i_2_n_1 ;
  wire \valid[123]_i_1_n_1 ;
  wire \valid[123]_i_2_n_1 ;
  wire \valid[124]_i_1_n_1 ;
  wire \valid[124]_i_2_n_1 ;
  wire \valid[125]_i_1_n_1 ;
  wire \valid[125]_i_2_n_1 ;
  wire \valid[126]_i_1_n_1 ;
  wire \valid[126]_i_2_n_1 ;
  wire \valid[127]_i_1_n_1 ;
  wire \valid[127]_i_2_n_1 ;
  wire \valid[12]_i_1_n_1 ;
  wire \valid[13]_i_1_n_1 ;
  wire \valid[14]_i_1_n_1 ;
  wire \valid[15]_i_1_n_1 ;
  wire \valid[16]_i_1_n_1 ;
  wire \valid[17]_i_1_n_1 ;
  wire \valid[18]_i_1_n_1 ;
  wire \valid[19]_i_1_n_1 ;
  wire \valid[1]_i_1_n_1 ;
  wire \valid[20]_i_1_n_1 ;
  wire \valid[21]_i_1_n_1 ;
  wire \valid[22]_i_1_n_1 ;
  wire \valid[23]_i_1_n_1 ;
  wire \valid[24]_i_1_n_1 ;
  wire \valid[25]_i_1_n_1 ;
  wire \valid[26]_i_1_n_1 ;
  wire \valid[27]_i_1_n_1 ;
  wire \valid[28]_i_1_n_1 ;
  wire \valid[29]_i_1_n_1 ;
  wire \valid[2]_i_1_n_1 ;
  wire \valid[30]_i_1_n_1 ;
  wire \valid[31]_i_1_n_1 ;
  wire \valid[32]_i_1_n_1 ;
  wire \valid[33]_i_1_n_1 ;
  wire \valid[34]_i_1_n_1 ;
  wire \valid[35]_i_1_n_1 ;
  wire \valid[36]_i_1_n_1 ;
  wire \valid[37]_i_1_n_1 ;
  wire \valid[38]_i_1_n_1 ;
  wire \valid[39]_i_1_n_1 ;
  wire \valid[3]_i_1_n_1 ;
  wire \valid[40]_i_1_n_1 ;
  wire \valid[41]_i_1_n_1 ;
  wire \valid[42]_i_1_n_1 ;
  wire \valid[43]_i_1_n_1 ;
  wire \valid[44]_i_1_n_1 ;
  wire \valid[45]_i_1_n_1 ;
  wire \valid[46]_i_1_n_1 ;
  wire \valid[47]_i_1_n_1 ;
  wire \valid[48]_i_1_n_1 ;
  wire \valid[49]_i_1_n_1 ;
  wire \valid[4]_i_1_n_1 ;
  wire \valid[50]_i_1_n_1 ;
  wire \valid[51]_i_1_n_1 ;
  wire \valid[52]_i_1_n_1 ;
  wire \valid[53]_i_1_n_1 ;
  wire \valid[54]_i_1_n_1 ;
  wire \valid[55]_i_1_n_1 ;
  wire \valid[56]_i_1_n_1 ;
  wire \valid[57]_i_1_n_1 ;
  wire \valid[58]_i_1_n_1 ;
  wire \valid[59]_i_1_n_1 ;
  wire \valid[5]_i_1_n_1 ;
  wire \valid[60]_i_1_n_1 ;
  wire \valid[61]_i_1_n_1 ;
  wire \valid[62]_i_1_n_1 ;
  wire \valid[63]_i_1_n_1 ;
  wire \valid[64]_i_1_n_1 ;
  wire \valid[65]_i_1_n_1 ;
  wire \valid[66]_i_1_n_1 ;
  wire \valid[67]_i_1_n_1 ;
  wire \valid[68]_i_1_n_1 ;
  wire \valid[69]_i_1_n_1 ;
  wire \valid[6]_i_1_n_1 ;
  wire \valid[70]_i_1_n_1 ;
  wire \valid[71]_i_1_n_1 ;
  wire \valid[72]_i_1_n_1 ;
  wire \valid[73]_i_1_n_1 ;
  wire \valid[74]_i_1_n_1 ;
  wire \valid[75]_i_1_n_1 ;
  wire \valid[76]_i_1_n_1 ;
  wire \valid[77]_i_1_n_1 ;
  wire \valid[78]_i_1_n_1 ;
  wire \valid[79]_i_1_n_1 ;
  wire \valid[7]_i_1_n_1 ;
  wire \valid[80]_i_1_n_1 ;
  wire \valid[81]_i_1_n_1 ;
  wire \valid[82]_i_1_n_1 ;
  wire \valid[83]_i_1_n_1 ;
  wire \valid[84]_i_1_n_1 ;
  wire \valid[85]_i_1_n_1 ;
  wire \valid[86]_i_1_n_1 ;
  wire \valid[87]_i_1_n_1 ;
  wire \valid[88]_i_1_n_1 ;
  wire \valid[89]_i_1_n_1 ;
  wire \valid[8]_i_1_n_1 ;
  wire \valid[90]_i_1_n_1 ;
  wire \valid[91]_i_1_n_1 ;
  wire \valid[92]_i_1_n_1 ;
  wire \valid[93]_i_1_n_1 ;
  wire \valid[94]_i_1_n_1 ;
  wire \valid[95]_i_1_n_1 ;
  wire \valid[96]_i_1_n_1 ;
  wire \valid[97]_i_1_n_1 ;
  wire \valid[98]_i_1_n_1 ;
  wire \valid[99]_i_1_n_1 ;
  wire \valid[9]_i_1_n_1 ;
  wire [0:0]\valid_reg[127]_0 ;
  wire \valid_reg[63]_0 ;
  wire [3:0]NLW_hit00_carry_CO_UNCONNECTED;
  wire [3:0]NLW_hit00_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_hit10_carry_CO_UNCONNECTED;
  wire [3:0]NLW_hit10_carry__0_CO_UNCONNECTED;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT2 #(
    .INIT(4'h8)) 
    \br_pred_taken_register_q[0]_i_1 
       (.I0(bp_pred_taken_mux_in1),
        .I1(switches_sync),
        .O(\inter_to_out_reg[0] ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \branch_instructions_counter[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\instruction_decode_register_q_reg[2] ));
  (* OPT_MODIFIED = "SWEEP" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "cache/data" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    data_reg_0_127_0_0
       (.A(D[6:0]),
        .D(data_reg_0_127_0_0_i_1_n_1),
        .DPRA(hit00_carry__0_0[6:0]),
        .SPO(cache_out_check[0]),
        .WCLK(cpu_clk),
        .WE(data_reg_0_127_0_0_i_2_n_1));
  LUT4 #(
    .INIT(16'hB02F)) 
    data_reg_0_127_0_0_i_1
       (.I0(cache_out_check[1]),
        .I1(cache_out_check[0]),
        .I2(cache_hit_check),
        .I3(br_taken_check),
        .O(data_reg_0_127_0_0_i_1_n_1));
  MUXF8 data_reg_0_127_0_0_i_10
       (.I0(data_reg_0_127_0_0_i_22_n_1),
        .I1(data_reg_0_127_0_0_i_23_n_1),
        .O(data_reg_0_127_0_0_i_10_n_1),
        .S(D[3]));
  MUXF8 data_reg_0_127_0_0_i_11
       (.I0(data_reg_0_127_0_0_i_24_n_1),
        .I1(data_reg_0_127_0_0_i_25_n_1),
        .O(data_reg_0_127_0_0_i_11_n_1),
        .S(D[3]));
  MUXF8 data_reg_0_127_0_0_i_12
       (.I0(data_reg_0_127_0_0_i_26_n_1),
        .I1(data_reg_0_127_0_0_i_27_n_1),
        .O(data_reg_0_127_0_0_i_12_n_1),
        .S(D[3]));
  MUXF8 data_reg_0_127_0_0_i_13
       (.I0(data_reg_0_127_0_0_i_28_n_1),
        .I1(data_reg_0_127_0_0_i_29_n_1),
        .O(data_reg_0_127_0_0_i_13_n_1),
        .S(D[3]));
  MUXF7 data_reg_0_127_0_0_i_14
       (.I0(data_reg_0_127_0_0_i_30_n_1),
        .I1(data_reg_0_127_0_0_i_31_n_1),
        .O(data_reg_0_127_0_0_i_14_n_1),
        .S(D[2]));
  MUXF7 data_reg_0_127_0_0_i_15
       (.I0(data_reg_0_127_0_0_i_32_n_1),
        .I1(data_reg_0_127_0_0_i_33_n_1),
        .O(data_reg_0_127_0_0_i_15_n_1),
        .S(D[2]));
  MUXF7 data_reg_0_127_0_0_i_16
       (.I0(data_reg_0_127_0_0_i_34_n_1),
        .I1(data_reg_0_127_0_0_i_35_n_1),
        .O(data_reg_0_127_0_0_i_16_n_1),
        .S(D[2]));
  MUXF7 data_reg_0_127_0_0_i_17
       (.I0(data_reg_0_127_0_0_i_36_n_1),
        .I1(data_reg_0_127_0_0_i_37_n_1),
        .O(data_reg_0_127_0_0_i_17_n_1),
        .S(D[2]));
  MUXF7 data_reg_0_127_0_0_i_18
       (.I0(data_reg_0_127_0_0_i_38_n_1),
        .I1(data_reg_0_127_0_0_i_39_n_1),
        .O(data_reg_0_127_0_0_i_18_n_1),
        .S(D[2]));
  MUXF7 data_reg_0_127_0_0_i_19
       (.I0(data_reg_0_127_0_0_i_40_n_1),
        .I1(data_reg_0_127_0_0_i_41_n_1),
        .O(data_reg_0_127_0_0_i_19_n_1),
        .S(D[2]));
  LUT2 #(
    .INIT(4'h2)) 
    data_reg_0_127_0_0_i_2
       (.I0(\instruction_decode_register_q_reg[2] ),
        .I1(cpu_reset),
        .O(data_reg_0_127_0_0_i_2_n_1));
  MUXF7 data_reg_0_127_0_0_i_20
       (.I0(data_reg_0_127_0_0_i_42_n_1),
        .I1(data_reg_0_127_0_0_i_43_n_1),
        .O(data_reg_0_127_0_0_i_20_n_1),
        .S(D[2]));
  MUXF7 data_reg_0_127_0_0_i_21
       (.I0(data_reg_0_127_0_0_i_44_n_1),
        .I1(data_reg_0_127_0_0_i_45_n_1),
        .O(data_reg_0_127_0_0_i_21_n_1),
        .S(D[2]));
  MUXF7 data_reg_0_127_0_0_i_22
       (.I0(data_reg_0_127_0_0_i_46_n_1),
        .I1(data_reg_0_127_0_0_i_47_n_1),
        .O(data_reg_0_127_0_0_i_22_n_1),
        .S(D[2]));
  MUXF7 data_reg_0_127_0_0_i_23
       (.I0(data_reg_0_127_0_0_i_48_n_1),
        .I1(data_reg_0_127_0_0_i_49_n_1),
        .O(data_reg_0_127_0_0_i_23_n_1),
        .S(D[2]));
  MUXF7 data_reg_0_127_0_0_i_24
       (.I0(data_reg_0_127_0_0_i_50_n_1),
        .I1(data_reg_0_127_0_0_i_51_n_1),
        .O(data_reg_0_127_0_0_i_24_n_1),
        .S(D[2]));
  MUXF7 data_reg_0_127_0_0_i_25
       (.I0(data_reg_0_127_0_0_i_52_n_1),
        .I1(data_reg_0_127_0_0_i_53_n_1),
        .O(data_reg_0_127_0_0_i_25_n_1),
        .S(D[2]));
  MUXF7 data_reg_0_127_0_0_i_26
       (.I0(data_reg_0_127_0_0_i_54_n_1),
        .I1(data_reg_0_127_0_0_i_55_n_1),
        .O(data_reg_0_127_0_0_i_26_n_1),
        .S(D[2]));
  MUXF7 data_reg_0_127_0_0_i_27
       (.I0(data_reg_0_127_0_0_i_56_n_1),
        .I1(data_reg_0_127_0_0_i_57_n_1),
        .O(data_reg_0_127_0_0_i_27_n_1),
        .S(D[2]));
  MUXF7 data_reg_0_127_0_0_i_28
       (.I0(data_reg_0_127_0_0_i_58_n_1),
        .I1(data_reg_0_127_0_0_i_59_n_1),
        .O(data_reg_0_127_0_0_i_28_n_1),
        .S(D[2]));
  MUXF7 data_reg_0_127_0_0_i_29
       (.I0(data_reg_0_127_0_0_i_60_n_1),
        .I1(data_reg_0_127_0_0_i_61_n_1),
        .O(data_reg_0_127_0_0_i_29_n_1),
        .S(D[2]));
  LUT4 #(
    .INIT(16'hE200)) 
    data_reg_0_127_0_0_i_3
       (.I0(data_reg_0_127_0_0_i_4_n_1),
        .I1(D[6]),
        .I2(data_reg_0_127_0_0_i_5_n_1),
        .I3(hit10),
        .O(cache_hit_check));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_30
       (.I0(valid[51]),
        .I1(valid[50]),
        .I2(D[1]),
        .I3(valid[49]),
        .I4(D[0]),
        .I5(valid[48]),
        .O(data_reg_0_127_0_0_i_30_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_31
       (.I0(valid[55]),
        .I1(valid[54]),
        .I2(D[1]),
        .I3(valid[53]),
        .I4(D[0]),
        .I5(valid[52]),
        .O(data_reg_0_127_0_0_i_31_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_32
       (.I0(valid[59]),
        .I1(valid[58]),
        .I2(D[1]),
        .I3(valid[57]),
        .I4(D[0]),
        .I5(valid[56]),
        .O(data_reg_0_127_0_0_i_32_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_33
       (.I0(valid[63]),
        .I1(valid[62]),
        .I2(D[1]),
        .I3(valid[61]),
        .I4(D[0]),
        .I5(valid[60]),
        .O(data_reg_0_127_0_0_i_33_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_34
       (.I0(valid[35]),
        .I1(valid[34]),
        .I2(D[1]),
        .I3(valid[33]),
        .I4(D[0]),
        .I5(valid[32]),
        .O(data_reg_0_127_0_0_i_34_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_35
       (.I0(valid[39]),
        .I1(valid[38]),
        .I2(D[1]),
        .I3(valid[37]),
        .I4(D[0]),
        .I5(valid[36]),
        .O(data_reg_0_127_0_0_i_35_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_36
       (.I0(valid[43]),
        .I1(valid[42]),
        .I2(D[1]),
        .I3(valid[41]),
        .I4(D[0]),
        .I5(valid[40]),
        .O(data_reg_0_127_0_0_i_36_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_37
       (.I0(valid[47]),
        .I1(valid[46]),
        .I2(D[1]),
        .I3(valid[45]),
        .I4(D[0]),
        .I5(valid[44]),
        .O(data_reg_0_127_0_0_i_37_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_38
       (.I0(valid[19]),
        .I1(valid[18]),
        .I2(D[1]),
        .I3(valid[17]),
        .I4(D[0]),
        .I5(valid[16]),
        .O(data_reg_0_127_0_0_i_38_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_39
       (.I0(valid[23]),
        .I1(valid[22]),
        .I2(D[1]),
        .I3(valid[21]),
        .I4(D[0]),
        .I5(valid[20]),
        .O(data_reg_0_127_0_0_i_39_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_4
       (.I0(data_reg_0_127_0_0_i_6_n_1),
        .I1(data_reg_0_127_0_0_i_7_n_1),
        .I2(D[5]),
        .I3(data_reg_0_127_0_0_i_8_n_1),
        .I4(D[4]),
        .I5(data_reg_0_127_0_0_i_9_n_1),
        .O(data_reg_0_127_0_0_i_4_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_40
       (.I0(valid[27]),
        .I1(valid[26]),
        .I2(D[1]),
        .I3(valid[25]),
        .I4(D[0]),
        .I5(valid[24]),
        .O(data_reg_0_127_0_0_i_40_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_41
       (.I0(valid[31]),
        .I1(valid[30]),
        .I2(D[1]),
        .I3(valid[29]),
        .I4(D[0]),
        .I5(valid[28]),
        .O(data_reg_0_127_0_0_i_41_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_42
       (.I0(valid[3]),
        .I1(valid[2]),
        .I2(D[1]),
        .I3(valid[1]),
        .I4(D[0]),
        .I5(valid[0]),
        .O(data_reg_0_127_0_0_i_42_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_43
       (.I0(valid[7]),
        .I1(valid[6]),
        .I2(D[1]),
        .I3(valid[5]),
        .I4(D[0]),
        .I5(valid[4]),
        .O(data_reg_0_127_0_0_i_43_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_44
       (.I0(valid[11]),
        .I1(valid[10]),
        .I2(D[1]),
        .I3(valid[9]),
        .I4(D[0]),
        .I5(valid[8]),
        .O(data_reg_0_127_0_0_i_44_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_45
       (.I0(valid[15]),
        .I1(valid[14]),
        .I2(D[1]),
        .I3(valid[13]),
        .I4(D[0]),
        .I5(valid[12]),
        .O(data_reg_0_127_0_0_i_45_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_46
       (.I0(valid[115]),
        .I1(valid[114]),
        .I2(D[1]),
        .I3(valid[113]),
        .I4(D[0]),
        .I5(valid[112]),
        .O(data_reg_0_127_0_0_i_46_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_47
       (.I0(valid[119]),
        .I1(valid[118]),
        .I2(D[1]),
        .I3(valid[117]),
        .I4(D[0]),
        .I5(valid[116]),
        .O(data_reg_0_127_0_0_i_47_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_48
       (.I0(valid[123]),
        .I1(valid[122]),
        .I2(D[1]),
        .I3(valid[121]),
        .I4(D[0]),
        .I5(valid[120]),
        .O(data_reg_0_127_0_0_i_48_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_49
       (.I0(valid[127]),
        .I1(valid[126]),
        .I2(D[1]),
        .I3(valid[125]),
        .I4(D[0]),
        .I5(valid[124]),
        .O(data_reg_0_127_0_0_i_49_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_5
       (.I0(data_reg_0_127_0_0_i_10_n_1),
        .I1(data_reg_0_127_0_0_i_11_n_1),
        .I2(D[5]),
        .I3(data_reg_0_127_0_0_i_12_n_1),
        .I4(D[4]),
        .I5(data_reg_0_127_0_0_i_13_n_1),
        .O(data_reg_0_127_0_0_i_5_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_50
       (.I0(valid[99]),
        .I1(valid[98]),
        .I2(D[1]),
        .I3(valid[97]),
        .I4(D[0]),
        .I5(valid[96]),
        .O(data_reg_0_127_0_0_i_50_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_51
       (.I0(valid[103]),
        .I1(valid[102]),
        .I2(D[1]),
        .I3(valid[101]),
        .I4(D[0]),
        .I5(valid[100]),
        .O(data_reg_0_127_0_0_i_51_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_52
       (.I0(valid[107]),
        .I1(valid[106]),
        .I2(D[1]),
        .I3(valid[105]),
        .I4(D[0]),
        .I5(valid[104]),
        .O(data_reg_0_127_0_0_i_52_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_53
       (.I0(valid[111]),
        .I1(valid[110]),
        .I2(D[1]),
        .I3(valid[109]),
        .I4(D[0]),
        .I5(valid[108]),
        .O(data_reg_0_127_0_0_i_53_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_54
       (.I0(valid[83]),
        .I1(valid[82]),
        .I2(D[1]),
        .I3(valid[81]),
        .I4(D[0]),
        .I5(valid[80]),
        .O(data_reg_0_127_0_0_i_54_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_55
       (.I0(valid[87]),
        .I1(valid[86]),
        .I2(D[1]),
        .I3(valid[85]),
        .I4(D[0]),
        .I5(valid[84]),
        .O(data_reg_0_127_0_0_i_55_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_56
       (.I0(valid[91]),
        .I1(valid[90]),
        .I2(D[1]),
        .I3(valid[89]),
        .I4(D[0]),
        .I5(valid[88]),
        .O(data_reg_0_127_0_0_i_56_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_57
       (.I0(valid[95]),
        .I1(valid[94]),
        .I2(D[1]),
        .I3(valid[93]),
        .I4(D[0]),
        .I5(valid[92]),
        .O(data_reg_0_127_0_0_i_57_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_58
       (.I0(valid[67]),
        .I1(valid[66]),
        .I2(D[1]),
        .I3(valid[65]),
        .I4(D[0]),
        .I5(valid[64]),
        .O(data_reg_0_127_0_0_i_58_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_59
       (.I0(valid[71]),
        .I1(valid[70]),
        .I2(D[1]),
        .I3(valid[69]),
        .I4(D[0]),
        .I5(valid[68]),
        .O(data_reg_0_127_0_0_i_59_n_1));
  MUXF8 data_reg_0_127_0_0_i_6
       (.I0(data_reg_0_127_0_0_i_14_n_1),
        .I1(data_reg_0_127_0_0_i_15_n_1),
        .O(data_reg_0_127_0_0_i_6_n_1),
        .S(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_60
       (.I0(valid[75]),
        .I1(valid[74]),
        .I2(D[1]),
        .I3(valid[73]),
        .I4(D[0]),
        .I5(valid[72]),
        .O(data_reg_0_127_0_0_i_60_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    data_reg_0_127_0_0_i_61
       (.I0(valid[79]),
        .I1(valid[78]),
        .I2(D[1]),
        .I3(valid[77]),
        .I4(D[0]),
        .I5(valid[76]),
        .O(data_reg_0_127_0_0_i_61_n_1));
  MUXF8 data_reg_0_127_0_0_i_7
       (.I0(data_reg_0_127_0_0_i_16_n_1),
        .I1(data_reg_0_127_0_0_i_17_n_1),
        .O(data_reg_0_127_0_0_i_7_n_1),
        .S(D[3]));
  MUXF8 data_reg_0_127_0_0_i_8
       (.I0(data_reg_0_127_0_0_i_18_n_1),
        .I1(data_reg_0_127_0_0_i_19_n_1),
        .O(data_reg_0_127_0_0_i_8_n_1),
        .S(D[3]));
  MUXF8 data_reg_0_127_0_0_i_9
       (.I0(data_reg_0_127_0_0_i_20_n_1),
        .I1(data_reg_0_127_0_0_i_21_n_1),
        .O(data_reg_0_127_0_0_i_9_n_1),
        .S(D[3]));
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "cache/data" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    data_reg_0_127_1_1
       (.A(D[6:0]),
        .D(data_reg_0_127_1_1_i_1_n_1),
        .DPO(cache_out_guess),
        .DPRA(hit00_carry__0_0[6:0]),
        .SPO(cache_out_check[1]),
        .WCLK(cpu_clk),
        .WE(data_reg_0_127_0_0_i_2_n_1));
  LUT4 #(
    .INIT(16'hEF80)) 
    data_reg_0_127_1_1_i_1
       (.I0(cache_out_check[1]),
        .I1(cache_out_check[0]),
        .I2(cache_hit_check),
        .I3(br_taken_check),
        .O(data_reg_0_127_1_1_i_1_n_1));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 hit00_carry
       (.CI(\<const0> ),
        .CO({hit00_carry_n_1,NLW_hit00_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({hit00_carry_i_1_n_1,hit00_carry_i_2_n_1,hit00_carry_i_3_n_1,hit00_carry_i_4_n_1}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 hit00_carry__0
       (.CI(hit00_carry_n_1),
        .CO({hit00,NLW_hit00_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({hit00_carry__0_i_1_n_1,hit00_carry__0_i_2_n_1,hit00_carry__0_i_3_n_1,hit00_carry__0_i_4_n_1}));
  LUT4 #(
    .INIT(16'h9009)) 
    hit00_carry__0_i_1
       (.I0(hit01[21]),
        .I1(hit00_carry__0_0[28]),
        .I2(hit01[22]),
        .I3(hit00_carry__0_0[29]),
        .O(hit00_carry__0_i_1_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit00_carry__0_i_2
       (.I0(hit01[18]),
        .I1(hit00_carry__0_0[25]),
        .I2(hit00_carry__0_0[27]),
        .I3(hit01[20]),
        .I4(hit00_carry__0_0[26]),
        .I5(hit01[19]),
        .O(hit00_carry__0_i_2_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit00_carry__0_i_3
       (.I0(hit01[15]),
        .I1(hit00_carry__0_0[22]),
        .I2(hit00_carry__0_0[24]),
        .I3(hit01[17]),
        .I4(hit00_carry__0_0[23]),
        .I5(hit01[16]),
        .O(hit00_carry__0_i_3_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit00_carry__0_i_4
       (.I0(hit01[12]),
        .I1(hit00_carry__0_0[19]),
        .I2(hit00_carry__0_0[21]),
        .I3(hit01[14]),
        .I4(hit00_carry__0_0[20]),
        .I5(hit01[13]),
        .O(hit00_carry__0_i_4_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit00_carry_i_1
       (.I0(hit01[9]),
        .I1(hit00_carry__0_0[16]),
        .I2(hit00_carry__0_0[18]),
        .I3(hit01[11]),
        .I4(hit00_carry__0_0[17]),
        .I5(hit01[10]),
        .O(hit00_carry_i_1_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit00_carry_i_2
       (.I0(hit01[6]),
        .I1(hit00_carry__0_0[13]),
        .I2(hit00_carry__0_0[15]),
        .I3(hit01[8]),
        .I4(hit00_carry__0_0[14]),
        .I5(hit01[7]),
        .O(hit00_carry_i_2_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit00_carry_i_3
       (.I0(hit01[3]),
        .I1(hit00_carry__0_0[10]),
        .I2(hit00_carry__0_0[12]),
        .I3(hit01[5]),
        .I4(hit00_carry__0_0[11]),
        .I5(hit01[4]),
        .O(hit00_carry_i_3_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit00_carry_i_4
       (.I0(hit01[0]),
        .I1(hit00_carry__0_0[7]),
        .I2(hit00_carry__0_0[9]),
        .I3(hit01[2]),
        .I4(hit00_carry__0_0[8]),
        .I5(hit01[1]),
        .O(hit00_carry_i_4_n_1));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 hit10_carry
       (.CI(\<const0> ),
        .CO({hit10_carry_n_1,NLW_hit10_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const1> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({hit10_carry_i_1_n_1,hit10_carry_i_2_n_1,hit10_carry_i_3_n_1,hit10_carry_i_4_n_1}));
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 hit10_carry__0
       (.CI(hit10_carry_n_1),
        .CO({hit10,NLW_hit10_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .S({hit10_carry__0_i_1_n_1,hit10_carry__0_i_2_n_1,hit10_carry__0_i_3_n_1,hit10_carry__0_i_4_n_1}));
  LUT4 #(
    .INIT(16'h9009)) 
    hit10_carry__0_i_1
       (.I0(hit11[21]),
        .I1(D[28]),
        .I2(hit11[22]),
        .I3(D[29]),
        .O(hit10_carry__0_i_1_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit10_carry__0_i_2
       (.I0(hit11[18]),
        .I1(D[25]),
        .I2(D[27]),
        .I3(hit11[20]),
        .I4(D[26]),
        .I5(hit11[19]),
        .O(hit10_carry__0_i_2_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit10_carry__0_i_3
       (.I0(hit11[15]),
        .I1(D[22]),
        .I2(D[24]),
        .I3(hit11[17]),
        .I4(D[23]),
        .I5(hit11[16]),
        .O(hit10_carry__0_i_3_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit10_carry__0_i_4
       (.I0(hit11[12]),
        .I1(D[19]),
        .I2(D[21]),
        .I3(hit11[14]),
        .I4(D[20]),
        .I5(hit11[13]),
        .O(hit10_carry__0_i_4_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit10_carry_i_1
       (.I0(hit11[9]),
        .I1(D[16]),
        .I2(D[18]),
        .I3(hit11[11]),
        .I4(D[17]),
        .I5(hit11[10]),
        .O(hit10_carry_i_1_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit10_carry_i_2
       (.I0(hit11[6]),
        .I1(D[13]),
        .I2(D[15]),
        .I3(hit11[8]),
        .I4(D[14]),
        .I5(hit11[7]),
        .O(hit10_carry_i_2_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit10_carry_i_3
       (.I0(hit11[3]),
        .I1(D[10]),
        .I2(D[12]),
        .I3(hit11[5]),
        .I4(D[11]),
        .I5(hit11[4]),
        .O(hit10_carry_i_3_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    hit10_carry_i_4
       (.I0(hit11[0]),
        .I1(D[7]),
        .I2(D[9]),
        .I3(hit11[2]),
        .I4(D[8]),
        .I5(hit11[1]),
        .O(hit10_carry_i_4_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_17
       (.I0(out_i_24_n_1),
        .I1(out_i_25_n_1),
        .I2(hit00_carry__0_0[5]),
        .I3(out_i_26_n_1),
        .I4(hit00_carry__0_0[4]),
        .I5(out_i_27_n_1),
        .O(out_i_17_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_18
       (.I0(out_i_28_n_1),
        .I1(out_i_29_n_1),
        .I2(hit00_carry__0_0[5]),
        .I3(out_i_30_n_1),
        .I4(hit00_carry__0_0[4]),
        .I5(out_i_31_n_1),
        .O(out_i_18_n_1));
  MUXF8 out_i_24
       (.I0(out_i_32_n_1),
        .I1(out_i_33_n_1),
        .O(out_i_24_n_1),
        .S(hit00_carry__0_0[3]));
  MUXF8 out_i_25
       (.I0(out_i_34_n_1),
        .I1(out_i_35_n_1),
        .O(out_i_25_n_1),
        .S(hit00_carry__0_0[3]));
  MUXF8 out_i_26
       (.I0(out_i_36_n_1),
        .I1(out_i_37_n_1),
        .O(out_i_26_n_1),
        .S(hit00_carry__0_0[3]));
  MUXF8 out_i_27
       (.I0(out_i_38_n_1),
        .I1(out_i_39_n_1),
        .O(out_i_27_n_1),
        .S(hit00_carry__0_0[3]));
  MUXF8 out_i_28
       (.I0(out_i_40_n_1),
        .I1(out_i_41_n_1),
        .O(out_i_28_n_1),
        .S(hit00_carry__0_0[3]));
  MUXF8 out_i_29
       (.I0(out_i_42_n_1),
        .I1(out_i_43_n_1),
        .O(out_i_29_n_1),
        .S(hit00_carry__0_0[3]));
  LUT2 #(
    .INIT(4'h8)) 
    out_i_2__0
       (.I0(bp_pred_taken_mux_in1),
        .I1(is_br_guess),
        .O(br_taken_mux_sel));
  MUXF8 out_i_30
       (.I0(out_i_44_n_1),
        .I1(out_i_45_n_1),
        .O(out_i_30_n_1),
        .S(hit00_carry__0_0[3]));
  MUXF8 out_i_31
       (.I0(out_i_46_n_1),
        .I1(out_i_47_n_1),
        .O(out_i_31_n_1),
        .S(hit00_carry__0_0[3]));
  MUXF7 out_i_32
       (.I0(out_i_48_n_1),
        .I1(out_i_49_n_1),
        .O(out_i_32_n_1),
        .S(hit00_carry__0_0[2]));
  MUXF7 out_i_33
       (.I0(out_i_50_n_1),
        .I1(out_i_51_n_1),
        .O(out_i_33_n_1),
        .S(hit00_carry__0_0[2]));
  MUXF7 out_i_34
       (.I0(out_i_52_n_1),
        .I1(out_i_53_n_1),
        .O(out_i_34_n_1),
        .S(hit00_carry__0_0[2]));
  MUXF7 out_i_35
       (.I0(out_i_54_n_1),
        .I1(out_i_55_n_1),
        .O(out_i_35_n_1),
        .S(hit00_carry__0_0[2]));
  MUXF7 out_i_36
       (.I0(out_i_56_n_1),
        .I1(out_i_57_n_1),
        .O(out_i_36_n_1),
        .S(hit00_carry__0_0[2]));
  MUXF7 out_i_37
       (.I0(out_i_58_n_1),
        .I1(out_i_59_n_1),
        .O(out_i_37_n_1),
        .S(hit00_carry__0_0[2]));
  MUXF7 out_i_38
       (.I0(out_i_60_n_1),
        .I1(out_i_61_n_1),
        .O(out_i_38_n_1),
        .S(hit00_carry__0_0[2]));
  MUXF7 out_i_39
       (.I0(out_i_62_n_1),
        .I1(out_i_63_n_1),
        .O(out_i_39_n_1),
        .S(hit00_carry__0_0[2]));
  MUXF7 out_i_40
       (.I0(out_i_64_n_1),
        .I1(out_i_65_n_1),
        .O(out_i_40_n_1),
        .S(hit00_carry__0_0[2]));
  MUXF7 out_i_41
       (.I0(out_i_66_n_1),
        .I1(out_i_67_n_1),
        .O(out_i_41_n_1),
        .S(hit00_carry__0_0[2]));
  MUXF7 out_i_42
       (.I0(out_i_68_n_1),
        .I1(out_i_69_n_1),
        .O(out_i_42_n_1),
        .S(hit00_carry__0_0[2]));
  MUXF7 out_i_43
       (.I0(out_i_70_n_1),
        .I1(out_i_71_n_1),
        .O(out_i_43_n_1),
        .S(hit00_carry__0_0[2]));
  MUXF7 out_i_44
       (.I0(out_i_72_n_1),
        .I1(out_i_73_n_1),
        .O(out_i_44_n_1),
        .S(hit00_carry__0_0[2]));
  MUXF7 out_i_45
       (.I0(out_i_74_n_1),
        .I1(out_i_75_n_1),
        .O(out_i_45_n_1),
        .S(hit00_carry__0_0[2]));
  MUXF7 out_i_46
       (.I0(out_i_76_n_1),
        .I1(out_i_77_n_1),
        .O(out_i_46_n_1),
        .S(hit00_carry__0_0[2]));
  MUXF7 out_i_47
       (.I0(out_i_78_n_1),
        .I1(out_i_79_n_1),
        .O(out_i_47_n_1),
        .S(hit00_carry__0_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_48
       (.I0(valid[51]),
        .I1(valid[50]),
        .I2(hit00_carry__0_0[1]),
        .I3(valid[49]),
        .I4(hit00_carry__0_0[0]),
        .I5(valid[48]),
        .O(out_i_48_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_49
       (.I0(valid[55]),
        .I1(valid[54]),
        .I2(hit00_carry__0_0[1]),
        .I3(valid[53]),
        .I4(hit00_carry__0_0[0]),
        .I5(valid[52]),
        .O(out_i_49_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_50
       (.I0(valid[59]),
        .I1(valid[58]),
        .I2(hit00_carry__0_0[1]),
        .I3(valid[57]),
        .I4(hit00_carry__0_0[0]),
        .I5(valid[56]),
        .O(out_i_50_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_51
       (.I0(valid[63]),
        .I1(valid[62]),
        .I2(hit00_carry__0_0[1]),
        .I3(valid[61]),
        .I4(hit00_carry__0_0[0]),
        .I5(valid[60]),
        .O(out_i_51_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_52
       (.I0(valid[35]),
        .I1(valid[34]),
        .I2(hit00_carry__0_0[1]),
        .I3(valid[33]),
        .I4(hit00_carry__0_0[0]),
        .I5(valid[32]),
        .O(out_i_52_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_53
       (.I0(valid[39]),
        .I1(valid[38]),
        .I2(hit00_carry__0_0[1]),
        .I3(valid[37]),
        .I4(hit00_carry__0_0[0]),
        .I5(valid[36]),
        .O(out_i_53_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_54
       (.I0(valid[43]),
        .I1(valid[42]),
        .I2(hit00_carry__0_0[1]),
        .I3(valid[41]),
        .I4(hit00_carry__0_0[0]),
        .I5(valid[40]),
        .O(out_i_54_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_55
       (.I0(valid[47]),
        .I1(valid[46]),
        .I2(hit00_carry__0_0[1]),
        .I3(valid[45]),
        .I4(hit00_carry__0_0[0]),
        .I5(valid[44]),
        .O(out_i_55_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_56
       (.I0(valid[19]),
        .I1(valid[18]),
        .I2(hit00_carry__0_0[1]),
        .I3(valid[17]),
        .I4(hit00_carry__0_0[0]),
        .I5(valid[16]),
        .O(out_i_56_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_57
       (.I0(valid[23]),
        .I1(valid[22]),
        .I2(hit00_carry__0_0[1]),
        .I3(valid[21]),
        .I4(hit00_carry__0_0[0]),
        .I5(valid[20]),
        .O(out_i_57_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_58
       (.I0(valid[27]),
        .I1(valid[26]),
        .I2(hit00_carry__0_0[1]),
        .I3(valid[25]),
        .I4(hit00_carry__0_0[0]),
        .I5(valid[24]),
        .O(out_i_58_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_59
       (.I0(valid[31]),
        .I1(valid[30]),
        .I2(hit00_carry__0_0[1]),
        .I3(valid[29]),
        .I4(hit00_carry__0_0[0]),
        .I5(valid[28]),
        .O(out_i_59_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_60
       (.I0(valid[3]),
        .I1(valid[2]),
        .I2(hit00_carry__0_0[1]),
        .I3(valid[1]),
        .I4(hit00_carry__0_0[0]),
        .I5(valid[0]),
        .O(out_i_60_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_61
       (.I0(valid[7]),
        .I1(valid[6]),
        .I2(hit00_carry__0_0[1]),
        .I3(valid[5]),
        .I4(hit00_carry__0_0[0]),
        .I5(valid[4]),
        .O(out_i_61_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_62
       (.I0(valid[11]),
        .I1(valid[10]),
        .I2(hit00_carry__0_0[1]),
        .I3(valid[9]),
        .I4(hit00_carry__0_0[0]),
        .I5(valid[8]),
        .O(out_i_62_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_63
       (.I0(valid[15]),
        .I1(valid[14]),
        .I2(hit00_carry__0_0[1]),
        .I3(valid[13]),
        .I4(hit00_carry__0_0[0]),
        .I5(valid[12]),
        .O(out_i_63_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_64
       (.I0(valid[115]),
        .I1(valid[114]),
        .I2(hit00_carry__0_0[1]),
        .I3(valid[113]),
        .I4(hit00_carry__0_0[0]),
        .I5(valid[112]),
        .O(out_i_64_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_65
       (.I0(valid[119]),
        .I1(valid[118]),
        .I2(hit00_carry__0_0[1]),
        .I3(valid[117]),
        .I4(hit00_carry__0_0[0]),
        .I5(valid[116]),
        .O(out_i_65_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_66
       (.I0(valid[123]),
        .I1(valid[122]),
        .I2(hit00_carry__0_0[1]),
        .I3(valid[121]),
        .I4(hit00_carry__0_0[0]),
        .I5(valid[120]),
        .O(out_i_66_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_67
       (.I0(valid[127]),
        .I1(valid[126]),
        .I2(hit00_carry__0_0[1]),
        .I3(valid[125]),
        .I4(hit00_carry__0_0[0]),
        .I5(valid[124]),
        .O(out_i_67_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_68
       (.I0(valid[99]),
        .I1(valid[98]),
        .I2(hit00_carry__0_0[1]),
        .I3(valid[97]),
        .I4(hit00_carry__0_0[0]),
        .I5(valid[96]),
        .O(out_i_68_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_69
       (.I0(valid[103]),
        .I1(valid[102]),
        .I2(hit00_carry__0_0[1]),
        .I3(valid[101]),
        .I4(hit00_carry__0_0[0]),
        .I5(valid[100]),
        .O(out_i_69_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_70
       (.I0(valid[107]),
        .I1(valid[106]),
        .I2(hit00_carry__0_0[1]),
        .I3(valid[105]),
        .I4(hit00_carry__0_0[0]),
        .I5(valid[104]),
        .O(out_i_70_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_71
       (.I0(valid[111]),
        .I1(valid[110]),
        .I2(hit00_carry__0_0[1]),
        .I3(valid[109]),
        .I4(hit00_carry__0_0[0]),
        .I5(valid[108]),
        .O(out_i_71_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_72
       (.I0(valid[83]),
        .I1(valid[82]),
        .I2(hit00_carry__0_0[1]),
        .I3(valid[81]),
        .I4(hit00_carry__0_0[0]),
        .I5(valid[80]),
        .O(out_i_72_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_73
       (.I0(valid[87]),
        .I1(valid[86]),
        .I2(hit00_carry__0_0[1]),
        .I3(valid[85]),
        .I4(hit00_carry__0_0[0]),
        .I5(valid[84]),
        .O(out_i_73_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_74
       (.I0(valid[91]),
        .I1(valid[90]),
        .I2(hit00_carry__0_0[1]),
        .I3(valid[89]),
        .I4(hit00_carry__0_0[0]),
        .I5(valid[88]),
        .O(out_i_74_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_75
       (.I0(valid[95]),
        .I1(valid[94]),
        .I2(hit00_carry__0_0[1]),
        .I3(valid[93]),
        .I4(hit00_carry__0_0[0]),
        .I5(valid[92]),
        .O(out_i_75_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_76
       (.I0(valid[67]),
        .I1(valid[66]),
        .I2(hit00_carry__0_0[1]),
        .I3(valid[65]),
        .I4(hit00_carry__0_0[0]),
        .I5(valid[64]),
        .O(out_i_76_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_77
       (.I0(valid[71]),
        .I1(valid[70]),
        .I2(hit00_carry__0_0[1]),
        .I3(valid[69]),
        .I4(hit00_carry__0_0[0]),
        .I5(valid[68]),
        .O(out_i_77_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_78
       (.I0(valid[75]),
        .I1(valid[74]),
        .I2(hit00_carry__0_0[1]),
        .I3(valid[73]),
        .I4(hit00_carry__0_0[0]),
        .I5(valid[72]),
        .O(out_i_78_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    out_i_79
       (.I0(valid[79]),
        .I1(valid[78]),
        .I2(hit00_carry__0_0[1]),
        .I3(valid[77]),
        .I4(hit00_carry__0_0[0]),
        .I5(valid[76]),
        .O(out_i_79_n_1));
  LUT6 #(
    .INIT(64'hA808000000000000)) 
    out_i_9
       (.I0(is_br_guess),
        .I1(out_i_17_n_1),
        .I2(hit00_carry__0_0[6]),
        .I3(out_i_18_n_1),
        .I4(hit00),
        .I5(cache_out_guess),
        .O(bp_pred_taken_mux_in1));
  (* RTL_RAM_BITS = "2944" *) 
  (* RTL_RAM_NAME = "cache/tag" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    tag_reg_0_127_0_0
       (.A({A,D[5:0]}),
        .D(D[7]),
        .DPO(hit01[0]),
        .DPRA(hit00_carry__0_0[6:0]),
        .SPO(hit11[0]),
        .WCLK(cpu_clk),
        .WE(data_reg_0_127_0_0_i_2_n_1));
  (* RTL_RAM_BITS = "2944" *) 
  (* RTL_RAM_NAME = "cache/tag" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    tag_reg_0_127_10_10
       (.A({A,D[5:0]}),
        .D(D[17]),
        .DPO(hit01[10]),
        .DPRA(hit00_carry__0_0[6:0]),
        .SPO(hit11[10]),
        .WCLK(cpu_clk),
        .WE(data_reg_0_127_0_0_i_2_n_1));
  (* RTL_RAM_BITS = "2944" *) 
  (* RTL_RAM_NAME = "cache/tag" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    tag_reg_0_127_11_11
       (.A({A,D[5:0]}),
        .D(D[18]),
        .DPO(hit01[11]),
        .DPRA(hit00_carry__0_0[6:0]),
        .SPO(hit11[11]),
        .WCLK(cpu_clk),
        .WE(data_reg_0_127_0_0_i_2_n_1));
  (* RTL_RAM_BITS = "2944" *) 
  (* RTL_RAM_NAME = "cache/tag" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    tag_reg_0_127_12_12
       (.A({A,D[5:0]}),
        .D(D[19]),
        .DPO(hit01[12]),
        .DPRA(hit00_carry__0_0[6:0]),
        .SPO(hit11[12]),
        .WCLK(cpu_clk),
        .WE(data_reg_0_127_0_0_i_2_n_1));
  (* RTL_RAM_BITS = "2944" *) 
  (* RTL_RAM_NAME = "cache/tag" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    tag_reg_0_127_13_13
       (.A({A,D[5:0]}),
        .D(D[20]),
        .DPO(hit01[13]),
        .DPRA(hit00_carry__0_0[6:0]),
        .SPO(hit11[13]),
        .WCLK(cpu_clk),
        .WE(data_reg_0_127_0_0_i_2_n_1));
  (* RTL_RAM_BITS = "2944" *) 
  (* RTL_RAM_NAME = "cache/tag" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    tag_reg_0_127_14_14
       (.A({A,D[5:0]}),
        .D(D[21]),
        .DPO(hit01[14]),
        .DPRA(hit00_carry__0_0[6:0]),
        .SPO(hit11[14]),
        .WCLK(cpu_clk),
        .WE(data_reg_0_127_0_0_i_2_n_1));
  (* RTL_RAM_BITS = "2944" *) 
  (* RTL_RAM_NAME = "cache/tag" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    tag_reg_0_127_15_15
       (.A({A,D[5:0]}),
        .D(D[22]),
        .DPO(hit01[15]),
        .DPRA(hit00_carry__0_0[6:0]),
        .SPO(hit11[15]),
        .WCLK(cpu_clk),
        .WE(data_reg_0_127_0_0_i_2_n_1));
  (* RTL_RAM_BITS = "2944" *) 
  (* RTL_RAM_NAME = "cache/tag" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    tag_reg_0_127_16_16
       (.A({A,D[5:0]}),
        .D(D[23]),
        .DPO(hit01[16]),
        .DPRA(hit00_carry__0_0[6:0]),
        .SPO(hit11[16]),
        .WCLK(cpu_clk),
        .WE(data_reg_0_127_0_0_i_2_n_1));
  (* RTL_RAM_BITS = "2944" *) 
  (* RTL_RAM_NAME = "cache/tag" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    tag_reg_0_127_17_17
       (.A({A,D[5:0]}),
        .D(D[24]),
        .DPO(hit01[17]),
        .DPRA(hit00_carry__0_0[6:0]),
        .SPO(hit11[17]),
        .WCLK(cpu_clk),
        .WE(data_reg_0_127_0_0_i_2_n_1));
  (* RTL_RAM_BITS = "2944" *) 
  (* RTL_RAM_NAME = "cache/tag" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    tag_reg_0_127_18_18
       (.A({A,D[5:0]}),
        .D(D[25]),
        .DPO(hit01[18]),
        .DPRA(hit00_carry__0_0[6:0]),
        .SPO(hit11[18]),
        .WCLK(cpu_clk),
        .WE(data_reg_0_127_0_0_i_2_n_1));
  (* RTL_RAM_BITS = "2944" *) 
  (* RTL_RAM_NAME = "cache/tag" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    tag_reg_0_127_19_19
       (.A({A,D[5:0]}),
        .D(D[26]),
        .DPO(hit01[19]),
        .DPRA(hit00_carry__0_0[6:0]),
        .SPO(hit11[19]),
        .WCLK(cpu_clk),
        .WE(data_reg_0_127_0_0_i_2_n_1));
  (* RTL_RAM_BITS = "2944" *) 
  (* RTL_RAM_NAME = "cache/tag" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    tag_reg_0_127_1_1
       (.A({A,D[5:0]}),
        .D(D[8]),
        .DPO(hit01[1]),
        .DPRA(hit00_carry__0_0[6:0]),
        .SPO(hit11[1]),
        .WCLK(cpu_clk),
        .WE(data_reg_0_127_0_0_i_2_n_1));
  (* RTL_RAM_BITS = "2944" *) 
  (* RTL_RAM_NAME = "cache/tag" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    tag_reg_0_127_20_20
       (.A({A,D[5:0]}),
        .D(D[27]),
        .DPO(hit01[20]),
        .DPRA(hit00_carry__0_0[6:0]),
        .SPO(hit11[20]),
        .WCLK(cpu_clk),
        .WE(data_reg_0_127_0_0_i_2_n_1));
  (* RTL_RAM_BITS = "2944" *) 
  (* RTL_RAM_NAME = "cache/tag" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    tag_reg_0_127_21_21
       (.A({A,D[5:0]}),
        .D(D[28]),
        .DPO(hit01[21]),
        .DPRA(hit00_carry__0_0[6:0]),
        .SPO(hit11[21]),
        .WCLK(cpu_clk),
        .WE(data_reg_0_127_0_0_i_2_n_1));
  (* RTL_RAM_BITS = "2944" *) 
  (* RTL_RAM_NAME = "cache/tag" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    tag_reg_0_127_22_22
       (.A({A,D[5:0]}),
        .D(D[29]),
        .DPO(hit01[22]),
        .DPRA(hit00_carry__0_0[6:0]),
        .SPO(hit11[22]),
        .WCLK(cpu_clk),
        .WE(data_reg_0_127_0_0_i_2_n_1));
  (* RTL_RAM_BITS = "2944" *) 
  (* RTL_RAM_NAME = "cache/tag" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    tag_reg_0_127_2_2
       (.A({A,D[5:0]}),
        .D(D[9]),
        .DPO(hit01[2]),
        .DPRA(hit00_carry__0_0[6:0]),
        .SPO(hit11[2]),
        .WCLK(cpu_clk),
        .WE(data_reg_0_127_0_0_i_2_n_1));
  (* RTL_RAM_BITS = "2944" *) 
  (* RTL_RAM_NAME = "cache/tag" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    tag_reg_0_127_3_3
       (.A({A,D[5:0]}),
        .D(D[10]),
        .DPO(hit01[3]),
        .DPRA(hit00_carry__0_0[6:0]),
        .SPO(hit11[3]),
        .WCLK(cpu_clk),
        .WE(data_reg_0_127_0_0_i_2_n_1));
  (* RTL_RAM_BITS = "2944" *) 
  (* RTL_RAM_NAME = "cache/tag" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    tag_reg_0_127_4_4
       (.A({A,D[5:0]}),
        .D(D[11]),
        .DPO(hit01[4]),
        .DPRA(hit00_carry__0_0[6:0]),
        .SPO(hit11[4]),
        .WCLK(cpu_clk),
        .WE(data_reg_0_127_0_0_i_2_n_1));
  (* RTL_RAM_BITS = "2944" *) 
  (* RTL_RAM_NAME = "cache/tag" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    tag_reg_0_127_5_5
       (.A({A,D[5:0]}),
        .D(D[12]),
        .DPO(hit01[5]),
        .DPRA(hit00_carry__0_0[6:0]),
        .SPO(hit11[5]),
        .WCLK(cpu_clk),
        .WE(data_reg_0_127_0_0_i_2_n_1));
  (* RTL_RAM_BITS = "2944" *) 
  (* RTL_RAM_NAME = "cache/tag" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    tag_reg_0_127_6_6
       (.A({A,D[5:0]}),
        .D(D[13]),
        .DPO(hit01[6]),
        .DPRA(hit00_carry__0_0[6:0]),
        .SPO(hit11[6]),
        .WCLK(cpu_clk),
        .WE(data_reg_0_127_0_0_i_2_n_1));
  (* RTL_RAM_BITS = "2944" *) 
  (* RTL_RAM_NAME = "cache/tag" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    tag_reg_0_127_7_7
       (.A({A,D[5:0]}),
        .D(D[14]),
        .DPO(hit01[7]),
        .DPRA(hit00_carry__0_0[6:0]),
        .SPO(hit11[7]),
        .WCLK(cpu_clk),
        .WE(data_reg_0_127_0_0_i_2_n_1));
  (* RTL_RAM_BITS = "2944" *) 
  (* RTL_RAM_NAME = "cache/tag" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    tag_reg_0_127_8_8
       (.A({A,D[5:0]}),
        .D(D[15]),
        .DPO(hit01[8]),
        .DPRA(hit00_carry__0_0[6:0]),
        .SPO(hit11[8]),
        .WCLK(cpu_clk),
        .WE(data_reg_0_127_0_0_i_2_n_1));
  (* RTL_RAM_BITS = "2944" *) 
  (* RTL_RAM_NAME = "cache/tag" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "127" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM128X1D #(
    .INIT(128'h00000000000000000000000000000000)) 
    tag_reg_0_127_9_9
       (.A({A,D[5:0]}),
        .D(D[16]),
        .DPO(hit01[9]),
        .DPRA(hit00_carry__0_0[6:0]),
        .SPO(hit11[9]),
        .WCLK(cpu_clk),
        .WE(data_reg_0_127_0_0_i_2_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \valid[0]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[112]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[0]),
        .O(\valid[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[100]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[116]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[100]),
        .O(\valid[100]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[101]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[117]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[101]),
        .O(\valid[101]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[102]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[118]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[102]),
        .O(\valid[102]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[103]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[119]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[103]),
        .O(\valid[103]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[104]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[120]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[104]),
        .O(\valid[104]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[105]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[121]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[105]),
        .O(\valid[105]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[106]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[122]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[106]),
        .O(\valid[106]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[107]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[123]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[107]),
        .O(\valid[107]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[108]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[124]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[108]),
        .O(\valid[108]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[109]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[125]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[109]),
        .O(\valid[109]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \valid[10]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[122]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[10]),
        .O(\valid[10]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[110]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[126]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[110]),
        .O(\valid[110]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[111]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[127]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[111]),
        .O(\valid[111]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \valid[112]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[112]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[112]),
        .O(\valid[112]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \valid[112]_i_2 
       (.I0(D[2]),
        .I1(D[3]),
        .I2(D[0]),
        .I3(D[1]),
        .O(\valid[112]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \valid[113]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[113]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[113]),
        .O(\valid[113]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \valid[113]_i_2 
       (.I0(D[2]),
        .I1(D[3]),
        .I2(D[1]),
        .I3(D[0]),
        .O(\valid[113]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \valid[114]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[114]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[114]),
        .O(\valid[114]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \valid[114]_i_2 
       (.I0(D[2]),
        .I1(D[3]),
        .I2(D[0]),
        .I3(D[1]),
        .O(\valid[114]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \valid[115]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[115]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[115]),
        .O(\valid[115]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \valid[115]_i_2 
       (.I0(D[2]),
        .I1(D[3]),
        .I2(D[0]),
        .I3(D[1]),
        .O(\valid[115]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \valid[116]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[116]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[116]),
        .O(\valid[116]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \valid[116]_i_2 
       (.I0(D[3]),
        .I1(D[2]),
        .I2(D[0]),
        .I3(D[1]),
        .O(\valid[116]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \valid[117]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[117]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[117]),
        .O(\valid[117]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \valid[117]_i_2 
       (.I0(D[3]),
        .I1(D[2]),
        .I2(D[1]),
        .I3(D[0]),
        .O(\valid[117]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \valid[118]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[118]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[118]),
        .O(\valid[118]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \valid[118]_i_2 
       (.I0(D[3]),
        .I1(D[2]),
        .I2(D[0]),
        .I3(D[1]),
        .O(\valid[118]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \valid[119]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[119]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[119]),
        .O(\valid[119]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \valid[119]_i_2 
       (.I0(D[3]),
        .I1(D[2]),
        .I2(D[0]),
        .I3(D[1]),
        .O(\valid[119]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \valid[11]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[123]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[11]),
        .O(\valid[11]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \valid[120]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[120]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[120]),
        .O(\valid[120]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \valid[120]_i_2 
       (.I0(D[2]),
        .I1(D[3]),
        .I2(D[0]),
        .I3(D[1]),
        .O(\valid[120]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \valid[121]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[121]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[121]),
        .O(\valid[121]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \valid[121]_i_2 
       (.I0(D[2]),
        .I1(D[3]),
        .I2(D[1]),
        .I3(D[0]),
        .O(\valid[121]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \valid[122]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[122]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[122]),
        .O(\valid[122]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \valid[122]_i_2 
       (.I0(D[2]),
        .I1(D[3]),
        .I2(D[0]),
        .I3(D[1]),
        .O(\valid[122]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \valid[123]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[123]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[123]),
        .O(\valid[123]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \valid[123]_i_2 
       (.I0(D[2]),
        .I1(D[3]),
        .I2(D[0]),
        .I3(D[1]),
        .O(\valid[123]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \valid[124]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[124]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[124]),
        .O(\valid[124]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \valid[124]_i_2 
       (.I0(D[2]),
        .I1(D[3]),
        .I2(D[0]),
        .I3(D[1]),
        .O(\valid[124]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \valid[125]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[125]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[125]),
        .O(\valid[125]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hF7FF)) 
    \valid[125]_i_2 
       (.I0(D[2]),
        .I1(D[3]),
        .I2(D[1]),
        .I3(D[0]),
        .O(\valid[125]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \valid[126]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[126]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[126]),
        .O(\valid[126]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hF7FF)) 
    \valid[126]_i_2 
       (.I0(D[2]),
        .I1(D[3]),
        .I2(D[0]),
        .I3(D[1]),
        .O(\valid[126]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00800000)) 
    \valid[127]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[127]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[127]),
        .O(\valid[127]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \valid[127]_i_2 
       (.I0(D[2]),
        .I1(D[3]),
        .I2(D[0]),
        .I3(D[1]),
        .O(\valid[127]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \valid[12]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[124]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[12]),
        .O(\valid[12]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \valid[13]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[125]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[13]),
        .O(\valid[13]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \valid[14]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[126]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[14]),
        .O(\valid[14]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \valid[15]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[127]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[15]),
        .O(\valid[15]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[16]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[112]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[16]),
        .O(\valid[16]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[17]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[113]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[17]),
        .O(\valid[17]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[18]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[114]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[18]),
        .O(\valid[18]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[19]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[115]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[19]),
        .O(\valid[19]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \valid[1]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[113]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[1]),
        .O(\valid[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[20]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[116]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[20]),
        .O(\valid[20]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[21]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[117]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[21]),
        .O(\valid[21]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[22]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[118]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[22]),
        .O(\valid[22]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[23]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[119]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[23]),
        .O(\valid[23]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[24]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[120]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[24]),
        .O(\valid[24]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[25]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[121]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[25]),
        .O(\valid[25]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[26]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[122]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[26]),
        .O(\valid[26]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[27]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[123]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[27]),
        .O(\valid[27]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[28]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[124]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[28]),
        .O(\valid[28]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[29]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[125]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[29]),
        .O(\valid[29]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \valid[2]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[114]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[2]),
        .O(\valid[2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[30]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[126]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[30]),
        .O(\valid[30]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[31]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[127]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[31]),
        .O(\valid[31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[32]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[112]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[32]),
        .O(\valid[32]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[33]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[113]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[33]),
        .O(\valid[33]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[34]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[114]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[34]),
        .O(\valid[34]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[35]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[115]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[35]),
        .O(\valid[35]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[36]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[116]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[36]),
        .O(\valid[36]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[37]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[117]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[37]),
        .O(\valid[37]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[38]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[118]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[38]),
        .O(\valid[38]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[39]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[119]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[39]),
        .O(\valid[39]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \valid[3]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[115]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[3]),
        .O(\valid[3]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[40]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[120]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[40]),
        .O(\valid[40]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[41]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[121]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[41]),
        .O(\valid[41]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[42]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[122]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[42]),
        .O(\valid[42]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[43]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[123]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[43]),
        .O(\valid[43]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[44]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[124]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[44]),
        .O(\valid[44]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[45]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[125]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[45]),
        .O(\valid[45]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[46]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[126]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[46]),
        .O(\valid[46]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \valid[47]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[127]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[47]),
        .O(\valid[47]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \valid[48]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[112]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[48]),
        .O(\valid[48]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \valid[49]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[113]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[49]),
        .O(\valid[49]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \valid[4]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[116]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[4]),
        .O(\valid[4]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \valid[50]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[114]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[50]),
        .O(\valid[50]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \valid[51]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[115]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[51]),
        .O(\valid[51]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \valid[52]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[116]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[52]),
        .O(\valid[52]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \valid[53]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[117]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[53]),
        .O(\valid[53]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \valid[54]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[118]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[54]),
        .O(\valid[54]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \valid[55]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[119]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[55]),
        .O(\valid[55]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \valid[56]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[120]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[56]),
        .O(\valid[56]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \valid[57]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[121]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[57]),
        .O(\valid[57]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \valid[58]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[122]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[58]),
        .O(\valid[58]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \valid[59]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[123]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[59]),
        .O(\valid[59]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \valid[5]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[117]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[5]),
        .O(\valid[5]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \valid[60]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[124]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[60]),
        .O(\valid[60]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \valid[61]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[125]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[61]),
        .O(\valid[61]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \valid[62]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[126]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[62]),
        .O(\valid[62]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
    \valid[63]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[127]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[63]),
        .O(\valid[63]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \valid[64]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[112]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[64]),
        .O(\valid[64]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \valid[65]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[113]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[65]),
        .O(\valid[65]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \valid[66]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[114]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[66]),
        .O(\valid[66]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \valid[67]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[115]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[67]),
        .O(\valid[67]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \valid[68]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[116]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[68]),
        .O(\valid[68]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \valid[69]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[117]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[69]),
        .O(\valid[69]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \valid[6]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[118]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[6]),
        .O(\valid[6]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \valid[70]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[118]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[70]),
        .O(\valid[70]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \valid[71]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[119]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[71]),
        .O(\valid[71]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \valid[72]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[120]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[72]),
        .O(\valid[72]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \valid[73]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[121]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[73]),
        .O(\valid[73]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \valid[74]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[122]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[74]),
        .O(\valid[74]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \valid[75]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[123]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[75]),
        .O(\valid[75]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \valid[76]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[124]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[76]),
        .O(\valid[76]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \valid[77]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[125]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[77]),
        .O(\valid[77]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \valid[78]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[126]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[78]),
        .O(\valid[78]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \valid[79]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[127]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[79]),
        .O(\valid[79]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \valid[7]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[119]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[7]),
        .O(\valid[7]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[80]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[112]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[80]),
        .O(\valid[80]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[81]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[113]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[81]),
        .O(\valid[81]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[82]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[114]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[82]),
        .O(\valid[82]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[83]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[115]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[83]),
        .O(\valid[83]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[84]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[116]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[84]),
        .O(\valid[84]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[85]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[117]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[85]),
        .O(\valid[85]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[86]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[118]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[86]),
        .O(\valid[86]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[87]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[119]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[87]),
        .O(\valid[87]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[88]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[120]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[88]),
        .O(\valid[88]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[89]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[121]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[89]),
        .O(\valid[89]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \valid[8]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[120]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[8]),
        .O(\valid[8]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[90]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[122]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[90]),
        .O(\valid[90]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[91]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[123]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[91]),
        .O(\valid[91]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[92]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[124]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[92]),
        .O(\valid[92]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[93]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[125]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[93]),
        .O(\valid[93]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[94]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[126]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[94]),
        .O(\valid[94]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[95]_i_1 
       (.I0(D[4]),
        .I1(D[5]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[127]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[95]),
        .O(\valid[95]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[96]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[112]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[96]),
        .O(\valid[96]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[97]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[113]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[97]),
        .O(\valid[97]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[98]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[114]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[98]),
        .O(\valid[98]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \valid[99]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[127]_0 ),
        .I3(\valid[115]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[99]),
        .O(\valid[99]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \valid[9]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(\valid_reg[63]_0 ),
        .I3(\valid[121]_i_2_n_1 ),
        .I4(\instruction_decode_register_q_reg[2] ),
        .I5(valid[9]),
        .O(\valid[9]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[0]_i_1_n_1 ),
        .Q(valid[0]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[100] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[100]_i_1_n_1 ),
        .Q(valid[100]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[101] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[101]_i_1_n_1 ),
        .Q(valid[101]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[102] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[102]_i_1_n_1 ),
        .Q(valid[102]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[103] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[103]_i_1_n_1 ),
        .Q(valid[103]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[104] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[104]_i_1_n_1 ),
        .Q(valid[104]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[105] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[105]_i_1_n_1 ),
        .Q(valid[105]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[106] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[106]_i_1_n_1 ),
        .Q(valid[106]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[107] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[107]_i_1_n_1 ),
        .Q(valid[107]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[108] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[108]_i_1_n_1 ),
        .Q(valid[108]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[109] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[109]_i_1_n_1 ),
        .Q(valid[109]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[10] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[10]_i_1_n_1 ),
        .Q(valid[10]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[110] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[110]_i_1_n_1 ),
        .Q(valid[110]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[111] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[111]_i_1_n_1 ),
        .Q(valid[111]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[112] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[112]_i_1_n_1 ),
        .Q(valid[112]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[113] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[113]_i_1_n_1 ),
        .Q(valid[113]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[114] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[114]_i_1_n_1 ),
        .Q(valid[114]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[115] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[115]_i_1_n_1 ),
        .Q(valid[115]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[116] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[116]_i_1_n_1 ),
        .Q(valid[116]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[117] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[117]_i_1_n_1 ),
        .Q(valid[117]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[118] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[118]_i_1_n_1 ),
        .Q(valid[118]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[119] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[119]_i_1_n_1 ),
        .Q(valid[119]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[11] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[11]_i_1_n_1 ),
        .Q(valid[11]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[120] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[120]_i_1_n_1 ),
        .Q(valid[120]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[121] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[121]_i_1_n_1 ),
        .Q(valid[121]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[122] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[122]_i_1_n_1 ),
        .Q(valid[122]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[123] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[123]_i_1_n_1 ),
        .Q(valid[123]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[124] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[124]_i_1_n_1 ),
        .Q(valid[124]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[125] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[125]_i_1_n_1 ),
        .Q(valid[125]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[126] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[126]_i_1_n_1 ),
        .Q(valid[126]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[127] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[127]_i_1_n_1 ),
        .Q(valid[127]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[12] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[12]_i_1_n_1 ),
        .Q(valid[12]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[13] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[13]_i_1_n_1 ),
        .Q(valid[13]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[14] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[14]_i_1_n_1 ),
        .Q(valid[14]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[15] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[15]_i_1_n_1 ),
        .Q(valid[15]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[16] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[16]_i_1_n_1 ),
        .Q(valid[16]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[17] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[17]_i_1_n_1 ),
        .Q(valid[17]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[18] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[18]_i_1_n_1 ),
        .Q(valid[18]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[19] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[19]_i_1_n_1 ),
        .Q(valid[19]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[1] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[1]_i_1_n_1 ),
        .Q(valid[1]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[20] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[20]_i_1_n_1 ),
        .Q(valid[20]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[21] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[21]_i_1_n_1 ),
        .Q(valid[21]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[22] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[22]_i_1_n_1 ),
        .Q(valid[22]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[23] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[23]_i_1_n_1 ),
        .Q(valid[23]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[24] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[24]_i_1_n_1 ),
        .Q(valid[24]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[25] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[25]_i_1_n_1 ),
        .Q(valid[25]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[26] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[26]_i_1_n_1 ),
        .Q(valid[26]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[27] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[27]_i_1_n_1 ),
        .Q(valid[27]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[28] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[28]_i_1_n_1 ),
        .Q(valid[28]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[29] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[29]_i_1_n_1 ),
        .Q(valid[29]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[2] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[2]_i_1_n_1 ),
        .Q(valid[2]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[30] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[30]_i_1_n_1 ),
        .Q(valid[30]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[31] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[31]_i_1_n_1 ),
        .Q(valid[31]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[32] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[32]_i_1_n_1 ),
        .Q(valid[32]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[33] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[33]_i_1_n_1 ),
        .Q(valid[33]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[34] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[34]_i_1_n_1 ),
        .Q(valid[34]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[35] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[35]_i_1_n_1 ),
        .Q(valid[35]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[36] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[36]_i_1_n_1 ),
        .Q(valid[36]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[37] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[37]_i_1_n_1 ),
        .Q(valid[37]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[38] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[38]_i_1_n_1 ),
        .Q(valid[38]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[39] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[39]_i_1_n_1 ),
        .Q(valid[39]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[3] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[3]_i_1_n_1 ),
        .Q(valid[3]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[40] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[40]_i_1_n_1 ),
        .Q(valid[40]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[41] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[41]_i_1_n_1 ),
        .Q(valid[41]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[42] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[42]_i_1_n_1 ),
        .Q(valid[42]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[43] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[43]_i_1_n_1 ),
        .Q(valid[43]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[44] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[44]_i_1_n_1 ),
        .Q(valid[44]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[45] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[45]_i_1_n_1 ),
        .Q(valid[45]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[46] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[46]_i_1_n_1 ),
        .Q(valid[46]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[47] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[47]_i_1_n_1 ),
        .Q(valid[47]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[48] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[48]_i_1_n_1 ),
        .Q(valid[48]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[49] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[49]_i_1_n_1 ),
        .Q(valid[49]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[4] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[4]_i_1_n_1 ),
        .Q(valid[4]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[50] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[50]_i_1_n_1 ),
        .Q(valid[50]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[51] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[51]_i_1_n_1 ),
        .Q(valid[51]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[52] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[52]_i_1_n_1 ),
        .Q(valid[52]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[53] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[53]_i_1_n_1 ),
        .Q(valid[53]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[54] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[54]_i_1_n_1 ),
        .Q(valid[54]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[55] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[55]_i_1_n_1 ),
        .Q(valid[55]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[56] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[56]_i_1_n_1 ),
        .Q(valid[56]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[57] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[57]_i_1_n_1 ),
        .Q(valid[57]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[58] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[58]_i_1_n_1 ),
        .Q(valid[58]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[59] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[59]_i_1_n_1 ),
        .Q(valid[59]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[5] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[5]_i_1_n_1 ),
        .Q(valid[5]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[60] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[60]_i_1_n_1 ),
        .Q(valid[60]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[61] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[61]_i_1_n_1 ),
        .Q(valid[61]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[62] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[62]_i_1_n_1 ),
        .Q(valid[62]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[63] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[63]_i_1_n_1 ),
        .Q(valid[63]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[64] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[64]_i_1_n_1 ),
        .Q(valid[64]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[65] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[65]_i_1_n_1 ),
        .Q(valid[65]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[66] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[66]_i_1_n_1 ),
        .Q(valid[66]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[67] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[67]_i_1_n_1 ),
        .Q(valid[67]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[68] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[68]_i_1_n_1 ),
        .Q(valid[68]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[69] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[69]_i_1_n_1 ),
        .Q(valid[69]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[6] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[6]_i_1_n_1 ),
        .Q(valid[6]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[70] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[70]_i_1_n_1 ),
        .Q(valid[70]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[71] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[71]_i_1_n_1 ),
        .Q(valid[71]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[72] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[72]_i_1_n_1 ),
        .Q(valid[72]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[73] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[73]_i_1_n_1 ),
        .Q(valid[73]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[74] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[74]_i_1_n_1 ),
        .Q(valid[74]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[75] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[75]_i_1_n_1 ),
        .Q(valid[75]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[76] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[76]_i_1_n_1 ),
        .Q(valid[76]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[77] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[77]_i_1_n_1 ),
        .Q(valid[77]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[78] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[78]_i_1_n_1 ),
        .Q(valid[78]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[79] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[79]_i_1_n_1 ),
        .Q(valid[79]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[7] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[7]_i_1_n_1 ),
        .Q(valid[7]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[80] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[80]_i_1_n_1 ),
        .Q(valid[80]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[81] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[81]_i_1_n_1 ),
        .Q(valid[81]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[82] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[82]_i_1_n_1 ),
        .Q(valid[82]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[83] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[83]_i_1_n_1 ),
        .Q(valid[83]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[84] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[84]_i_1_n_1 ),
        .Q(valid[84]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[85] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[85]_i_1_n_1 ),
        .Q(valid[85]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[86] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[86]_i_1_n_1 ),
        .Q(valid[86]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[87] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[87]_i_1_n_1 ),
        .Q(valid[87]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[88] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[88]_i_1_n_1 ),
        .Q(valid[88]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[89] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[89]_i_1_n_1 ),
        .Q(valid[89]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[8] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[8]_i_1_n_1 ),
        .Q(valid[8]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[90] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[90]_i_1_n_1 ),
        .Q(valid[90]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[91] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[91]_i_1_n_1 ),
        .Q(valid[91]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[92] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[92]_i_1_n_1 ),
        .Q(valid[92]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[93] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[93]_i_1_n_1 ),
        .Q(valid[93]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[94] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[94]_i_1_n_1 ),
        .Q(valid[94]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[95] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[95]_i_1_n_1 ),
        .Q(valid[95]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[96] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[96]_i_1_n_1 ),
        .Q(valid[96]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[97] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[97]_i_1_n_1 ),
        .Q(valid[97]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[98] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[98]_i_1_n_1 ),
        .Q(valid[98]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[99] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[99]_i_1_n_1 ),
        .Q(valid[99]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \valid_reg[9] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\valid[9]_i_1_n_1 ),
        .Q(valid[9]),
        .R(cpu_reset));
endmodule

module branch_predictor
   (\inter_to_out_reg[0] ,
    is_br_check,
    br_taken_mux_sel,
    switches_sync,
    cpu_reset,
    is_br_guess,
    Q,
    hit00_carry__0,
    br_taken_check,
    D,
    cpu_clk,
    A,
    \valid_reg[63] ,
    \valid_reg[127] );
  output \inter_to_out_reg[0] ;
  output is_br_check;
  output br_taken_mux_sel;
  input switches_sync;
  input cpu_reset;
  input is_br_guess;
  input [4:0]Q;
  input [29:0]hit00_carry__0;
  input br_taken_check;
  input [29:0]D;
  input cpu_clk;
  input [0:0]A;
  input \valid_reg[63] ;
  input [0:0]\valid_reg[127] ;

  wire [0:0]A;
  wire [29:0]D;
  wire [4:0]Q;
  wire br_taken_check;
  wire br_taken_mux_sel;
  wire cpu_clk;
  wire cpu_reset;
  wire [29:0]hit00_carry__0;
  wire \inter_to_out_reg[0] ;
  wire is_br_check;
  wire is_br_guess;
  wire switches_sync;
  wire [0:0]\valid_reg[127] ;
  wire \valid_reg[63] ;

  bp_cache cache
       (.A(A),
        .D(D),
        .Q(Q),
        .br_taken_check(br_taken_check),
        .br_taken_mux_sel(br_taken_mux_sel),
        .cpu_clk(cpu_clk),
        .cpu_reset(cpu_reset),
        .hit00_carry__0_0(hit00_carry__0),
        .\instruction_decode_register_q_reg[2] (is_br_check),
        .\inter_to_out_reg[0] (\inter_to_out_reg[0] ),
        .is_br_guess(is_br_guess),
        .switches_sync(switches_sync),
        .\valid_reg[127]_0 (\valid_reg[127] ),
        .\valid_reg[63]_0 (\valid_reg[63] ));
endmodule

module button_parser
   (cpu_reset,
    \signal_in_delay_reg[0] ,
    BUTTONS_IBUF,
    cpu_clk,
    cpu_clk_locked,
    \pc_register_q_reg[30] );
  output cpu_reset;
  output \signal_in_delay_reg[0] ;
  input [0:0]BUTTONS_IBUF;
  input cpu_clk;
  input cpu_clk_locked;
  input \pc_register_q_reg[30] ;

  wire [0:0]BUTTONS_IBUF;
  wire button_synchronizer_n_2;
  wire cpu_clk;
  wire cpu_clk_locked;
  wire cpu_reset;
  wire [0:0]debounced_signals;
  wire \pc_register_q_reg[30] ;
  wire \signal_in_delay_reg[0] ;
  wire [0:0]synchronized_signals;

  debouncer button_debouncer
       (.cpu_clk(cpu_clk),
        .debounced_signals(debounced_signals),
        .\genblk1[0].reset_reg[0]_0 (button_synchronizer_n_2),
        .synchronized_signals(synchronized_signals));
  edge_detector button_edge_detector
       (.cpu_clk(cpu_clk),
        .cpu_clk_locked(cpu_clk_locked),
        .cpu_reset(cpu_reset),
        .debounced_signals(debounced_signals),
        .\pc_register_q_reg[30] (\pc_register_q_reg[30] ),
        .\signal_in_delay_reg[0]_0 (\signal_in_delay_reg[0] ));
  synchronizer__parameterized0 button_synchronizer
       (.BUTTONS_IBUF(BUTTONS_IBUF),
        .cpu_clk(cpu_clk),
        .\inter_to_out_reg[0]_0 (button_synchronizer_n_2),
        .synchronized_signals(synchronized_signals));
endmodule

module clocks
   (cpu_clk,
    cpu_clk_locked,
    clk_125mhz);
  output cpu_clk;
  output cpu_clk_locked;
  input clk_125mhz;

  wire \<const0> ;
  wire \<const1> ;
  wire clk_125mhz;
  wire cpu_clk;
  wire cpu_clk_int;
  wire cpu_clk_locked;
  wire cpu_clk_pll_fb_in;
  wire cpu_clk_pll_fb_out;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG cpu_clk_buf
       (.I(cpu_clk_int),
        .O(cpu_clk));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG cpu_clk_f_buf
       (.I(cpu_clk_pll_fb_out),
        .O(cpu_clk_pll_fb_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PLLE2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT(48),
    .CLKFBOUT_PHASE(0.000000),
    .CLKIN1_PERIOD(8.000000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE(15),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT1_DIVIDE(1),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT2_DIVIDE(1),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT3_DIVIDE(1),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .COMPENSATION("BUF_IN"),
    .DIVCLK_DIVIDE(5),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .STARTUP_WAIT("FALSE")) 
    plle2_cpu_inst
       (.CLKFBIN(cpu_clk_pll_fb_in),
        .CLKFBOUT(cpu_clk_pll_fb_out),
        .CLKIN1(clk_125mhz),
        .CLKIN2(\<const0> ),
        .CLKINSEL(\<const1> ),
        .CLKOUT0(cpu_clk_int),
        .DADDR({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DCLK(\<const0> ),
        .DEN(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DWE(\<const0> ),
        .LOCKED(cpu_clk_locked),
        .PWRDWN(\<const0> ),
        .RST(\<const0> ));
endmodule

module cpu
   (mem_reg_0_1,
    n_0_2187_BUFG_inst_n_1,
    serial_out,
    \pc_register_q_reg[30]_0 ,
    switches_sync,
    cpu_clk,
    cpu_reset,
    E,
    serial_in);
  output mem_reg_0_1;
  output n_0_2187_BUFG_inst_n_1;
  output serial_out;
  input \pc_register_q_reg[30]_0 ;
  input switches_sync;
  input cpu_clk;
  input cpu_reset;
  input [0:0]E;
  input serial_in;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]E;
  wire [31:0]a_mux_out;
  wire [31:0]addr_mux_out;
  wire alu_n_100;
  wire alu_n_98;
  wire alu_n_99;
  wire [31:0]alu_register_q;
  wire [31:0]b_mux_out;
  wire b_mux_sel;
  wire [1:1]bit_counter01_in;
  wire \bit_counter[3]_i_2__0_n_1 ;
  wire bp_enable_mux_n_2;
  wire bp_enable_mux_n_3;
  wire bp_enable_mux_n_4;
  wire bp_enable_mux_n_5;
  wire br_pred_taken_register_q;
  wire br_predictor_n_1;
  wire br_taken_check;
  wire [31:0]br_taken_mux_in1;
  wire br_taken_mux_sel;
  wire branch_comp_br_eq;
  wire branch_comp_br_un;
  wire branch_comp_n_3;
  wire branch_comp_n_4;
  wire branch_comp_n_8;
  wire branch_comp_n_9;
  wire \branch_instructions_counter[0]_i_3_n_1 ;
  wire [31:0]branch_instructions_counter_reg;
  wire \branch_instructions_counter_reg[0]_i_2_n_1 ;
  wire \branch_instructions_counter_reg[0]_i_2_n_5 ;
  wire \branch_instructions_counter_reg[0]_i_2_n_6 ;
  wire \branch_instructions_counter_reg[0]_i_2_n_7 ;
  wire \branch_instructions_counter_reg[0]_i_2_n_8 ;
  wire \branch_instructions_counter_reg[12]_i_1_n_1 ;
  wire \branch_instructions_counter_reg[12]_i_1_n_5 ;
  wire \branch_instructions_counter_reg[12]_i_1_n_6 ;
  wire \branch_instructions_counter_reg[12]_i_1_n_7 ;
  wire \branch_instructions_counter_reg[12]_i_1_n_8 ;
  wire \branch_instructions_counter_reg[16]_i_1_n_1 ;
  wire \branch_instructions_counter_reg[16]_i_1_n_5 ;
  wire \branch_instructions_counter_reg[16]_i_1_n_6 ;
  wire \branch_instructions_counter_reg[16]_i_1_n_7 ;
  wire \branch_instructions_counter_reg[16]_i_1_n_8 ;
  wire \branch_instructions_counter_reg[20]_i_1_n_1 ;
  wire \branch_instructions_counter_reg[20]_i_1_n_5 ;
  wire \branch_instructions_counter_reg[20]_i_1_n_6 ;
  wire \branch_instructions_counter_reg[20]_i_1_n_7 ;
  wire \branch_instructions_counter_reg[20]_i_1_n_8 ;
  wire \branch_instructions_counter_reg[24]_i_1_n_1 ;
  wire \branch_instructions_counter_reg[24]_i_1_n_5 ;
  wire \branch_instructions_counter_reg[24]_i_1_n_6 ;
  wire \branch_instructions_counter_reg[24]_i_1_n_7 ;
  wire \branch_instructions_counter_reg[24]_i_1_n_8 ;
  wire \branch_instructions_counter_reg[28]_i_1_n_5 ;
  wire \branch_instructions_counter_reg[28]_i_1_n_6 ;
  wire \branch_instructions_counter_reg[28]_i_1_n_7 ;
  wire \branch_instructions_counter_reg[28]_i_1_n_8 ;
  wire \branch_instructions_counter_reg[4]_i_1_n_1 ;
  wire \branch_instructions_counter_reg[4]_i_1_n_5 ;
  wire \branch_instructions_counter_reg[4]_i_1_n_6 ;
  wire \branch_instructions_counter_reg[4]_i_1_n_7 ;
  wire \branch_instructions_counter_reg[4]_i_1_n_8 ;
  wire \branch_instructions_counter_reg[8]_i_1_n_1 ;
  wire \branch_instructions_counter_reg[8]_i_1_n_5 ;
  wire \branch_instructions_counter_reg[8]_i_1_n_6 ;
  wire \branch_instructions_counter_reg[8]_i_1_n_7 ;
  wire \branch_instructions_counter_reg[8]_i_1_n_8 ;
  wire correct_prediction_counter0;
  wire \correct_prediction_counter[0]_i_3_n_1 ;
  wire [31:0]correct_prediction_counter_reg;
  wire \correct_prediction_counter_reg[0]_i_2_n_1 ;
  wire \correct_prediction_counter_reg[0]_i_2_n_5 ;
  wire \correct_prediction_counter_reg[0]_i_2_n_6 ;
  wire \correct_prediction_counter_reg[0]_i_2_n_7 ;
  wire \correct_prediction_counter_reg[0]_i_2_n_8 ;
  wire \correct_prediction_counter_reg[12]_i_1_n_1 ;
  wire \correct_prediction_counter_reg[12]_i_1_n_5 ;
  wire \correct_prediction_counter_reg[12]_i_1_n_6 ;
  wire \correct_prediction_counter_reg[12]_i_1_n_7 ;
  wire \correct_prediction_counter_reg[12]_i_1_n_8 ;
  wire \correct_prediction_counter_reg[16]_i_1_n_1 ;
  wire \correct_prediction_counter_reg[16]_i_1_n_5 ;
  wire \correct_prediction_counter_reg[16]_i_1_n_6 ;
  wire \correct_prediction_counter_reg[16]_i_1_n_7 ;
  wire \correct_prediction_counter_reg[16]_i_1_n_8 ;
  wire \correct_prediction_counter_reg[20]_i_1_n_1 ;
  wire \correct_prediction_counter_reg[20]_i_1_n_5 ;
  wire \correct_prediction_counter_reg[20]_i_1_n_6 ;
  wire \correct_prediction_counter_reg[20]_i_1_n_7 ;
  wire \correct_prediction_counter_reg[20]_i_1_n_8 ;
  wire \correct_prediction_counter_reg[24]_i_1_n_1 ;
  wire \correct_prediction_counter_reg[24]_i_1_n_5 ;
  wire \correct_prediction_counter_reg[24]_i_1_n_6 ;
  wire \correct_prediction_counter_reg[24]_i_1_n_7 ;
  wire \correct_prediction_counter_reg[24]_i_1_n_8 ;
  wire \correct_prediction_counter_reg[28]_i_1_n_5 ;
  wire \correct_prediction_counter_reg[28]_i_1_n_6 ;
  wire \correct_prediction_counter_reg[28]_i_1_n_7 ;
  wire \correct_prediction_counter_reg[28]_i_1_n_8 ;
  wire \correct_prediction_counter_reg[4]_i_1_n_1 ;
  wire \correct_prediction_counter_reg[4]_i_1_n_5 ;
  wire \correct_prediction_counter_reg[4]_i_1_n_6 ;
  wire \correct_prediction_counter_reg[4]_i_1_n_7 ;
  wire \correct_prediction_counter_reg[4]_i_1_n_8 ;
  wire \correct_prediction_counter_reg[8]_i_1_n_1 ;
  wire \correct_prediction_counter_reg[8]_i_1_n_5 ;
  wire \correct_prediction_counter_reg[8]_i_1_n_6 ;
  wire \correct_prediction_counter_reg[8]_i_1_n_7 ;
  wire \correct_prediction_counter_reg[8]_i_1_n_8 ;
  wire cpu_clk;
  wire cpu_reset;
  wire \cycle_counter[0]_i_6_n_1 ;
  wire [31:0]cycle_counter_reg;
  wire \cycle_counter_reg[0]_i_2_n_1 ;
  wire \cycle_counter_reg[0]_i_2_n_5 ;
  wire \cycle_counter_reg[0]_i_2_n_6 ;
  wire \cycle_counter_reg[0]_i_2_n_7 ;
  wire \cycle_counter_reg[0]_i_2_n_8 ;
  wire \cycle_counter_reg[12]_i_1_n_1 ;
  wire \cycle_counter_reg[12]_i_1_n_5 ;
  wire \cycle_counter_reg[12]_i_1_n_6 ;
  wire \cycle_counter_reg[12]_i_1_n_7 ;
  wire \cycle_counter_reg[12]_i_1_n_8 ;
  wire \cycle_counter_reg[16]_i_1_n_1 ;
  wire \cycle_counter_reg[16]_i_1_n_5 ;
  wire \cycle_counter_reg[16]_i_1_n_6 ;
  wire \cycle_counter_reg[16]_i_1_n_7 ;
  wire \cycle_counter_reg[16]_i_1_n_8 ;
  wire \cycle_counter_reg[20]_i_1_n_1 ;
  wire \cycle_counter_reg[20]_i_1_n_5 ;
  wire \cycle_counter_reg[20]_i_1_n_6 ;
  wire \cycle_counter_reg[20]_i_1_n_7 ;
  wire \cycle_counter_reg[20]_i_1_n_8 ;
  wire \cycle_counter_reg[24]_i_1_n_1 ;
  wire \cycle_counter_reg[24]_i_1_n_5 ;
  wire \cycle_counter_reg[24]_i_1_n_6 ;
  wire \cycle_counter_reg[24]_i_1_n_7 ;
  wire \cycle_counter_reg[24]_i_1_n_8 ;
  wire \cycle_counter_reg[28]_i_1_n_5 ;
  wire \cycle_counter_reg[28]_i_1_n_6 ;
  wire \cycle_counter_reg[28]_i_1_n_7 ;
  wire \cycle_counter_reg[28]_i_1_n_8 ;
  wire \cycle_counter_reg[4]_i_1_n_1 ;
  wire \cycle_counter_reg[4]_i_1_n_5 ;
  wire \cycle_counter_reg[4]_i_1_n_6 ;
  wire \cycle_counter_reg[4]_i_1_n_7 ;
  wire \cycle_counter_reg[4]_i_1_n_8 ;
  wire \cycle_counter_reg[8]_i_1_n_1 ;
  wire \cycle_counter_reg[8]_i_1_n_5 ;
  wire \cycle_counter_reg[8]_i_1_n_6 ;
  wire \cycle_counter_reg[8]_i_1_n_7 ;
  wire \cycle_counter_reg[8]_i_1_n_8 ;
  wire [31:0]data0;
  wire [31:0]data1;
  wire [31:1]data11;
  wire data8;
  wire data9;
  wire [31:0]dmem_din;
  wire [31:0]dmem_dout;
  wire dmem_n_1;
  wire dmem_n_10;
  wire dmem_n_11;
  wire dmem_n_12;
  wire dmem_n_13;
  wire dmem_n_14;
  wire dmem_n_15;
  wire dmem_n_16;
  wire dmem_n_17;
  wire dmem_n_18;
  wire dmem_n_19;
  wire dmem_n_2;
  wire dmem_n_20;
  wire dmem_n_21;
  wire dmem_n_22;
  wire dmem_n_23;
  wire dmem_n_24;
  wire dmem_n_25;
  wire dmem_n_26;
  wire dmem_n_27;
  wire dmem_n_28;
  wire dmem_n_29;
  wire dmem_n_3;
  wire dmem_n_30;
  wire dmem_n_31;
  wire dmem_n_32;
  wire dmem_n_33;
  wire dmem_n_4;
  wire dmem_n_5;
  wire dmem_n_6;
  wire dmem_n_7;
  wire dmem_n_8;
  wire dmem_n_9;
  wire has_byte_i_1_n_1;
  wire [31:0]imem_dina;
  wire [31:2]imem_doutb;
  wire imem_ena;
  wire imem_n_1;
  wire imem_n_100;
  wire imem_n_103;
  wire imem_n_2;
  wire imem_n_3;
  wire imem_n_33;
  wire imem_n_35;
  wire imem_n_36;
  wire imem_n_37;
  wire imem_n_38;
  wire imem_n_39;
  wire imem_n_40;
  wire imem_n_41;
  wire imem_n_42;
  wire imem_n_43;
  wire imem_n_44;
  wire imem_n_45;
  wire imem_n_46;
  wire imem_n_47;
  wire imem_n_48;
  wire imem_n_49;
  wire imem_n_50;
  wire imem_n_51;
  wire imem_n_52;
  wire imem_n_53;
  wire imem_n_54;
  wire imem_n_55;
  wire imem_n_56;
  wire imem_n_57;
  wire imem_n_58;
  wire imem_n_59;
  wire imem_n_60;
  wire imem_n_61;
  wire imem_n_62;
  wire imem_n_63;
  wire imem_n_64;
  wire imem_n_65;
  wire imem_n_66;
  wire imem_n_67;
  wire imem_n_68;
  wire imem_n_86;
  wire imem_n_87;
  wire imem_n_88;
  wire imem_n_89;
  wire imem_n_90;
  wire imem_n_91;
  wire imem_n_92;
  wire imem_n_93;
  wire imem_n_94;
  wire imem_n_95;
  wire imem_n_96;
  wire imem_n_97;
  wire imm_gen_n_10;
  wire imm_gen_n_11;
  wire imm_gen_n_12;
  wire imm_gen_n_13;
  wire imm_gen_n_14;
  wire imm_gen_n_7;
  wire imm_gen_n_8;
  wire imm_gen_n_9;
  wire [11:0]imm_gen_out;
  wire instruction_counter;
  wire \instruction_counter[0]_i_10_n_1 ;
  wire \instruction_counter[0]_i_11_n_1 ;
  wire \instruction_counter[0]_i_3_n_1 ;
  wire \instruction_counter[0]_i_4_n_1 ;
  wire \instruction_counter[0]_i_5_n_1 ;
  wire \instruction_counter[0]_i_6_n_1 ;
  wire \instruction_counter[0]_i_7_n_1 ;
  wire \instruction_counter[0]_i_8_n_1 ;
  wire \instruction_counter[0]_i_9_n_1 ;
  wire [31:0]instruction_counter_reg;
  wire \instruction_counter_reg[0]_i_2_n_1 ;
  wire \instruction_counter_reg[0]_i_2_n_5 ;
  wire \instruction_counter_reg[0]_i_2_n_6 ;
  wire \instruction_counter_reg[0]_i_2_n_7 ;
  wire \instruction_counter_reg[0]_i_2_n_8 ;
  wire \instruction_counter_reg[12]_i_1_n_1 ;
  wire \instruction_counter_reg[12]_i_1_n_5 ;
  wire \instruction_counter_reg[12]_i_1_n_6 ;
  wire \instruction_counter_reg[12]_i_1_n_7 ;
  wire \instruction_counter_reg[12]_i_1_n_8 ;
  wire \instruction_counter_reg[16]_i_1_n_1 ;
  wire \instruction_counter_reg[16]_i_1_n_5 ;
  wire \instruction_counter_reg[16]_i_1_n_6 ;
  wire \instruction_counter_reg[16]_i_1_n_7 ;
  wire \instruction_counter_reg[16]_i_1_n_8 ;
  wire \instruction_counter_reg[20]_i_1_n_1 ;
  wire \instruction_counter_reg[20]_i_1_n_5 ;
  wire \instruction_counter_reg[20]_i_1_n_6 ;
  wire \instruction_counter_reg[20]_i_1_n_7 ;
  wire \instruction_counter_reg[20]_i_1_n_8 ;
  wire \instruction_counter_reg[24]_i_1_n_1 ;
  wire \instruction_counter_reg[24]_i_1_n_5 ;
  wire \instruction_counter_reg[24]_i_1_n_6 ;
  wire \instruction_counter_reg[24]_i_1_n_7 ;
  wire \instruction_counter_reg[24]_i_1_n_8 ;
  wire \instruction_counter_reg[28]_i_1_n_5 ;
  wire \instruction_counter_reg[28]_i_1_n_6 ;
  wire \instruction_counter_reg[28]_i_1_n_7 ;
  wire \instruction_counter_reg[28]_i_1_n_8 ;
  wire \instruction_counter_reg[4]_i_1_n_1 ;
  wire \instruction_counter_reg[4]_i_1_n_5 ;
  wire \instruction_counter_reg[4]_i_1_n_6 ;
  wire \instruction_counter_reg[4]_i_1_n_7 ;
  wire \instruction_counter_reg[4]_i_1_n_8 ;
  wire \instruction_counter_reg[8]_i_1_n_1 ;
  wire \instruction_counter_reg[8]_i_1_n_5 ;
  wire \instruction_counter_reg[8]_i_1_n_6 ;
  wire \instruction_counter_reg[8]_i_1_n_7 ;
  wire \instruction_counter_reg[8]_i_1_n_8 ;
  wire [31:2]instruction_decode_register_d;
  wire [31:0]instruction_decode_register_q;
  wire \instruction_execute_register_q_reg_n_1_[12] ;
  wire \instruction_execute_register_q_reg_n_1_[13] ;
  wire \instruction_execute_register_q_reg_n_1_[14] ;
  wire \instruction_execute_register_q_reg_n_1_[2] ;
  wire \instruction_execute_register_q_reg_n_1_[3] ;
  wire \instruction_execute_register_q_reg_n_1_[4] ;
  wire \instruction_execute_register_q_reg_n_1_[5] ;
  wire \instruction_execute_register_q_reg_n_1_[6] ;
  wire is_br_check;
  wire is_br_guess;
  wire ldx_n_1;
  wire ldx_n_10;
  wire ldx_n_100;
  wire ldx_n_101;
  wire ldx_n_102;
  wire ldx_n_103;
  wire ldx_n_104;
  wire ldx_n_105;
  wire ldx_n_106;
  wire ldx_n_107;
  wire ldx_n_108;
  wire ldx_n_109;
  wire ldx_n_11;
  wire ldx_n_110;
  wire ldx_n_111;
  wire ldx_n_112;
  wire ldx_n_113;
  wire ldx_n_114;
  wire ldx_n_115;
  wire ldx_n_116;
  wire ldx_n_117;
  wire ldx_n_118;
  wire ldx_n_119;
  wire ldx_n_12;
  wire ldx_n_120;
  wire ldx_n_121;
  wire ldx_n_122;
  wire ldx_n_123;
  wire ldx_n_124;
  wire ldx_n_125;
  wire ldx_n_126;
  wire ldx_n_127;
  wire ldx_n_128;
  wire ldx_n_129;
  wire ldx_n_13;
  wire ldx_n_130;
  wire ldx_n_131;
  wire ldx_n_132;
  wire ldx_n_133;
  wire ldx_n_134;
  wire ldx_n_135;
  wire ldx_n_136;
  wire ldx_n_137;
  wire ldx_n_138;
  wire ldx_n_139;
  wire ldx_n_14;
  wire ldx_n_140;
  wire ldx_n_141;
  wire ldx_n_142;
  wire ldx_n_143;
  wire ldx_n_144;
  wire ldx_n_145;
  wire ldx_n_146;
  wire ldx_n_147;
  wire ldx_n_148;
  wire ldx_n_149;
  wire ldx_n_15;
  wire ldx_n_150;
  wire ldx_n_151;
  wire ldx_n_152;
  wire ldx_n_153;
  wire ldx_n_154;
  wire ldx_n_155;
  wire ldx_n_156;
  wire ldx_n_157;
  wire ldx_n_158;
  wire ldx_n_16;
  wire ldx_n_17;
  wire ldx_n_18;
  wire ldx_n_19;
  wire ldx_n_191;
  wire ldx_n_192;
  wire ldx_n_193;
  wire ldx_n_194;
  wire ldx_n_195;
  wire ldx_n_196;
  wire ldx_n_197;
  wire ldx_n_198;
  wire ldx_n_199;
  wire ldx_n_2;
  wire ldx_n_20;
  wire ldx_n_200;
  wire ldx_n_201;
  wire ldx_n_202;
  wire ldx_n_203;
  wire ldx_n_204;
  wire ldx_n_205;
  wire ldx_n_206;
  wire ldx_n_207;
  wire ldx_n_208;
  wire ldx_n_209;
  wire ldx_n_21;
  wire ldx_n_210;
  wire ldx_n_211;
  wire ldx_n_212;
  wire ldx_n_213;
  wire ldx_n_214;
  wire ldx_n_215;
  wire ldx_n_216;
  wire ldx_n_217;
  wire ldx_n_218;
  wire ldx_n_219;
  wire ldx_n_22;
  wire ldx_n_220;
  wire ldx_n_221;
  wire ldx_n_222;
  wire ldx_n_23;
  wire ldx_n_24;
  wire ldx_n_25;
  wire ldx_n_26;
  wire ldx_n_27;
  wire ldx_n_28;
  wire ldx_n_29;
  wire ldx_n_3;
  wire ldx_n_30;
  wire ldx_n_31;
  wire ldx_n_32;
  wire ldx_n_33;
  wire ldx_n_34;
  wire ldx_n_35;
  wire ldx_n_36;
  wire ldx_n_37;
  wire ldx_n_38;
  wire ldx_n_39;
  wire ldx_n_4;
  wire ldx_n_40;
  wire ldx_n_41;
  wire ldx_n_42;
  wire ldx_n_43;
  wire ldx_n_44;
  wire ldx_n_45;
  wire ldx_n_46;
  wire ldx_n_47;
  wire ldx_n_48;
  wire ldx_n_49;
  wire ldx_n_5;
  wire ldx_n_50;
  wire ldx_n_51;
  wire ldx_n_52;
  wire ldx_n_53;
  wire ldx_n_54;
  wire ldx_n_55;
  wire ldx_n_56;
  wire ldx_n_57;
  wire ldx_n_58;
  wire ldx_n_59;
  wire ldx_n_6;
  wire ldx_n_60;
  wire ldx_n_61;
  wire ldx_n_62;
  wire ldx_n_63;
  wire ldx_n_64;
  wire ldx_n_65;
  wire ldx_n_66;
  wire ldx_n_67;
  wire ldx_n_68;
  wire ldx_n_69;
  wire ldx_n_7;
  wire ldx_n_70;
  wire ldx_n_75;
  wire ldx_n_76;
  wire ldx_n_77;
  wire ldx_n_78;
  wire ldx_n_79;
  wire ldx_n_8;
  wire ldx_n_80;
  wire ldx_n_81;
  wire ldx_n_82;
  wire ldx_n_83;
  wire ldx_n_84;
  wire ldx_n_85;
  wire ldx_n_86;
  wire ldx_n_87;
  wire ldx_n_88;
  wire ldx_n_89;
  wire ldx_n_9;
  wire ldx_n_90;
  wire ldx_n_91;
  wire ldx_n_92;
  wire ldx_n_93;
  wire ldx_n_94;
  wire ldx_n_95;
  wire ldx_n_96;
  wire ldx_n_97;
  wire ldx_n_98;
  wire ldx_n_99;
  wire mem_reg_0_0_i_61_n_1;
  wire mem_reg_0_0_i_67_n_1;
  wire mem_reg_0_0_i_73_n_1;
  wire mem_reg_0_0_i_79_n_1;
  wire mem_reg_0_0_i_86_n_1;
  wire mem_reg_0_0_i_87__0_n_1;
  wire mem_reg_0_1;
  wire n_0_2187_BUFG_inst_n_1;
  wire nop_mux_n_30;
  wire nop_mux_sel;
  wire on_chip_uart_n_10;
  wire on_chip_uart_n_12;
  wire on_chip_uart_n_13;
  wire on_chip_uart_n_14;
  wire on_chip_uart_n_15;
  wire on_chip_uart_n_16;
  wire on_chip_uart_n_17;
  wire on_chip_uart_n_5;
  wire on_chip_uart_n_6;
  wire on_chip_uart_n_7;
  wire on_chip_uart_n_8;
  wire out_i_12_n_1;
  wire out_i_13__0_n_1;
  wire out_i_14__0_n_1;
  wire out_i_15__0_n_1;
  wire out_i_16__0_n_1;
  wire out_i_20__0_n_1;
  wire out_i_21__0_n_1;
  wire out_i_22_n_1;
  wire out_i_23_n_1;
  wire out_i_4__0_n_1;
  wire [3:1]p_1_in;
  wire p_2_in;
  wire \pc_decode_register_q_reg[8]_rep__0_n_1 ;
  wire \pc_decode_register_q_reg[8]_rep__1_n_1 ;
  wire \pc_decode_register_q_reg[8]_rep_n_1 ;
  wire \pc_decode_register_q_reg_n_1_[0] ;
  wire \pc_decode_register_q_reg_n_1_[10] ;
  wire \pc_decode_register_q_reg_n_1_[11] ;
  wire \pc_decode_register_q_reg_n_1_[12] ;
  wire \pc_decode_register_q_reg_n_1_[13] ;
  wire \pc_decode_register_q_reg_n_1_[14] ;
  wire \pc_decode_register_q_reg_n_1_[15] ;
  wire \pc_decode_register_q_reg_n_1_[16] ;
  wire \pc_decode_register_q_reg_n_1_[17] ;
  wire \pc_decode_register_q_reg_n_1_[18] ;
  wire \pc_decode_register_q_reg_n_1_[19] ;
  wire \pc_decode_register_q_reg_n_1_[1] ;
  wire \pc_decode_register_q_reg_n_1_[20] ;
  wire \pc_decode_register_q_reg_n_1_[21] ;
  wire \pc_decode_register_q_reg_n_1_[22] ;
  wire \pc_decode_register_q_reg_n_1_[23] ;
  wire \pc_decode_register_q_reg_n_1_[24] ;
  wire \pc_decode_register_q_reg_n_1_[25] ;
  wire \pc_decode_register_q_reg_n_1_[26] ;
  wire \pc_decode_register_q_reg_n_1_[27] ;
  wire \pc_decode_register_q_reg_n_1_[28] ;
  wire \pc_decode_register_q_reg_n_1_[29] ;
  wire \pc_decode_register_q_reg_n_1_[2] ;
  wire \pc_decode_register_q_reg_n_1_[31] ;
  wire \pc_decode_register_q_reg_n_1_[3] ;
  wire \pc_decode_register_q_reg_n_1_[4] ;
  wire \pc_decode_register_q_reg_n_1_[5] ;
  wire \pc_decode_register_q_reg_n_1_[6] ;
  wire \pc_decode_register_q_reg_n_1_[7] ;
  wire \pc_decode_register_q_reg_n_1_[8] ;
  wire \pc_decode_register_q_reg_n_1_[9] ;
  wire [31:0]pc_execute_register_q;
  wire [31:1]pc_mux_in1;
  wire [30:30]pc_mux_in2;
  wire [31:0]pc_mux_in3;
  wire [31:0]pc_mux_out;
  wire [31:3]pc_plus_four2_out;
  wire [31:3]pc_plus_four_out;
  wire [31:0]pc_register_q;
  wire \pc_register_q[19]_i_4_n_1 ;
  wire \pc_register_q[19]_i_5_n_1 ;
  wire \pc_register_q[19]_i_6_n_1 ;
  wire \pc_register_q[19]_i_7_n_1 ;
  wire \pc_register_q_reg[19]_i_3_n_1 ;
  wire \pc_register_q_reg[30]_0 ;
  wire rf_n_1;
  wire rf_n_10;
  wire rf_n_100;
  wire rf_n_101;
  wire rf_n_102;
  wire rf_n_103;
  wire rf_n_104;
  wire rf_n_105;
  wire rf_n_106;
  wire rf_n_107;
  wire rf_n_108;
  wire rf_n_109;
  wire rf_n_11;
  wire rf_n_110;
  wire rf_n_111;
  wire rf_n_112;
  wire rf_n_113;
  wire rf_n_114;
  wire rf_n_115;
  wire rf_n_116;
  wire rf_n_117;
  wire rf_n_118;
  wire rf_n_119;
  wire rf_n_12;
  wire rf_n_120;
  wire rf_n_121;
  wire rf_n_122;
  wire rf_n_123;
  wire rf_n_124;
  wire rf_n_125;
  wire rf_n_126;
  wire rf_n_127;
  wire rf_n_128;
  wire rf_n_13;
  wire rf_n_14;
  wire rf_n_15;
  wire rf_n_16;
  wire rf_n_17;
  wire rf_n_18;
  wire rf_n_19;
  wire rf_n_2;
  wire rf_n_20;
  wire rf_n_21;
  wire rf_n_22;
  wire rf_n_23;
  wire rf_n_24;
  wire rf_n_25;
  wire rf_n_26;
  wire rf_n_27;
  wire rf_n_28;
  wire rf_n_29;
  wire rf_n_3;
  wire rf_n_30;
  wire rf_n_31;
  wire rf_n_32;
  wire rf_n_33;
  wire rf_n_34;
  wire rf_n_35;
  wire rf_n_36;
  wire rf_n_37;
  wire rf_n_38;
  wire rf_n_39;
  wire rf_n_4;
  wire rf_n_40;
  wire rf_n_41;
  wire rf_n_42;
  wire rf_n_43;
  wire rf_n_44;
  wire rf_n_45;
  wire rf_n_46;
  wire rf_n_47;
  wire rf_n_48;
  wire rf_n_49;
  wire rf_n_5;
  wire rf_n_50;
  wire rf_n_51;
  wire rf_n_52;
  wire rf_n_53;
  wire rf_n_54;
  wire rf_n_55;
  wire rf_n_56;
  wire rf_n_57;
  wire rf_n_58;
  wire rf_n_59;
  wire rf_n_6;
  wire rf_n_60;
  wire rf_n_61;
  wire rf_n_62;
  wire rf_n_63;
  wire rf_n_64;
  wire rf_n_65;
  wire rf_n_66;
  wire rf_n_67;
  wire rf_n_68;
  wire rf_n_69;
  wire rf_n_7;
  wire rf_n_70;
  wire rf_n_71;
  wire rf_n_72;
  wire rf_n_73;
  wire rf_n_74;
  wire rf_n_75;
  wire rf_n_76;
  wire rf_n_77;
  wire rf_n_78;
  wire rf_n_79;
  wire rf_n_8;
  wire rf_n_80;
  wire rf_n_81;
  wire rf_n_82;
  wire rf_n_83;
  wire rf_n_84;
  wire rf_n_85;
  wire rf_n_86;
  wire rf_n_87;
  wire rf_n_88;
  wire rf_n_89;
  wire rf_n_9;
  wire rf_n_90;
  wire rf_n_91;
  wire rf_n_92;
  wire rf_n_93;
  wire rf_n_94;
  wire rf_n_95;
  wire rf_n_96;
  wire rf_n_97;
  wire rf_n_98;
  wire rf_n_99;
  wire [31:0]rs1_mux2_in2;
  wire [31:0]rs1_mux2_out;
  wire [1:0]rs1_mux2_sel;
  wire rs1_mux_sel;
  wire [31:0]rs1_register_d;
  wire [31:0]rs1_register_q;
  wire [31:0]rs2_mux2_out;
  wire [1:0]rs2_mux2_sel;
  wire [0:0]rs2_mux3_sel;
  wire rs2_mux_sel;
  wire [31:0]rs2_register_d;
  wire [31:0]rs2_register_q;
  wire \rs2_register_q[31]_i_19_n_1 ;
  wire serial_in;
  wire serial_out;
  wire switches_sync;
  wire \uareceive/has_byte ;
  wire \uareceive/has_byte0 ;
  wire uart_rx_data_out_ready;
  wire \uatransmit/bit_counter0 ;
  wire \uatransmit/symbol_edge__8 ;
  wire \uatransmit/tx_running__2 ;
  wire [4:0]wa;
  wire [31:0]wd;
  wire [2:0]wf_ldx_sel;
  wire [3:0]x_alu_sel;
  wire x_cu_n_10;
  wire x_cu_n_100;
  wire x_cu_n_101;
  wire x_cu_n_102;
  wire x_cu_n_103;
  wire x_cu_n_104;
  wire x_cu_n_105;
  wire x_cu_n_106;
  wire x_cu_n_107;
  wire x_cu_n_108;
  wire x_cu_n_109;
  wire x_cu_n_11;
  wire x_cu_n_110;
  wire x_cu_n_111;
  wire x_cu_n_112;
  wire x_cu_n_113;
  wire x_cu_n_114;
  wire x_cu_n_115;
  wire x_cu_n_116;
  wire x_cu_n_12;
  wire x_cu_n_13;
  wire x_cu_n_14;
  wire x_cu_n_15;
  wire x_cu_n_16;
  wire x_cu_n_17;
  wire x_cu_n_18;
  wire x_cu_n_19;
  wire x_cu_n_2;
  wire x_cu_n_20;
  wire x_cu_n_21;
  wire x_cu_n_22;
  wire x_cu_n_23;
  wire x_cu_n_24;
  wire x_cu_n_25;
  wire x_cu_n_26;
  wire x_cu_n_27;
  wire x_cu_n_28;
  wire x_cu_n_29;
  wire x_cu_n_3;
  wire x_cu_n_30;
  wire x_cu_n_31;
  wire x_cu_n_32;
  wire x_cu_n_33;
  wire x_cu_n_34;
  wire x_cu_n_35;
  wire x_cu_n_36;
  wire x_cu_n_37;
  wire x_cu_n_38;
  wire x_cu_n_39;
  wire x_cu_n_4;
  wire x_cu_n_40;
  wire x_cu_n_41;
  wire x_cu_n_42;
  wire x_cu_n_5;
  wire x_cu_n_6;
  wire x_cu_n_62;
  wire x_cu_n_63;
  wire x_cu_n_64;
  wire x_cu_n_65;
  wire x_cu_n_66;
  wire x_cu_n_67;
  wire x_cu_n_68;
  wire x_cu_n_69;
  wire x_cu_n_7;
  wire x_cu_n_70;
  wire x_cu_n_71;
  wire x_cu_n_72;
  wire x_cu_n_73;
  wire x_cu_n_77;
  wire x_cu_n_78;
  wire x_cu_n_79;
  wire x_cu_n_8;
  wire x_cu_n_80;
  wire x_cu_n_81;
  wire x_cu_n_82;
  wire x_cu_n_83;
  wire x_cu_n_84;
  wire x_cu_n_85;
  wire x_cu_n_86;
  wire x_cu_n_87;
  wire x_cu_n_88;
  wire x_cu_n_89;
  wire x_cu_n_9;
  wire x_cu_n_90;
  wire x_cu_n_91;
  wire x_cu_n_95;
  wire x_cu_n_98;
  wire x_cu_n_99;
  wire [3:0]\NLW_branch_instructions_counter_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_branch_instructions_counter_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_branch_instructions_counter_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_branch_instructions_counter_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_branch_instructions_counter_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_branch_instructions_counter_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_branch_instructions_counter_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_correct_prediction_counter_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_correct_prediction_counter_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_correct_prediction_counter_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_correct_prediction_counter_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_correct_prediction_counter_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_correct_prediction_counter_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_correct_prediction_counter_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cycle_counter_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_cycle_counter_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cycle_counter_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cycle_counter_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cycle_counter_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cycle_counter_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cycle_counter_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_instruction_counter_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_instruction_counter_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_instruction_counter_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_instruction_counter_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_instruction_counter_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_instruction_counter_reg[4]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_instruction_counter_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_mem_reg_0_0_i_61_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_67_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_73_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_0_0_i_79_CO_UNCONNECTED;
  wire [3:0]NLW_out_i_12_CO_UNCONNECTED;
  wire [3:0]NLW_out_i_4__0_CO_UNCONNECTED;
  wire [3:0]\NLW_pc_register_q_reg[19]_i_3_CO_UNCONNECTED ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FOUR_INPUT_MUX a_mux
       (.D({\pc_decode_register_q_reg_n_1_[31] ,p_2_in,\pc_decode_register_q_reg_n_1_[29] ,\pc_decode_register_q_reg_n_1_[28] ,\pc_decode_register_q_reg_n_1_[27] ,\pc_decode_register_q_reg_n_1_[26] ,\pc_decode_register_q_reg_n_1_[25] ,\pc_decode_register_q_reg_n_1_[24] ,\pc_decode_register_q_reg_n_1_[23] ,\pc_decode_register_q_reg_n_1_[22] ,\pc_decode_register_q_reg_n_1_[21] ,\pc_decode_register_q_reg_n_1_[20] ,\pc_decode_register_q_reg_n_1_[19] ,\pc_decode_register_q_reg_n_1_[18] ,\pc_decode_register_q_reg_n_1_[17] ,\pc_decode_register_q_reg_n_1_[16] ,\pc_decode_register_q_reg_n_1_[15] ,\pc_decode_register_q_reg_n_1_[14] ,\pc_decode_register_q_reg_n_1_[13] ,\pc_decode_register_q_reg_n_1_[12] ,\pc_decode_register_q_reg_n_1_[11] ,\pc_decode_register_q_reg_n_1_[10] ,\pc_decode_register_q_reg_n_1_[9] ,\pc_decode_register_q_reg[8]_rep__1_n_1 ,\pc_decode_register_q_reg_n_1_[7] ,\pc_decode_register_q_reg_n_1_[6] ,\pc_decode_register_q_reg_n_1_[5] ,\pc_decode_register_q_reg_n_1_[4] ,\pc_decode_register_q_reg_n_1_[3] ,\pc_decode_register_q_reg_n_1_[2] ,\pc_decode_register_q_reg_n_1_[1] ,\pc_decode_register_q_reg_n_1_[0] }),
        .Q(instruction_decode_register_q[6:2]),
        .a_mux_out(a_mux_out),
        .ldx_out(rs1_mux2_in2),
        .rs1_mux2_out(rs1_mux2_out),
        .rs1_mux2_sel(rs1_mux2_sel[1]));
  FOUR_INPUT_MUX_0 addr
       (.Q(alu_register_q[31:28]),
        .addr_mux_out(addr_mux_out),
        .dout(dmem_dout),
        .\ldx_out_reg[0]_i_3 (on_chip_uart_n_8),
        .\ldx_out_reg[10]_i_1 (ldx_n_212),
        .\ldx_out_reg[10]_i_2 (ldx_n_204),
        .\ldx_out_reg[10]_i_4 (ldx_n_196),
        .\ldx_out_reg[11]_i_1 (ldx_n_213),
        .\ldx_out_reg[11]_i_2 (ldx_n_205),
        .\ldx_out_reg[11]_i_4 (ldx_n_197),
        .\ldx_out_reg[12]_i_1 (ldx_n_214),
        .\ldx_out_reg[12]_i_2 (ldx_n_206),
        .\ldx_out_reg[12]_i_4 (ldx_n_198),
        .\ldx_out_reg[13]_i_1 (ldx_n_215),
        .\ldx_out_reg[13]_i_2 (ldx_n_207),
        .\ldx_out_reg[13]_i_4 (ldx_n_199),
        .\ldx_out_reg[14]_i_1 (ldx_n_216),
        .\ldx_out_reg[14]_i_2 (ldx_n_208),
        .\ldx_out_reg[14]_i_3 (ldx_n_217),
        .\ldx_out_reg[14]_i_5 (ldx_n_209),
        .\ldx_out_reg[14]_i_7 (ldx_n_200),
        .\ldx_out_reg[1]_i_3 (on_chip_uart_n_10),
        .\ldx_out_reg[2]_i_3 (on_chip_uart_n_12),
        .\ldx_out_reg[31]_i_2 (ldx_n_201),
        .\ldx_out_reg[3]_i_3 (on_chip_uart_n_13),
        .\ldx_out_reg[4]_i_3 (on_chip_uart_n_14),
        .\ldx_out_reg[5]_i_3 (on_chip_uart_n_15),
        .\ldx_out_reg[6]_i_3 (on_chip_uart_n_16),
        .\ldx_out_reg[7]_i_3 (on_chip_uart_n_17),
        .\ldx_out_reg[8]_i_1 (ldx_n_210),
        .\ldx_out_reg[8]_i_2 (ldx_n_202),
        .\ldx_out_reg[8]_i_4 (ldx_n_192),
        .\ldx_out_reg[9]_i_1 (ldx_n_211),
        .\ldx_out_reg[9]_i_2 (ldx_n_203),
        .\ldx_out_reg[9]_i_4 (ldx_n_195));
  ALU alu
       (.CO(data8),
        .D({\pc_decode_register_q_reg_n_1_[31] ,p_2_in,\pc_decode_register_q_reg_n_1_[29] ,\pc_decode_register_q_reg_n_1_[28] ,\pc_decode_register_q_reg_n_1_[27] ,\pc_decode_register_q_reg_n_1_[26] ,\pc_decode_register_q_reg_n_1_[25] ,\pc_decode_register_q_reg_n_1_[24] ,\pc_decode_register_q_reg_n_1_[23] ,\pc_decode_register_q_reg_n_1_[22] ,\pc_decode_register_q_reg_n_1_[21] ,\pc_decode_register_q_reg_n_1_[20] ,\pc_decode_register_q_reg_n_1_[19] ,\pc_decode_register_q_reg_n_1_[18] ,\pc_decode_register_q_reg_n_1_[17] ,\pc_decode_register_q_reg_n_1_[16] ,\pc_decode_register_q_reg_n_1_[15] ,\pc_decode_register_q_reg_n_1_[14] ,\pc_decode_register_q_reg_n_1_[13] ,\pc_decode_register_q_reg_n_1_[12] ,\pc_decode_register_q_reg_n_1_[11] ,\pc_decode_register_q_reg_n_1_[10] ,\pc_decode_register_q_reg_n_1_[9] ,\pc_decode_register_q_reg[8]_rep__1_n_1 ,\pc_decode_register_q_reg_n_1_[7] ,\pc_decode_register_q_reg_n_1_[6] ,\pc_decode_register_q_reg_n_1_[5] ,\pc_decode_register_q_reg_n_1_[4] ,\pc_decode_register_q_reg_n_1_[3] ,\pc_decode_register_q_reg_n_1_[2] ,\pc_decode_register_q_reg_n_1_[1] }),
        .DI({ldx_n_134,ldx_n_135,ldx_n_136,ldx_n_137}),
        .Q(instruction_decode_register_q[6:2]),
        .S(ldx_n_156),
        .a_mux_out(a_mux_out[30:0]),
        .\alu_register_q[0]_i_2 ({ldx_n_121,ldx_n_122,ldx_n_123,ldx_n_124}),
        .\alu_register_q[0]_i_21 (data9),
        .\alu_register_q[0]_i_2_0 ({ldx_n_52,ldx_n_53,ldx_n_54,ldx_n_55}),
        .\alu_register_q[0]_i_2_1 (ldx_n_131),
        .\alu_register_q[0]_i_2_2 ({ldx_n_48,ldx_n_49,ldx_n_50,ldx_n_51}),
        .\alu_register_q[0]_i_4 ({ldx_n_1,ldx_n_2,ldx_n_3,ldx_n_4}),
        .\alu_register_q[16]_i_4 ({ldx_n_64,ldx_n_65,ldx_n_66,ldx_n_67}),
        .\alu_register_q[20]_i_4 ({ldx_n_32,ldx_n_33,ldx_n_34,ldx_n_35}),
        .\alu_register_q[24]_i_4 ({ldx_n_44,ldx_n_45,ldx_n_46,ldx_n_47}),
        .\alu_register_q[28]_i_4 ({ldx_n_13,ldx_n_14,ldx_n_15,ldx_n_16}),
        .\alu_register_q_reg[0]_i_13_0 ({ldx_n_60,ldx_n_61,ldx_n_62,ldx_n_63}),
        .\alu_register_q_reg[0]_i_22_0 ({ldx_n_140,ldx_n_141,ldx_n_142,ldx_n_143}),
        .\alu_register_q_reg[0]_i_22_1 ({ldx_n_56,ldx_n_57,ldx_n_58,ldx_n_59}),
        .\alu_register_q_reg[0]_i_37_0 ({ldx_n_75,ldx_n_76,ldx_n_77}),
        .\alu_register_q_reg[0]_i_37_1 ({ldx_n_5,ldx_n_6,ldx_n_7,ldx_n_8}),
        .\alu_register_q_reg[0]_i_46_0 ({ldx_n_28,ldx_n_29,ldx_n_30,ldx_n_31}),
        .\alu_register_q_reg[0]_i_6_0 ({ldx_n_36,ldx_n_37,ldx_n_38,ldx_n_39}),
        .\alu_register_q_reg[0]_i_7_0 ({ldx_n_113,ldx_n_114,ldx_n_115,ldx_n_116}),
        .\alu_register_q_reg[0]_i_7_1 ({ldx_n_40,ldx_n_41,ldx_n_42,ldx_n_43}),
        .b_mux_out(b_mux_out[30:0]),
        .b_mux_sel(b_mux_sel),
        .data0(data0),
        .data1(data1),
        .data11(data11),
        .mem_reg_0_0_i_33({ldx_n_21,ldx_n_22,ldx_n_23,ldx_n_24}),
        .mem_reg_0_0_i_45({ldx_n_17,ldx_n_18,ldx_n_19,ldx_n_20}),
        .mem_reg_0_0_i_57({ldx_n_9,ldx_n_10,ldx_n_11,ldx_n_12}),
        .\pc_decode_register_q_reg[13] (alu_n_100),
        .\pc_decode_register_q_reg[6] (alu_n_98),
        .\pc_decode_register_q_reg[9] (alu_n_99));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[0]),
        .Q(alu_register_q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[10] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(x_cu_n_34),
        .Q(alu_register_q[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[11] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(x_cu_n_33),
        .Q(alu_register_q[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[12] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(x_cu_n_32),
        .Q(alu_register_q[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[13] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(x_cu_n_31),
        .Q(alu_register_q[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[14] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(x_cu_n_30),
        .Q(alu_register_q[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[15] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(x_cu_n_29),
        .Q(alu_register_q[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[16] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[16]),
        .Q(alu_register_q[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[17] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[17]),
        .Q(alu_register_q[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[18] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[18]),
        .Q(alu_register_q[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[19] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[19]),
        .Q(alu_register_q[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[1] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[1]),
        .Q(alu_register_q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[20] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[20]),
        .Q(alu_register_q[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[21] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[21]),
        .Q(alu_register_q[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[22] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[22]),
        .Q(alu_register_q[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[23] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[23]),
        .Q(alu_register_q[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[24] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[24]),
        .Q(alu_register_q[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[25] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[25]),
        .Q(alu_register_q[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[26] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[26]),
        .Q(alu_register_q[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[27] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[27]),
        .Q(alu_register_q[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[28] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[28]),
        .Q(alu_register_q[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[29] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[29]),
        .Q(alu_register_q[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[2] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(x_cu_n_42),
        .Q(alu_register_q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[30] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[30]),
        .Q(alu_register_q[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[31] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_in3[31]),
        .Q(alu_register_q[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[3] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(x_cu_n_41),
        .Q(alu_register_q[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[4] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(x_cu_n_40),
        .Q(alu_register_q[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[5] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(x_cu_n_39),
        .Q(alu_register_q[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[6] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(x_cu_n_38),
        .Q(alu_register_q[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[7] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(x_cu_n_77),
        .Q(alu_register_q[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[8] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(x_cu_n_36),
        .Q(alu_register_q[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \alu_register_q_reg[9] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(x_cu_n_35),
        .Q(alu_register_q[9]),
        .R(\<const0> ));
  TWO_INPUT_MUX b_mux
       (.Q(instruction_decode_register_q[31:12]),
        .\alu_register_q[0]_i_24 (imm_gen_n_12),
        .\alu_register_q[0]_i_24_0 (imm_gen_n_8),
        .\alu_register_q[0]_i_24_1 (imm_gen_n_7),
        .\alu_register_q[19]_i_16 (imm_gen_n_10),
        .\alu_register_q[19]_i_16_0 (imm_gen_n_11),
        .b_mux_out(b_mux_out),
        .b_mux_sel(b_mux_sel),
        .imm_gen_out({imm_gen_out[11],imm_gen_out[4:0]}),
        .mem_reg_0_0_i_193(imm_gen_n_9),
        .out_i_38(imm_gen_n_14),
        .rs2_mux2_out(rs2_mux2_out));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \bit_counter[3]_i_2__0 
       (.I0(\uatransmit/bit_counter0 ),
        .I1(\uatransmit/tx_running__2 ),
        .I2(x_cu_n_3),
        .I3(x_cu_n_4),
        .I4(x_cu_n_5),
        .I5(uart_rx_data_out_ready),
        .O(\bit_counter[3]_i_2__0_n_1 ));
  TWO_INPUT_MUX_1 bp_enable_mux
       (.Q(pc_register_q[31:27]),
        .S({bp_enable_mux_n_2,bp_enable_mux_n_3,bp_enable_mux_n_4,bp_enable_mux_n_5}),
        .br_taken_mux_in1(br_taken_mux_in1[30]),
        .br_taken_mux_sel(br_taken_mux_sel),
        .out(pc_plus_four_out[30]),
        .pc_mux_in2(pc_mux_in2),
        .switches_sync(switches_sync));
  FDRE #(
    .INIT(1'b0)) 
    \br_pred_taken_register_q_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(br_predictor_n_1),
        .Q(br_pred_taken_register_q),
        .R(\<const0> ));
  branch_predictor br_predictor
       (.A(\pc_decode_register_q_reg[8]_rep__0_n_1 ),
        .D({\pc_decode_register_q_reg_n_1_[31] ,p_2_in,\pc_decode_register_q_reg_n_1_[29] ,\pc_decode_register_q_reg_n_1_[28] ,\pc_decode_register_q_reg_n_1_[27] ,\pc_decode_register_q_reg_n_1_[26] ,\pc_decode_register_q_reg_n_1_[25] ,\pc_decode_register_q_reg_n_1_[24] ,\pc_decode_register_q_reg_n_1_[23] ,\pc_decode_register_q_reg_n_1_[22] ,\pc_decode_register_q_reg_n_1_[21] ,\pc_decode_register_q_reg_n_1_[20] ,\pc_decode_register_q_reg_n_1_[19] ,\pc_decode_register_q_reg_n_1_[18] ,\pc_decode_register_q_reg_n_1_[17] ,\pc_decode_register_q_reg_n_1_[16] ,\pc_decode_register_q_reg_n_1_[15] ,\pc_decode_register_q_reg_n_1_[14] ,\pc_decode_register_q_reg_n_1_[13] ,\pc_decode_register_q_reg_n_1_[12] ,\pc_decode_register_q_reg_n_1_[11] ,\pc_decode_register_q_reg_n_1_[10] ,\pc_decode_register_q_reg_n_1_[9] ,\pc_decode_register_q_reg[8]_rep__1_n_1 ,\pc_decode_register_q_reg_n_1_[7] ,\pc_decode_register_q_reg_n_1_[6] ,\pc_decode_register_q_reg_n_1_[5] ,\pc_decode_register_q_reg_n_1_[4] ,\pc_decode_register_q_reg_n_1_[3] ,\pc_decode_register_q_reg_n_1_[2] }),
        .Q(instruction_decode_register_q[6:2]),
        .br_taken_check(br_taken_check),
        .br_taken_mux_sel(br_taken_mux_sel),
        .cpu_clk(cpu_clk),
        .cpu_reset(cpu_reset),
        .hit00_carry__0(pc_register_q[31:2]),
        .\inter_to_out_reg[0] (br_predictor_n_1),
        .is_br_check(is_br_check),
        .is_br_guess(is_br_guess),
        .switches_sync(switches_sync),
        .\valid_reg[127] (\pc_decode_register_q_reg_n_1_[8] ),
        .\valid_reg[63] (\pc_decode_register_q_reg[8]_rep_n_1 ));
  BRANCH_COMPARATOR branch_comp
       (.CO(branch_comp_n_8),
        .Q(instruction_decode_register_q[24:15]),
        .br_eq(branch_comp_br_eq),
        .br_taken_reg_i_25_0(branch_comp_n_9),
        .\instruction_decode_register_q_reg[21] (branch_comp_n_4),
        .\instruction_execute_register_q_reg[11] (branch_comp_n_3),
        .mem_reg_0_0_i_104({wa,\instruction_execute_register_q_reg_n_1_[6] ,\instruction_execute_register_q_reg_n_1_[5] ,\instruction_execute_register_q_reg_n_1_[4] ,\instruction_execute_register_q_reg_n_1_[3] ,\instruction_execute_register_q_reg_n_1_[2] }),
        .rs1_mux2_out(rs1_mux2_out),
        .rs1_mux2_sel(rs1_mux2_sel),
        .rs2_mux2_out(rs2_mux2_out),
        .rs2_mux2_sel(rs2_mux2_sel));
  LUT1 #(
    .INIT(2'h1)) 
    \branch_instructions_counter[0]_i_3 
       (.I0(branch_instructions_counter_reg[0]),
        .O(\branch_instructions_counter[0]_i_3_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \branch_instructions_counter_reg[0] 
       (.C(cpu_clk),
        .CE(is_br_check),
        .D(\branch_instructions_counter_reg[0]_i_2_n_8 ),
        .Q(branch_instructions_counter_reg[0]),
        .R(x_cu_n_28));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \branch_instructions_counter_reg[0]_i_2 
       (.CI(\<const0> ),
        .CO({\branch_instructions_counter_reg[0]_i_2_n_1 ,\NLW_branch_instructions_counter_reg[0]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .O({\branch_instructions_counter_reg[0]_i_2_n_5 ,\branch_instructions_counter_reg[0]_i_2_n_6 ,\branch_instructions_counter_reg[0]_i_2_n_7 ,\branch_instructions_counter_reg[0]_i_2_n_8 }),
        .S({branch_instructions_counter_reg[3:1],\branch_instructions_counter[0]_i_3_n_1 }));
  FDRE #(
    .INIT(1'b0)) 
    \branch_instructions_counter_reg[10] 
       (.C(cpu_clk),
        .CE(is_br_check),
        .D(\branch_instructions_counter_reg[8]_i_1_n_6 ),
        .Q(branch_instructions_counter_reg[10]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \branch_instructions_counter_reg[11] 
       (.C(cpu_clk),
        .CE(is_br_check),
        .D(\branch_instructions_counter_reg[8]_i_1_n_5 ),
        .Q(branch_instructions_counter_reg[11]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \branch_instructions_counter_reg[12] 
       (.C(cpu_clk),
        .CE(is_br_check),
        .D(\branch_instructions_counter_reg[12]_i_1_n_8 ),
        .Q(branch_instructions_counter_reg[12]),
        .R(x_cu_n_28));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \branch_instructions_counter_reg[12]_i_1 
       (.CI(\branch_instructions_counter_reg[8]_i_1_n_1 ),
        .CO({\branch_instructions_counter_reg[12]_i_1_n_1 ,\NLW_branch_instructions_counter_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\branch_instructions_counter_reg[12]_i_1_n_5 ,\branch_instructions_counter_reg[12]_i_1_n_6 ,\branch_instructions_counter_reg[12]_i_1_n_7 ,\branch_instructions_counter_reg[12]_i_1_n_8 }),
        .S(branch_instructions_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \branch_instructions_counter_reg[13] 
       (.C(cpu_clk),
        .CE(is_br_check),
        .D(\branch_instructions_counter_reg[12]_i_1_n_7 ),
        .Q(branch_instructions_counter_reg[13]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \branch_instructions_counter_reg[14] 
       (.C(cpu_clk),
        .CE(is_br_check),
        .D(\branch_instructions_counter_reg[12]_i_1_n_6 ),
        .Q(branch_instructions_counter_reg[14]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \branch_instructions_counter_reg[15] 
       (.C(cpu_clk),
        .CE(is_br_check),
        .D(\branch_instructions_counter_reg[12]_i_1_n_5 ),
        .Q(branch_instructions_counter_reg[15]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \branch_instructions_counter_reg[16] 
       (.C(cpu_clk),
        .CE(is_br_check),
        .D(\branch_instructions_counter_reg[16]_i_1_n_8 ),
        .Q(branch_instructions_counter_reg[16]),
        .R(x_cu_n_28));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \branch_instructions_counter_reg[16]_i_1 
       (.CI(\branch_instructions_counter_reg[12]_i_1_n_1 ),
        .CO({\branch_instructions_counter_reg[16]_i_1_n_1 ,\NLW_branch_instructions_counter_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\branch_instructions_counter_reg[16]_i_1_n_5 ,\branch_instructions_counter_reg[16]_i_1_n_6 ,\branch_instructions_counter_reg[16]_i_1_n_7 ,\branch_instructions_counter_reg[16]_i_1_n_8 }),
        .S(branch_instructions_counter_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \branch_instructions_counter_reg[17] 
       (.C(cpu_clk),
        .CE(is_br_check),
        .D(\branch_instructions_counter_reg[16]_i_1_n_7 ),
        .Q(branch_instructions_counter_reg[17]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \branch_instructions_counter_reg[18] 
       (.C(cpu_clk),
        .CE(is_br_check),
        .D(\branch_instructions_counter_reg[16]_i_1_n_6 ),
        .Q(branch_instructions_counter_reg[18]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \branch_instructions_counter_reg[19] 
       (.C(cpu_clk),
        .CE(is_br_check),
        .D(\branch_instructions_counter_reg[16]_i_1_n_5 ),
        .Q(branch_instructions_counter_reg[19]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \branch_instructions_counter_reg[1] 
       (.C(cpu_clk),
        .CE(is_br_check),
        .D(\branch_instructions_counter_reg[0]_i_2_n_7 ),
        .Q(branch_instructions_counter_reg[1]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \branch_instructions_counter_reg[20] 
       (.C(cpu_clk),
        .CE(is_br_check),
        .D(\branch_instructions_counter_reg[20]_i_1_n_8 ),
        .Q(branch_instructions_counter_reg[20]),
        .R(x_cu_n_28));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \branch_instructions_counter_reg[20]_i_1 
       (.CI(\branch_instructions_counter_reg[16]_i_1_n_1 ),
        .CO({\branch_instructions_counter_reg[20]_i_1_n_1 ,\NLW_branch_instructions_counter_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\branch_instructions_counter_reg[20]_i_1_n_5 ,\branch_instructions_counter_reg[20]_i_1_n_6 ,\branch_instructions_counter_reg[20]_i_1_n_7 ,\branch_instructions_counter_reg[20]_i_1_n_8 }),
        .S(branch_instructions_counter_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \branch_instructions_counter_reg[21] 
       (.C(cpu_clk),
        .CE(is_br_check),
        .D(\branch_instructions_counter_reg[20]_i_1_n_7 ),
        .Q(branch_instructions_counter_reg[21]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \branch_instructions_counter_reg[22] 
       (.C(cpu_clk),
        .CE(is_br_check),
        .D(\branch_instructions_counter_reg[20]_i_1_n_6 ),
        .Q(branch_instructions_counter_reg[22]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \branch_instructions_counter_reg[23] 
       (.C(cpu_clk),
        .CE(is_br_check),
        .D(\branch_instructions_counter_reg[20]_i_1_n_5 ),
        .Q(branch_instructions_counter_reg[23]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \branch_instructions_counter_reg[24] 
       (.C(cpu_clk),
        .CE(is_br_check),
        .D(\branch_instructions_counter_reg[24]_i_1_n_8 ),
        .Q(branch_instructions_counter_reg[24]),
        .R(x_cu_n_28));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \branch_instructions_counter_reg[24]_i_1 
       (.CI(\branch_instructions_counter_reg[20]_i_1_n_1 ),
        .CO({\branch_instructions_counter_reg[24]_i_1_n_1 ,\NLW_branch_instructions_counter_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\branch_instructions_counter_reg[24]_i_1_n_5 ,\branch_instructions_counter_reg[24]_i_1_n_6 ,\branch_instructions_counter_reg[24]_i_1_n_7 ,\branch_instructions_counter_reg[24]_i_1_n_8 }),
        .S(branch_instructions_counter_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \branch_instructions_counter_reg[25] 
       (.C(cpu_clk),
        .CE(is_br_check),
        .D(\branch_instructions_counter_reg[24]_i_1_n_7 ),
        .Q(branch_instructions_counter_reg[25]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \branch_instructions_counter_reg[26] 
       (.C(cpu_clk),
        .CE(is_br_check),
        .D(\branch_instructions_counter_reg[24]_i_1_n_6 ),
        .Q(branch_instructions_counter_reg[26]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \branch_instructions_counter_reg[27] 
       (.C(cpu_clk),
        .CE(is_br_check),
        .D(\branch_instructions_counter_reg[24]_i_1_n_5 ),
        .Q(branch_instructions_counter_reg[27]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \branch_instructions_counter_reg[28] 
       (.C(cpu_clk),
        .CE(is_br_check),
        .D(\branch_instructions_counter_reg[28]_i_1_n_8 ),
        .Q(branch_instructions_counter_reg[28]),
        .R(x_cu_n_28));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \branch_instructions_counter_reg[28]_i_1 
       (.CI(\branch_instructions_counter_reg[24]_i_1_n_1 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\branch_instructions_counter_reg[28]_i_1_n_5 ,\branch_instructions_counter_reg[28]_i_1_n_6 ,\branch_instructions_counter_reg[28]_i_1_n_7 ,\branch_instructions_counter_reg[28]_i_1_n_8 }),
        .S(branch_instructions_counter_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \branch_instructions_counter_reg[29] 
       (.C(cpu_clk),
        .CE(is_br_check),
        .D(\branch_instructions_counter_reg[28]_i_1_n_7 ),
        .Q(branch_instructions_counter_reg[29]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \branch_instructions_counter_reg[2] 
       (.C(cpu_clk),
        .CE(is_br_check),
        .D(\branch_instructions_counter_reg[0]_i_2_n_6 ),
        .Q(branch_instructions_counter_reg[2]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \branch_instructions_counter_reg[30] 
       (.C(cpu_clk),
        .CE(is_br_check),
        .D(\branch_instructions_counter_reg[28]_i_1_n_6 ),
        .Q(branch_instructions_counter_reg[30]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \branch_instructions_counter_reg[31] 
       (.C(cpu_clk),
        .CE(is_br_check),
        .D(\branch_instructions_counter_reg[28]_i_1_n_5 ),
        .Q(branch_instructions_counter_reg[31]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \branch_instructions_counter_reg[3] 
       (.C(cpu_clk),
        .CE(is_br_check),
        .D(\branch_instructions_counter_reg[0]_i_2_n_5 ),
        .Q(branch_instructions_counter_reg[3]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \branch_instructions_counter_reg[4] 
       (.C(cpu_clk),
        .CE(is_br_check),
        .D(\branch_instructions_counter_reg[4]_i_1_n_8 ),
        .Q(branch_instructions_counter_reg[4]),
        .R(x_cu_n_28));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \branch_instructions_counter_reg[4]_i_1 
       (.CI(\branch_instructions_counter_reg[0]_i_2_n_1 ),
        .CO({\branch_instructions_counter_reg[4]_i_1_n_1 ,\NLW_branch_instructions_counter_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\branch_instructions_counter_reg[4]_i_1_n_5 ,\branch_instructions_counter_reg[4]_i_1_n_6 ,\branch_instructions_counter_reg[4]_i_1_n_7 ,\branch_instructions_counter_reg[4]_i_1_n_8 }),
        .S(branch_instructions_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \branch_instructions_counter_reg[5] 
       (.C(cpu_clk),
        .CE(is_br_check),
        .D(\branch_instructions_counter_reg[4]_i_1_n_7 ),
        .Q(branch_instructions_counter_reg[5]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \branch_instructions_counter_reg[6] 
       (.C(cpu_clk),
        .CE(is_br_check),
        .D(\branch_instructions_counter_reg[4]_i_1_n_6 ),
        .Q(branch_instructions_counter_reg[6]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \branch_instructions_counter_reg[7] 
       (.C(cpu_clk),
        .CE(is_br_check),
        .D(\branch_instructions_counter_reg[4]_i_1_n_5 ),
        .Q(branch_instructions_counter_reg[7]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \branch_instructions_counter_reg[8] 
       (.C(cpu_clk),
        .CE(is_br_check),
        .D(\branch_instructions_counter_reg[8]_i_1_n_8 ),
        .Q(branch_instructions_counter_reg[8]),
        .R(x_cu_n_28));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \branch_instructions_counter_reg[8]_i_1 
       (.CI(\branch_instructions_counter_reg[4]_i_1_n_1 ),
        .CO({\branch_instructions_counter_reg[8]_i_1_n_1 ,\NLW_branch_instructions_counter_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\branch_instructions_counter_reg[8]_i_1_n_5 ,\branch_instructions_counter_reg[8]_i_1_n_6 ,\branch_instructions_counter_reg[8]_i_1_n_7 ,\branch_instructions_counter_reg[8]_i_1_n_8 }),
        .S(branch_instructions_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \branch_instructions_counter_reg[9] 
       (.C(cpu_clk),
        .CE(is_br_check),
        .D(\branch_instructions_counter_reg[8]_i_1_n_7 ),
        .Q(branch_instructions_counter_reg[9]),
        .R(x_cu_n_28));
  LUT1 #(
    .INIT(2'h1)) 
    \correct_prediction_counter[0]_i_3 
       (.I0(correct_prediction_counter_reg[0]),
        .O(\correct_prediction_counter[0]_i_3_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \correct_prediction_counter_reg[0] 
       (.C(cpu_clk),
        .CE(correct_prediction_counter0),
        .D(\correct_prediction_counter_reg[0]_i_2_n_8 ),
        .Q(correct_prediction_counter_reg[0]),
        .R(x_cu_n_28));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \correct_prediction_counter_reg[0]_i_2 
       (.CI(\<const0> ),
        .CO({\correct_prediction_counter_reg[0]_i_2_n_1 ,\NLW_correct_prediction_counter_reg[0]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .O({\correct_prediction_counter_reg[0]_i_2_n_5 ,\correct_prediction_counter_reg[0]_i_2_n_6 ,\correct_prediction_counter_reg[0]_i_2_n_7 ,\correct_prediction_counter_reg[0]_i_2_n_8 }),
        .S({correct_prediction_counter_reg[3:1],\correct_prediction_counter[0]_i_3_n_1 }));
  FDRE #(
    .INIT(1'b0)) 
    \correct_prediction_counter_reg[10] 
       (.C(cpu_clk),
        .CE(correct_prediction_counter0),
        .D(\correct_prediction_counter_reg[8]_i_1_n_6 ),
        .Q(correct_prediction_counter_reg[10]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \correct_prediction_counter_reg[11] 
       (.C(cpu_clk),
        .CE(correct_prediction_counter0),
        .D(\correct_prediction_counter_reg[8]_i_1_n_5 ),
        .Q(correct_prediction_counter_reg[11]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \correct_prediction_counter_reg[12] 
       (.C(cpu_clk),
        .CE(correct_prediction_counter0),
        .D(\correct_prediction_counter_reg[12]_i_1_n_8 ),
        .Q(correct_prediction_counter_reg[12]),
        .R(x_cu_n_28));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \correct_prediction_counter_reg[12]_i_1 
       (.CI(\correct_prediction_counter_reg[8]_i_1_n_1 ),
        .CO({\correct_prediction_counter_reg[12]_i_1_n_1 ,\NLW_correct_prediction_counter_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\correct_prediction_counter_reg[12]_i_1_n_5 ,\correct_prediction_counter_reg[12]_i_1_n_6 ,\correct_prediction_counter_reg[12]_i_1_n_7 ,\correct_prediction_counter_reg[12]_i_1_n_8 }),
        .S(correct_prediction_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \correct_prediction_counter_reg[13] 
       (.C(cpu_clk),
        .CE(correct_prediction_counter0),
        .D(\correct_prediction_counter_reg[12]_i_1_n_7 ),
        .Q(correct_prediction_counter_reg[13]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \correct_prediction_counter_reg[14] 
       (.C(cpu_clk),
        .CE(correct_prediction_counter0),
        .D(\correct_prediction_counter_reg[12]_i_1_n_6 ),
        .Q(correct_prediction_counter_reg[14]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \correct_prediction_counter_reg[15] 
       (.C(cpu_clk),
        .CE(correct_prediction_counter0),
        .D(\correct_prediction_counter_reg[12]_i_1_n_5 ),
        .Q(correct_prediction_counter_reg[15]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \correct_prediction_counter_reg[16] 
       (.C(cpu_clk),
        .CE(correct_prediction_counter0),
        .D(\correct_prediction_counter_reg[16]_i_1_n_8 ),
        .Q(correct_prediction_counter_reg[16]),
        .R(x_cu_n_28));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \correct_prediction_counter_reg[16]_i_1 
       (.CI(\correct_prediction_counter_reg[12]_i_1_n_1 ),
        .CO({\correct_prediction_counter_reg[16]_i_1_n_1 ,\NLW_correct_prediction_counter_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\correct_prediction_counter_reg[16]_i_1_n_5 ,\correct_prediction_counter_reg[16]_i_1_n_6 ,\correct_prediction_counter_reg[16]_i_1_n_7 ,\correct_prediction_counter_reg[16]_i_1_n_8 }),
        .S(correct_prediction_counter_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \correct_prediction_counter_reg[17] 
       (.C(cpu_clk),
        .CE(correct_prediction_counter0),
        .D(\correct_prediction_counter_reg[16]_i_1_n_7 ),
        .Q(correct_prediction_counter_reg[17]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \correct_prediction_counter_reg[18] 
       (.C(cpu_clk),
        .CE(correct_prediction_counter0),
        .D(\correct_prediction_counter_reg[16]_i_1_n_6 ),
        .Q(correct_prediction_counter_reg[18]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \correct_prediction_counter_reg[19] 
       (.C(cpu_clk),
        .CE(correct_prediction_counter0),
        .D(\correct_prediction_counter_reg[16]_i_1_n_5 ),
        .Q(correct_prediction_counter_reg[19]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \correct_prediction_counter_reg[1] 
       (.C(cpu_clk),
        .CE(correct_prediction_counter0),
        .D(\correct_prediction_counter_reg[0]_i_2_n_7 ),
        .Q(correct_prediction_counter_reg[1]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \correct_prediction_counter_reg[20] 
       (.C(cpu_clk),
        .CE(correct_prediction_counter0),
        .D(\correct_prediction_counter_reg[20]_i_1_n_8 ),
        .Q(correct_prediction_counter_reg[20]),
        .R(x_cu_n_28));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \correct_prediction_counter_reg[20]_i_1 
       (.CI(\correct_prediction_counter_reg[16]_i_1_n_1 ),
        .CO({\correct_prediction_counter_reg[20]_i_1_n_1 ,\NLW_correct_prediction_counter_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\correct_prediction_counter_reg[20]_i_1_n_5 ,\correct_prediction_counter_reg[20]_i_1_n_6 ,\correct_prediction_counter_reg[20]_i_1_n_7 ,\correct_prediction_counter_reg[20]_i_1_n_8 }),
        .S(correct_prediction_counter_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \correct_prediction_counter_reg[21] 
       (.C(cpu_clk),
        .CE(correct_prediction_counter0),
        .D(\correct_prediction_counter_reg[20]_i_1_n_7 ),
        .Q(correct_prediction_counter_reg[21]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \correct_prediction_counter_reg[22] 
       (.C(cpu_clk),
        .CE(correct_prediction_counter0),
        .D(\correct_prediction_counter_reg[20]_i_1_n_6 ),
        .Q(correct_prediction_counter_reg[22]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \correct_prediction_counter_reg[23] 
       (.C(cpu_clk),
        .CE(correct_prediction_counter0),
        .D(\correct_prediction_counter_reg[20]_i_1_n_5 ),
        .Q(correct_prediction_counter_reg[23]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \correct_prediction_counter_reg[24] 
       (.C(cpu_clk),
        .CE(correct_prediction_counter0),
        .D(\correct_prediction_counter_reg[24]_i_1_n_8 ),
        .Q(correct_prediction_counter_reg[24]),
        .R(x_cu_n_28));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \correct_prediction_counter_reg[24]_i_1 
       (.CI(\correct_prediction_counter_reg[20]_i_1_n_1 ),
        .CO({\correct_prediction_counter_reg[24]_i_1_n_1 ,\NLW_correct_prediction_counter_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\correct_prediction_counter_reg[24]_i_1_n_5 ,\correct_prediction_counter_reg[24]_i_1_n_6 ,\correct_prediction_counter_reg[24]_i_1_n_7 ,\correct_prediction_counter_reg[24]_i_1_n_8 }),
        .S(correct_prediction_counter_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \correct_prediction_counter_reg[25] 
       (.C(cpu_clk),
        .CE(correct_prediction_counter0),
        .D(\correct_prediction_counter_reg[24]_i_1_n_7 ),
        .Q(correct_prediction_counter_reg[25]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \correct_prediction_counter_reg[26] 
       (.C(cpu_clk),
        .CE(correct_prediction_counter0),
        .D(\correct_prediction_counter_reg[24]_i_1_n_6 ),
        .Q(correct_prediction_counter_reg[26]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \correct_prediction_counter_reg[27] 
       (.C(cpu_clk),
        .CE(correct_prediction_counter0),
        .D(\correct_prediction_counter_reg[24]_i_1_n_5 ),
        .Q(correct_prediction_counter_reg[27]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \correct_prediction_counter_reg[28] 
       (.C(cpu_clk),
        .CE(correct_prediction_counter0),
        .D(\correct_prediction_counter_reg[28]_i_1_n_8 ),
        .Q(correct_prediction_counter_reg[28]),
        .R(x_cu_n_28));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \correct_prediction_counter_reg[28]_i_1 
       (.CI(\correct_prediction_counter_reg[24]_i_1_n_1 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\correct_prediction_counter_reg[28]_i_1_n_5 ,\correct_prediction_counter_reg[28]_i_1_n_6 ,\correct_prediction_counter_reg[28]_i_1_n_7 ,\correct_prediction_counter_reg[28]_i_1_n_8 }),
        .S(correct_prediction_counter_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \correct_prediction_counter_reg[29] 
       (.C(cpu_clk),
        .CE(correct_prediction_counter0),
        .D(\correct_prediction_counter_reg[28]_i_1_n_7 ),
        .Q(correct_prediction_counter_reg[29]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \correct_prediction_counter_reg[2] 
       (.C(cpu_clk),
        .CE(correct_prediction_counter0),
        .D(\correct_prediction_counter_reg[0]_i_2_n_6 ),
        .Q(correct_prediction_counter_reg[2]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \correct_prediction_counter_reg[30] 
       (.C(cpu_clk),
        .CE(correct_prediction_counter0),
        .D(\correct_prediction_counter_reg[28]_i_1_n_6 ),
        .Q(correct_prediction_counter_reg[30]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \correct_prediction_counter_reg[31] 
       (.C(cpu_clk),
        .CE(correct_prediction_counter0),
        .D(\correct_prediction_counter_reg[28]_i_1_n_5 ),
        .Q(correct_prediction_counter_reg[31]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \correct_prediction_counter_reg[3] 
       (.C(cpu_clk),
        .CE(correct_prediction_counter0),
        .D(\correct_prediction_counter_reg[0]_i_2_n_5 ),
        .Q(correct_prediction_counter_reg[3]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \correct_prediction_counter_reg[4] 
       (.C(cpu_clk),
        .CE(correct_prediction_counter0),
        .D(\correct_prediction_counter_reg[4]_i_1_n_8 ),
        .Q(correct_prediction_counter_reg[4]),
        .R(x_cu_n_28));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \correct_prediction_counter_reg[4]_i_1 
       (.CI(\correct_prediction_counter_reg[0]_i_2_n_1 ),
        .CO({\correct_prediction_counter_reg[4]_i_1_n_1 ,\NLW_correct_prediction_counter_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\correct_prediction_counter_reg[4]_i_1_n_5 ,\correct_prediction_counter_reg[4]_i_1_n_6 ,\correct_prediction_counter_reg[4]_i_1_n_7 ,\correct_prediction_counter_reg[4]_i_1_n_8 }),
        .S(correct_prediction_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \correct_prediction_counter_reg[5] 
       (.C(cpu_clk),
        .CE(correct_prediction_counter0),
        .D(\correct_prediction_counter_reg[4]_i_1_n_7 ),
        .Q(correct_prediction_counter_reg[5]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \correct_prediction_counter_reg[6] 
       (.C(cpu_clk),
        .CE(correct_prediction_counter0),
        .D(\correct_prediction_counter_reg[4]_i_1_n_6 ),
        .Q(correct_prediction_counter_reg[6]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \correct_prediction_counter_reg[7] 
       (.C(cpu_clk),
        .CE(correct_prediction_counter0),
        .D(\correct_prediction_counter_reg[4]_i_1_n_5 ),
        .Q(correct_prediction_counter_reg[7]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \correct_prediction_counter_reg[8] 
       (.C(cpu_clk),
        .CE(correct_prediction_counter0),
        .D(\correct_prediction_counter_reg[8]_i_1_n_8 ),
        .Q(correct_prediction_counter_reg[8]),
        .R(x_cu_n_28));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \correct_prediction_counter_reg[8]_i_1 
       (.CI(\correct_prediction_counter_reg[4]_i_1_n_1 ),
        .CO({\correct_prediction_counter_reg[8]_i_1_n_1 ,\NLW_correct_prediction_counter_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\correct_prediction_counter_reg[8]_i_1_n_5 ,\correct_prediction_counter_reg[8]_i_1_n_6 ,\correct_prediction_counter_reg[8]_i_1_n_7 ,\correct_prediction_counter_reg[8]_i_1_n_8 }),
        .S(correct_prediction_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \correct_prediction_counter_reg[9] 
       (.C(cpu_clk),
        .CE(correct_prediction_counter0),
        .D(\correct_prediction_counter_reg[8]_i_1_n_7 ),
        .Q(correct_prediction_counter_reg[9]),
        .R(x_cu_n_28));
  LUT1 #(
    .INIT(2'h1)) 
    \cycle_counter[0]_i_6 
       (.I0(cycle_counter_reg[0]),
        .O(\cycle_counter[0]_i_6_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[0]_i_2_n_8 ),
        .Q(cycle_counter_reg[0]),
        .R(x_cu_n_28));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \cycle_counter_reg[0]_i_2 
       (.CI(\<const0> ),
        .CO({\cycle_counter_reg[0]_i_2_n_1 ,\NLW_cycle_counter_reg[0]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .O({\cycle_counter_reg[0]_i_2_n_5 ,\cycle_counter_reg[0]_i_2_n_6 ,\cycle_counter_reg[0]_i_2_n_7 ,\cycle_counter_reg[0]_i_2_n_8 }),
        .S({cycle_counter_reg[3:1],\cycle_counter[0]_i_6_n_1 }));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[10] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[8]_i_1_n_6 ),
        .Q(cycle_counter_reg[10]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[11] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[8]_i_1_n_5 ),
        .Q(cycle_counter_reg[11]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[12] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[12]_i_1_n_8 ),
        .Q(cycle_counter_reg[12]),
        .R(x_cu_n_28));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \cycle_counter_reg[12]_i_1 
       (.CI(\cycle_counter_reg[8]_i_1_n_1 ),
        .CO({\cycle_counter_reg[12]_i_1_n_1 ,\NLW_cycle_counter_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\cycle_counter_reg[12]_i_1_n_5 ,\cycle_counter_reg[12]_i_1_n_6 ,\cycle_counter_reg[12]_i_1_n_7 ,\cycle_counter_reg[12]_i_1_n_8 }),
        .S(cycle_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[13] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[12]_i_1_n_7 ),
        .Q(cycle_counter_reg[13]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[14] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[12]_i_1_n_6 ),
        .Q(cycle_counter_reg[14]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[15] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[12]_i_1_n_5 ),
        .Q(cycle_counter_reg[15]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[16] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[16]_i_1_n_8 ),
        .Q(cycle_counter_reg[16]),
        .R(x_cu_n_28));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \cycle_counter_reg[16]_i_1 
       (.CI(\cycle_counter_reg[12]_i_1_n_1 ),
        .CO({\cycle_counter_reg[16]_i_1_n_1 ,\NLW_cycle_counter_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\cycle_counter_reg[16]_i_1_n_5 ,\cycle_counter_reg[16]_i_1_n_6 ,\cycle_counter_reg[16]_i_1_n_7 ,\cycle_counter_reg[16]_i_1_n_8 }),
        .S(cycle_counter_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[17] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[16]_i_1_n_7 ),
        .Q(cycle_counter_reg[17]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[18] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[16]_i_1_n_6 ),
        .Q(cycle_counter_reg[18]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[19] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[16]_i_1_n_5 ),
        .Q(cycle_counter_reg[19]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[1] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[0]_i_2_n_7 ),
        .Q(cycle_counter_reg[1]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[20] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[20]_i_1_n_8 ),
        .Q(cycle_counter_reg[20]),
        .R(x_cu_n_28));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \cycle_counter_reg[20]_i_1 
       (.CI(\cycle_counter_reg[16]_i_1_n_1 ),
        .CO({\cycle_counter_reg[20]_i_1_n_1 ,\NLW_cycle_counter_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\cycle_counter_reg[20]_i_1_n_5 ,\cycle_counter_reg[20]_i_1_n_6 ,\cycle_counter_reg[20]_i_1_n_7 ,\cycle_counter_reg[20]_i_1_n_8 }),
        .S(cycle_counter_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[21] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[20]_i_1_n_7 ),
        .Q(cycle_counter_reg[21]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[22] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[20]_i_1_n_6 ),
        .Q(cycle_counter_reg[22]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[23] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[20]_i_1_n_5 ),
        .Q(cycle_counter_reg[23]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[24] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[24]_i_1_n_8 ),
        .Q(cycle_counter_reg[24]),
        .R(x_cu_n_28));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \cycle_counter_reg[24]_i_1 
       (.CI(\cycle_counter_reg[20]_i_1_n_1 ),
        .CO({\cycle_counter_reg[24]_i_1_n_1 ,\NLW_cycle_counter_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\cycle_counter_reg[24]_i_1_n_5 ,\cycle_counter_reg[24]_i_1_n_6 ,\cycle_counter_reg[24]_i_1_n_7 ,\cycle_counter_reg[24]_i_1_n_8 }),
        .S(cycle_counter_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[25] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[24]_i_1_n_7 ),
        .Q(cycle_counter_reg[25]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[26] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[24]_i_1_n_6 ),
        .Q(cycle_counter_reg[26]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[27] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[24]_i_1_n_5 ),
        .Q(cycle_counter_reg[27]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[28] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[28]_i_1_n_8 ),
        .Q(cycle_counter_reg[28]),
        .R(x_cu_n_28));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \cycle_counter_reg[28]_i_1 
       (.CI(\cycle_counter_reg[24]_i_1_n_1 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\cycle_counter_reg[28]_i_1_n_5 ,\cycle_counter_reg[28]_i_1_n_6 ,\cycle_counter_reg[28]_i_1_n_7 ,\cycle_counter_reg[28]_i_1_n_8 }),
        .S(cycle_counter_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[29] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[28]_i_1_n_7 ),
        .Q(cycle_counter_reg[29]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[2] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[0]_i_2_n_6 ),
        .Q(cycle_counter_reg[2]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[30] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[28]_i_1_n_6 ),
        .Q(cycle_counter_reg[30]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[31] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[28]_i_1_n_5 ),
        .Q(cycle_counter_reg[31]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[3] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[0]_i_2_n_5 ),
        .Q(cycle_counter_reg[3]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[4] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[4]_i_1_n_8 ),
        .Q(cycle_counter_reg[4]),
        .R(x_cu_n_28));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \cycle_counter_reg[4]_i_1 
       (.CI(\cycle_counter_reg[0]_i_2_n_1 ),
        .CO({\cycle_counter_reg[4]_i_1_n_1 ,\NLW_cycle_counter_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\cycle_counter_reg[4]_i_1_n_5 ,\cycle_counter_reg[4]_i_1_n_6 ,\cycle_counter_reg[4]_i_1_n_7 ,\cycle_counter_reg[4]_i_1_n_8 }),
        .S(cycle_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[5] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[4]_i_1_n_7 ),
        .Q(cycle_counter_reg[5]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[6] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[4]_i_1_n_6 ),
        .Q(cycle_counter_reg[6]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[7] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[4]_i_1_n_5 ),
        .Q(cycle_counter_reg[7]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[8] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[8]_i_1_n_8 ),
        .Q(cycle_counter_reg[8]),
        .R(x_cu_n_28));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \cycle_counter_reg[8]_i_1 
       (.CI(\cycle_counter_reg[4]_i_1_n_1 ),
        .CO({\cycle_counter_reg[8]_i_1_n_1 ,\NLW_cycle_counter_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\cycle_counter_reg[8]_i_1_n_5 ,\cycle_counter_reg[8]_i_1_n_6 ,\cycle_counter_reg[8]_i_1_n_7 ,\cycle_counter_reg[8]_i_1_n_8 }),
        .S(cycle_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \cycle_counter_reg[9] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\cycle_counter_reg[8]_i_1_n_7 ),
        .Q(cycle_counter_reg[9]),
        .R(x_cu_n_28));
  D_CU d_cu
       (.Q({instruction_decode_register_q[6],instruction_decode_register_q[3:2]}),
        .br_pred_taken_register_q(br_pred_taken_register_q),
        .br_taken_check(br_taken_check),
        .\instruction_decode_register_q_reg[2] (imm_gen_n_13),
        .nop_mux_sel(nop_mux_sel));
  dmem dmem
       (.ADDRARDADDR({pc_mux_in3[15:14],x_cu_n_78,x_cu_n_79,x_cu_n_80,x_cu_n_81,x_cu_n_82,x_cu_n_83,x_cu_n_84,x_cu_n_85,x_cu_n_86,x_cu_n_87,x_cu_n_88,x_cu_n_89}),
        .D({dmem_n_2,dmem_n_3,dmem_n_4,dmem_n_5,dmem_n_6,dmem_n_7,dmem_n_8,dmem_n_9,dmem_n_10,dmem_n_11,dmem_n_12,dmem_n_13,dmem_n_14,dmem_n_15,dmem_n_16,dmem_n_17,dmem_n_18,dmem_n_19,dmem_n_20,dmem_n_21,dmem_n_22,dmem_n_23,dmem_n_24,dmem_n_25,dmem_n_26,dmem_n_27,dmem_n_28,dmem_n_29,dmem_n_30,dmem_n_31,dmem_n_32,dmem_n_33}),
        .Q({instruction_decode_register_q[22],instruction_decode_register_q[20],instruction_decode_register_q[6:2]}),
        .WEA(x_cu_n_113),
        .addr_mux_out(addr_mux_out),
        .cpu_clk(cpu_clk),
        .dout(dmem_dout),
        .\instruction_decode_register_q_reg[2] (dmem_n_1),
        .\ldx_out_reg[15] (ldx_n_68),
        .\ldx_out_reg[15]_i_1_0 (ldx_n_70),
        .\ldx_out_reg[15]_i_1_1 (ldx_n_27),
        .\ldx_out_reg[31]_i_1_0 (ldx_n_69),
        .\ldx_out_reg[7]_i_1_0 (alu_register_q[1:0]),
        .mem_reg_0_0_i_80_0(branch_comp_n_3),
        .mem_reg_0_0_i_80_1({wa[2],wa[0],\instruction_execute_register_q_reg_n_1_[6] ,\instruction_execute_register_q_reg_n_1_[5] ,\instruction_execute_register_q_reg_n_1_[4] ,\instruction_execute_register_q_reg_n_1_[3] ,\instruction_execute_register_q_reg_n_1_[2] }),
        .mem_reg_0_0_i_80_2(branch_comp_n_4),
        .mem_reg_0_3_0(x_cu_n_112),
        .mem_reg_1_1_0(x_cu_n_109),
        .mem_reg_1_3_0(x_cu_n_108),
        .mem_reg_2_1_0(x_cu_n_105),
        .mem_reg_2_3_0(x_cu_n_104),
        .mem_reg_3_1_0(x_cu_n_99),
        .mem_reg_3_3_0(x_cu_n_95),
        .mem_reg_3_3_1(x_cu_n_91),
        .mem_reg_3_3_2(x_cu_n_98),
        .p_1_in(dmem_din),
        .rs2_mux3_sel(rs2_mux3_sel),
        .wf_ldx_sel(wf_ldx_sel));
  LUT3 #(
    .INIT(8'hBA)) 
    has_byte_i_1
       (.I0(\uareceive/has_byte0 ),
        .I1(uart_rx_data_out_ready),
        .I2(\uareceive/has_byte ),
        .O(has_byte_i_1_n_1));
  imem imem
       (.ADDRARDADDR(x_cu_n_90),
        .D({imem_n_1,imem_n_2,imem_n_3}),
        .Q({pc_register_q[31:20],pc_register_q[14:0]}),
        .S({imem_n_35,imem_n_36,imem_n_37,imem_n_38}),
        .WEA({x_cu_n_110,x_cu_n_111}),
        .addra({x_cu_n_29,x_cu_n_30,x_cu_n_31,x_cu_n_32,x_cu_n_33,x_cu_n_34,x_cu_n_35,x_cu_n_36,x_cu_n_37,x_cu_n_38,x_cu_n_39,x_cu_n_40,x_cu_n_41,x_cu_n_42}),
        .br_pred_taken_register_q(br_pred_taken_register_q),
        .br_taken_check(br_taken_check),
        .br_taken_mux_in1({br_taken_mux_in1[31],br_taken_mux_in1[29:0]}),
        .br_taken_mux_sel(br_taken_mux_sel),
        .cpu_clk(cpu_clk),
        .cpu_reset(cpu_reset),
        .doutb({imem_doutb[31:5],imem_doutb[3:2]}),
        .imem_dina(imem_dina),
        .imem_ena(imem_ena),
        .\instruction_decode_register_q_reg[2] (imem_n_33),
        .\instruction_decode_register_q_reg[2]_0 ({pc_mux_out[31],pc_mux_out[29:14],imem_n_86,imem_n_87,imem_n_88,imem_n_89,imem_n_90,imem_n_91,imem_n_92,imem_n_93,imem_n_94,imem_n_95,imem_n_96,imem_n_97,pc_mux_out[1:0]}),
        .\instruction_decode_register_q_reg[4] (imem_n_100),
        .\instruction_decode_register_q_reg[6] (imem_n_103),
        .is_br_guess(is_br_guess),
        .mem_reg_0_1_0(mem_reg_0_1),
        .mem_reg_1_2_0({x_cu_n_106,x_cu_n_107}),
        .mem_reg_2_2_0({x_cu_n_102,x_cu_n_103}),
        .mem_reg_3_1_0(x_cu_n_101),
        .mem_reg_3_3_0({instruction_decode_register_q[14:12],instruction_decode_register_q[6:2]}),
        .mem_reg_3_3_1(x_cu_n_77),
        .mem_reg_3_3_2(x_cu_n_100),
        .nop_mux_sel(nop_mux_sel),
        .out({pc_mux_in1[31],pc_mux_in1[29:1]}),
        .pc_mux_in3({pc_mux_in3[31],pc_mux_in3[29:16],pc_mux_in3[1:0]}),
        .\pc_register_q_reg[12] ({imem_n_46,imem_n_47,imem_n_48}),
        .\pc_register_q_reg[14] ({imem_n_49,imem_n_50}),
        .\pc_register_q_reg[1] (\pc_register_q_reg[30]_0 ),
        .\pc_register_q_reg[20] (imem_n_56),
        .\pc_register_q_reg[24] ({imem_n_57,imem_n_58,imem_n_59,imem_n_60}),
        .\pc_register_q_reg[28] ({imem_n_61,imem_n_62,imem_n_63,imem_n_64}),
        .\pc_register_q_reg[30] ({imem_n_51,imem_n_52}),
        .\pc_register_q_reg[31] ({imem_n_53,imem_n_54,imem_n_55}),
        .\pc_register_q_reg[31]_0 ({pc_plus_four_out[31],pc_plus_four_out[29:3]}),
        .\pc_register_q_reg[3] ({imem_n_39,imem_n_40,imem_n_41}),
        .\pc_register_q_reg[7] ({imem_n_42,imem_n_43,imem_n_44,imem_n_45}),
        .\pc_register_q_reg[8] ({imem_n_65,imem_n_66,imem_n_67,imem_n_68}),
        .switches_sync(switches_sync),
        .x_alu_sel(x_alu_sel[2]));
  IMM_GEN imm_gen
       (.Q({instruction_decode_register_q[31],instruction_decode_register_q[24:15],instruction_decode_register_q[13:2]}),
        .imm_gen_out({imm_gen_out[11],imm_gen_out[4:0]}),
        .\instruction_decode_register_q_reg[13] (imm_gen_n_9),
        .\instruction_decode_register_q_reg[13]_0 (imm_gen_n_11),
        .\instruction_decode_register_q_reg[13]_1 (imm_gen_n_12),
        .\instruction_decode_register_q_reg[4] (imm_gen_n_7),
        .\instruction_decode_register_q_reg[5] (imm_gen_n_8),
        .\instruction_decode_register_q_reg[5]_0 (imm_gen_n_13),
        .\instruction_decode_register_q_reg[6] (imm_gen_n_10),
        .\instruction_decode_register_q_reg[6]_0 (imm_gen_n_14));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \instruction_counter[0]_i_1 
       (.I0(instruction_decode_register_q[8]),
        .I1(instruction_decode_register_q[22]),
        .I2(instruction_decode_register_q[21]),
        .I3(\instruction_counter[0]_i_3_n_1 ),
        .I4(\instruction_counter[0]_i_4_n_1 ),
        .I5(\instruction_counter[0]_i_5_n_1 ),
        .O(instruction_counter));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \instruction_counter[0]_i_10 
       (.I0(instruction_decode_register_q[16]),
        .I1(instruction_decode_register_q[24]),
        .I2(instruction_decode_register_q[9]),
        .I3(instruction_decode_register_q[28]),
        .I4(\instruction_counter[0]_i_11_n_1 ),
        .O(\instruction_counter[0]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \instruction_counter[0]_i_11 
       (.I0(instruction_decode_register_q[19]),
        .I1(instruction_decode_register_q[6]),
        .I2(instruction_decode_register_q[20]),
        .I3(instruction_decode_register_q[15]),
        .O(\instruction_counter[0]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \instruction_counter[0]_i_3 
       (.I0(instruction_decode_register_q[17]),
        .I1(instruction_decode_register_q[7]),
        .I2(instruction_decode_register_q[1]),
        .I3(instruction_decode_register_q[18]),
        .O(\instruction_counter[0]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \instruction_counter[0]_i_4 
       (.I0(instruction_decode_register_q[14]),
        .I1(instruction_decode_register_q[12]),
        .I2(instruction_decode_register_q[13]),
        .O(\instruction_counter[0]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \instruction_counter[0]_i_5 
       (.I0(instruction_decode_register_q[29]),
        .I1(instruction_decode_register_q[5]),
        .I2(instruction_decode_register_q[0]),
        .I3(instruction_decode_register_q[30]),
        .I4(\instruction_counter[0]_i_7_n_1 ),
        .I5(\instruction_counter[0]_i_8_n_1 ),
        .O(\instruction_counter[0]_i_5_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \instruction_counter[0]_i_6 
       (.I0(instruction_counter_reg[0]),
        .O(\instruction_counter[0]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \instruction_counter[0]_i_7 
       (.I0(instruction_decode_register_q[2]),
        .I1(instruction_decode_register_q[3]),
        .O(\instruction_counter[0]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \instruction_counter[0]_i_8 
       (.I0(\instruction_counter[0]_i_9_n_1 ),
        .I1(instruction_decode_register_q[4]),
        .I2(instruction_decode_register_q[25]),
        .I3(instruction_decode_register_q[23]),
        .I4(instruction_decode_register_q[11]),
        .I5(\instruction_counter[0]_i_10_n_1 ),
        .O(\instruction_counter[0]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \instruction_counter[0]_i_9 
       (.I0(instruction_decode_register_q[27]),
        .I1(instruction_decode_register_q[10]),
        .I2(instruction_decode_register_q[31]),
        .I3(instruction_decode_register_q[26]),
        .O(\instruction_counter[0]_i_9_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[0] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[0]_i_2_n_8 ),
        .Q(instruction_counter_reg[0]),
        .R(x_cu_n_28));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \instruction_counter_reg[0]_i_2 
       (.CI(\<const0> ),
        .CO({\instruction_counter_reg[0]_i_2_n_1 ,\NLW_instruction_counter_reg[0]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const1> }),
        .O({\instruction_counter_reg[0]_i_2_n_5 ,\instruction_counter_reg[0]_i_2_n_6 ,\instruction_counter_reg[0]_i_2_n_7 ,\instruction_counter_reg[0]_i_2_n_8 }),
        .S({instruction_counter_reg[3:1],\instruction_counter[0]_i_6_n_1 }));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[10] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[8]_i_1_n_6 ),
        .Q(instruction_counter_reg[10]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[11] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[8]_i_1_n_5 ),
        .Q(instruction_counter_reg[11]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[12] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[12]_i_1_n_8 ),
        .Q(instruction_counter_reg[12]),
        .R(x_cu_n_28));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \instruction_counter_reg[12]_i_1 
       (.CI(\instruction_counter_reg[8]_i_1_n_1 ),
        .CO({\instruction_counter_reg[12]_i_1_n_1 ,\NLW_instruction_counter_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\instruction_counter_reg[12]_i_1_n_5 ,\instruction_counter_reg[12]_i_1_n_6 ,\instruction_counter_reg[12]_i_1_n_7 ,\instruction_counter_reg[12]_i_1_n_8 }),
        .S(instruction_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[13] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[12]_i_1_n_7 ),
        .Q(instruction_counter_reg[13]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[14] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[12]_i_1_n_6 ),
        .Q(instruction_counter_reg[14]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[15] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[12]_i_1_n_5 ),
        .Q(instruction_counter_reg[15]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[16] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[16]_i_1_n_8 ),
        .Q(instruction_counter_reg[16]),
        .R(x_cu_n_28));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \instruction_counter_reg[16]_i_1 
       (.CI(\instruction_counter_reg[12]_i_1_n_1 ),
        .CO({\instruction_counter_reg[16]_i_1_n_1 ,\NLW_instruction_counter_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\instruction_counter_reg[16]_i_1_n_5 ,\instruction_counter_reg[16]_i_1_n_6 ,\instruction_counter_reg[16]_i_1_n_7 ,\instruction_counter_reg[16]_i_1_n_8 }),
        .S(instruction_counter_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[17] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[16]_i_1_n_7 ),
        .Q(instruction_counter_reg[17]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[18] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[16]_i_1_n_6 ),
        .Q(instruction_counter_reg[18]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[19] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[16]_i_1_n_5 ),
        .Q(instruction_counter_reg[19]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[1] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[0]_i_2_n_7 ),
        .Q(instruction_counter_reg[1]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[20] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[20]_i_1_n_8 ),
        .Q(instruction_counter_reg[20]),
        .R(x_cu_n_28));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \instruction_counter_reg[20]_i_1 
       (.CI(\instruction_counter_reg[16]_i_1_n_1 ),
        .CO({\instruction_counter_reg[20]_i_1_n_1 ,\NLW_instruction_counter_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\instruction_counter_reg[20]_i_1_n_5 ,\instruction_counter_reg[20]_i_1_n_6 ,\instruction_counter_reg[20]_i_1_n_7 ,\instruction_counter_reg[20]_i_1_n_8 }),
        .S(instruction_counter_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[21] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[20]_i_1_n_7 ),
        .Q(instruction_counter_reg[21]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[22] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[20]_i_1_n_6 ),
        .Q(instruction_counter_reg[22]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[23] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[20]_i_1_n_5 ),
        .Q(instruction_counter_reg[23]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[24] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[24]_i_1_n_8 ),
        .Q(instruction_counter_reg[24]),
        .R(x_cu_n_28));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \instruction_counter_reg[24]_i_1 
       (.CI(\instruction_counter_reg[20]_i_1_n_1 ),
        .CO({\instruction_counter_reg[24]_i_1_n_1 ,\NLW_instruction_counter_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\instruction_counter_reg[24]_i_1_n_5 ,\instruction_counter_reg[24]_i_1_n_6 ,\instruction_counter_reg[24]_i_1_n_7 ,\instruction_counter_reg[24]_i_1_n_8 }),
        .S(instruction_counter_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[25] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[24]_i_1_n_7 ),
        .Q(instruction_counter_reg[25]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[26] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[24]_i_1_n_6 ),
        .Q(instruction_counter_reg[26]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[27] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[24]_i_1_n_5 ),
        .Q(instruction_counter_reg[27]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[28] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[28]_i_1_n_8 ),
        .Q(instruction_counter_reg[28]),
        .R(x_cu_n_28));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \instruction_counter_reg[28]_i_1 
       (.CI(\instruction_counter_reg[24]_i_1_n_1 ),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\instruction_counter_reg[28]_i_1_n_5 ,\instruction_counter_reg[28]_i_1_n_6 ,\instruction_counter_reg[28]_i_1_n_7 ,\instruction_counter_reg[28]_i_1_n_8 }),
        .S(instruction_counter_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[29] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[28]_i_1_n_7 ),
        .Q(instruction_counter_reg[29]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[2] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[0]_i_2_n_6 ),
        .Q(instruction_counter_reg[2]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[30] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[28]_i_1_n_6 ),
        .Q(instruction_counter_reg[30]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[31] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[28]_i_1_n_5 ),
        .Q(instruction_counter_reg[31]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[3] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[0]_i_2_n_5 ),
        .Q(instruction_counter_reg[3]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[4] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[4]_i_1_n_8 ),
        .Q(instruction_counter_reg[4]),
        .R(x_cu_n_28));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \instruction_counter_reg[4]_i_1 
       (.CI(\instruction_counter_reg[0]_i_2_n_1 ),
        .CO({\instruction_counter_reg[4]_i_1_n_1 ,\NLW_instruction_counter_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\instruction_counter_reg[4]_i_1_n_5 ,\instruction_counter_reg[4]_i_1_n_6 ,\instruction_counter_reg[4]_i_1_n_7 ,\instruction_counter_reg[4]_i_1_n_8 }),
        .S(instruction_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[5] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[4]_i_1_n_7 ),
        .Q(instruction_counter_reg[5]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[6] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[4]_i_1_n_6 ),
        .Q(instruction_counter_reg[6]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[7] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[4]_i_1_n_5 ),
        .Q(instruction_counter_reg[7]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[8] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[8]_i_1_n_8 ),
        .Q(instruction_counter_reg[8]),
        .R(x_cu_n_28));
  (* ADDER_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \instruction_counter_reg[8]_i_1 
       (.CI(\instruction_counter_reg[4]_i_1_n_1 ),
        .CO({\instruction_counter_reg[8]_i_1_n_1 ,\NLW_instruction_counter_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\instruction_counter_reg[8]_i_1_n_5 ,\instruction_counter_reg[8]_i_1_n_6 ,\instruction_counter_reg[8]_i_1_n_7 ,\instruction_counter_reg[8]_i_1_n_8 }),
        .S(instruction_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_counter_reg[9] 
       (.C(cpu_clk),
        .CE(instruction_counter),
        .D(\instruction_counter_reg[8]_i_1_n_7 ),
        .Q(instruction_counter_reg[9]),
        .R(x_cu_n_28));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(imem_n_3),
        .Q(instruction_decode_register_q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[10] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_d[10]),
        .Q(instruction_decode_register_q[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[11] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_d[11]),
        .Q(instruction_decode_register_q[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[12] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_d[12]),
        .Q(instruction_decode_register_q[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[13] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_d[13]),
        .Q(instruction_decode_register_q[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[14] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_d[14]),
        .Q(instruction_decode_register_q[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[15] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_d[15]),
        .Q(instruction_decode_register_q[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[16] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_d[16]),
        .Q(instruction_decode_register_q[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[17] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_d[17]),
        .Q(instruction_decode_register_q[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[18] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_d[18]),
        .Q(instruction_decode_register_q[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[19] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_d[19]),
        .Q(instruction_decode_register_q[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[1] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(imem_n_2),
        .Q(instruction_decode_register_q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[20] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_d[20]),
        .Q(instruction_decode_register_q[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[21] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_d[21]),
        .Q(instruction_decode_register_q[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[22] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_d[22]),
        .Q(instruction_decode_register_q[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[23] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_d[23]),
        .Q(instruction_decode_register_q[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[24] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_d[24]),
        .Q(instruction_decode_register_q[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[25] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_d[25]),
        .Q(instruction_decode_register_q[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[26] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_d[26]),
        .Q(instruction_decode_register_q[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[27] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_d[27]),
        .Q(instruction_decode_register_q[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[28] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_d[28]),
        .Q(instruction_decode_register_q[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[29] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_d[29]),
        .Q(instruction_decode_register_q[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[2] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_d[2]),
        .Q(instruction_decode_register_q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[30] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_d[30]),
        .Q(instruction_decode_register_q[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[31] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_d[31]),
        .Q(instruction_decode_register_q[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[3] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_d[3]),
        .Q(instruction_decode_register_q[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[4] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(imem_n_1),
        .Q(instruction_decode_register_q[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[5] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_d[5]),
        .Q(instruction_decode_register_q[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[6] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_d[6]),
        .Q(instruction_decode_register_q[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[7] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_d[7]),
        .Q(instruction_decode_register_q[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[8] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_d[8]),
        .Q(instruction_decode_register_q[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_decode_register_q_reg[9] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_d[9]),
        .Q(instruction_decode_register_q[9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_execute_register_q_reg[10] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_q[10]),
        .Q(wa[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_execute_register_q_reg[11] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_q[11]),
        .Q(wa[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_execute_register_q_reg[12] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_q[12]),
        .Q(\instruction_execute_register_q_reg_n_1_[12] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_execute_register_q_reg[13] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_q[13]),
        .Q(\instruction_execute_register_q_reg_n_1_[13] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_execute_register_q_reg[14] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_q[14]),
        .Q(\instruction_execute_register_q_reg_n_1_[14] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_execute_register_q_reg[2] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_q[2]),
        .Q(\instruction_execute_register_q_reg_n_1_[2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_execute_register_q_reg[3] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_q[3]),
        .Q(\instruction_execute_register_q_reg_n_1_[3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_execute_register_q_reg[4] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_q[4]),
        .Q(\instruction_execute_register_q_reg_n_1_[4] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_execute_register_q_reg[5] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_q[5]),
        .Q(\instruction_execute_register_q_reg_n_1_[5] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_execute_register_q_reg[6] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_q[6]),
        .Q(\instruction_execute_register_q_reg_n_1_[6] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_execute_register_q_reg[7] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_q[7]),
        .Q(wa[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_execute_register_q_reg[8] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_q[8]),
        .Q(wa[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \instruction_execute_register_q_reg[9] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(instruction_decode_register_q[9]),
        .Q(wa[2]),
        .R(\<const0> ));
  ADDER jal_adder
       (.Q(pc_register_q[30:1]),
        .S({x_cu_n_19,x_cu_n_20,x_cu_n_21,x_cu_n_22}),
        .mem_reg_3_3({imem_n_65,imem_n_66,imem_n_67,imem_n_68}),
        .mem_reg_3_3_0({imem_n_46,x_cu_n_17,imem_n_47,imem_n_48}),
        .out(pc_mux_in1),
        .\pc_register_q_reg[16] ({x_cu_n_7,x_cu_n_8,imem_n_49,imem_n_50}),
        .\pc_register_q_reg[20] ({imem_n_56,x_cu_n_11,x_cu_n_12,x_cu_n_13}),
        .\pc_register_q_reg[24] ({imem_n_57,imem_n_58,imem_n_59,imem_n_60}),
        .\pc_register_q_reg[28] ({imem_n_61,imem_n_62,imem_n_63,imem_n_64}),
        .\pc_register_q_reg[31] ({imem_n_53,imem_n_54,imem_n_55}));
  LDX ldx
       (.CO(data8),
        .D({dmem_n_2,dmem_n_3,dmem_n_4,dmem_n_5,dmem_n_6,dmem_n_7,dmem_n_8,dmem_n_9,dmem_n_10,dmem_n_11,dmem_n_12,dmem_n_13,dmem_n_14,dmem_n_15,dmem_n_16,dmem_n_17,dmem_n_18,dmem_n_19,dmem_n_20,dmem_n_21,dmem_n_22,dmem_n_23,dmem_n_24,dmem_n_25,dmem_n_26,dmem_n_27,dmem_n_28,dmem_n_29,dmem_n_30,dmem_n_31,dmem_n_32,dmem_n_33}),
        .DI({ldx_n_134,ldx_n_135,ldx_n_136,ldx_n_137}),
        .E(E),
        .Q(alu_register_q),
        .S(ldx_n_156),
        .a_mux_out(a_mux_out),
        .\alu_register_q_reg[0] (ldx_n_68),
        .\alu_register_q_reg[0]_0 (rs1_mux2_in2),
        .\alu_register_q_reg[0]_1 (\pc_decode_register_q_reg_n_1_[0] ),
        .\alu_register_q_reg[0]_2 (data9),
        .\alu_register_q_reg[0]_i_37 (alu_n_99),
        .\alu_register_q_reg[0]_i_37_0 (alu_n_100),
        .\alu_register_q_reg[0]_i_51 (alu_n_98),
        .\alu_register_q_reg[13] (ldx_n_218),
        .\alu_register_q_reg[15] (ldx_n_219),
        .\alu_register_q_reg[1] (ldx_n_27),
        .\alu_register_q_reg[1]_0 (ldx_n_69),
        .\alu_register_q_reg[1]_1 (ldx_n_220),
        .\alu_register_q_reg[2] (ldx_n_25),
        .\alu_register_q_reg[31] (ldx_n_193),
        .\alu_register_q_reg[3] (ldx_n_26),
        .\alu_register_q_reg[5] (ldx_n_194),
        .\alu_register_q_reg[5]_0 (ldx_n_221),
        .\alu_register_q_reg[5]_1 (ldx_n_222),
        .b_mux_out(b_mux_out),
        .br_eq(branch_comp_br_eq),
        .br_taken_reg(branch_comp_n_8),
        .br_taken_reg_0(branch_comp_n_9),
        .br_taken_reg_1({instruction_decode_register_q[14],instruction_decode_register_q[12]}),
        .branch_comp_br_un(branch_comp_br_un),
        .branch_instructions_counter_reg(branch_instructions_counter_reg[31:8]),
        .correct_prediction_counter_reg(correct_prediction_counter_reg[31:8]),
        .\correct_prediction_counter_reg[24] (ldx_n_210),
        .\correct_prediction_counter_reg[25] (ldx_n_211),
        .\correct_prediction_counter_reg[26] (ldx_n_212),
        .\correct_prediction_counter_reg[27] (ldx_n_213),
        .\correct_prediction_counter_reg[28] (ldx_n_214),
        .\correct_prediction_counter_reg[29] (ldx_n_215),
        .\correct_prediction_counter_reg[30] (ldx_n_216),
        .\correct_prediction_counter_reg[31] (ldx_n_217),
        .correct_prediction_counter_reg_10_sp_1(ldx_n_196),
        .correct_prediction_counter_reg_11_sp_1(ldx_n_197),
        .correct_prediction_counter_reg_12_sp_1(ldx_n_198),
        .correct_prediction_counter_reg_13_sp_1(ldx_n_199),
        .correct_prediction_counter_reg_14_sp_1(ldx_n_200),
        .correct_prediction_counter_reg_15_sp_1(ldx_n_201),
        .correct_prediction_counter_reg_16_sp_1(ldx_n_202),
        .correct_prediction_counter_reg_17_sp_1(ldx_n_203),
        .correct_prediction_counter_reg_18_sp_1(ldx_n_204),
        .correct_prediction_counter_reg_19_sp_1(ldx_n_205),
        .correct_prediction_counter_reg_20_sp_1(ldx_n_206),
        .correct_prediction_counter_reg_21_sp_1(ldx_n_207),
        .correct_prediction_counter_reg_22_sp_1(ldx_n_208),
        .correct_prediction_counter_reg_23_sp_1(ldx_n_209),
        .correct_prediction_counter_reg_8_sp_1(ldx_n_192),
        .correct_prediction_counter_reg_9_sp_1(ldx_n_195),
        .cycle_counter_reg(cycle_counter_reg[31:8]),
        .data0(data0),
        .data1(data1),
        .imem_dina(imem_dina),
        .instruction_counter_reg(instruction_counter_reg[31:8]),
        .\instruction_decode_register_q_reg[12] (ldx_n_148),
        .\instruction_decode_register_q_reg[13] (ldx_n_149),
        .\instruction_decode_register_q_reg[14] (ldx_n_150),
        .\instruction_decode_register_q_reg[14]_0 (ldx_n_158),
        .\instruction_decode_register_q_reg[15] (ldx_n_151),
        .\instruction_decode_register_q_reg[16] (ldx_n_152),
        .\instruction_decode_register_q_reg[17] (ldx_n_153),
        .\instruction_decode_register_q_reg[18] (ldx_n_154),
        .\instruction_decode_register_q_reg[19] (ldx_n_155),
        .\instruction_decode_register_q_reg[20] (ldx_n_117),
        .\instruction_decode_register_q_reg[21] (ldx_n_118),
        .\instruction_decode_register_q_reg[22] (ldx_n_119),
        .\instruction_decode_register_q_reg[23] (ldx_n_120),
        .\instruction_decode_register_q_reg[24] (ldx_n_125),
        .\instruction_decode_register_q_reg[25] (ldx_n_126),
        .\instruction_decode_register_q_reg[25]_0 (ldx_n_133),
        .\instruction_decode_register_q_reg[26] (ldx_n_127),
        .\instruction_decode_register_q_reg[26]_0 (ldx_n_138),
        .\instruction_decode_register_q_reg[27] (ldx_n_128),
        .\instruction_decode_register_q_reg[27]_0 (ldx_n_139),
        .\instruction_decode_register_q_reg[28] (ldx_n_129),
        .\instruction_decode_register_q_reg[28]_0 (ldx_n_144),
        .\instruction_decode_register_q_reg[29] (ldx_n_130),
        .\instruction_decode_register_q_reg[29]_0 (ldx_n_145),
        .\instruction_decode_register_q_reg[2] (ldx_n_78),
        .\instruction_decode_register_q_reg[2]_0 (ldx_n_79),
        .\instruction_decode_register_q_reg[2]_1 (ldx_n_80),
        .\instruction_decode_register_q_reg[2]_10 (ldx_n_89),
        .\instruction_decode_register_q_reg[2]_11 (ldx_n_90),
        .\instruction_decode_register_q_reg[2]_12 (ldx_n_91),
        .\instruction_decode_register_q_reg[2]_13 (ldx_n_92),
        .\instruction_decode_register_q_reg[2]_14 (ldx_n_93),
        .\instruction_decode_register_q_reg[2]_15 (ldx_n_94),
        .\instruction_decode_register_q_reg[2]_16 (ldx_n_95),
        .\instruction_decode_register_q_reg[2]_17 (ldx_n_96),
        .\instruction_decode_register_q_reg[2]_18 (ldx_n_97),
        .\instruction_decode_register_q_reg[2]_19 (ldx_n_98),
        .\instruction_decode_register_q_reg[2]_2 (ldx_n_81),
        .\instruction_decode_register_q_reg[2]_20 (ldx_n_99),
        .\instruction_decode_register_q_reg[2]_21 (ldx_n_100),
        .\instruction_decode_register_q_reg[2]_22 (ldx_n_101),
        .\instruction_decode_register_q_reg[2]_23 (ldx_n_102),
        .\instruction_decode_register_q_reg[2]_24 (ldx_n_103),
        .\instruction_decode_register_q_reg[2]_25 (ldx_n_104),
        .\instruction_decode_register_q_reg[2]_26 (ldx_n_105),
        .\instruction_decode_register_q_reg[2]_27 (ldx_n_106),
        .\instruction_decode_register_q_reg[2]_28 (ldx_n_107),
        .\instruction_decode_register_q_reg[2]_29 (ldx_n_108),
        .\instruction_decode_register_q_reg[2]_3 (ldx_n_82),
        .\instruction_decode_register_q_reg[2]_4 (ldx_n_83),
        .\instruction_decode_register_q_reg[2]_5 (ldx_n_84),
        .\instruction_decode_register_q_reg[2]_6 (ldx_n_85),
        .\instruction_decode_register_q_reg[2]_7 (ldx_n_86),
        .\instruction_decode_register_q_reg[2]_8 (ldx_n_87),
        .\instruction_decode_register_q_reg[2]_9 (ldx_n_88),
        .\instruction_decode_register_q_reg[30] (ldx_n_132),
        .\instruction_decode_register_q_reg[30]_0 (ldx_n_146),
        .\instruction_decode_register_q_reg[31] ({ldx_n_48,ldx_n_49,ldx_n_50,ldx_n_51}),
        .\instruction_decode_register_q_reg[31]_0 ({ldx_n_52,ldx_n_53,ldx_n_54,ldx_n_55}),
        .\instruction_decode_register_q_reg[31]_1 (ldx_n_157),
        .\instruction_execute_register_q_reg[4] (ldx_n_70),
        .\instruction_execute_register_q_reg[6] (ldx_n_191),
        .mem_reg_2_3(pc_mux_in3[1]),
        .n_0_2187_BUFG_inst_i_1({\instruction_execute_register_q_reg_n_1_[14] ,\instruction_execute_register_q_reg_n_1_[13] ,\instruction_execute_register_q_reg_n_1_[12] ,\instruction_execute_register_q_reg_n_1_[6] ,\instruction_execute_register_q_reg_n_1_[5] ,\instruction_execute_register_q_reg_n_1_[4] ,\instruction_execute_register_q_reg_n_1_[3] ,\instruction_execute_register_q_reg_n_1_[2] }),
        .p_1_in(dmem_din),
        .\pc_decode_register_q_reg[11] ({ldx_n_17,ldx_n_18,ldx_n_19,ldx_n_20}),
        .\pc_decode_register_q_reg[11]_0 (ldx_n_147),
        .\pc_decode_register_q_reg[15] ({ldx_n_21,ldx_n_22,ldx_n_23,ldx_n_24}),
        .\pc_decode_register_q_reg[15]_0 ({ldx_n_56,ldx_n_57,ldx_n_58,ldx_n_59}),
        .\pc_decode_register_q_reg[15]_1 ({ldx_n_60,ldx_n_61,ldx_n_62,ldx_n_63}),
        .\pc_decode_register_q_reg[15]_2 ({ldx_n_140,ldx_n_141,ldx_n_142,ldx_n_143}),
        .\pc_decode_register_q_reg[19] ({ldx_n_64,ldx_n_65,ldx_n_66,ldx_n_67}),
        .\pc_decode_register_q_reg[1] (ldx_n_109),
        .\pc_decode_register_q_reg[23] ({ldx_n_32,ldx_n_33,ldx_n_34,ldx_n_35}),
        .\pc_decode_register_q_reg[23]_0 ({ldx_n_36,ldx_n_37,ldx_n_38,ldx_n_39}),
        .\pc_decode_register_q_reg[23]_1 ({ldx_n_40,ldx_n_41,ldx_n_42,ldx_n_43}),
        .\pc_decode_register_q_reg[23]_2 ({ldx_n_113,ldx_n_114,ldx_n_115,ldx_n_116}),
        .\pc_decode_register_q_reg[27] ({ldx_n_44,ldx_n_45,ldx_n_46,ldx_n_47}),
        .\pc_decode_register_q_reg[2] (ldx_n_110),
        .\pc_decode_register_q_reg[31] ({ldx_n_13,ldx_n_14,ldx_n_15,ldx_n_16}),
        .\pc_decode_register_q_reg[31]_0 ({ldx_n_121,ldx_n_122,ldx_n_123,ldx_n_124}),
        .\pc_decode_register_q_reg[31]_1 (ldx_n_131),
        .\pc_decode_register_q_reg[3] ({ldx_n_1,ldx_n_2,ldx_n_3,ldx_n_4}),
        .\pc_decode_register_q_reg[3]_0 (ldx_n_111),
        .\pc_decode_register_q_reg[4] (ldx_n_112),
        .\pc_decode_register_q_reg[5] ({ldx_n_75,ldx_n_76,ldx_n_77}),
        .\pc_decode_register_q_reg[7] ({ldx_n_5,ldx_n_6,ldx_n_7,ldx_n_8}),
        .\pc_decode_register_q_reg[7]_0 ({ldx_n_9,ldx_n_10,ldx_n_11,ldx_n_12}),
        .\pc_decode_register_q_reg[7]_1 ({ldx_n_28,ldx_n_29,ldx_n_30,ldx_n_31}),
        .pc_mux_in3(pc_mux_in3[0]),
        .wf_ldx_sel(wf_ldx_sel),
        .x_alu_sel(x_alu_sel));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_0_i_61
       (.CI(mem_reg_0_0_i_67_n_1),
        .CO({mem_reg_0_0_i_61_n_1,NLW_mem_reg_0_0_i_61_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({pc_register_q[14:13],x_cu_n_27,nop_mux_n_30}),
        .O(br_taken_mux_in1[15:12]),
        .S({mem_reg_0_0_i_86_n_1,mem_reg_0_0_i_87__0_n_1,imem_n_51,imem_n_52}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_0_i_67
       (.CI(mem_reg_0_0_i_73_n_1),
        .CO({mem_reg_0_0_i_67_n_1,NLW_mem_reg_0_0_i_67_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(pc_register_q[11:8]),
        .O(br_taken_mux_in1[11:8]),
        .S({imem_n_35,imem_n_36,imem_n_37,imem_n_38}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 mem_reg_0_0_i_73
       (.CI(mem_reg_0_0_i_79_n_1),
        .CO({mem_reg_0_0_i_73_n_1,NLW_mem_reg_0_0_i_73_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(pc_register_q[7:4]),
        .O(br_taken_mux_in1[7:4]),
        .S({imem_n_42,imem_n_43,imem_n_44,imem_n_45}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 mem_reg_0_0_i_79
       (.CI(\<const0> ),
        .CO({mem_reg_0_0_i_79_n_1,NLW_mem_reg_0_0_i_79_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({pc_register_q[3:1],\<const0> }),
        .O(br_taken_mux_in1[3:0]),
        .S({imem_n_39,imem_n_40,imem_n_41,pc_register_q[0]}));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_86
       (.I0(pc_register_q[14]),
        .I1(pc_register_q[15]),
        .O(mem_reg_0_0_i_86_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_0_0_i_87__0
       (.I0(pc_register_q[13]),
        .I1(pc_register_q[14]),
        .O(mem_reg_0_0_i_87__0_n_1));
  LUT5 #(
    .INIT(32'h0F0707F1)) 
    n_0_2187_BUFG_inst_i_1
       (.I0(alu_register_q[0]),
        .I1(alu_register_q[1]),
        .I2(wf_ldx_sel[2]),
        .I3(wf_ldx_sel[1]),
        .I4(wf_ldx_sel[0]),
        .O(n_0_2187_BUFG_inst_n_1));
  TWO_INPUT_MUX_2 nop_mux
       (.D({instruction_decode_register_d[31:5],instruction_decode_register_d[3:2]}),
        .Q(pc_register_q[30]),
        .doutb({imem_doutb[31:25],imem_doutb[14:5],imem_doutb[3:2]}),
        .\instruction_decode_register_q_reg[15] (x_cu_n_9),
        .\instruction_decode_register_q_reg[16] (x_cu_n_10),
        .\instruction_decode_register_q_reg[17] (x_cu_n_14),
        .\instruction_decode_register_q_reg[18] (x_cu_n_15),
        .\instruction_decode_register_q_reg[19] (x_cu_n_16),
        .\instruction_decode_register_q_reg[20] (x_cu_n_18),
        .\instruction_decode_register_q_reg[21] (x_cu_n_23),
        .\instruction_decode_register_q_reg[22] (x_cu_n_24),
        .\instruction_decode_register_q_reg[23] (x_cu_n_25),
        .\instruction_decode_register_q_reg[24] (x_cu_n_26),
        .nop_mux_sel(nop_mux_sel),
        .p_0_in(nop_mux_n_30));
  uart on_chip_uart
       (.D(imem_dina[7:0]),
        .E(\uatransmit/bit_counter0 ),
        .Q({instruction_decode_register_q[30],instruction_decode_register_q[14:12],instruction_decode_register_q[6:2]}),
        .SR(x_cu_n_114),
        .\bit_counter[3]_i_17 ({alu_register_q[31:30],alu_register_q[25:24],alu_register_q[5:0]}),
        .\bit_counter[3]_i_8 (ldx_n_219),
        .\bit_counter[3]_i_8_0 (ldx_n_191),
        .\bit_counter[3]_i_8_1 (\instruction_execute_register_q_reg_n_1_[4] ),
        .\bit_counter_reg[1] (bit_counter01_in),
        .\bit_counter_reg[1]_0 (\bit_counter[3]_i_2__0_n_1 ),
        .\bit_counter_reg[1]_1 (x_cu_n_116),
        .\bit_counter_reg[1]_2 (ldx_n_218),
        .branch_instructions_counter_reg(branch_instructions_counter_reg[7:0]),
        .branch_instructions_counter_reg_1_sp_1(on_chip_uart_n_10),
        .\clock_counter_reg[0] (x_cu_n_115),
        .correct_prediction_counter_reg(correct_prediction_counter_reg[7:0]),
        .correct_prediction_counter_reg_0_sp_1(on_chip_uart_n_8),
        .correct_prediction_counter_reg_2_sp_1(on_chip_uart_n_12),
        .correct_prediction_counter_reg_3_sp_1(on_chip_uart_n_13),
        .correct_prediction_counter_reg_4_sp_1(on_chip_uart_n_14),
        .correct_prediction_counter_reg_5_sp_1(on_chip_uart_n_15),
        .correct_prediction_counter_reg_6_sp_1(on_chip_uart_n_16),
        .correct_prediction_counter_reg_7_sp_1(on_chip_uart_n_17),
        .\counter_reg[1] ({p_1_in[3],p_1_in[1]}),
        .\counter_reg[1]_0 (x_cu_n_2),
        .\counter_reg[3] (x_cu_n_6),
        .cpu_clk(cpu_clk),
        .cpu_reset(cpu_reset),
        .cycle_counter_reg(cycle_counter_reg[7:0]),
        .has_byte(\uareceive/has_byte ),
        .has_byte0(\uareceive/has_byte0 ),
        .has_byte_reg(has_byte_i_1_n_1),
        .instruction_counter_reg(instruction_counter_reg[7:0]),
        .\instruction_decode_register_q_reg[13] (on_chip_uart_n_6),
        .\instruction_decode_register_q_reg[30] (on_chip_uart_n_7),
        .\instruction_decode_register_q_reg[3] (on_chip_uart_n_5),
        .\ldx_out_reg[1]_i_6 (ldx_n_193),
        .\ldx_out_reg[1]_i_6_0 (ldx_n_25),
        .\ldx_out_reg[1]_i_6_1 (ldx_n_194),
        .\ldx_out_reg[1]_i_9 (ldx_n_222),
        .\ldx_out_reg[1]_i_9_0 (ldx_n_221),
        .\ldx_out_reg[2]_i_6 (ldx_n_26),
        .\ldx_out_reg[31]_i_6 (ldx_n_220),
        .serial_in(serial_in),
        .serial_out(serial_out),
        .symbol_edge__8(\uatransmit/symbol_edge__8 ),
        .tx_running__2(\uatransmit/tx_running__2 ),
        .uart_rx_data_out_ready(uart_rx_data_out_ready));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 out_i_1
       (.CI(out_i_4__0_n_1),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,pc_register_q[29:27]}),
        .O(br_taken_mux_in1[31:28]),
        .S({bp_enable_mux_n_2,bp_enable_mux_n_3,bp_enable_mux_n_4,bp_enable_mux_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 out_i_12
       (.CI(\pc_register_q_reg[19]_i_3_n_1 ),
        .CO({out_i_12_n_1,NLW_out_i_12_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(pc_register_q[22:19]),
        .O(br_taken_mux_in1[23:20]),
        .S({out_i_20__0_n_1,out_i_21__0_n_1,out_i_22_n_1,out_i_23_n_1}));
  LUT2 #(
    .INIT(4'h9)) 
    out_i_13__0
       (.I0(pc_register_q[26]),
        .I1(pc_register_q[27]),
        .O(out_i_13__0_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    out_i_14__0
       (.I0(pc_register_q[25]),
        .I1(pc_register_q[26]),
        .O(out_i_14__0_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    out_i_15__0
       (.I0(pc_register_q[24]),
        .I1(pc_register_q[25]),
        .O(out_i_15__0_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    out_i_16__0
       (.I0(pc_register_q[23]),
        .I1(pc_register_q[24]),
        .O(out_i_16__0_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    out_i_20__0
       (.I0(pc_register_q[22]),
        .I1(pc_register_q[23]),
        .O(out_i_20__0_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    out_i_21__0
       (.I0(pc_register_q[21]),
        .I1(pc_register_q[22]),
        .O(out_i_21__0_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    out_i_22
       (.I0(pc_register_q[20]),
        .I1(pc_register_q[21]),
        .O(out_i_22_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    out_i_23
       (.I0(pc_register_q[19]),
        .I1(pc_register_q[20]),
        .O(out_i_23_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 out_i_4__0
       (.CI(out_i_12_n_1),
        .CO({out_i_4__0_n_1,NLW_out_i_4__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI(pc_register_q[26:23]),
        .O(br_taken_mux_in1[27:24]),
        .S({out_i_13__0_n_1,out_i_14__0_n_1,out_i_15__0_n_1,out_i_16__0_n_1}));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[0]),
        .Q(\pc_decode_register_q_reg_n_1_[0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[10] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[10]),
        .Q(\pc_decode_register_q_reg_n_1_[10] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[11] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[11]),
        .Q(\pc_decode_register_q_reg_n_1_[11] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[12] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[12]),
        .Q(\pc_decode_register_q_reg_n_1_[12] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[13] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[13]),
        .Q(\pc_decode_register_q_reg_n_1_[13] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[14] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[14]),
        .Q(\pc_decode_register_q_reg_n_1_[14] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[15] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[15]),
        .Q(\pc_decode_register_q_reg_n_1_[15] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[16] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[16]),
        .Q(\pc_decode_register_q_reg_n_1_[16] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[17] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[17]),
        .Q(\pc_decode_register_q_reg_n_1_[17] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[18] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[18]),
        .Q(\pc_decode_register_q_reg_n_1_[18] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[19] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[19]),
        .Q(\pc_decode_register_q_reg_n_1_[19] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[1] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[1]),
        .Q(\pc_decode_register_q_reg_n_1_[1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[20] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[20]),
        .Q(\pc_decode_register_q_reg_n_1_[20] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[21] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[21]),
        .Q(\pc_decode_register_q_reg_n_1_[21] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[22] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[22]),
        .Q(\pc_decode_register_q_reg_n_1_[22] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[23] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[23]),
        .Q(\pc_decode_register_q_reg_n_1_[23] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[24] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[24]),
        .Q(\pc_decode_register_q_reg_n_1_[24] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[25] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[25]),
        .Q(\pc_decode_register_q_reg_n_1_[25] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[26] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[26]),
        .Q(\pc_decode_register_q_reg_n_1_[26] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[27] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[27]),
        .Q(\pc_decode_register_q_reg_n_1_[27] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[28] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[28]),
        .Q(\pc_decode_register_q_reg_n_1_[28] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[29] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[29]),
        .Q(\pc_decode_register_q_reg_n_1_[29] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[2] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[2]),
        .Q(\pc_decode_register_q_reg_n_1_[2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[30] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[30]),
        .Q(p_2_in),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[31] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[31]),
        .Q(\pc_decode_register_q_reg_n_1_[31] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[3] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[3]),
        .Q(\pc_decode_register_q_reg_n_1_[3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[4] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[4]),
        .Q(\pc_decode_register_q_reg_n_1_[4] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[5] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[5]),
        .Q(\pc_decode_register_q_reg_n_1_[5] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[6] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[6]),
        .Q(\pc_decode_register_q_reg_n_1_[6] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[7] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[7]),
        .Q(\pc_decode_register_q_reg_n_1_[7] ),
        .R(\<const0> ));
  (* ORIG_CELL_NAME = "pc_decode_register_q_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[8] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[8]),
        .Q(\pc_decode_register_q_reg_n_1_[8] ),
        .R(\<const0> ));
  (* ORIG_CELL_NAME = "pc_decode_register_q_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[8]_rep 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[8]),
        .Q(\pc_decode_register_q_reg[8]_rep_n_1 ),
        .R(\<const0> ));
  (* ORIG_CELL_NAME = "pc_decode_register_q_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[8]_rep__0 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[8]),
        .Q(\pc_decode_register_q_reg[8]_rep__0_n_1 ),
        .R(\<const0> ));
  (* ORIG_CELL_NAME = "pc_decode_register_q_reg[8]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[8]_rep__1 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[8]),
        .Q(\pc_decode_register_q_reg[8]_rep__1_n_1 ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_decode_register_q_reg[9] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_register_q[9]),
        .Q(\pc_decode_register_q_reg_n_1_[9] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[0] ),
        .Q(pc_execute_register_q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[10] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[10] ),
        .Q(pc_execute_register_q[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[11] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[11] ),
        .Q(pc_execute_register_q[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[12] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[12] ),
        .Q(pc_execute_register_q[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[13] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[13] ),
        .Q(pc_execute_register_q[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[14] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[14] ),
        .Q(pc_execute_register_q[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[15] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[15] ),
        .Q(pc_execute_register_q[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[16] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[16] ),
        .Q(pc_execute_register_q[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[17] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[17] ),
        .Q(pc_execute_register_q[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[18] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[18] ),
        .Q(pc_execute_register_q[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[19] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[19] ),
        .Q(pc_execute_register_q[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[1] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[1] ),
        .Q(pc_execute_register_q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[20] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[20] ),
        .Q(pc_execute_register_q[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[21] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[21] ),
        .Q(pc_execute_register_q[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[22] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[22] ),
        .Q(pc_execute_register_q[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[23] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[23] ),
        .Q(pc_execute_register_q[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[24] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[24] ),
        .Q(pc_execute_register_q[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[25] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[25] ),
        .Q(pc_execute_register_q[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[26] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[26] ),
        .Q(pc_execute_register_q[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[27] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[27] ),
        .Q(pc_execute_register_q[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[28] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[28] ),
        .Q(pc_execute_register_q[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[29] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[29] ),
        .Q(pc_execute_register_q[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[2] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[2] ),
        .Q(pc_execute_register_q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[30] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_2_in),
        .Q(pc_execute_register_q[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[31] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[31] ),
        .Q(pc_execute_register_q[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[3] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[3] ),
        .Q(pc_execute_register_q[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[4] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[4] ),
        .Q(pc_execute_register_q[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[5] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[5] ),
        .Q(pc_execute_register_q[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[6] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[6] ),
        .Q(pc_execute_register_q[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[7] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[7] ),
        .Q(pc_execute_register_q[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[8] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg[8]_rep__1_n_1 ),
        .Q(pc_execute_register_q[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_execute_register_q_reg[9] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\pc_decode_register_q_reg_n_1_[9] ),
        .Q(pc_execute_register_q[9]),
        .R(\<const0> ));
  FOUR_INPUT_MUX_3 pc_mux
       (.D(pc_mux_out[30]),
        .out(pc_mux_in1[30]),
        .pc_mux_in2(pc_mux_in2),
        .pc_mux_in3(pc_mux_in3[30]),
        .\pc_register_q_reg[30] (\pc_register_q_reg[30]_0 ),
        .\pc_register_q_reg[30]_0 (imem_n_33));
  ADDER_4 pc_plus_four
       (.Q(pc_register_q[31:2]),
        .out(pc_plus_four_out));
  ADDER_5 pc_plus_four2
       (.Q(pc_execute_register_q[31:2]),
        .out(pc_plus_four2_out));
  LUT2 #(
    .INIT(4'h9)) 
    \pc_register_q[19]_i_4 
       (.I0(pc_register_q[18]),
        .I1(pc_register_q[19]),
        .O(\pc_register_q[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \pc_register_q[19]_i_5 
       (.I0(pc_register_q[17]),
        .I1(pc_register_q[18]),
        .O(\pc_register_q[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \pc_register_q[19]_i_6 
       (.I0(pc_register_q[16]),
        .I1(pc_register_q[17]),
        .O(\pc_register_q[19]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \pc_register_q[19]_i_7 
       (.I0(pc_register_q[15]),
        .I1(pc_register_q[16]),
        .O(\pc_register_q[19]_i_7_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[0]),
        .Q(pc_register_q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[10] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(imem_n_89),
        .Q(pc_register_q[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[11] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(imem_n_88),
        .Q(pc_register_q[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[12] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(imem_n_87),
        .Q(pc_register_q[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[13] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(imem_n_86),
        .Q(pc_register_q[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[14] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[14]),
        .Q(pc_register_q[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[15] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[15]),
        .Q(pc_register_q[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[16] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[16]),
        .Q(pc_register_q[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[17] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[17]),
        .Q(pc_register_q[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[18] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[18]),
        .Q(pc_register_q[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[19] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[19]),
        .Q(pc_register_q[19]),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pc_register_q_reg[19]_i_3 
       (.CI(mem_reg_0_0_i_61_n_1),
        .CO({\pc_register_q_reg[19]_i_3_n_1 ,\NLW_pc_register_q_reg[19]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\<const0> ),
        .DI(pc_register_q[18:15]),
        .O(br_taken_mux_in1[19:16]),
        .S({\pc_register_q[19]_i_4_n_1 ,\pc_register_q[19]_i_5_n_1 ,\pc_register_q[19]_i_6_n_1 ,\pc_register_q[19]_i_7_n_1 }));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[1] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[1]),
        .Q(pc_register_q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[20] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[20]),
        .Q(pc_register_q[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[21] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[21]),
        .Q(pc_register_q[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[22] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[22]),
        .Q(pc_register_q[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[23] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[23]),
        .Q(pc_register_q[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[24] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[24]),
        .Q(pc_register_q[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[25] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[25]),
        .Q(pc_register_q[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[26] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[26]),
        .Q(pc_register_q[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[27] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[27]),
        .Q(pc_register_q[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[28] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[28]),
        .Q(pc_register_q[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[29] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[29]),
        .Q(pc_register_q[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[2] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(imem_n_97),
        .Q(pc_register_q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[30] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[30]),
        .Q(pc_register_q[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[31] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(pc_mux_out[31]),
        .Q(pc_register_q[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[3] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(imem_n_96),
        .Q(pc_register_q[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[4] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(imem_n_95),
        .Q(pc_register_q[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[5] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(imem_n_94),
        .Q(pc_register_q[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[6] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(imem_n_93),
        .Q(pc_register_q[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[7] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(imem_n_92),
        .Q(pc_register_q[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[8] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(imem_n_91),
        .Q(pc_register_q[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_register_q_reg[9] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(imem_n_90),
        .Q(pc_register_q[9]),
        .R(\<const0> ));
  reg_file rf
       (.D(wd),
        .Q({wa,\instruction_execute_register_q_reg_n_1_[6] ,\instruction_execute_register_q_reg_n_1_[5] ,\instruction_execute_register_q_reg_n_1_[4] ,\instruction_execute_register_q_reg_n_1_[3] ,\instruction_execute_register_q_reg_n_1_[2] }),
        .cpu_clk(cpu_clk),
        .mem_reg_2_0(rf_n_1),
        .mem_reg_2_0_0(rf_n_2),
        .mem_reg_2_0_1(rf_n_3),
        .mem_reg_2_0_10(rf_n_12),
        .mem_reg_2_0_11(rf_n_13),
        .mem_reg_2_0_12(rf_n_14),
        .mem_reg_2_0_13(rf_n_15),
        .mem_reg_2_0_14(rf_n_16),
        .mem_reg_2_0_15(rf_n_17),
        .mem_reg_2_0_16(rf_n_18),
        .mem_reg_2_0_17(rf_n_19),
        .mem_reg_2_0_18(rf_n_20),
        .mem_reg_2_0_19(rf_n_21),
        .mem_reg_2_0_2(rf_n_4),
        .mem_reg_2_0_20(rf_n_22),
        .mem_reg_2_0_21(rf_n_23),
        .mem_reg_2_0_22(rf_n_24),
        .mem_reg_2_0_23(rf_n_25),
        .mem_reg_2_0_24(rf_n_26),
        .mem_reg_2_0_25(rf_n_27),
        .mem_reg_2_0_26(rf_n_28),
        .mem_reg_2_0_27(rf_n_29),
        .mem_reg_2_0_28(rf_n_30),
        .mem_reg_2_0_29(rf_n_31),
        .mem_reg_2_0_3(rf_n_5),
        .mem_reg_2_0_30(rf_n_32),
        .mem_reg_2_0_31(rf_n_33),
        .mem_reg_2_0_32(rf_n_34),
        .mem_reg_2_0_33(rf_n_35),
        .mem_reg_2_0_34(rf_n_36),
        .mem_reg_2_0_35(rf_n_37),
        .mem_reg_2_0_36(rf_n_38),
        .mem_reg_2_0_37(rf_n_39),
        .mem_reg_2_0_38(rf_n_40),
        .mem_reg_2_0_39(rf_n_41),
        .mem_reg_2_0_4(rf_n_6),
        .mem_reg_2_0_40(rf_n_42),
        .mem_reg_2_0_41(rf_n_43),
        .mem_reg_2_0_42(rf_n_44),
        .mem_reg_2_0_43(rf_n_45),
        .mem_reg_2_0_44(rf_n_46),
        .mem_reg_2_0_45(rf_n_47),
        .mem_reg_2_0_46(rf_n_48),
        .mem_reg_2_0_47(rf_n_49),
        .mem_reg_2_0_48(rf_n_50),
        .mem_reg_2_0_49(rf_n_51),
        .mem_reg_2_0_5(rf_n_7),
        .mem_reg_2_0_50(rf_n_52),
        .mem_reg_2_0_51(rf_n_53),
        .mem_reg_2_0_52(rf_n_54),
        .mem_reg_2_0_53(rf_n_55),
        .mem_reg_2_0_54(rf_n_56),
        .mem_reg_2_0_55(rf_n_57),
        .mem_reg_2_0_56(rf_n_58),
        .mem_reg_2_0_57(rf_n_59),
        .mem_reg_2_0_58(rf_n_60),
        .mem_reg_2_0_59(rf_n_61),
        .mem_reg_2_0_6(rf_n_8),
        .mem_reg_2_0_60(rf_n_62),
        .mem_reg_2_0_61(rf_n_63),
        .mem_reg_2_0_62(rf_n_64),
        .mem_reg_2_0_7(rf_n_9),
        .mem_reg_2_0_8(rf_n_10),
        .mem_reg_2_0_9(rf_n_11),
        .mem_reg_2_2(rf_n_65),
        .mem_reg_2_2_0(rf_n_66),
        .mem_reg_2_2_1(rf_n_67),
        .mem_reg_2_2_10(rf_n_76),
        .mem_reg_2_2_11(rf_n_77),
        .mem_reg_2_2_12(rf_n_78),
        .mem_reg_2_2_13(rf_n_79),
        .mem_reg_2_2_14(rf_n_80),
        .mem_reg_2_2_15(rf_n_81),
        .mem_reg_2_2_16(rf_n_82),
        .mem_reg_2_2_17(rf_n_83),
        .mem_reg_2_2_18(rf_n_84),
        .mem_reg_2_2_19(rf_n_85),
        .mem_reg_2_2_2(rf_n_68),
        .mem_reg_2_2_20(rf_n_86),
        .mem_reg_2_2_21(rf_n_87),
        .mem_reg_2_2_22(rf_n_88),
        .mem_reg_2_2_23(rf_n_89),
        .mem_reg_2_2_24(rf_n_90),
        .mem_reg_2_2_25(rf_n_91),
        .mem_reg_2_2_26(rf_n_92),
        .mem_reg_2_2_27(rf_n_93),
        .mem_reg_2_2_28(rf_n_94),
        .mem_reg_2_2_29(rf_n_95),
        .mem_reg_2_2_3(rf_n_69),
        .mem_reg_2_2_30(rf_n_96),
        .mem_reg_2_2_31(rf_n_97),
        .mem_reg_2_2_32(rf_n_98),
        .mem_reg_2_2_33(rf_n_99),
        .mem_reg_2_2_34(rf_n_100),
        .mem_reg_2_2_35(rf_n_101),
        .mem_reg_2_2_36(rf_n_102),
        .mem_reg_2_2_37(rf_n_103),
        .mem_reg_2_2_38(rf_n_104),
        .mem_reg_2_2_39(rf_n_105),
        .mem_reg_2_2_4(rf_n_70),
        .mem_reg_2_2_40(rf_n_106),
        .mem_reg_2_2_41(rf_n_107),
        .mem_reg_2_2_42(rf_n_108),
        .mem_reg_2_2_43(rf_n_109),
        .mem_reg_2_2_44(rf_n_110),
        .mem_reg_2_2_45(rf_n_111),
        .mem_reg_2_2_46(rf_n_112),
        .mem_reg_2_2_47(rf_n_113),
        .mem_reg_2_2_48(rf_n_114),
        .mem_reg_2_2_49(rf_n_115),
        .mem_reg_2_2_5(rf_n_71),
        .mem_reg_2_2_50(rf_n_116),
        .mem_reg_2_2_51(rf_n_117),
        .mem_reg_2_2_52(rf_n_118),
        .mem_reg_2_2_53(rf_n_119),
        .mem_reg_2_2_54(rf_n_120),
        .mem_reg_2_2_55(rf_n_121),
        .mem_reg_2_2_56(rf_n_122),
        .mem_reg_2_2_57(rf_n_123),
        .mem_reg_2_2_58(rf_n_124),
        .mem_reg_2_2_59(rf_n_125),
        .mem_reg_2_2_6(rf_n_72),
        .mem_reg_2_2_60(rf_n_126),
        .mem_reg_2_2_61(rf_n_127),
        .mem_reg_2_2_62(rf_n_128),
        .mem_reg_2_2_7(rf_n_73),
        .mem_reg_2_2_8(rf_n_74),
        .mem_reg_2_2_9(rf_n_75),
        .\rs1_register_q_reg[0] (x_cu_n_10),
        .\rs1_register_q_reg[10]_i_7_0 (x_cu_n_62),
        .\rs1_register_q_reg[10]_i_7_1 (x_cu_n_65),
        .\rs1_register_q_reg[21]_i_5_0 (x_cu_n_63),
        .\rs1_register_q_reg[21]_i_5_1 (x_cu_n_66),
        .\rs1_register_q_reg[31]_i_3_0 (x_cu_n_14),
        .\rs1_register_q_reg[31]_i_7_0 (x_cu_n_64),
        .\rs1_register_q_reg[31]_i_7_1 (x_cu_n_67),
        .\rs1_register_q_reg[31]_i_7_2 (x_cu_n_15),
        .\rs1_register_q_reg[31]_i_7_3 (x_cu_n_16),
        .\rs2_register_q_reg[0] (x_cu_n_23),
        .\rs2_register_q_reg[10]_i_7_0 (x_cu_n_71),
        .\rs2_register_q_reg[10]_i_7_1 (x_cu_n_68),
        .\rs2_register_q_reg[21]_i_5_0 (x_cu_n_72),
        .\rs2_register_q_reg[21]_i_5_1 (x_cu_n_69),
        .\rs2_register_q_reg[31]_i_3_0 (x_cu_n_24),
        .\rs2_register_q_reg[31]_i_7_0 (x_cu_n_73),
        .\rs2_register_q_reg[31]_i_7_1 (x_cu_n_70),
        .\rs2_register_q_reg[31]_i_7_2 (x_cu_n_25),
        .\rs2_register_q_reg[31]_i_7_3 (x_cu_n_26));
  TWO_INPUT_MUX_6 rs1_mux
       (.D(rs1_register_d),
        .rs1_mux_sel(rs1_mux_sel),
        .\rs1_register_q_reg[0] (rf_n_1),
        .\rs1_register_q_reg[0]_0 (x_cu_n_9),
        .\rs1_register_q_reg[0]_1 (rf_n_2),
        .\rs1_register_q_reg[10] (rf_n_21),
        .\rs1_register_q_reg[10]_0 (rf_n_22),
        .\rs1_register_q_reg[11] (rf_n_23),
        .\rs1_register_q_reg[11]_0 (rf_n_24),
        .\rs1_register_q_reg[12] (rf_n_25),
        .\rs1_register_q_reg[12]_0 (rf_n_26),
        .\rs1_register_q_reg[13] (rf_n_27),
        .\rs1_register_q_reg[13]_0 (rf_n_28),
        .\rs1_register_q_reg[14] (rf_n_29),
        .\rs1_register_q_reg[14]_0 (rf_n_30),
        .\rs1_register_q_reg[15] (rf_n_31),
        .\rs1_register_q_reg[15]_0 (rf_n_32),
        .\rs1_register_q_reg[16] (rf_n_33),
        .\rs1_register_q_reg[16]_0 (rf_n_34),
        .\rs1_register_q_reg[17] (rf_n_35),
        .\rs1_register_q_reg[17]_0 (rf_n_36),
        .\rs1_register_q_reg[18] (rf_n_37),
        .\rs1_register_q_reg[18]_0 (rf_n_38),
        .\rs1_register_q_reg[19] (rf_n_39),
        .\rs1_register_q_reg[19]_0 (rf_n_40),
        .\rs1_register_q_reg[1] (rf_n_3),
        .\rs1_register_q_reg[1]_0 (rf_n_4),
        .\rs1_register_q_reg[20] (rf_n_41),
        .\rs1_register_q_reg[20]_0 (rf_n_42),
        .\rs1_register_q_reg[21] (rf_n_43),
        .\rs1_register_q_reg[21]_0 (rf_n_44),
        .\rs1_register_q_reg[22] (rf_n_45),
        .\rs1_register_q_reg[22]_0 (rf_n_46),
        .\rs1_register_q_reg[23] (rf_n_47),
        .\rs1_register_q_reg[23]_0 (rf_n_48),
        .\rs1_register_q_reg[24] (rf_n_49),
        .\rs1_register_q_reg[24]_0 (rf_n_50),
        .\rs1_register_q_reg[25] (rf_n_51),
        .\rs1_register_q_reg[25]_0 (rf_n_52),
        .\rs1_register_q_reg[26] (rf_n_53),
        .\rs1_register_q_reg[26]_0 (rf_n_54),
        .\rs1_register_q_reg[27] (rf_n_55),
        .\rs1_register_q_reg[27]_0 (rf_n_56),
        .\rs1_register_q_reg[28] (rf_n_57),
        .\rs1_register_q_reg[28]_0 (rf_n_58),
        .\rs1_register_q_reg[29] (rf_n_59),
        .\rs1_register_q_reg[29]_0 (rf_n_60),
        .\rs1_register_q_reg[2] (rf_n_5),
        .\rs1_register_q_reg[2]_0 (rf_n_6),
        .\rs1_register_q_reg[30] (rf_n_61),
        .\rs1_register_q_reg[30]_0 (rf_n_62),
        .\rs1_register_q_reg[31] (wd),
        .\rs1_register_q_reg[31]_0 (rf_n_63),
        .\rs1_register_q_reg[31]_1 (rf_n_64),
        .\rs1_register_q_reg[3] (rf_n_7),
        .\rs1_register_q_reg[3]_0 (rf_n_8),
        .\rs1_register_q_reg[4] (rf_n_9),
        .\rs1_register_q_reg[4]_0 (rf_n_10),
        .\rs1_register_q_reg[5] (rf_n_11),
        .\rs1_register_q_reg[5]_0 (rf_n_12),
        .\rs1_register_q_reg[6] (rf_n_13),
        .\rs1_register_q_reg[6]_0 (rf_n_14),
        .\rs1_register_q_reg[7] (rf_n_15),
        .\rs1_register_q_reg[7]_0 (rf_n_16),
        .\rs1_register_q_reg[8] (rf_n_17),
        .\rs1_register_q_reg[8]_0 (rf_n_18),
        .\rs1_register_q_reg[9] (rf_n_19),
        .\rs1_register_q_reg[9]_0 (rf_n_20));
  FOUR_INPUT_MUX_7 rs1_mux2
       (.Q(alu_register_q),
        .\alu_register_q[31]_i_8 (rs1_mux2_in2),
        .\alu_register_q[31]_i_8_0 (rs1_register_q),
        .rs1_mux2_out(rs1_mux2_out),
        .rs1_mux2_sel(rs1_mux2_sel));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_register_d[0]),
        .Q(rs1_register_q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[10] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_register_d[10]),
        .Q(rs1_register_q[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[11] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_register_d[11]),
        .Q(rs1_register_q[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[12] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_register_d[12]),
        .Q(rs1_register_q[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[13] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_register_d[13]),
        .Q(rs1_register_q[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[14] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_register_d[14]),
        .Q(rs1_register_q[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[15] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_register_d[15]),
        .Q(rs1_register_q[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[16] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_register_d[16]),
        .Q(rs1_register_q[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[17] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_register_d[17]),
        .Q(rs1_register_q[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[18] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_register_d[18]),
        .Q(rs1_register_q[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[19] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_register_d[19]),
        .Q(rs1_register_q[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[1] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_register_d[1]),
        .Q(rs1_register_q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[20] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_register_d[20]),
        .Q(rs1_register_q[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[21] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_register_d[21]),
        .Q(rs1_register_q[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[22] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_register_d[22]),
        .Q(rs1_register_q[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[23] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_register_d[23]),
        .Q(rs1_register_q[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[24] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_register_d[24]),
        .Q(rs1_register_q[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[25] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_register_d[25]),
        .Q(rs1_register_q[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[26] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_register_d[26]),
        .Q(rs1_register_q[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[27] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_register_d[27]),
        .Q(rs1_register_q[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[28] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_register_d[28]),
        .Q(rs1_register_q[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[29] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_register_d[29]),
        .Q(rs1_register_q[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[2] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_register_d[2]),
        .Q(rs1_register_q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[30] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_register_d[30]),
        .Q(rs1_register_q[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[31] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_register_d[31]),
        .Q(rs1_register_q[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[3] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_register_d[3]),
        .Q(rs1_register_q[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[4] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_register_d[4]),
        .Q(rs1_register_q[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[5] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_register_d[5]),
        .Q(rs1_register_q[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[6] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_register_d[6]),
        .Q(rs1_register_q[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[7] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_register_d[7]),
        .Q(rs1_register_q[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[8] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_register_d[8]),
        .Q(rs1_register_q[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs1_register_q_reg[9] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs1_register_d[9]),
        .Q(rs1_register_q[9]),
        .R(\<const0> ));
  TWO_INPUT_MUX_8 rs2_mux
       (.D(rs2_register_d),
        .rs2_mux_sel(rs2_mux_sel),
        .\rs2_register_q_reg[0] (rf_n_65),
        .\rs2_register_q_reg[0]_0 (x_cu_n_18),
        .\rs2_register_q_reg[0]_1 (rf_n_66),
        .\rs2_register_q_reg[10] (rf_n_85),
        .\rs2_register_q_reg[10]_0 (rf_n_86),
        .\rs2_register_q_reg[11] (rf_n_87),
        .\rs2_register_q_reg[11]_0 (rf_n_88),
        .\rs2_register_q_reg[12] (rf_n_89),
        .\rs2_register_q_reg[12]_0 (rf_n_90),
        .\rs2_register_q_reg[13] (rf_n_91),
        .\rs2_register_q_reg[13]_0 (rf_n_92),
        .\rs2_register_q_reg[14] (rf_n_93),
        .\rs2_register_q_reg[14]_0 (rf_n_94),
        .\rs2_register_q_reg[15] (rf_n_95),
        .\rs2_register_q_reg[15]_0 (rf_n_96),
        .\rs2_register_q_reg[16] (rf_n_97),
        .\rs2_register_q_reg[16]_0 (rf_n_98),
        .\rs2_register_q_reg[17] (rf_n_99),
        .\rs2_register_q_reg[17]_0 (rf_n_100),
        .\rs2_register_q_reg[18] (rf_n_101),
        .\rs2_register_q_reg[18]_0 (rf_n_102),
        .\rs2_register_q_reg[19] (rf_n_103),
        .\rs2_register_q_reg[19]_0 (rf_n_104),
        .\rs2_register_q_reg[1] (rf_n_67),
        .\rs2_register_q_reg[1]_0 (rf_n_68),
        .\rs2_register_q_reg[20] (rf_n_105),
        .\rs2_register_q_reg[20]_0 (rf_n_106),
        .\rs2_register_q_reg[21] (rf_n_107),
        .\rs2_register_q_reg[21]_0 (rf_n_108),
        .\rs2_register_q_reg[22] (rf_n_109),
        .\rs2_register_q_reg[22]_0 (rf_n_110),
        .\rs2_register_q_reg[23] (rf_n_111),
        .\rs2_register_q_reg[23]_0 (rf_n_112),
        .\rs2_register_q_reg[24] (rf_n_113),
        .\rs2_register_q_reg[24]_0 (rf_n_114),
        .\rs2_register_q_reg[25] (rf_n_115),
        .\rs2_register_q_reg[25]_0 (rf_n_116),
        .\rs2_register_q_reg[26] (rf_n_117),
        .\rs2_register_q_reg[26]_0 (rf_n_118),
        .\rs2_register_q_reg[27] (rf_n_119),
        .\rs2_register_q_reg[27]_0 (rf_n_120),
        .\rs2_register_q_reg[28] (rf_n_121),
        .\rs2_register_q_reg[28]_0 (rf_n_122),
        .\rs2_register_q_reg[29] (rf_n_123),
        .\rs2_register_q_reg[29]_0 (rf_n_124),
        .\rs2_register_q_reg[2] (rf_n_69),
        .\rs2_register_q_reg[2]_0 (rf_n_70),
        .\rs2_register_q_reg[30] (rf_n_125),
        .\rs2_register_q_reg[30]_0 (rf_n_126),
        .\rs2_register_q_reg[31] (wd),
        .\rs2_register_q_reg[31]_0 (rf_n_127),
        .\rs2_register_q_reg[31]_1 (rf_n_128),
        .\rs2_register_q_reg[3] (rf_n_71),
        .\rs2_register_q_reg[3]_0 (rf_n_72),
        .\rs2_register_q_reg[4] (rf_n_73),
        .\rs2_register_q_reg[4]_0 (rf_n_74),
        .\rs2_register_q_reg[5] (rf_n_75),
        .\rs2_register_q_reg[5]_0 (rf_n_76),
        .\rs2_register_q_reg[6] (rf_n_77),
        .\rs2_register_q_reg[6]_0 (rf_n_78),
        .\rs2_register_q_reg[7] (rf_n_79),
        .\rs2_register_q_reg[7]_0 (rf_n_80),
        .\rs2_register_q_reg[8] (rf_n_81),
        .\rs2_register_q_reg[8]_0 (rf_n_82),
        .\rs2_register_q_reg[9] (rf_n_83),
        .\rs2_register_q_reg[9]_0 (rf_n_84));
  FOUR_INPUT_MUX_9 rs2_mux2
       (.Q(alu_register_q),
        .mem_reg_3_3(rs1_mux2_in2),
        .mem_reg_3_3_0(rs2_register_q),
        .rs2_mux2_out(rs2_mux2_out),
        .rs2_mux2_sel(rs2_mux2_sel));
  FOUR_INPUT_MUX_10 rs2_mux3
       (.Q(alu_register_q),
        .imem_dina(imem_dina),
        .mem_reg_3_3(rs1_mux2_in2),
        .mem_reg_3_3_0(dmem_n_1),
        .mem_reg_3_3_1({instruction_decode_register_q[6],instruction_decode_register_q[4:3]}),
        .rs2_mux2_out(rs2_mux2_out),
        .rs2_mux2_sel(rs2_mux2_sel[1]),
        .rs2_mux3_sel(rs2_mux3_sel));
  LUT5 #(
    .INIT(32'h00000001)) 
    \rs2_register_q[31]_i_19 
       (.I0(wa[0]),
        .I1(wa[1]),
        .I2(wa[3]),
        .I3(wa[4]),
        .I4(wa[2]),
        .O(\rs2_register_q[31]_i_19_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_register_d[0]),
        .Q(rs2_register_q[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[10] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_register_d[10]),
        .Q(rs2_register_q[10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[11] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_register_d[11]),
        .Q(rs2_register_q[11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[12] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_register_d[12]),
        .Q(rs2_register_q[12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[13] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_register_d[13]),
        .Q(rs2_register_q[13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[14] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_register_d[14]),
        .Q(rs2_register_q[14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[15] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_register_d[15]),
        .Q(rs2_register_q[15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[16] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_register_d[16]),
        .Q(rs2_register_q[16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[17] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_register_d[17]),
        .Q(rs2_register_q[17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[18] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_register_d[18]),
        .Q(rs2_register_q[18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[19] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_register_d[19]),
        .Q(rs2_register_q[19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[1] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_register_d[1]),
        .Q(rs2_register_q[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[20] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_register_d[20]),
        .Q(rs2_register_q[20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[21] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_register_d[21]),
        .Q(rs2_register_q[21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[22] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_register_d[22]),
        .Q(rs2_register_q[22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[23] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_register_d[23]),
        .Q(rs2_register_q[23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[24] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_register_d[24]),
        .Q(rs2_register_q[24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[25] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_register_d[25]),
        .Q(rs2_register_q[25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[26] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_register_d[26]),
        .Q(rs2_register_q[26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[27] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_register_d[27]),
        .Q(rs2_register_q[27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[28] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_register_d[28]),
        .Q(rs2_register_q[28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[29] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_register_d[29]),
        .Q(rs2_register_q[29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[2] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_register_d[2]),
        .Q(rs2_register_q[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[30] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_register_d[30]),
        .Q(rs2_register_q[30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[31] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_register_d[31]),
        .Q(rs2_register_q[31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[3] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_register_d[3]),
        .Q(rs2_register_q[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[4] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_register_d[4]),
        .Q(rs2_register_q[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[5] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_register_d[5]),
        .Q(rs2_register_q[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[6] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_register_d[6]),
        .Q(rs2_register_q[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[7] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_register_d[7]),
        .Q(rs2_register_q[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[8] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_register_d[8]),
        .Q(rs2_register_q[8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rs2_register_q_reg[9] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(rs2_register_d[9]),
        .Q(rs2_register_q[9]),
        .R(\<const0> ));
  FOUR_INPUT_MUX_11 wb_mux
       (.Q(alu_register_q),
        .\alu_register_q_reg[31] (wd),
        .\mem_reg[30][0] ({\instruction_execute_register_q_reg_n_1_[6] ,\instruction_execute_register_q_reg_n_1_[5] ,\instruction_execute_register_q_reg_n_1_[4] ,\instruction_execute_register_q_reg_n_1_[3] ,\instruction_execute_register_q_reg_n_1_[2] }),
        .\mem_reg[30][2] (pc_execute_register_q[2:0]),
        .\mem_reg[30][31] (rs1_mux2_in2),
        .out(pc_plus_four2_out));
  X_CU x_cu
       (.ADDRARDADDR({x_cu_n_78,x_cu_n_79,x_cu_n_80,x_cu_n_81,x_cu_n_82,x_cu_n_83,x_cu_n_84,x_cu_n_85,x_cu_n_86,x_cu_n_87,x_cu_n_88,x_cu_n_89}),
        .D(x_cu_n_77),
        .DI(x_cu_n_27),
        .Q({pc_register_q[30],pc_register_q[19:15],pc_register_q[11],pc_register_q[4:1]}),
        .S({x_cu_n_19,x_cu_n_20,x_cu_n_21,x_cu_n_22}),
        .SR(x_cu_n_114),
        .WEA({x_cu_n_110,x_cu_n_111}),
        .addra({x_cu_n_29,x_cu_n_30,x_cu_n_31,x_cu_n_32,x_cu_n_33,x_cu_n_34,x_cu_n_35,x_cu_n_36,x_cu_n_37,x_cu_n_38,x_cu_n_39,x_cu_n_40,x_cu_n_41,x_cu_n_42}),
        .\alu_register_q[19]_i_6 (on_chip_uart_n_7),
        .\alu_register_q[31]_i_4 (on_chip_uart_n_6),
        .\alu_register_q_reg[16] (ldx_n_103),
        .\alu_register_q_reg[16]_0 (ldx_n_152),
        .\alu_register_q_reg[17] (ldx_n_96),
        .\alu_register_q_reg[17]_0 (ldx_n_153),
        .\alu_register_q_reg[18] (ldx_n_88),
        .\alu_register_q_reg[18]_0 (ldx_n_154),
        .\alu_register_q_reg[19] (ldx_n_80),
        .\alu_register_q_reg[19]_0 (ldx_n_155),
        .\alu_register_q_reg[1] (ldx_n_94),
        .\alu_register_q_reg[1]_0 (ldx_n_109),
        .\alu_register_q_reg[20] (ldx_n_104),
        .\alu_register_q_reg[20]_0 (ldx_n_117),
        .\alu_register_q_reg[21] (ldx_n_97),
        .\alu_register_q_reg[21]_0 (ldx_n_118),
        .\alu_register_q_reg[22] (ldx_n_89),
        .\alu_register_q_reg[22]_0 (ldx_n_119),
        .\alu_register_q_reg[23] (ldx_n_81),
        .\alu_register_q_reg[23]_0 (ldx_n_120),
        .\alu_register_q_reg[24] (ldx_n_107),
        .\alu_register_q_reg[24]_0 (ldx_n_125),
        .\alu_register_q_reg[25] (ldx_n_100),
        .\alu_register_q_reg[25]_0 (ldx_n_126),
        .\alu_register_q_reg[26] (ldx_n_92),
        .\alu_register_q_reg[26]_0 (ldx_n_127),
        .\alu_register_q_reg[27] (ldx_n_84),
        .\alu_register_q_reg[27]_0 (ldx_n_128),
        .\alu_register_q_reg[28] (ldx_n_108),
        .\alu_register_q_reg[28]_0 (ldx_n_129),
        .\alu_register_q_reg[29] (ldx_n_101),
        .\alu_register_q_reg[29]_0 (ldx_n_130),
        .\alu_register_q_reg[30] (ldx_n_93),
        .\alu_register_q_reg[30]_0 (ldx_n_132),
        .\alu_register_q_reg[31] (ldx_n_85),
        .\alu_register_q_reg[31]_0 (ldx_n_157),
        .\alu_register_q_reg[7] (ldx_n_79),
        .\alu_register_q_reg[7]_0 (ldx_n_139),
        .b_mux_out(b_mux_out[31:1]),
        .\bit_counter[3]_i_9_0 (x_cu_n_3),
        .\bit_counter_reg[1] (x_cu_n_116),
        .\bit_counter_reg[1]_0 (bit_counter01_in),
        .br_pred_taken_register_q(br_pred_taken_register_q),
        .br_taken_check(br_taken_check),
        .br_taken_reg_i_1(dmem_n_1),
        .branch_comp_br_un(branch_comp_br_un),
        .correct_prediction_counter0(correct_prediction_counter0),
        .\correct_prediction_counter_reg[0] (ldx_n_158),
        .\correct_prediction_counter_reg[0]_0 (on_chip_uart_n_5),
        .\counter_reg[1] (x_cu_n_2),
        .\counter_reg[1]_0 (x_cu_n_6),
        .\counter_reg[3] ({p_1_in[3],p_1_in[1]}),
        .cpu_reset(cpu_reset),
        .\cycle_counter[0]_i_5_0 (x_cu_n_28),
        .data11(data11),
        .doutb({imem_doutb[31],imem_doutb[24:15]}),
        .imem_ena(imem_ena),
        .\instruction_decode_register_q_reg[12] (x_cu_n_112),
        .\instruction_decode_register_q_reg[12]_0 (x_cu_n_113),
        .\instruction_decode_register_q_reg[13] (x_cu_n_98),
        .\instruction_decode_register_q_reg[13]_0 (x_cu_n_99),
        .\instruction_decode_register_q_reg[13]_1 (x_cu_n_100),
        .\instruction_decode_register_q_reg[13]_2 (x_cu_n_101),
        .\instruction_decode_register_q_reg[13]_3 ({x_cu_n_106,x_cu_n_107}),
        .\instruction_decode_register_q_reg[13]_4 (x_cu_n_108),
        .\instruction_decode_register_q_reg[13]_5 (x_cu_n_109),
        .\instruction_decode_register_q_reg[14] ({x_cu_n_102,x_cu_n_103}),
        .\instruction_decode_register_q_reg[14]_0 (x_cu_n_104),
        .\instruction_decode_register_q_reg[14]_1 (x_cu_n_105),
        .\instruction_decode_register_q_reg[3] (x_cu_n_90),
        .\instruction_decode_register_q_reg[3]_0 (x_cu_n_91),
        .\instruction_decode_register_q_reg[6] (x_cu_n_4),
        .\instruction_decode_register_q_reg[6]_0 (x_cu_n_95),
        .is_br_check(is_br_check),
        .mem_reg_0_0(ldx_n_98),
        .mem_reg_0_0_0(ldx_n_145),
        .mem_reg_0_0_1(ldx_n_106),
        .mem_reg_0_0_2(ldx_n_148),
        .mem_reg_0_0_i_3_0(x_cu_n_5),
        .mem_reg_1_3(x_cu_n_9),
        .mem_reg_2_0(x_cu_n_10),
        .mem_reg_2_0_0(x_cu_n_14),
        .mem_reg_2_1(x_cu_n_15),
        .mem_reg_2_1_0(x_cu_n_16),
        .mem_reg_2_1_1(x_cu_n_62),
        .mem_reg_2_1_2(x_cu_n_63),
        .mem_reg_2_1_3(x_cu_n_64),
        .mem_reg_2_1_4(x_cu_n_65),
        .mem_reg_2_1_5(x_cu_n_66),
        .mem_reg_2_1_6(x_cu_n_67),
        .mem_reg_2_2(x_cu_n_18),
        .mem_reg_2_2_0(x_cu_n_23),
        .mem_reg_2_3(x_cu_n_24),
        .mem_reg_2_3_0(x_cu_n_25),
        .mem_reg_2_3_1(x_cu_n_71),
        .mem_reg_2_3_2(x_cu_n_72),
        .mem_reg_2_3_3(x_cu_n_73),
        .mem_reg_3_0(x_cu_n_26),
        .mem_reg_3_0_0(x_cu_n_68),
        .mem_reg_3_0_1(x_cu_n_69),
        .mem_reg_3_0_2(x_cu_n_70),
        .mem_reg_3_3(ldx_n_78),
        .mem_reg_3_3_0(x_alu_sel[2]),
        .mem_reg_3_3_1(ldx_n_111),
        .mem_reg_3_3_10(ldx_n_90),
        .mem_reg_3_3_11(ldx_n_146),
        .mem_reg_3_3_12(ldx_n_91),
        .mem_reg_3_3_13(ldx_n_150),
        .mem_reg_3_3_14(ldx_n_95),
        .mem_reg_3_3_15(ldx_n_133),
        .mem_reg_3_3_16(ldx_n_99),
        .mem_reg_3_3_17(ldx_n_149),
        .mem_reg_3_3_18(ldx_n_102),
        .mem_reg_3_3_19(ldx_n_112),
        .mem_reg_3_3_2(ldx_n_82),
        .mem_reg_3_3_20(ldx_n_105),
        .mem_reg_3_3_21(ldx_n_144),
        .mem_reg_3_3_22({instruction_decode_register_q[14:12],instruction_decode_register_q[6:2]}),
        .mem_reg_3_3_23(imem_n_100),
        .mem_reg_3_3_24(imem_n_103),
        .mem_reg_3_3_25(pc_mux_in3[0]),
        .mem_reg_3_3_26(p_2_in),
        .mem_reg_3_3_3(ldx_n_147),
        .mem_reg_3_3_4(ldx_n_83),
        .mem_reg_3_3_5(ldx_n_151),
        .mem_reg_3_3_6(ldx_n_86),
        .mem_reg_3_3_7(ldx_n_110),
        .mem_reg_3_3_8(ldx_n_87),
        .mem_reg_3_3_9(ldx_n_138),
        .nop_mux_sel(nop_mux_sel),
        .pc_mux_in3({pc_mux_in3[31:14],pc_mux_in3[1]}),
        .\pc_register_q_reg[11] (x_cu_n_17),
        .\pc_register_q_reg[16] ({x_cu_n_7,x_cu_n_8}),
        .\pc_register_q_reg[19] ({x_cu_n_11,x_cu_n_12,x_cu_n_13}),
        .rs1_mux_sel(rs1_mux_sel),
        .rs2_mux_sel(rs2_mux_sel),
        .\rs2_register_q[31]_i_4_0 ({wa,\instruction_execute_register_q_reg_n_1_[5] ,\instruction_execute_register_q_reg_n_1_[4] ,\instruction_execute_register_q_reg_n_1_[3] ,\instruction_execute_register_q_reg_n_1_[2] }),
        .\rs2_register_q[31]_i_4_1 (\rs2_register_q[31]_i_19_n_1 ),
        .\signal_in_delay_reg[0] (x_cu_n_115),
        .symbol_edge__8(\uatransmit/symbol_edge__8 ),
        .tx_running__2(\uatransmit/tx_running__2 ),
        .uart_rx_data_out_ready(uart_rx_data_out_ready),
        .x_alu_sel({x_alu_sel[3],x_alu_sel[1:0]}));
endmodule

module debouncer
   (debounced_signals,
    \genblk1[0].reset_reg[0]_0 ,
    cpu_clk,
    synchronized_signals);
  output [0:0]debounced_signals;
  input \genblk1[0].reset_reg[0]_0 ;
  input cpu_clk;
  input [0:0]synchronized_signals;

  wire \<const0> ;
  wire \<const1> ;
  wire SP_gen_output_reg_n_1;
  wire cpu_clk;
  wire [15:1]data0;
  wire [0:0]debounced_signals;
  wire \genblk1[0].debounced_reg[0]_i_1_n_1 ;
  wire \genblk1[0].enable_reg0 ;
  wire \genblk1[0].enable_reg_n_1_[0] ;
  wire \genblk1[0].reset_reg[0]_0 ;
  wire \genblk1[0].reset_reg_n_1_[0] ;
  wire \genblk1[0].saturating_counter[0][0]_i_1_n_1 ;
  wire \genblk1[0].saturating_counter[0][0]_i_2_n_1 ;
  wire \genblk1[0].saturating_counter[0][0]_i_3_n_1 ;
  wire \genblk1[0].saturating_counter[0][1]_i_1_n_1 ;
  wire \genblk1[0].saturating_counter[0][2]_i_1_n_1 ;
  wire \genblk1[0].saturating_counter[0][3]_i_1_n_1 ;
  wire \genblk1[0].saturating_counter[0][4]_i_1_n_1 ;
  wire \genblk1[0].saturating_counter[0][4]_i_2_n_1 ;
  wire \genblk1[0].saturating_counter[0][5]_i_1_n_1 ;
  wire \genblk1[0].saturating_counter[0][6]_i_1_n_1 ;
  wire \genblk1[0].saturating_counter[0][7]_i_1_n_1 ;
  wire \genblk1[0].saturating_counter[0][8]_i_1_n_1 ;
  wire \genblk1[0].saturating_counter[0][8]_i_2_n_1 ;
  wire \genblk1[0].saturating_counter_reg_n_1_[0][0] ;
  wire \genblk1[0].saturating_counter_reg_n_1_[0][1] ;
  wire \genblk1[0].saturating_counter_reg_n_1_[0][2] ;
  wire \genblk1[0].saturating_counter_reg_n_1_[0][3] ;
  wire \genblk1[0].saturating_counter_reg_n_1_[0][4] ;
  wire \genblk1[0].saturating_counter_reg_n_1_[0][5] ;
  wire \genblk1[0].saturating_counter_reg_n_1_[0][6] ;
  wire \genblk1[0].saturating_counter_reg_n_1_[0][7] ;
  wire \genblk1[0].saturating_counter_reg_n_1_[0][8] ;
  wire [0:0]synchronized_signals;
  wire [15:0]wrapping_counter;
  wire wrapping_counter0_carry__0_n_1;
  wire wrapping_counter0_carry__1_n_1;
  wire wrapping_counter0_carry_n_1;
  wire \wrapping_counter[0]_i_2_n_1 ;
  wire \wrapping_counter[0]_i_3_n_1 ;
  wire \wrapping_counter[0]_i_4_n_1 ;
  wire \wrapping_counter[0]_i_5_n_1 ;
  wire \wrapping_counter[15]_i_1_n_1 ;
  wire [0:0]wrapping_counter_0;
  wire [3:0]NLW_wrapping_counter0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_wrapping_counter0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_wrapping_counter0_carry__1_CO_UNCONNECTED;

  GND GND
       (.G(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    SP_gen_output_reg
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\wrapping_counter[15]_i_1_n_1 ),
        .Q(SP_gen_output_reg_n_1),
        .R(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \genblk1[0].debounced_reg[0]_i_1 
       (.I0(\genblk1[0].reset_reg_n_1_[0] ),
        .I1(\genblk1[0].saturating_counter_reg_n_1_[0][0] ),
        .I2(\genblk1[0].saturating_counter[0][0]_i_2_n_1 ),
        .O(\genblk1[0].debounced_reg[0]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[0].debounced_reg_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\genblk1[0].debounced_reg[0]_i_1_n_1 ),
        .Q(debounced_signals),
        .R(\<const0> ));
  LUT2 #(
    .INIT(4'h8)) 
    \genblk1[0].enable[0]_i_1 
       (.I0(SP_gen_output_reg_n_1),
        .I1(synchronized_signals),
        .O(\genblk1[0].enable_reg0 ));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[0].enable_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\genblk1[0].enable_reg0 ),
        .Q(\genblk1[0].enable_reg_n_1_[0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[0].reset_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\genblk1[0].reset_reg[0]_0 ),
        .Q(\genblk1[0].reset_reg_n_1_[0] ),
        .R(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h020C)) 
    \genblk1[0].saturating_counter[0][0]_i_1 
       (.I0(\genblk1[0].saturating_counter[0][0]_i_2_n_1 ),
        .I1(\genblk1[0].saturating_counter_reg_n_1_[0][0] ),
        .I2(\genblk1[0].reset_reg_n_1_[0] ),
        .I3(\genblk1[0].enable_reg_n_1_[0] ),
        .O(\genblk1[0].saturating_counter[0][0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \genblk1[0].saturating_counter[0][0]_i_2 
       (.I0(\genblk1[0].saturating_counter[0][0]_i_3_n_1 ),
        .I1(\genblk1[0].saturating_counter_reg_n_1_[0][2] ),
        .I2(\genblk1[0].saturating_counter_reg_n_1_[0][3] ),
        .I3(\genblk1[0].saturating_counter_reg_n_1_[0][1] ),
        .I4(\genblk1[0].saturating_counter_reg_n_1_[0][4] ),
        .I5(\genblk1[0].saturating_counter_reg_n_1_[0][5] ),
        .O(\genblk1[0].saturating_counter[0][0]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \genblk1[0].saturating_counter[0][0]_i_3 
       (.I0(\genblk1[0].saturating_counter_reg_n_1_[0][7] ),
        .I1(\genblk1[0].saturating_counter_reg_n_1_[0][6] ),
        .I2(\genblk1[0].saturating_counter_reg_n_1_[0][8] ),
        .O(\genblk1[0].saturating_counter[0][0]_i_3_n_1 ));
  (* \PinAttr:I1:HOLD_DETOUR  = "196" *) 
  (* \PinAttr:I2:HOLD_DETOUR  = "192" *) 
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \genblk1[0].saturating_counter[0][1]_i_1 
       (.I0(\genblk1[0].saturating_counter_reg_n_1_[0][0] ),
        .I1(\genblk1[0].enable_reg_n_1_[0] ),
        .I2(\genblk1[0].saturating_counter_reg_n_1_[0][1] ),
        .I3(\genblk1[0].reset_reg_n_1_[0] ),
        .O(\genblk1[0].saturating_counter[0][1]_i_1_n_1 ));
  (* \PinAttr:I0:HOLD_DETOUR  = "196" *) 
  (* \PinAttr:I2:HOLD_DETOUR  = "192" *) 
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \genblk1[0].saturating_counter[0][2]_i_1 
       (.I0(\genblk1[0].enable_reg_n_1_[0] ),
        .I1(\genblk1[0].saturating_counter_reg_n_1_[0][0] ),
        .I2(\genblk1[0].saturating_counter_reg_n_1_[0][1] ),
        .I3(\genblk1[0].saturating_counter_reg_n_1_[0][2] ),
        .I4(\genblk1[0].reset_reg_n_1_[0] ),
        .O(\genblk1[0].saturating_counter[0][2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \genblk1[0].saturating_counter[0][3]_i_1 
       (.I0(\genblk1[0].saturating_counter_reg_n_1_[0][1] ),
        .I1(\genblk1[0].saturating_counter_reg_n_1_[0][0] ),
        .I2(\genblk1[0].enable_reg_n_1_[0] ),
        .I3(\genblk1[0].saturating_counter_reg_n_1_[0][2] ),
        .I4(\genblk1[0].saturating_counter_reg_n_1_[0][3] ),
        .I5(\genblk1[0].reset_reg_n_1_[0] ),
        .O(\genblk1[0].saturating_counter[0][3]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h09)) 
    \genblk1[0].saturating_counter[0][4]_i_1 
       (.I0(\genblk1[0].saturating_counter[0][4]_i_2_n_1 ),
        .I1(\genblk1[0].saturating_counter_reg_n_1_[0][4] ),
        .I2(\genblk1[0].reset_reg_n_1_[0] ),
        .O(\genblk1[0].saturating_counter[0][4]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \genblk1[0].saturating_counter[0][4]_i_2 
       (.I0(\genblk1[0].saturating_counter_reg_n_1_[0][2] ),
        .I1(\genblk1[0].enable_reg_n_1_[0] ),
        .I2(\genblk1[0].saturating_counter_reg_n_1_[0][0] ),
        .I3(\genblk1[0].saturating_counter_reg_n_1_[0][1] ),
        .I4(\genblk1[0].saturating_counter_reg_n_1_[0][3] ),
        .O(\genblk1[0].saturating_counter[0][4]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h09)) 
    \genblk1[0].saturating_counter[0][5]_i_1 
       (.I0(\genblk1[0].saturating_counter[0][8]_i_2_n_1 ),
        .I1(\genblk1[0].saturating_counter_reg_n_1_[0][5] ),
        .I2(\genblk1[0].reset_reg_n_1_[0] ),
        .O(\genblk1[0].saturating_counter[0][5]_i_1_n_1 ));
  (* \PinAttr:I3:HOLD_DETOUR  = "194" *) 
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h00B4)) 
    \genblk1[0].saturating_counter[0][6]_i_1 
       (.I0(\genblk1[0].saturating_counter[0][8]_i_2_n_1 ),
        .I1(\genblk1[0].saturating_counter_reg_n_1_[0][5] ),
        .I2(\genblk1[0].saturating_counter_reg_n_1_[0][6] ),
        .I3(\genblk1[0].reset_reg_n_1_[0] ),
        .O(\genblk1[0].saturating_counter[0][6]_i_1_n_1 ));
  (* \PinAttr:I4:HOLD_DETOUR  = "194" *) 
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h0000BF40)) 
    \genblk1[0].saturating_counter[0][7]_i_1 
       (.I0(\genblk1[0].saturating_counter[0][8]_i_2_n_1 ),
        .I1(\genblk1[0].saturating_counter_reg_n_1_[0][5] ),
        .I2(\genblk1[0].saturating_counter_reg_n_1_[0][6] ),
        .I3(\genblk1[0].saturating_counter_reg_n_1_[0][7] ),
        .I4(\genblk1[0].reset_reg_n_1_[0] ),
        .O(\genblk1[0].saturating_counter[0][7]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h00000000B4F0F0F0)) 
    \genblk1[0].saturating_counter[0][8]_i_1 
       (.I0(\genblk1[0].saturating_counter[0][8]_i_2_n_1 ),
        .I1(\genblk1[0].saturating_counter_reg_n_1_[0][5] ),
        .I2(\genblk1[0].saturating_counter_reg_n_1_[0][8] ),
        .I3(\genblk1[0].saturating_counter_reg_n_1_[0][6] ),
        .I4(\genblk1[0].saturating_counter_reg_n_1_[0][7] ),
        .I5(\genblk1[0].reset_reg_n_1_[0] ),
        .O(\genblk1[0].saturating_counter[0][8]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \genblk1[0].saturating_counter[0][8]_i_2 
       (.I0(\genblk1[0].saturating_counter_reg_n_1_[0][3] ),
        .I1(\genblk1[0].saturating_counter_reg_n_1_[0][1] ),
        .I2(\genblk1[0].saturating_counter_reg_n_1_[0][0] ),
        .I3(\genblk1[0].enable_reg_n_1_[0] ),
        .I4(\genblk1[0].saturating_counter_reg_n_1_[0][2] ),
        .I5(\genblk1[0].saturating_counter_reg_n_1_[0][4] ),
        .O(\genblk1[0].saturating_counter[0][8]_i_2_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[0].saturating_counter_reg[0][0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\genblk1[0].saturating_counter[0][0]_i_1_n_1 ),
        .Q(\genblk1[0].saturating_counter_reg_n_1_[0][0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[0].saturating_counter_reg[0][1] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\genblk1[0].saturating_counter[0][1]_i_1_n_1 ),
        .Q(\genblk1[0].saturating_counter_reg_n_1_[0][1] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[0].saturating_counter_reg[0][2] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\genblk1[0].saturating_counter[0][2]_i_1_n_1 ),
        .Q(\genblk1[0].saturating_counter_reg_n_1_[0][2] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[0].saturating_counter_reg[0][3] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\genblk1[0].saturating_counter[0][3]_i_1_n_1 ),
        .Q(\genblk1[0].saturating_counter_reg_n_1_[0][3] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[0].saturating_counter_reg[0][4] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\genblk1[0].saturating_counter[0][4]_i_1_n_1 ),
        .Q(\genblk1[0].saturating_counter_reg_n_1_[0][4] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[0].saturating_counter_reg[0][5] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\genblk1[0].saturating_counter[0][5]_i_1_n_1 ),
        .Q(\genblk1[0].saturating_counter_reg_n_1_[0][5] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[0].saturating_counter_reg[0][6] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\genblk1[0].saturating_counter[0][6]_i_1_n_1 ),
        .Q(\genblk1[0].saturating_counter_reg_n_1_[0][6] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[0].saturating_counter_reg[0][7] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\genblk1[0].saturating_counter[0][7]_i_1_n_1 ),
        .Q(\genblk1[0].saturating_counter_reg_n_1_[0][7] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \genblk1[0].saturating_counter_reg[0][8] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\genblk1[0].saturating_counter[0][8]_i_1_n_1 ),
        .Q(\genblk1[0].saturating_counter_reg_n_1_[0][8] ),
        .R(\<const0> ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 wrapping_counter0_carry
       (.CI(\<const0> ),
        .CO({wrapping_counter0_carry_n_1,NLW_wrapping_counter0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(wrapping_counter[0]),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(data0[4:1]),
        .S(wrapping_counter[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 wrapping_counter0_carry__0
       (.CI(wrapping_counter0_carry_n_1),
        .CO({wrapping_counter0_carry__0_n_1,NLW_wrapping_counter0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(data0[8:5]),
        .S(wrapping_counter[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 wrapping_counter0_carry__1
       (.CI(wrapping_counter0_carry__0_n_1),
        .CO({wrapping_counter0_carry__1_n_1,NLW_wrapping_counter0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(data0[12:9]),
        .S(wrapping_counter[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 wrapping_counter0_carry__2
       (.CI(wrapping_counter0_carry__1_n_1),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(data0[15:13]),
        .S({\<const0> ,wrapping_counter[15:13]}));
  LUT2 #(
    .INIT(4'h2)) 
    \wrapping_counter[0]_i_1 
       (.I0(\wrapping_counter[0]_i_2_n_1 ),
        .I1(wrapping_counter[0]),
        .O(wrapping_counter_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \wrapping_counter[0]_i_2 
       (.I0(\wrapping_counter[0]_i_3_n_1 ),
        .I1(\wrapping_counter[0]_i_4_n_1 ),
        .I2(wrapping_counter[15]),
        .I3(wrapping_counter[14]),
        .I4(wrapping_counter[1]),
        .I5(\wrapping_counter[0]_i_5_n_1 ),
        .O(\wrapping_counter[0]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \wrapping_counter[0]_i_3 
       (.I0(wrapping_counter[6]),
        .I1(wrapping_counter[7]),
        .I2(wrapping_counter[9]),
        .I3(wrapping_counter[8]),
        .O(\wrapping_counter[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wrapping_counter[0]_i_4 
       (.I0(wrapping_counter[3]),
        .I1(wrapping_counter[2]),
        .I2(wrapping_counter[5]),
        .I3(wrapping_counter[4]),
        .O(\wrapping_counter[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \wrapping_counter[0]_i_5 
       (.I0(wrapping_counter[11]),
        .I1(wrapping_counter[10]),
        .I2(wrapping_counter[12]),
        .I3(wrapping_counter[13]),
        .O(\wrapping_counter[0]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \wrapping_counter[15]_i_1 
       (.I0(\wrapping_counter[0]_i_2_n_1 ),
        .I1(wrapping_counter[0]),
        .O(\wrapping_counter[15]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \wrapping_counter_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(wrapping_counter_0),
        .Q(wrapping_counter[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \wrapping_counter_reg[10] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(data0[10]),
        .Q(wrapping_counter[10]),
        .R(\wrapping_counter[15]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \wrapping_counter_reg[11] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(data0[11]),
        .Q(wrapping_counter[11]),
        .R(\wrapping_counter[15]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \wrapping_counter_reg[12] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(data0[12]),
        .Q(wrapping_counter[12]),
        .R(\wrapping_counter[15]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \wrapping_counter_reg[13] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(data0[13]),
        .Q(wrapping_counter[13]),
        .R(\wrapping_counter[15]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \wrapping_counter_reg[14] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(data0[14]),
        .Q(wrapping_counter[14]),
        .R(\wrapping_counter[15]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \wrapping_counter_reg[15] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(data0[15]),
        .Q(wrapping_counter[15]),
        .R(\wrapping_counter[15]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \wrapping_counter_reg[1] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(data0[1]),
        .Q(wrapping_counter[1]),
        .R(\wrapping_counter[15]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \wrapping_counter_reg[2] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(data0[2]),
        .Q(wrapping_counter[2]),
        .R(\wrapping_counter[15]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \wrapping_counter_reg[3] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(data0[3]),
        .Q(wrapping_counter[3]),
        .R(\wrapping_counter[15]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \wrapping_counter_reg[4] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(data0[4]),
        .Q(wrapping_counter[4]),
        .R(\wrapping_counter[15]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \wrapping_counter_reg[5] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(data0[5]),
        .Q(wrapping_counter[5]),
        .R(\wrapping_counter[15]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \wrapping_counter_reg[6] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(data0[6]),
        .Q(wrapping_counter[6]),
        .R(\wrapping_counter[15]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \wrapping_counter_reg[7] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(data0[7]),
        .Q(wrapping_counter[7]),
        .R(\wrapping_counter[15]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \wrapping_counter_reg[8] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(data0[8]),
        .Q(wrapping_counter[8]),
        .R(\wrapping_counter[15]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \wrapping_counter_reg[9] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(data0[9]),
        .Q(wrapping_counter[9]),
        .R(\wrapping_counter[15]_i_1_n_1 ));
endmodule

module dmem
   (\instruction_decode_register_q_reg[2] ,
    D,
    rs2_mux3_sel,
    dout,
    Q,
    addr_mux_out,
    \ldx_out_reg[7]_i_1_0 ,
    wf_ldx_sel,
    \ldx_out_reg[15]_i_1_0 ,
    \ldx_out_reg[15] ,
    \ldx_out_reg[15]_i_1_1 ,
    \ldx_out_reg[31]_i_1_0 ,
    mem_reg_0_0_i_80_0,
    mem_reg_0_0_i_80_1,
    mem_reg_0_0_i_80_2,
    cpu_clk,
    mem_reg_3_3_0,
    ADDRARDADDR,
    p_1_in,
    WEA,
    mem_reg_0_3_0,
    mem_reg_1_1_0,
    mem_reg_1_3_0,
    mem_reg_3_3_1,
    mem_reg_2_1_0,
    mem_reg_2_3_0,
    mem_reg_3_1_0,
    mem_reg_3_3_2);
  output \instruction_decode_register_q_reg[2] ;
  output [31:0]D;
  output [0:0]rs2_mux3_sel;
  output [31:0]dout;
  input [6:0]Q;
  input [31:0]addr_mux_out;
  input [1:0]\ldx_out_reg[7]_i_1_0 ;
  input [2:0]wf_ldx_sel;
  input \ldx_out_reg[15]_i_1_0 ;
  input \ldx_out_reg[15] ;
  input \ldx_out_reg[15]_i_1_1 ;
  input \ldx_out_reg[31]_i_1_0 ;
  input mem_reg_0_0_i_80_0;
  input [6:0]mem_reg_0_0_i_80_1;
  input mem_reg_0_0_i_80_2;
  input cpu_clk;
  input mem_reg_3_3_0;
  input [13:0]ADDRARDADDR;
  input [31:0]p_1_in;
  input [0:0]WEA;
  input [0:0]mem_reg_0_3_0;
  input [0:0]mem_reg_1_1_0;
  input [0:0]mem_reg_1_3_0;
  input [0:0]mem_reg_3_3_1;
  input [0:0]mem_reg_2_1_0;
  input [0:0]mem_reg_2_3_0;
  input [0:0]mem_reg_3_1_0;
  input [0:0]mem_reg_3_3_2;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]ADDRARDADDR;
  wire [31:0]D;
  wire GND_2;
  wire [6:0]Q;
  wire [0:0]WEA;
  wire [31:0]addr_mux_out;
  wire cpu_clk;
  wire [31:0]dout;
  wire \instruction_decode_register_q_reg[2] ;
  wire \ldx_out_reg[0]_i_3_n_1 ;
  wire \ldx_out_reg[10]_i_2_n_1 ;
  wire \ldx_out_reg[10]_i_4_n_1 ;
  wire \ldx_out_reg[11]_i_2_n_1 ;
  wire \ldx_out_reg[11]_i_4_n_1 ;
  wire \ldx_out_reg[12]_i_2_n_1 ;
  wire \ldx_out_reg[12]_i_4_n_1 ;
  wire \ldx_out_reg[13]_i_2_n_1 ;
  wire \ldx_out_reg[13]_i_4_n_1 ;
  wire \ldx_out_reg[14]_i_2_n_1 ;
  wire \ldx_out_reg[14]_i_3_n_1 ;
  wire \ldx_out_reg[14]_i_5_n_1 ;
  wire \ldx_out_reg[14]_i_7_n_1 ;
  wire \ldx_out_reg[15] ;
  wire \ldx_out_reg[15]_i_1_0 ;
  wire \ldx_out_reg[15]_i_1_1 ;
  wire \ldx_out_reg[15]_i_4_n_1 ;
  wire \ldx_out_reg[15]_i_6_n_1 ;
  wire \ldx_out_reg[15]_i_7_n_1 ;
  wire \ldx_out_reg[16]_i_2_n_1 ;
  wire \ldx_out_reg[17]_i_2_n_1 ;
  wire \ldx_out_reg[18]_i_2_n_1 ;
  wire \ldx_out_reg[19]_i_2_n_1 ;
  wire \ldx_out_reg[1]_i_3_n_1 ;
  wire \ldx_out_reg[20]_i_2_n_1 ;
  wire \ldx_out_reg[21]_i_2_n_1 ;
  wire \ldx_out_reg[22]_i_2_n_1 ;
  wire \ldx_out_reg[23]_i_2_n_1 ;
  wire \ldx_out_reg[24]_i_2_n_1 ;
  wire \ldx_out_reg[25]_i_2_n_1 ;
  wire \ldx_out_reg[26]_i_2_n_1 ;
  wire \ldx_out_reg[27]_i_2_n_1 ;
  wire \ldx_out_reg[28]_i_2_n_1 ;
  wire \ldx_out_reg[29]_i_2_n_1 ;
  wire \ldx_out_reg[2]_i_3_n_1 ;
  wire \ldx_out_reg[30]_i_2_n_1 ;
  wire \ldx_out_reg[31]_i_1_0 ;
  wire \ldx_out_reg[31]_i_2_n_1 ;
  wire \ldx_out_reg[31]_i_3_n_1 ;
  wire \ldx_out_reg[31]_i_4_n_1 ;
  wire \ldx_out_reg[3]_i_3_n_1 ;
  wire \ldx_out_reg[4]_i_3_n_1 ;
  wire \ldx_out_reg[5]_i_3_n_1 ;
  wire \ldx_out_reg[6]_i_3_n_1 ;
  wire [1:0]\ldx_out_reg[7]_i_1_0 ;
  wire \ldx_out_reg[7]_i_3_n_1 ;
  wire \ldx_out_reg[8]_i_2_n_1 ;
  wire \ldx_out_reg[8]_i_4_n_1 ;
  wire \ldx_out_reg[9]_i_2_n_1 ;
  wire \ldx_out_reg[9]_i_4_n_1 ;
  wire mem_reg_0_0_i_101__0_n_1;
  wire mem_reg_0_0_i_102_n_1;
  wire mem_reg_0_0_i_103_n_1;
  wire mem_reg_0_0_i_104_n_1;
  wire mem_reg_0_0_i_80_0;
  wire [6:0]mem_reg_0_0_i_80_1;
  wire mem_reg_0_0_i_80_2;
  wire [0:0]mem_reg_0_3_0;
  wire [0:0]mem_reg_1_1_0;
  wire [0:0]mem_reg_1_3_0;
  wire [0:0]mem_reg_2_1_0;
  wire [0:0]mem_reg_2_3_0;
  wire [0:0]mem_reg_3_1_0;
  wire mem_reg_3_3_0;
  wire [0:0]mem_reg_3_3_1;
  wire [0:0]mem_reg_3_3_2;
  wire [31:0]p_1_in;
  wire [0:0]rs2_mux3_sel;
  wire [2:0]wf_ldx_sel;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  LUT6 #(
    .INIT(64'hFCFFEECCFCCCEECC)) 
    \ldx_out_reg[0]_i_1 
       (.I0(addr_mux_out[8]),
        .I1(\ldx_out_reg[0]_i_3_n_1 ),
        .I2(addr_mux_out[24]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[7]_i_1_0 [1]),
        .I5(addr_mux_out[16]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h00000070)) 
    \ldx_out_reg[0]_i_3 
       (.I0(wf_ldx_sel[0]),
        .I1(wf_ldx_sel[2]),
        .I2(addr_mux_out[0]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[7]_i_1_0 [1]),
        .O(\ldx_out_reg[0]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFEEEFEEEEEEEEE)) 
    \ldx_out_reg[10]_i_1 
       (.I0(\ldx_out_reg[10]_i_2_n_1 ),
        .I1(\ldx_out_reg[14]_i_3_n_1 ),
        .I2(addr_mux_out[26]),
        .I3(\ldx_out_reg[15]_i_1_0 ),
        .I4(\ldx_out_reg[14]_i_5_n_1 ),
        .I5(\ldx_out_reg[31]_i_1_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h0E020E0E0E020202)) 
    \ldx_out_reg[10]_i_2 
       (.I0(\ldx_out_reg[10]_i_4_n_1 ),
        .I1(\ldx_out_reg[7]_i_1_0 [0]),
        .I2(\ldx_out_reg[7]_i_1_0 [1]),
        .I3(\ldx_out_reg[15]_i_4_n_1 ),
        .I4(\ldx_out_reg[15]_i_1_0 ),
        .I5(addr_mux_out[18]),
        .O(\ldx_out_reg[10]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h4F4C404C)) 
    \ldx_out_reg[10]_i_4 
       (.I0(wf_ldx_sel[1]),
        .I1(addr_mux_out[10]),
        .I2(wf_ldx_sel[0]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .O(\ldx_out_reg[10]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFFFEEEFEEEEEEEEE)) 
    \ldx_out_reg[11]_i_1 
       (.I0(\ldx_out_reg[11]_i_2_n_1 ),
        .I1(\ldx_out_reg[14]_i_3_n_1 ),
        .I2(addr_mux_out[27]),
        .I3(\ldx_out_reg[15]_i_1_0 ),
        .I4(\ldx_out_reg[14]_i_5_n_1 ),
        .I5(\ldx_out_reg[31]_i_1_0 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h0E020E0E0E020202)) 
    \ldx_out_reg[11]_i_2 
       (.I0(\ldx_out_reg[11]_i_4_n_1 ),
        .I1(\ldx_out_reg[7]_i_1_0 [0]),
        .I2(\ldx_out_reg[7]_i_1_0 [1]),
        .I3(\ldx_out_reg[15]_i_4_n_1 ),
        .I4(\ldx_out_reg[15]_i_1_0 ),
        .I5(addr_mux_out[19]),
        .O(\ldx_out_reg[11]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h4F4C404C)) 
    \ldx_out_reg[11]_i_4 
       (.I0(wf_ldx_sel[1]),
        .I1(addr_mux_out[11]),
        .I2(wf_ldx_sel[0]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .O(\ldx_out_reg[11]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFFFEEEFEEEEEEEEE)) 
    \ldx_out_reg[12]_i_1 
       (.I0(\ldx_out_reg[12]_i_2_n_1 ),
        .I1(\ldx_out_reg[14]_i_3_n_1 ),
        .I2(addr_mux_out[28]),
        .I3(\ldx_out_reg[15]_i_1_0 ),
        .I4(\ldx_out_reg[14]_i_5_n_1 ),
        .I5(\ldx_out_reg[31]_i_1_0 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h0E020E0E0E020202)) 
    \ldx_out_reg[12]_i_2 
       (.I0(\ldx_out_reg[12]_i_4_n_1 ),
        .I1(\ldx_out_reg[7]_i_1_0 [0]),
        .I2(\ldx_out_reg[7]_i_1_0 [1]),
        .I3(\ldx_out_reg[15]_i_4_n_1 ),
        .I4(\ldx_out_reg[15]_i_1_0 ),
        .I5(addr_mux_out[20]),
        .O(\ldx_out_reg[12]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h4F4C404C)) 
    \ldx_out_reg[12]_i_4 
       (.I0(wf_ldx_sel[1]),
        .I1(addr_mux_out[12]),
        .I2(wf_ldx_sel[0]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .O(\ldx_out_reg[12]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFFFEEEFEEEEEEEEE)) 
    \ldx_out_reg[13]_i_1 
       (.I0(\ldx_out_reg[13]_i_2_n_1 ),
        .I1(\ldx_out_reg[14]_i_3_n_1 ),
        .I2(addr_mux_out[29]),
        .I3(\ldx_out_reg[15]_i_1_0 ),
        .I4(\ldx_out_reg[14]_i_5_n_1 ),
        .I5(\ldx_out_reg[31]_i_1_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h0E020E0E0E020202)) 
    \ldx_out_reg[13]_i_2 
       (.I0(\ldx_out_reg[13]_i_4_n_1 ),
        .I1(\ldx_out_reg[7]_i_1_0 [0]),
        .I2(\ldx_out_reg[7]_i_1_0 [1]),
        .I3(\ldx_out_reg[15]_i_4_n_1 ),
        .I4(\ldx_out_reg[15]_i_1_0 ),
        .I5(addr_mux_out[21]),
        .O(\ldx_out_reg[13]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h4F4C404C)) 
    \ldx_out_reg[13]_i_4 
       (.I0(wf_ldx_sel[1]),
        .I1(addr_mux_out[13]),
        .I2(wf_ldx_sel[0]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .O(\ldx_out_reg[13]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFFFEEEFEEEEEEEEE)) 
    \ldx_out_reg[14]_i_1 
       (.I0(\ldx_out_reg[14]_i_2_n_1 ),
        .I1(\ldx_out_reg[14]_i_3_n_1 ),
        .I2(addr_mux_out[30]),
        .I3(\ldx_out_reg[15]_i_1_0 ),
        .I4(\ldx_out_reg[14]_i_5_n_1 ),
        .I5(\ldx_out_reg[31]_i_1_0 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h0E020E0E0E020202)) 
    \ldx_out_reg[14]_i_2 
       (.I0(\ldx_out_reg[14]_i_7_n_1 ),
        .I1(\ldx_out_reg[7]_i_1_0 [0]),
        .I2(\ldx_out_reg[7]_i_1_0 [1]),
        .I3(\ldx_out_reg[15]_i_4_n_1 ),
        .I4(\ldx_out_reg[15]_i_1_0 ),
        .I5(addr_mux_out[22]),
        .O(\ldx_out_reg[14]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \ldx_out_reg[14]_i_3 
       (.I0(addr_mux_out[31]),
        .I1(wf_ldx_sel[2]),
        .I2(\ldx_out_reg[7]_i_1_0 [0]),
        .I3(\ldx_out_reg[7]_i_1_0 [1]),
        .O(\ldx_out_reg[14]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ldx_out_reg[14]_i_5 
       (.I0(addr_mux_out[23]),
        .I1(wf_ldx_sel[0]),
        .O(\ldx_out_reg[14]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h4F4C404C)) 
    \ldx_out_reg[14]_i_7 
       (.I0(wf_ldx_sel[1]),
        .I1(addr_mux_out[14]),
        .I2(wf_ldx_sel[0]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .O(\ldx_out_reg[14]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFE200)) 
    \ldx_out_reg[15]_i_1 
       (.I0(addr_mux_out[23]),
        .I1(\ldx_out_reg[15]_i_1_0 ),
        .I2(\ldx_out_reg[15]_i_4_n_1 ),
        .I3(\ldx_out_reg[15] ),
        .I4(\ldx_out_reg[15]_i_6_n_1 ),
        .I5(\ldx_out_reg[15]_i_7_n_1 ),
        .O(D[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \ldx_out_reg[15]_i_4 
       (.I0(addr_mux_out[15]),
        .I1(wf_ldx_sel[0]),
        .O(\ldx_out_reg[15]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h0B08FB0800000000)) 
    \ldx_out_reg[15]_i_6 
       (.I0(addr_mux_out[7]),
        .I1(wf_ldx_sel[2]),
        .I2(wf_ldx_sel[0]),
        .I3(addr_mux_out[15]),
        .I4(wf_ldx_sel[1]),
        .I5(\ldx_out_reg[15]_i_1_1 ),
        .O(\ldx_out_reg[15]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hF0B000B000800080)) 
    \ldx_out_reg[15]_i_7 
       (.I0(\ldx_out_reg[14]_i_5_n_1 ),
        .I1(\ldx_out_reg[15]_i_1_0 ),
        .I2(\ldx_out_reg[7]_i_1_0 [1]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(wf_ldx_sel[2]),
        .I5(addr_mux_out[31]),
        .O(\ldx_out_reg[15]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ldx_out_reg[16]_i_1 
       (.I0(\ldx_out_reg[31]_i_2_n_1 ),
        .I1(\ldx_out_reg[16]_i_2_n_1 ),
        .I2(\ldx_out_reg[7]_i_1_0 [0]),
        .I3(\ldx_out_reg[7]_i_1_0 [1]),
        .I4(\ldx_out_reg[31]_i_4_n_1 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ldx_out_reg[16]_i_2 
       (.I0(addr_mux_out[16]),
        .I1(wf_ldx_sel[1]),
        .I2(addr_mux_out[15]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .I5(wf_ldx_sel[0]),
        .O(\ldx_out_reg[16]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ldx_out_reg[17]_i_1 
       (.I0(\ldx_out_reg[31]_i_2_n_1 ),
        .I1(\ldx_out_reg[17]_i_2_n_1 ),
        .I2(\ldx_out_reg[7]_i_1_0 [0]),
        .I3(\ldx_out_reg[7]_i_1_0 [1]),
        .I4(\ldx_out_reg[31]_i_4_n_1 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ldx_out_reg[17]_i_2 
       (.I0(addr_mux_out[17]),
        .I1(wf_ldx_sel[1]),
        .I2(addr_mux_out[15]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .I5(wf_ldx_sel[0]),
        .O(\ldx_out_reg[17]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ldx_out_reg[18]_i_1 
       (.I0(\ldx_out_reg[31]_i_2_n_1 ),
        .I1(\ldx_out_reg[18]_i_2_n_1 ),
        .I2(\ldx_out_reg[7]_i_1_0 [0]),
        .I3(\ldx_out_reg[7]_i_1_0 [1]),
        .I4(\ldx_out_reg[31]_i_4_n_1 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ldx_out_reg[18]_i_2 
       (.I0(addr_mux_out[18]),
        .I1(wf_ldx_sel[1]),
        .I2(addr_mux_out[15]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .I5(wf_ldx_sel[0]),
        .O(\ldx_out_reg[18]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ldx_out_reg[19]_i_1 
       (.I0(\ldx_out_reg[31]_i_2_n_1 ),
        .I1(\ldx_out_reg[19]_i_2_n_1 ),
        .I2(\ldx_out_reg[7]_i_1_0 [0]),
        .I3(\ldx_out_reg[7]_i_1_0 [1]),
        .I4(\ldx_out_reg[31]_i_4_n_1 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ldx_out_reg[19]_i_2 
       (.I0(addr_mux_out[19]),
        .I1(wf_ldx_sel[1]),
        .I2(addr_mux_out[15]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .I5(wf_ldx_sel[0]),
        .O(\ldx_out_reg[19]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFCFFEECCFCCCEECC)) 
    \ldx_out_reg[1]_i_1 
       (.I0(addr_mux_out[9]),
        .I1(\ldx_out_reg[1]_i_3_n_1 ),
        .I2(addr_mux_out[25]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[7]_i_1_0 [1]),
        .I5(addr_mux_out[17]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h00000070)) 
    \ldx_out_reg[1]_i_3 
       (.I0(wf_ldx_sel[0]),
        .I1(wf_ldx_sel[2]),
        .I2(addr_mux_out[1]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[7]_i_1_0 [1]),
        .O(\ldx_out_reg[1]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ldx_out_reg[20]_i_1 
       (.I0(\ldx_out_reg[31]_i_2_n_1 ),
        .I1(\ldx_out_reg[20]_i_2_n_1 ),
        .I2(\ldx_out_reg[7]_i_1_0 [0]),
        .I3(\ldx_out_reg[7]_i_1_0 [1]),
        .I4(\ldx_out_reg[31]_i_4_n_1 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ldx_out_reg[20]_i_2 
       (.I0(addr_mux_out[20]),
        .I1(wf_ldx_sel[1]),
        .I2(addr_mux_out[15]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .I5(wf_ldx_sel[0]),
        .O(\ldx_out_reg[20]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ldx_out_reg[21]_i_1 
       (.I0(\ldx_out_reg[31]_i_2_n_1 ),
        .I1(\ldx_out_reg[21]_i_2_n_1 ),
        .I2(\ldx_out_reg[7]_i_1_0 [0]),
        .I3(\ldx_out_reg[7]_i_1_0 [1]),
        .I4(\ldx_out_reg[31]_i_4_n_1 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ldx_out_reg[21]_i_2 
       (.I0(addr_mux_out[21]),
        .I1(wf_ldx_sel[1]),
        .I2(addr_mux_out[15]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .I5(wf_ldx_sel[0]),
        .O(\ldx_out_reg[21]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ldx_out_reg[22]_i_1 
       (.I0(\ldx_out_reg[31]_i_2_n_1 ),
        .I1(\ldx_out_reg[22]_i_2_n_1 ),
        .I2(\ldx_out_reg[7]_i_1_0 [0]),
        .I3(\ldx_out_reg[7]_i_1_0 [1]),
        .I4(\ldx_out_reg[31]_i_4_n_1 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ldx_out_reg[22]_i_2 
       (.I0(addr_mux_out[22]),
        .I1(wf_ldx_sel[1]),
        .I2(addr_mux_out[15]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .I5(wf_ldx_sel[0]),
        .O(\ldx_out_reg[22]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ldx_out_reg[23]_i_1 
       (.I0(\ldx_out_reg[31]_i_2_n_1 ),
        .I1(\ldx_out_reg[23]_i_2_n_1 ),
        .I2(\ldx_out_reg[7]_i_1_0 [0]),
        .I3(\ldx_out_reg[7]_i_1_0 [1]),
        .I4(\ldx_out_reg[31]_i_4_n_1 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ldx_out_reg[23]_i_2 
       (.I0(addr_mux_out[23]),
        .I1(wf_ldx_sel[1]),
        .I2(addr_mux_out[15]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .I5(wf_ldx_sel[0]),
        .O(\ldx_out_reg[23]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ldx_out_reg[24]_i_1 
       (.I0(\ldx_out_reg[31]_i_2_n_1 ),
        .I1(\ldx_out_reg[24]_i_2_n_1 ),
        .I2(\ldx_out_reg[7]_i_1_0 [0]),
        .I3(\ldx_out_reg[7]_i_1_0 [1]),
        .I4(\ldx_out_reg[31]_i_4_n_1 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ldx_out_reg[24]_i_2 
       (.I0(addr_mux_out[24]),
        .I1(wf_ldx_sel[1]),
        .I2(addr_mux_out[15]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .I5(wf_ldx_sel[0]),
        .O(\ldx_out_reg[24]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ldx_out_reg[25]_i_1 
       (.I0(\ldx_out_reg[31]_i_2_n_1 ),
        .I1(\ldx_out_reg[25]_i_2_n_1 ),
        .I2(\ldx_out_reg[7]_i_1_0 [0]),
        .I3(\ldx_out_reg[7]_i_1_0 [1]),
        .I4(\ldx_out_reg[31]_i_4_n_1 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ldx_out_reg[25]_i_2 
       (.I0(addr_mux_out[25]),
        .I1(wf_ldx_sel[1]),
        .I2(addr_mux_out[15]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .I5(wf_ldx_sel[0]),
        .O(\ldx_out_reg[25]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ldx_out_reg[26]_i_1 
       (.I0(\ldx_out_reg[31]_i_2_n_1 ),
        .I1(\ldx_out_reg[26]_i_2_n_1 ),
        .I2(\ldx_out_reg[7]_i_1_0 [0]),
        .I3(\ldx_out_reg[7]_i_1_0 [1]),
        .I4(\ldx_out_reg[31]_i_4_n_1 ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ldx_out_reg[26]_i_2 
       (.I0(addr_mux_out[26]),
        .I1(wf_ldx_sel[1]),
        .I2(addr_mux_out[15]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .I5(wf_ldx_sel[0]),
        .O(\ldx_out_reg[26]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ldx_out_reg[27]_i_1 
       (.I0(\ldx_out_reg[31]_i_2_n_1 ),
        .I1(\ldx_out_reg[27]_i_2_n_1 ),
        .I2(\ldx_out_reg[7]_i_1_0 [0]),
        .I3(\ldx_out_reg[7]_i_1_0 [1]),
        .I4(\ldx_out_reg[31]_i_4_n_1 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ldx_out_reg[27]_i_2 
       (.I0(addr_mux_out[27]),
        .I1(wf_ldx_sel[1]),
        .I2(addr_mux_out[15]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .I5(wf_ldx_sel[0]),
        .O(\ldx_out_reg[27]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ldx_out_reg[28]_i_1 
       (.I0(\ldx_out_reg[31]_i_2_n_1 ),
        .I1(\ldx_out_reg[28]_i_2_n_1 ),
        .I2(\ldx_out_reg[7]_i_1_0 [0]),
        .I3(\ldx_out_reg[7]_i_1_0 [1]),
        .I4(\ldx_out_reg[31]_i_4_n_1 ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ldx_out_reg[28]_i_2 
       (.I0(addr_mux_out[28]),
        .I1(wf_ldx_sel[1]),
        .I2(addr_mux_out[15]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .I5(wf_ldx_sel[0]),
        .O(\ldx_out_reg[28]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ldx_out_reg[29]_i_1 
       (.I0(\ldx_out_reg[31]_i_2_n_1 ),
        .I1(\ldx_out_reg[29]_i_2_n_1 ),
        .I2(\ldx_out_reg[7]_i_1_0 [0]),
        .I3(\ldx_out_reg[7]_i_1_0 [1]),
        .I4(\ldx_out_reg[31]_i_4_n_1 ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ldx_out_reg[29]_i_2 
       (.I0(addr_mux_out[29]),
        .I1(wf_ldx_sel[1]),
        .I2(addr_mux_out[15]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .I5(wf_ldx_sel[0]),
        .O(\ldx_out_reg[29]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFCFFEECCFCCCEECC)) 
    \ldx_out_reg[2]_i_1 
       (.I0(addr_mux_out[10]),
        .I1(\ldx_out_reg[2]_i_3_n_1 ),
        .I2(addr_mux_out[26]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[7]_i_1_0 [1]),
        .I5(addr_mux_out[18]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h00000070)) 
    \ldx_out_reg[2]_i_3 
       (.I0(wf_ldx_sel[0]),
        .I1(wf_ldx_sel[2]),
        .I2(addr_mux_out[2]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[7]_i_1_0 [1]),
        .O(\ldx_out_reg[2]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ldx_out_reg[30]_i_1 
       (.I0(\ldx_out_reg[31]_i_2_n_1 ),
        .I1(\ldx_out_reg[30]_i_2_n_1 ),
        .I2(\ldx_out_reg[7]_i_1_0 [0]),
        .I3(\ldx_out_reg[7]_i_1_0 [1]),
        .I4(\ldx_out_reg[31]_i_4_n_1 ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ldx_out_reg[30]_i_2 
       (.I0(addr_mux_out[30]),
        .I1(wf_ldx_sel[1]),
        .I2(addr_mux_out[15]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .I5(wf_ldx_sel[0]),
        .O(\ldx_out_reg[30]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \ldx_out_reg[31]_i_1 
       (.I0(\ldx_out_reg[31]_i_2_n_1 ),
        .I1(\ldx_out_reg[31]_i_3_n_1 ),
        .I2(\ldx_out_reg[7]_i_1_0 [0]),
        .I3(\ldx_out_reg[7]_i_1_0 [1]),
        .I4(\ldx_out_reg[31]_i_4_n_1 ),
        .O(D[31]));
  LUT6 #(
    .INIT(64'h0000454000000000)) 
    \ldx_out_reg[31]_i_2 
       (.I0(wf_ldx_sel[0]),
        .I1(addr_mux_out[15]),
        .I2(\ldx_out_reg[15]_i_1_0 ),
        .I3(addr_mux_out[23]),
        .I4(\ldx_out_reg[7]_i_1_0 [1]),
        .I5(\ldx_out_reg[7]_i_1_0 [0]),
        .O(\ldx_out_reg[31]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \ldx_out_reg[31]_i_3 
       (.I0(addr_mux_out[31]),
        .I1(wf_ldx_sel[1]),
        .I2(addr_mux_out[15]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .I5(wf_ldx_sel[0]),
        .O(\ldx_out_reg[31]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000A808)) 
    \ldx_out_reg[31]_i_4 
       (.I0(\ldx_out_reg[31]_i_1_0 ),
        .I1(addr_mux_out[31]),
        .I2(\ldx_out_reg[15]_i_1_0 ),
        .I3(addr_mux_out[23]),
        .I4(wf_ldx_sel[0]),
        .I5(\ldx_out_reg[14]_i_3_n_1 ),
        .O(\ldx_out_reg[31]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFCFFEECCFCCCEECC)) 
    \ldx_out_reg[3]_i_1 
       (.I0(addr_mux_out[11]),
        .I1(\ldx_out_reg[3]_i_3_n_1 ),
        .I2(addr_mux_out[27]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[7]_i_1_0 [1]),
        .I5(addr_mux_out[19]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h00000070)) 
    \ldx_out_reg[3]_i_3 
       (.I0(wf_ldx_sel[0]),
        .I1(wf_ldx_sel[2]),
        .I2(addr_mux_out[3]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[7]_i_1_0 [1]),
        .O(\ldx_out_reg[3]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFCFFEECCFCCCEECC)) 
    \ldx_out_reg[4]_i_1 
       (.I0(addr_mux_out[12]),
        .I1(\ldx_out_reg[4]_i_3_n_1 ),
        .I2(addr_mux_out[28]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[7]_i_1_0 [1]),
        .I5(addr_mux_out[20]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h00000070)) 
    \ldx_out_reg[4]_i_3 
       (.I0(wf_ldx_sel[0]),
        .I1(wf_ldx_sel[2]),
        .I2(addr_mux_out[4]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[7]_i_1_0 [1]),
        .O(\ldx_out_reg[4]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFCFFEECCFCCCEECC)) 
    \ldx_out_reg[5]_i_1 
       (.I0(addr_mux_out[13]),
        .I1(\ldx_out_reg[5]_i_3_n_1 ),
        .I2(addr_mux_out[29]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[7]_i_1_0 [1]),
        .I5(addr_mux_out[21]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h00000070)) 
    \ldx_out_reg[5]_i_3 
       (.I0(wf_ldx_sel[0]),
        .I1(wf_ldx_sel[2]),
        .I2(addr_mux_out[5]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[7]_i_1_0 [1]),
        .O(\ldx_out_reg[5]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFCFFEECCFCCCEECC)) 
    \ldx_out_reg[6]_i_1 
       (.I0(addr_mux_out[14]),
        .I1(\ldx_out_reg[6]_i_3_n_1 ),
        .I2(addr_mux_out[30]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[7]_i_1_0 [1]),
        .I5(addr_mux_out[22]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h00000070)) 
    \ldx_out_reg[6]_i_3 
       (.I0(wf_ldx_sel[0]),
        .I1(wf_ldx_sel[2]),
        .I2(addr_mux_out[6]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[7]_i_1_0 [1]),
        .O(\ldx_out_reg[6]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFCFFEECCFCCCEECC)) 
    \ldx_out_reg[7]_i_1 
       (.I0(addr_mux_out[15]),
        .I1(\ldx_out_reg[7]_i_3_n_1 ),
        .I2(addr_mux_out[31]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[7]_i_1_0 [1]),
        .I5(addr_mux_out[23]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h00000070)) 
    \ldx_out_reg[7]_i_3 
       (.I0(wf_ldx_sel[0]),
        .I1(wf_ldx_sel[2]),
        .I2(addr_mux_out[7]),
        .I3(\ldx_out_reg[7]_i_1_0 [0]),
        .I4(\ldx_out_reg[7]_i_1_0 [1]),
        .O(\ldx_out_reg[7]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFEEEFEEEEEEEEE)) 
    \ldx_out_reg[8]_i_1 
       (.I0(\ldx_out_reg[8]_i_2_n_1 ),
        .I1(\ldx_out_reg[14]_i_3_n_1 ),
        .I2(addr_mux_out[24]),
        .I3(\ldx_out_reg[15]_i_1_0 ),
        .I4(\ldx_out_reg[14]_i_5_n_1 ),
        .I5(\ldx_out_reg[31]_i_1_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h0E020E0E0E020202)) 
    \ldx_out_reg[8]_i_2 
       (.I0(\ldx_out_reg[8]_i_4_n_1 ),
        .I1(\ldx_out_reg[7]_i_1_0 [0]),
        .I2(\ldx_out_reg[7]_i_1_0 [1]),
        .I3(\ldx_out_reg[15]_i_4_n_1 ),
        .I4(\ldx_out_reg[15]_i_1_0 ),
        .I5(addr_mux_out[16]),
        .O(\ldx_out_reg[8]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h4F4C404C)) 
    \ldx_out_reg[8]_i_4 
       (.I0(wf_ldx_sel[1]),
        .I1(addr_mux_out[8]),
        .I2(wf_ldx_sel[0]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .O(\ldx_out_reg[8]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFFFEEEFEEEEEEEEE)) 
    \ldx_out_reg[9]_i_1 
       (.I0(\ldx_out_reg[9]_i_2_n_1 ),
        .I1(\ldx_out_reg[14]_i_3_n_1 ),
        .I2(addr_mux_out[25]),
        .I3(\ldx_out_reg[15]_i_1_0 ),
        .I4(\ldx_out_reg[14]_i_5_n_1 ),
        .I5(\ldx_out_reg[31]_i_1_0 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h0E020E0E0E020202)) 
    \ldx_out_reg[9]_i_2 
       (.I0(\ldx_out_reg[9]_i_4_n_1 ),
        .I1(\ldx_out_reg[7]_i_1_0 [0]),
        .I2(\ldx_out_reg[7]_i_1_0 [1]),
        .I3(\ldx_out_reg[15]_i_4_n_1 ),
        .I4(\ldx_out_reg[15]_i_1_0 ),
        .I5(addr_mux_out[17]),
        .O(\ldx_out_reg[9]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h4F4C404C)) 
    \ldx_out_reg[9]_i_4 
       (.I0(wf_ldx_sel[1]),
        .I1(addr_mux_out[9]),
        .I2(wf_ldx_sel[0]),
        .I3(wf_ldx_sel[2]),
        .I4(addr_mux_out[7]),
        .O(\ldx_out_reg[9]_i_4_n_1 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    mem_reg_0_0
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR,\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_1_in[1:0]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(dout[1:0]),
        .ENARDEN(mem_reg_3_3_0),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,WEA}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    mem_reg_0_0_i_101__0
       (.I0(mem_reg_0_0_i_80_0),
        .I1(mem_reg_0_0_i_80_1[0]),
        .I2(mem_reg_0_0_i_80_1[1]),
        .I3(mem_reg_0_0_i_80_1[3]),
        .I4(mem_reg_0_0_i_80_1[2]),
        .O(mem_reg_0_0_i_101__0_n_1));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    mem_reg_0_0_i_102
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[4]),
        .O(mem_reg_0_0_i_102_n_1));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    mem_reg_0_0_i_103
       (.I0(mem_reg_0_0_i_80_1[1]),
        .I1(mem_reg_0_0_i_80_1[0]),
        .I2(mem_reg_0_0_i_80_1[4]),
        .I3(mem_reg_0_0_i_80_1[2]),
        .I4(mem_reg_0_0_i_80_1[3]),
        .I5(mem_reg_0_0_i_80_0),
        .O(mem_reg_0_0_i_103_n_1));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    mem_reg_0_0_i_104
       (.I0(mem_reg_0_0_i_80_2),
        .I1(mem_reg_0_0_i_80_1[6]),
        .I2(Q[6]),
        .I3(mem_reg_0_0_i_80_1[5]),
        .I4(Q[5]),
        .O(mem_reg_0_0_i_104_n_1));
  LUT4 #(
    .INIT(16'h0001)) 
    mem_reg_0_0_i_80
       (.I0(mem_reg_0_0_i_101__0_n_1),
        .I1(mem_reg_0_0_i_102_n_1),
        .I2(mem_reg_0_0_i_103_n_1),
        .I3(mem_reg_0_0_i_104_n_1),
        .O(rs2_mux3_sel));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_0_i_81__0
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(\instruction_decode_register_q_reg[2] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    mem_reg_0_1
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR,\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_1_in[3:2]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(dout[3:2]),
        .ENARDEN(mem_reg_3_3_0),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,WEA}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    mem_reg_0_2
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR,\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_1_in[5:4]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(dout[5:4]),
        .ENARDEN(mem_reg_3_3_0),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_0_3_0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    mem_reg_0_3
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR,\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_1_in[7:6]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(dout[7:6]),
        .ENARDEN(mem_reg_3_3_0),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_0_3_0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    mem_reg_1_0
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR,\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_1_in[9:8]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(dout[9:8]),
        .ENARDEN(mem_reg_3_3_0),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_1_1_0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    mem_reg_1_1
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR,\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_1_in[11:10]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(dout[11:10]),
        .ENARDEN(mem_reg_3_3_0),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_1_1_0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    mem_reg_1_2
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR[13:6],mem_reg_3_3_1,ADDRARDADDR[4:0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_1_in[13:12]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(dout[13:12]),
        .ENARDEN(mem_reg_3_3_0),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_1_3_0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    mem_reg_1_3
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR[13:6],mem_reg_3_3_1,ADDRARDADDR[4:0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_1_in[15:14]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(dout[15:14]),
        .ENARDEN(mem_reg_3_3_0),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_1_3_0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    mem_reg_2_0
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR[13:6],mem_reg_3_3_1,ADDRARDADDR[4:0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_1_in[17:16]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(dout[17:16]),
        .ENARDEN(mem_reg_3_3_0),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_2_1_0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "19" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    mem_reg_2_1
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR[13:6],mem_reg_3_3_1,ADDRARDADDR[4:0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_1_in[19:18]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(dout[19:18]),
        .ENARDEN(mem_reg_3_3_0),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_2_1_0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "21" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    mem_reg_2_2
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR[13:6],mem_reg_3_3_1,ADDRARDADDR[4:0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_1_in[21:20]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(dout[21:20]),
        .ENARDEN(mem_reg_3_3_0),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_2_3_0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    mem_reg_2_3
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR[13:6],mem_reg_3_3_1,ADDRARDADDR[4:0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_1_in[23:22]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(dout[23:22]),
        .ENARDEN(mem_reg_3_3_0),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_2_3_0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "25" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    mem_reg_3_0
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR[13:6],mem_reg_3_3_1,ADDRARDADDR[4:0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_1_in[25:24]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(dout[25:24]),
        .ENARDEN(mem_reg_3_3_0),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_3_1_0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "27" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    mem_reg_3_1
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR[13:6],mem_reg_3_3_1,ADDRARDADDR[4:0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_1_in[27:26]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(dout[27:26]),
        .ENARDEN(mem_reg_3_3_0),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_3_1_0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "29" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    mem_reg_3_2
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR[13:6],mem_reg_3_3_1,ADDRARDADDR[4:0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_1_in[29:28]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(dout[29:28]),
        .ENARDEN(mem_reg_3_3_0),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_3_3_2}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    mem_reg_3_3
       (.ADDRARDADDR({\<const1> ,ADDRARDADDR[13:6],mem_reg_3_3_1,ADDRARDADDR[4:0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const0> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(\<const0> ),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,p_1_in[31:30]}),
        .DIBDI({\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const1> ,\<const1> ,\<const1> ,\<const1> }),
        .DOADO(dout[31:30]),
        .ENARDEN(mem_reg_3_3_0),
        .ENBWREN(\<const0> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_3_3_2}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
endmodule

module edge_detector
   (cpu_reset,
    \signal_in_delay_reg[0]_0 ,
    debounced_signals,
    cpu_clk,
    cpu_clk_locked,
    \pc_register_q_reg[30] );
  output cpu_reset;
  output \signal_in_delay_reg[0]_0 ;
  input [0:0]debounced_signals;
  input cpu_clk;
  input cpu_clk_locked;
  input \pc_register_q_reg[30] ;

  wire \<const0> ;
  wire \<const1> ;
  wire cpu_clk;
  wire cpu_clk_locked;
  wire cpu_reset;
  wire [0:0]debounced_signals;
  wire \pc_register_q_reg[30] ;
  wire [0:0]signal_in_delay;
  wire \signal_in_delay_reg[0]_0 ;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT3 #(
    .INIT(8'h4F)) 
    \bit_counter[3]_i_1 
       (.I0(signal_in_delay),
        .I1(debounced_signals),
        .I2(cpu_clk_locked),
        .O(cpu_reset));
  LUT2 #(
    .INIT(4'h1)) 
    out_i_3
       (.I0(cpu_reset),
        .I1(\pc_register_q_reg[30] ),
        .O(\signal_in_delay_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \signal_in_delay_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(debounced_signals),
        .Q(signal_in_delay),
        .R(\<const0> ));
endmodule

module imem
   (D,
    doutb,
    \instruction_decode_register_q_reg[2] ,
    mem_reg_0_1_0,
    S,
    \pc_register_q_reg[3] ,
    \pc_register_q_reg[7] ,
    \pc_register_q_reg[12] ,
    \pc_register_q_reg[14] ,
    \pc_register_q_reg[30] ,
    \pc_register_q_reg[31] ,
    \pc_register_q_reg[20] ,
    \pc_register_q_reg[24] ,
    \pc_register_q_reg[28] ,
    \pc_register_q_reg[8] ,
    \instruction_decode_register_q_reg[2]_0 ,
    \instruction_decode_register_q_reg[4] ,
    x_alu_sel,
    is_br_guess,
    \instruction_decode_register_q_reg[6] ,
    Q,
    nop_mux_sel,
    cpu_reset,
    mem_reg_3_3_0,
    br_pred_taken_register_q,
    br_taken_check,
    \pc_register_q_reg[1] ,
    pc_mux_in3,
    out,
    addra,
    mem_reg_3_3_1,
    switches_sync,
    \pc_register_q_reg[31]_0 ,
    br_taken_mux_sel,
    br_taken_mux_in1,
    cpu_clk,
    imem_ena,
    ADDRARDADDR,
    imem_dina,
    WEA,
    mem_reg_1_2_0,
    mem_reg_2_2_0,
    mem_reg_3_1_0,
    mem_reg_3_3_2);
  output [2:0]D;
  output [28:0]doutb;
  output \instruction_decode_register_q_reg[2] ;
  output mem_reg_0_1_0;
  output [3:0]S;
  output [2:0]\pc_register_q_reg[3] ;
  output [3:0]\pc_register_q_reg[7] ;
  output [2:0]\pc_register_q_reg[12] ;
  output [1:0]\pc_register_q_reg[14] ;
  output [1:0]\pc_register_q_reg[30] ;
  output [2:0]\pc_register_q_reg[31] ;
  output [0:0]\pc_register_q_reg[20] ;
  output [3:0]\pc_register_q_reg[24] ;
  output [3:0]\pc_register_q_reg[28] ;
  output [3:0]\pc_register_q_reg[8] ;
  output [30:0]\instruction_decode_register_q_reg[2]_0 ;
  output \instruction_decode_register_q_reg[4] ;
  output [0:0]x_alu_sel;
  output is_br_guess;
  output \instruction_decode_register_q_reg[6] ;
  input [26:0]Q;
  input nop_mux_sel;
  input cpu_reset;
  input [7:0]mem_reg_3_3_0;
  input br_pred_taken_register_q;
  input br_taken_check;
  input \pc_register_q_reg[1] ;
  input [16:0]pc_mux_in3;
  input [29:0]out;
  input [13:0]addra;
  input [0:0]mem_reg_3_3_1;
  input switches_sync;
  input [27:0]\pc_register_q_reg[31]_0 ;
  input br_taken_mux_sel;
  input [30:0]br_taken_mux_in1;
  input cpu_clk;
  input imem_ena;
  input [0:0]ADDRARDADDR;
  input [31:0]imem_dina;
  input [1:0]WEA;
  input [1:0]mem_reg_1_2_0;
  input [1:0]mem_reg_2_2_0;
  input [0:0]mem_reg_3_1_0;
  input [0:0]mem_reg_3_3_2;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]ADDRARDADDR;
  wire [2:0]D;
  wire GND_2;
  wire [26:0]Q;
  wire [3:0]S;
  wire [1:0]WEA;
  wire [13:0]addra;
  wire br_pred_taken_register_q;
  wire br_taken_check;
  wire [30:0]br_taken_mux_in1;
  wire br_taken_mux_sel;
  wire cpu_clk;
  wire cpu_reset;
  wire [28:0]doutb;
  wire [31:0]imem_dina;
  wire [4:0]imem_doutb;
  wire imem_ena;
  wire \instruction_decode_register_q_reg[2] ;
  wire [30:0]\instruction_decode_register_q_reg[2]_0 ;
  wire \instruction_decode_register_q_reg[4] ;
  wire \instruction_decode_register_q_reg[6] ;
  wire is_br_guess;
  wire mem_reg_0_0_i_34__0_n_1;
  wire mem_reg_0_0_i_35__0_n_1;
  wire mem_reg_0_0_i_36__0_n_1;
  wire mem_reg_0_0_i_38__0_n_1;
  wire mem_reg_0_0_i_39__0_n_1;
  wire mem_reg_0_0_i_40__0_n_1;
  wire mem_reg_0_0_i_41__0_n_1;
  wire mem_reg_0_0_i_43__0_n_1;
  wire mem_reg_0_0_i_44__0_n_1;
  wire mem_reg_0_0_i_45__0_n_1;
  wire mem_reg_0_0_i_46__0_n_1;
  wire mem_reg_0_0_i_48__0_n_1;
  wire mem_reg_0_0_i_49__0_n_1;
  wire mem_reg_0_0_i_50__0_n_1;
  wire mem_reg_0_0_i_72_n_1;
  wire mem_reg_0_1_0;
  wire [1:0]mem_reg_1_2_0;
  wire [1:0]mem_reg_2_2_0;
  wire [0:0]mem_reg_3_1_0;
  wire [7:0]mem_reg_3_3_0;
  wire [0:0]mem_reg_3_3_1;
  wire [0:0]mem_reg_3_3_2;
  wire nop_mux_sel;
  wire [29:0]out;
  wire out_i_13_n_1;
  wire out_i_25__0_n_1;
  wire [16:0]pc_mux_in3;
  wire \pc_register_q[0]_i_2_n_1 ;
  wire \pc_register_q[16]_i_2_n_1 ;
  wire \pc_register_q[17]_i_2_n_1 ;
  wire \pc_register_q[18]_i_2_n_1 ;
  wire \pc_register_q[19]_i_2_n_1 ;
  wire \pc_register_q[1]_i_2_n_1 ;
  wire \pc_register_q[20]_i_3_n_1 ;
  wire \pc_register_q[21]_i_2_n_1 ;
  wire \pc_register_q[22]_i_2_n_1 ;
  wire \pc_register_q[23]_i_2_n_1 ;
  wire \pc_register_q[24]_i_3_n_1 ;
  wire \pc_register_q[25]_i_2_n_1 ;
  wire \pc_register_q[26]_i_2_n_1 ;
  wire \pc_register_q[27]_i_2_n_1 ;
  wire \pc_register_q[28]_i_2_n_1 ;
  wire \pc_register_q[29]_i_2_n_1 ;
  wire \pc_register_q[31]_i_2_n_1 ;
  wire [2:0]\pc_register_q_reg[12] ;
  wire [1:0]\pc_register_q_reg[14] ;
  wire \pc_register_q_reg[1] ;
  wire [0:0]\pc_register_q_reg[20] ;
  wire [3:0]\pc_register_q_reg[24] ;
  wire [3:0]\pc_register_q_reg[28] ;
  wire [1:0]\pc_register_q_reg[30] ;
  wire [2:0]\pc_register_q_reg[31] ;
  wire [27:0]\pc_register_q_reg[31]_0 ;
  wire [2:0]\pc_register_q_reg[3] ;
  wire [3:0]\pc_register_q_reg[7] ;
  wire [3:0]\pc_register_q_reg[8] ;
  wire switches_sync;
  wire [0:0]x_alu_sel;

  GND GND
       (.G(\<const0> ));
  GND GND_1
       (.G(GND_2));
  VCC VCC
       (.P(\<const1> ));
  LUT3 #(
    .INIT(8'hF4)) 
    \instruction_decode_register_q[0]_i_1 
       (.I0(Q[25]),
        .I1(imem_doutb[0]),
        .I2(nop_mux_sel),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \instruction_decode_register_q[1]_i_1 
       (.I0(Q[25]),
        .I1(imem_doutb[1]),
        .I2(nop_mux_sel),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \instruction_decode_register_q[4]_i_1 
       (.I0(Q[25]),
        .I1(imem_doutb[4]),
        .I2(nop_mux_sel),
        .O(D[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    mem_reg_0_0
       (.ADDRARDADDR({\<const1> ,addra[13:6],ADDRARDADDR,addra[4:0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\instruction_decode_register_q_reg[2]_0 [15:2],\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,imem_dina[1:0]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(imem_doutb[1:0]),
        .ENARDEN(imem_ena),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,WEA[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT4 #(
    .INIT(16'hAA9A)) 
    mem_reg_0_0_i_100__0
       (.I0(Q[1]),
        .I1(Q[25]),
        .I2(doutb[5]),
        .I3(nop_mux_sel),
        .O(\pc_register_q_reg[3] [0]));
  LUT5 #(
    .INIT(32'hFFFFA820)) 
    mem_reg_0_0_i_16__0
       (.I0(\instruction_decode_register_q_reg[2] ),
        .I1(\pc_register_q_reg[1] ),
        .I2(out[14]),
        .I3(addra[13]),
        .I4(mem_reg_0_0_i_34__0_n_1),
        .O(\instruction_decode_register_q_reg[2]_0 [15]));
  LUT5 #(
    .INIT(32'hFFFFA820)) 
    mem_reg_0_0_i_17__0
       (.I0(\instruction_decode_register_q_reg[2] ),
        .I1(\pc_register_q_reg[1] ),
        .I2(out[13]),
        .I3(addra[12]),
        .I4(mem_reg_0_0_i_35__0_n_1),
        .O(\instruction_decode_register_q_reg[2]_0 [14]));
  LUT5 #(
    .INIT(32'hFFFFA820)) 
    mem_reg_0_0_i_18__0
       (.I0(\instruction_decode_register_q_reg[2] ),
        .I1(\pc_register_q_reg[1] ),
        .I2(out[12]),
        .I3(addra[11]),
        .I4(mem_reg_0_0_i_36__0_n_1),
        .O(\instruction_decode_register_q_reg[2]_0 [13]));
  LUT5 #(
    .INIT(32'hFFFFA820)) 
    mem_reg_0_0_i_19__0
       (.I0(\instruction_decode_register_q_reg[2] ),
        .I1(\pc_register_q_reg[1] ),
        .I2(out[11]),
        .I3(addra[10]),
        .I4(mem_reg_0_0_i_38__0_n_1),
        .O(\instruction_decode_register_q_reg[2]_0 [12]));
  LUT5 #(
    .INIT(32'hFFFFA820)) 
    mem_reg_0_0_i_20__0
       (.I0(\instruction_decode_register_q_reg[2] ),
        .I1(\pc_register_q_reg[1] ),
        .I2(out[10]),
        .I3(addra[9]),
        .I4(mem_reg_0_0_i_39__0_n_1),
        .O(\instruction_decode_register_q_reg[2]_0 [11]));
  LUT5 #(
    .INIT(32'hFFFFA820)) 
    mem_reg_0_0_i_21__0
       (.I0(\instruction_decode_register_q_reg[2] ),
        .I1(\pc_register_q_reg[1] ),
        .I2(out[9]),
        .I3(addra[8]),
        .I4(mem_reg_0_0_i_40__0_n_1),
        .O(\instruction_decode_register_q_reg[2]_0 [10]));
  LUT5 #(
    .INIT(32'hFFFFA820)) 
    mem_reg_0_0_i_22__0
       (.I0(\instruction_decode_register_q_reg[2] ),
        .I1(\pc_register_q_reg[1] ),
        .I2(out[8]),
        .I3(addra[7]),
        .I4(mem_reg_0_0_i_41__0_n_1),
        .O(\instruction_decode_register_q_reg[2]_0 [9]));
  LUT6 #(
    .INIT(64'h0000000001010100)) 
    mem_reg_0_0_i_23
       (.I0(mem_reg_0_0_i_72_n_1),
        .I1(mem_reg_3_3_0[0]),
        .I2(mem_reg_3_3_0[1]),
        .I3(mem_reg_3_3_0[7]),
        .I4(mem_reg_3_3_0[5]),
        .I5(mem_reg_3_3_0[6]),
        .O(x_alu_sel));
  LUT5 #(
    .INIT(32'hFFFFA820)) 
    mem_reg_0_0_i_23__0
       (.I0(\instruction_decode_register_q_reg[2] ),
        .I1(\pc_register_q_reg[1] ),
        .I2(out[7]),
        .I3(addra[6]),
        .I4(mem_reg_0_0_i_43__0_n_1),
        .O(\instruction_decode_register_q_reg[2]_0 [8]));
  LUT5 #(
    .INIT(32'hFFFFA820)) 
    mem_reg_0_0_i_24__0
       (.I0(\instruction_decode_register_q_reg[2] ),
        .I1(\pc_register_q_reg[1] ),
        .I2(out[6]),
        .I3(mem_reg_3_3_1),
        .I4(mem_reg_0_0_i_44__0_n_1),
        .O(\instruction_decode_register_q_reg[2]_0 [7]));
  LUT5 #(
    .INIT(32'hFFFFA820)) 
    mem_reg_0_0_i_25__0
       (.I0(\instruction_decode_register_q_reg[2] ),
        .I1(\pc_register_q_reg[1] ),
        .I2(out[5]),
        .I3(addra[4]),
        .I4(mem_reg_0_0_i_45__0_n_1),
        .O(\instruction_decode_register_q_reg[2]_0 [6]));
  LUT5 #(
    .INIT(32'hFFFFA820)) 
    mem_reg_0_0_i_26__0
       (.I0(\instruction_decode_register_q_reg[2] ),
        .I1(\pc_register_q_reg[1] ),
        .I2(out[4]),
        .I3(addra[3]),
        .I4(mem_reg_0_0_i_46__0_n_1),
        .O(\instruction_decode_register_q_reg[2]_0 [5]));
  LUT5 #(
    .INIT(32'hFFFFA820)) 
    mem_reg_0_0_i_27__0
       (.I0(\instruction_decode_register_q_reg[2] ),
        .I1(\pc_register_q_reg[1] ),
        .I2(out[3]),
        .I3(addra[2]),
        .I4(mem_reg_0_0_i_48__0_n_1),
        .O(\instruction_decode_register_q_reg[2]_0 [4]));
  LUT5 #(
    .INIT(32'hFFFFA820)) 
    mem_reg_0_0_i_28__0
       (.I0(\instruction_decode_register_q_reg[2] ),
        .I1(\pc_register_q_reg[1] ),
        .I2(out[2]),
        .I3(addra[1]),
        .I4(mem_reg_0_0_i_49__0_n_1),
        .O(\instruction_decode_register_q_reg[2]_0 [3]));
  LUT5 #(
    .INIT(32'hFFFFA820)) 
    mem_reg_0_0_i_29__0
       (.I0(\instruction_decode_register_q_reg[2] ),
        .I1(\pc_register_q_reg[1] ),
        .I2(out[1]),
        .I3(addra[0]),
        .I4(mem_reg_0_0_i_50__0_n_1),
        .O(\instruction_decode_register_q_reg[2]_0 [2]));
  LUT6 #(
    .INIT(64'h2220220002002200)) 
    mem_reg_0_0_i_34__0
       (.I0(\pc_register_q_reg[1] ),
        .I1(\instruction_decode_register_q_reg[2] ),
        .I2(switches_sync),
        .I3(\pc_register_q_reg[31]_0 [12]),
        .I4(br_taken_mux_sel),
        .I5(br_taken_mux_in1[15]),
        .O(mem_reg_0_0_i_34__0_n_1));
  LUT6 #(
    .INIT(64'h2220220002002200)) 
    mem_reg_0_0_i_35__0
       (.I0(\pc_register_q_reg[1] ),
        .I1(\instruction_decode_register_q_reg[2] ),
        .I2(switches_sync),
        .I3(\pc_register_q_reg[31]_0 [11]),
        .I4(br_taken_mux_sel),
        .I5(br_taken_mux_in1[14]),
        .O(mem_reg_0_0_i_35__0_n_1));
  LUT6 #(
    .INIT(64'h2220220002002200)) 
    mem_reg_0_0_i_36__0
       (.I0(\pc_register_q_reg[1] ),
        .I1(\instruction_decode_register_q_reg[2] ),
        .I2(switches_sync),
        .I3(\pc_register_q_reg[31]_0 [10]),
        .I4(br_taken_mux_sel),
        .I5(br_taken_mux_in1[13]),
        .O(mem_reg_0_0_i_36__0_n_1));
  LUT6 #(
    .INIT(64'h2220220002002200)) 
    mem_reg_0_0_i_38__0
       (.I0(\pc_register_q_reg[1] ),
        .I1(\instruction_decode_register_q_reg[2] ),
        .I2(switches_sync),
        .I3(\pc_register_q_reg[31]_0 [9]),
        .I4(br_taken_mux_sel),
        .I5(br_taken_mux_in1[12]),
        .O(mem_reg_0_0_i_38__0_n_1));
  LUT6 #(
    .INIT(64'h2220220002002200)) 
    mem_reg_0_0_i_39__0
       (.I0(\pc_register_q_reg[1] ),
        .I1(\instruction_decode_register_q_reg[2] ),
        .I2(switches_sync),
        .I3(\pc_register_q_reg[31]_0 [8]),
        .I4(br_taken_mux_sel),
        .I5(br_taken_mux_in1[11]),
        .O(mem_reg_0_0_i_39__0_n_1));
  LUT6 #(
    .INIT(64'h2220220002002200)) 
    mem_reg_0_0_i_40__0
       (.I0(\pc_register_q_reg[1] ),
        .I1(\instruction_decode_register_q_reg[2] ),
        .I2(switches_sync),
        .I3(\pc_register_q_reg[31]_0 [7]),
        .I4(br_taken_mux_sel),
        .I5(br_taken_mux_in1[10]),
        .O(mem_reg_0_0_i_40__0_n_1));
  LUT6 #(
    .INIT(64'h2220220002002200)) 
    mem_reg_0_0_i_41__0
       (.I0(\pc_register_q_reg[1] ),
        .I1(\instruction_decode_register_q_reg[2] ),
        .I2(switches_sync),
        .I3(\pc_register_q_reg[31]_0 [6]),
        .I4(br_taken_mux_sel),
        .I5(br_taken_mux_in1[9]),
        .O(mem_reg_0_0_i_41__0_n_1));
  LUT6 #(
    .INIT(64'h2220220002002200)) 
    mem_reg_0_0_i_43__0
       (.I0(\pc_register_q_reg[1] ),
        .I1(\instruction_decode_register_q_reg[2] ),
        .I2(switches_sync),
        .I3(\pc_register_q_reg[31]_0 [5]),
        .I4(br_taken_mux_sel),
        .I5(br_taken_mux_in1[8]),
        .O(mem_reg_0_0_i_43__0_n_1));
  LUT6 #(
    .INIT(64'h2220220002002200)) 
    mem_reg_0_0_i_44__0
       (.I0(\pc_register_q_reg[1] ),
        .I1(\instruction_decode_register_q_reg[2] ),
        .I2(switches_sync),
        .I3(\pc_register_q_reg[31]_0 [4]),
        .I4(br_taken_mux_sel),
        .I5(br_taken_mux_in1[7]),
        .O(mem_reg_0_0_i_44__0_n_1));
  LUT6 #(
    .INIT(64'h2220220002002200)) 
    mem_reg_0_0_i_45__0
       (.I0(\pc_register_q_reg[1] ),
        .I1(\instruction_decode_register_q_reg[2] ),
        .I2(switches_sync),
        .I3(\pc_register_q_reg[31]_0 [3]),
        .I4(br_taken_mux_sel),
        .I5(br_taken_mux_in1[6]),
        .O(mem_reg_0_0_i_45__0_n_1));
  LUT6 #(
    .INIT(64'h2220220002002200)) 
    mem_reg_0_0_i_46__0
       (.I0(\pc_register_q_reg[1] ),
        .I1(\instruction_decode_register_q_reg[2] ),
        .I2(switches_sync),
        .I3(\pc_register_q_reg[31]_0 [2]),
        .I4(br_taken_mux_sel),
        .I5(br_taken_mux_in1[5]),
        .O(mem_reg_0_0_i_46__0_n_1));
  LUT6 #(
    .INIT(64'h2220220002002200)) 
    mem_reg_0_0_i_48__0
       (.I0(\pc_register_q_reg[1] ),
        .I1(\instruction_decode_register_q_reg[2] ),
        .I2(switches_sync),
        .I3(\pc_register_q_reg[31]_0 [1]),
        .I4(br_taken_mux_sel),
        .I5(br_taken_mux_in1[4]),
        .O(mem_reg_0_0_i_48__0_n_1));
  LUT6 #(
    .INIT(64'h2220220002002200)) 
    mem_reg_0_0_i_49__0
       (.I0(\pc_register_q_reg[1] ),
        .I1(\instruction_decode_register_q_reg[2] ),
        .I2(switches_sync),
        .I3(\pc_register_q_reg[31]_0 [0]),
        .I4(br_taken_mux_sel),
        .I5(br_taken_mux_in1[3]),
        .O(mem_reg_0_0_i_49__0_n_1));
  LUT6 #(
    .INIT(64'h2022002200020022)) 
    mem_reg_0_0_i_50__0
       (.I0(\pc_register_q_reg[1] ),
        .I1(\instruction_decode_register_q_reg[2] ),
        .I2(switches_sync),
        .I3(Q[2]),
        .I4(br_taken_mux_sel),
        .I5(br_taken_mux_in1[2]),
        .O(mem_reg_0_0_i_50__0_n_1));
  LUT4 #(
    .INIT(16'hAA9A)) 
    mem_reg_0_0_i_58__0
       (.I0(Q[14]),
        .I1(Q[25]),
        .I2(doutb[11]),
        .I3(nop_mux_sel),
        .O(\pc_register_q_reg[14] [1]));
  LUT4 #(
    .INIT(16'hAA9A)) 
    mem_reg_0_0_i_59__0
       (.I0(Q[13]),
        .I1(Q[25]),
        .I2(doutb[10]),
        .I3(nop_mux_sel),
        .O(\pc_register_q_reg[14] [0]));
  LUT4 #(
    .INIT(16'hAA9A)) 
    mem_reg_0_0_i_63__0
       (.I0(Q[12]),
        .I1(Q[25]),
        .I2(doutb[9]),
        .I3(nop_mux_sel),
        .O(\pc_register_q_reg[12] [2]));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    mem_reg_0_0_i_64
       (.I0(mem_reg_3_3_0[4]),
        .I1(mem_reg_3_3_0[2]),
        .I2(mem_reg_3_3_0[0]),
        .I3(mem_reg_3_3_0[1]),
        .I4(mem_reg_3_3_0[3]),
        .O(\instruction_decode_register_q_reg[6] ));
  LUT4 #(
    .INIT(16'hAA9A)) 
    mem_reg_0_0_i_65
       (.I0(Q[10]),
        .I1(Q[25]),
        .I2(doutb[27]),
        .I3(nop_mux_sel),
        .O(\pc_register_q_reg[12] [1]));
  LUT4 #(
    .INIT(16'hAA9A)) 
    mem_reg_0_0_i_66__0
       (.I0(Q[9]),
        .I1(Q[25]),
        .I2(doutb[26]),
        .I3(nop_mux_sel),
        .O(\pc_register_q_reg[12] [0]));
  LUT6 #(
    .INIT(64'hDFBFDF9DDFBFDFBF)) 
    mem_reg_0_0_i_69
       (.I0(mem_reg_3_3_0[2]),
        .I1(mem_reg_3_3_0[4]),
        .I2(mem_reg_3_3_0[3]),
        .I3(mem_reg_3_3_0[0]),
        .I4(mem_reg_3_3_0[7]),
        .I5(mem_reg_3_3_0[6]),
        .O(\instruction_decode_register_q_reg[4] ));
  LUT4 #(
    .INIT(16'hAA9A)) 
    mem_reg_0_0_i_69__0
       (.I0(Q[8]),
        .I1(Q[25]),
        .I2(doutb[25]),
        .I3(nop_mux_sel),
        .O(\pc_register_q_reg[8] [3]));
  LUT4 #(
    .INIT(16'hAA9A)) 
    mem_reg_0_0_i_70
       (.I0(Q[7]),
        .I1(Q[25]),
        .I2(doutb[24]),
        .I3(nop_mux_sel),
        .O(\pc_register_q_reg[8] [2]));
  LUT4 #(
    .INIT(16'hAA9A)) 
    mem_reg_0_0_i_71__0
       (.I0(Q[6]),
        .I1(Q[25]),
        .I2(doutb[23]),
        .I3(nop_mux_sel),
        .O(\pc_register_q_reg[8] [1]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_0_i_72
       (.I0(mem_reg_3_3_0[4]),
        .I1(mem_reg_3_3_0[2]),
        .O(mem_reg_0_0_i_72_n_1));
  LUT4 #(
    .INIT(16'hAA9A)) 
    mem_reg_0_0_i_72__0
       (.I0(Q[5]),
        .I1(Q[25]),
        .I2(doutb[22]),
        .I3(nop_mux_sel),
        .O(\pc_register_q_reg[8] [0]));
  LUT4 #(
    .INIT(16'hFB04)) 
    mem_reg_0_0_i_88
       (.I0(Q[25]),
        .I1(doutb[28]),
        .I2(nop_mux_sel),
        .I3(Q[13]),
        .O(\pc_register_q_reg[30] [1]));
  LUT4 #(
    .INIT(16'hFB04)) 
    mem_reg_0_0_i_89
       (.I0(Q[25]),
        .I1(doutb[28]),
        .I2(nop_mux_sel),
        .I3(Q[12]),
        .O(\pc_register_q_reg[30] [0]));
  LUT4 #(
    .INIT(16'hAA9A)) 
    mem_reg_0_0_i_90
       (.I0(Q[11]),
        .I1(Q[25]),
        .I2(doutb[4]),
        .I3(nop_mux_sel),
        .O(S[3]));
  LUT4 #(
    .INIT(16'hAA9A)) 
    mem_reg_0_0_i_91__0
       (.I0(Q[10]),
        .I1(Q[25]),
        .I2(doutb[27]),
        .I3(nop_mux_sel),
        .O(S[2]));
  LUT4 #(
    .INIT(16'hAA9A)) 
    mem_reg_0_0_i_92
       (.I0(Q[9]),
        .I1(Q[25]),
        .I2(doutb[26]),
        .I3(nop_mux_sel),
        .O(S[1]));
  LUT4 #(
    .INIT(16'hAA9A)) 
    mem_reg_0_0_i_93
       (.I0(Q[8]),
        .I1(Q[25]),
        .I2(doutb[25]),
        .I3(nop_mux_sel),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hAA9A)) 
    mem_reg_0_0_i_94
       (.I0(Q[7]),
        .I1(Q[25]),
        .I2(doutb[24]),
        .I3(nop_mux_sel),
        .O(\pc_register_q_reg[7] [3]));
  LUT4 #(
    .INIT(16'hAA9A)) 
    mem_reg_0_0_i_95
       (.I0(Q[6]),
        .I1(Q[25]),
        .I2(doutb[23]),
        .I3(nop_mux_sel),
        .O(\pc_register_q_reg[7] [2]));
  LUT4 #(
    .INIT(16'hAA9A)) 
    mem_reg_0_0_i_96
       (.I0(Q[5]),
        .I1(Q[25]),
        .I2(doutb[22]),
        .I3(nop_mux_sel),
        .O(\pc_register_q_reg[7] [1]));
  LUT4 #(
    .INIT(16'hAA9A)) 
    mem_reg_0_0_i_97__0
       (.I0(Q[4]),
        .I1(Q[25]),
        .I2(doutb[8]),
        .I3(nop_mux_sel),
        .O(\pc_register_q_reg[7] [0]));
  LUT4 #(
    .INIT(16'hAA9A)) 
    mem_reg_0_0_i_98
       (.I0(Q[3]),
        .I1(Q[25]),
        .I2(doutb[7]),
        .I3(nop_mux_sel),
        .O(\pc_register_q_reg[3] [2]));
  LUT4 #(
    .INIT(16'hAA9A)) 
    mem_reg_0_0_i_99
       (.I0(Q[2]),
        .I1(Q[25]),
        .I2(doutb[6]),
        .I3(nop_mux_sel),
        .O(\pc_register_q_reg[3] [1]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    mem_reg_0_1
       (.ADDRARDADDR({\<const1> ,addra[13:6],ADDRARDADDR,addra[4:0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\instruction_decode_register_q_reg[2]_0 [15:2],\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,imem_dina[3:2]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(doutb[1:0]),
        .ENARDEN(imem_ena),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,WEA[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    mem_reg_0_2
       (.ADDRARDADDR({\<const1> ,addra[13:6],ADDRARDADDR,addra[4:0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\instruction_decode_register_q_reg[2]_0 [15:2],\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,imem_dina[5:4]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO({doutb[2],imem_doutb[4]}),
        .ENARDEN(imem_ena),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,WEA[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    mem_reg_0_3
       (.ADDRARDADDR({\<const1> ,addra[13:6],ADDRARDADDR,addra[4:0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\instruction_decode_register_q_reg[2]_0 [15:2],\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,imem_dina[7:6]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(doutb[4:3]),
        .ENARDEN(imem_ena),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,WEA[1]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    mem_reg_1_0
       (.ADDRARDADDR({\<const1> ,addra[13:6],ADDRARDADDR,addra[4:0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\instruction_decode_register_q_reg[2]_0 [15:2],\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,imem_dina[9:8]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(doutb[6:5]),
        .ENARDEN(imem_ena),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_1_2_0[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    mem_reg_1_1
       (.ADDRARDADDR({\<const1> ,addra[13:6],ADDRARDADDR,addra[4:0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\instruction_decode_register_q_reg[2]_0 [15:2],\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,imem_dina[11:10]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(doutb[8:7]),
        .ENARDEN(imem_ena),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_1_2_0[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    mem_reg_1_2
       (.ADDRARDADDR({\<const1> ,addra[13:6],ADDRARDADDR,addra[4:0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\instruction_decode_register_q_reg[2]_0 [15:2],\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,imem_dina[13:12]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(doutb[10:9]),
        .ENARDEN(imem_ena),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_1_2_0[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    mem_reg_1_3
       (.ADDRARDADDR({\<const1> ,addra[13:6],ADDRARDADDR,addra[4:0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\instruction_decode_register_q_reg[2]_0 [15:2],\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,imem_dina[15:14]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(doutb[12:11]),
        .ENARDEN(imem_ena),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_1_2_0[1]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    mem_reg_2_0
       (.ADDRARDADDR({\<const1> ,addra[13:6],ADDRARDADDR,addra[4:0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\instruction_decode_register_q_reg[2]_0 [15:2],\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,imem_dina[17:16]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(doutb[14:13]),
        .ENARDEN(imem_ena),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_2_2_0[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "19" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    mem_reg_2_1
       (.ADDRARDADDR({\<const1> ,addra[13:6],ADDRARDADDR,addra[4:0],\<const1> }),
        .ADDRBWRADDR({\<const1> ,\instruction_decode_register_q_reg[2]_0 [15:2],\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,imem_dina[19:18]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(doutb[16:15]),
        .ENARDEN(imem_ena),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_2_2_0[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "21" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    mem_reg_2_2
       (.ADDRARDADDR({\<const1> ,addra,\<const1> }),
        .ADDRBWRADDR({\<const1> ,\instruction_decode_register_q_reg[2]_0 [15:2],\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,imem_dina[21:20]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(doutb[18:17]),
        .ENARDEN(imem_ena),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_2_2_0[0]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    mem_reg_2_3
       (.ADDRARDADDR({\<const1> ,addra,\<const1> }),
        .ADDRBWRADDR({\<const1> ,\instruction_decode_register_q_reg[2]_0 [15:2],\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,imem_dina[23:22]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(doutb[20:19]),
        .ENARDEN(imem_ena),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_2_2_0[1]}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "25" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    mem_reg_3_0
       (.ADDRARDADDR({\<const1> ,addra,\<const1> }),
        .ADDRBWRADDR({\<const1> ,\instruction_decode_register_q_reg[2]_0 [15:2],\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,imem_dina[25:24]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(doutb[22:21]),
        .ENARDEN(imem_ena),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_3_1_0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "27" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    mem_reg_3_1
       (.ADDRARDADDR({\<const1> ,addra,\<const1> }),
        .ADDRBWRADDR({\<const1> ,\instruction_decode_register_q_reg[2]_0 [15:2],\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,imem_dina[27:26]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(doutb[24:23]),
        .ENARDEN(imem_ena),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_3_1_0}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "29" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    mem_reg_3_2
       (.ADDRARDADDR({\<const1> ,addra,\<const1> }),
        .ADDRBWRADDR({\<const1> ,\instruction_decode_register_q_reg[2]_0 [15:2],\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,imem_dina[29:28]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(doutb[26:25]),
        .ENARDEN(imem_ena),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_3_3_2}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-15 {cell *THIS*} {string {address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.}}} {SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "RETARGET" *) 
  (* RTL_RAM_BITS = "524288" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    mem_reg_3_3
       (.ADDRARDADDR({\<const1> ,addra,\<const1> }),
        .ADDRBWRADDR({\<const1> ,\instruction_decode_register_q_reg[2]_0 [15:2],\<const1> }),
        .CASCADEINA(\<const1> ),
        .CASCADEINB(\<const1> ),
        .CLKARDCLK(cpu_clk),
        .CLKBWRCLK(cpu_clk),
        .DIADI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,imem_dina[31:30]}),
        .DIBDI({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const1> ,\<const1> }),
        .DIPADIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DIPBDIP({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .DOBDO(doutb[28:27]),
        .ENARDEN(imem_ena),
        .ENBWREN(\<const1> ),
        .REGCEAREGCE(\<const0> ),
        .REGCEB(\<const0> ),
        .RSTRAMARSTRAM(\<const0> ),
        .RSTRAMB(\<const0> ),
        .RSTREGARSTREG(\<const0> ),
        .RSTREGB(\<const0> ),
        .WEA({GND_2,GND_2,GND_2,mem_reg_3_3_2}),
        .WEBWE({\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> ,\<const0> }));
  LUT6 #(
    .INIT(64'h2200220022002202)) 
    out_i_10__0
       (.I0(out_i_25__0_n_1),
        .I1(nop_mux_sel),
        .I2(doutb[1]),
        .I3(Q[25]),
        .I4(imem_doutb[4]),
        .I5(doutb[0]),
        .O(is_br_guess));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    out_i_12__0
       (.I0(out_i_25__0_n_1),
        .I1(doutb[0]),
        .I2(nop_mux_sel),
        .I3(imem_doutb[4]),
        .I4(Q[25]),
        .I5(doutb[1]),
        .O(mem_reg_0_1_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    out_i_13
       (.I0(mem_reg_3_3_0[3]),
        .I1(mem_reg_3_3_0[2]),
        .I2(mem_reg_3_3_0[4]),
        .I3(mem_reg_3_3_0[1]),
        .O(out_i_13_n_1));
  LUT4 #(
    .INIT(16'hAA9A)) 
    out_i_14
       (.I0(Q[23]),
        .I1(Q[25]),
        .I2(doutb[28]),
        .I3(nop_mux_sel),
        .O(\pc_register_q_reg[28] [3]));
  LUT4 #(
    .INIT(16'hAA9A)) 
    out_i_15
       (.I0(Q[22]),
        .I1(Q[25]),
        .I2(doutb[28]),
        .I3(nop_mux_sel),
        .O(\pc_register_q_reg[28] [2]));
  LUT4 #(
    .INIT(16'hAA9A)) 
    out_i_16
       (.I0(Q[21]),
        .I1(Q[25]),
        .I2(doutb[28]),
        .I3(nop_mux_sel),
        .O(\pc_register_q_reg[28] [1]));
  LUT4 #(
    .INIT(16'hAA9A)) 
    out_i_17__0
       (.I0(Q[20]),
        .I1(Q[25]),
        .I2(doutb[28]),
        .I3(nop_mux_sel),
        .O(\pc_register_q_reg[28] [0]));
  LUT4 #(
    .INIT(16'h0020)) 
    out_i_25__0
       (.I0(doutb[3]),
        .I1(Q[25]),
        .I2(doutb[2]),
        .I3(nop_mux_sel),
        .O(out_i_25__0_n_1));
  LUT6 #(
    .INIT(64'h4544454545454544)) 
    out_i_4
       (.I0(cpu_reset),
        .I1(mem_reg_0_1_0),
        .I2(out_i_13_n_1),
        .I3(mem_reg_3_3_0[0]),
        .I4(br_pred_taken_register_q),
        .I5(br_taken_check),
        .O(\instruction_decode_register_q_reg[2] ));
  LUT4 #(
    .INIT(16'hAA9A)) 
    out_i_6
       (.I0(Q[26]),
        .I1(Q[25]),
        .I2(doutb[28]),
        .I3(nop_mux_sel),
        .O(\pc_register_q_reg[31] [2]));
  LUT3 #(
    .INIT(8'hAE)) 
    out_i_7
       (.I0(Q[25]),
        .I1(doutb[28]),
        .I2(nop_mux_sel),
        .O(\pc_register_q_reg[31] [1]));
  LUT4 #(
    .INIT(16'hAA9A)) 
    out_i_8
       (.I0(Q[24]),
        .I1(Q[25]),
        .I2(doutb[28]),
        .I3(nop_mux_sel),
        .O(\pc_register_q_reg[31] [0]));
  LUT5 #(
    .INIT(32'hFFFFA820)) 
    \pc_register_q[0]_i_1 
       (.I0(\instruction_decode_register_q_reg[2] ),
        .I1(\pc_register_q_reg[1] ),
        .I2(Q[0]),
        .I3(pc_mux_in3[0]),
        .I4(\pc_register_q[0]_i_2_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_0 [0]));
  LUT6 #(
    .INIT(64'h2220220002002200)) 
    \pc_register_q[0]_i_2 
       (.I0(\pc_register_q_reg[1] ),
        .I1(\instruction_decode_register_q_reg[2] ),
        .I2(switches_sync),
        .I3(Q[0]),
        .I4(br_taken_mux_sel),
        .I5(br_taken_mux_in1[0]),
        .O(\pc_register_q[0]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFA820)) 
    \pc_register_q[16]_i_1 
       (.I0(\instruction_decode_register_q_reg[2] ),
        .I1(\pc_register_q_reg[1] ),
        .I2(out[15]),
        .I3(pc_mux_in3[2]),
        .I4(\pc_register_q[16]_i_2_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_0 [16]));
  LUT6 #(
    .INIT(64'h2220220002002200)) 
    \pc_register_q[16]_i_2 
       (.I0(\pc_register_q_reg[1] ),
        .I1(\instruction_decode_register_q_reg[2] ),
        .I2(switches_sync),
        .I3(\pc_register_q_reg[31]_0 [13]),
        .I4(br_taken_mux_sel),
        .I5(br_taken_mux_in1[16]),
        .O(\pc_register_q[16]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFA820)) 
    \pc_register_q[17]_i_1 
       (.I0(\instruction_decode_register_q_reg[2] ),
        .I1(\pc_register_q_reg[1] ),
        .I2(out[16]),
        .I3(pc_mux_in3[3]),
        .I4(\pc_register_q[17]_i_2_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_0 [17]));
  LUT6 #(
    .INIT(64'h2220220002002200)) 
    \pc_register_q[17]_i_2 
       (.I0(\pc_register_q_reg[1] ),
        .I1(\instruction_decode_register_q_reg[2] ),
        .I2(switches_sync),
        .I3(\pc_register_q_reg[31]_0 [14]),
        .I4(br_taken_mux_sel),
        .I5(br_taken_mux_in1[17]),
        .O(\pc_register_q[17]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFA820)) 
    \pc_register_q[18]_i_1 
       (.I0(\instruction_decode_register_q_reg[2] ),
        .I1(\pc_register_q_reg[1] ),
        .I2(out[17]),
        .I3(pc_mux_in3[4]),
        .I4(\pc_register_q[18]_i_2_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_0 [18]));
  LUT6 #(
    .INIT(64'h2220220002002200)) 
    \pc_register_q[18]_i_2 
       (.I0(\pc_register_q_reg[1] ),
        .I1(\instruction_decode_register_q_reg[2] ),
        .I2(switches_sync),
        .I3(\pc_register_q_reg[31]_0 [15]),
        .I4(br_taken_mux_sel),
        .I5(br_taken_mux_in1[18]),
        .O(\pc_register_q[18]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFA820)) 
    \pc_register_q[19]_i_1 
       (.I0(\instruction_decode_register_q_reg[2] ),
        .I1(\pc_register_q_reg[1] ),
        .I2(out[18]),
        .I3(pc_mux_in3[5]),
        .I4(\pc_register_q[19]_i_2_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_0 [19]));
  LUT6 #(
    .INIT(64'h2220220002002200)) 
    \pc_register_q[19]_i_2 
       (.I0(\pc_register_q_reg[1] ),
        .I1(\instruction_decode_register_q_reg[2] ),
        .I2(switches_sync),
        .I3(\pc_register_q_reg[31]_0 [16]),
        .I4(br_taken_mux_sel),
        .I5(br_taken_mux_in1[19]),
        .O(\pc_register_q[19]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFA820)) 
    \pc_register_q[1]_i_1 
       (.I0(\instruction_decode_register_q_reg[2] ),
        .I1(\pc_register_q_reg[1] ),
        .I2(out[0]),
        .I3(pc_mux_in3[1]),
        .I4(\pc_register_q[1]_i_2_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_0 [1]));
  LUT6 #(
    .INIT(64'h2220220002002200)) 
    \pc_register_q[1]_i_2 
       (.I0(\pc_register_q_reg[1] ),
        .I1(\instruction_decode_register_q_reg[2] ),
        .I2(switches_sync),
        .I3(Q[1]),
        .I4(br_taken_mux_sel),
        .I5(br_taken_mux_in1[1]),
        .O(\pc_register_q[1]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFA820)) 
    \pc_register_q[20]_i_1 
       (.I0(\instruction_decode_register_q_reg[2] ),
        .I1(\pc_register_q_reg[1] ),
        .I2(out[19]),
        .I3(pc_mux_in3[6]),
        .I4(\pc_register_q[20]_i_3_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_0 [20]));
  LUT6 #(
    .INIT(64'h2220220002002200)) 
    \pc_register_q[20]_i_3 
       (.I0(\pc_register_q_reg[1] ),
        .I1(\instruction_decode_register_q_reg[2] ),
        .I2(switches_sync),
        .I3(\pc_register_q_reg[31]_0 [17]),
        .I4(br_taken_mux_sel),
        .I5(br_taken_mux_in1[20]),
        .O(\pc_register_q[20]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'hAA9A)) 
    \pc_register_q[20]_i_4 
       (.I0(Q[15]),
        .I1(Q[25]),
        .I2(doutb[28]),
        .I3(nop_mux_sel),
        .O(\pc_register_q_reg[20] ));
  LUT5 #(
    .INIT(32'hFFFFA820)) 
    \pc_register_q[21]_i_1 
       (.I0(\instruction_decode_register_q_reg[2] ),
        .I1(\pc_register_q_reg[1] ),
        .I2(out[20]),
        .I3(pc_mux_in3[7]),
        .I4(\pc_register_q[21]_i_2_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_0 [21]));
  LUT6 #(
    .INIT(64'h2220220002002200)) 
    \pc_register_q[21]_i_2 
       (.I0(\pc_register_q_reg[1] ),
        .I1(\instruction_decode_register_q_reg[2] ),
        .I2(switches_sync),
        .I3(\pc_register_q_reg[31]_0 [18]),
        .I4(br_taken_mux_sel),
        .I5(br_taken_mux_in1[21]),
        .O(\pc_register_q[21]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFA820)) 
    \pc_register_q[22]_i_1 
       (.I0(\instruction_decode_register_q_reg[2] ),
        .I1(\pc_register_q_reg[1] ),
        .I2(out[21]),
        .I3(pc_mux_in3[8]),
        .I4(\pc_register_q[22]_i_2_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_0 [22]));
  LUT6 #(
    .INIT(64'h2220220002002200)) 
    \pc_register_q[22]_i_2 
       (.I0(\pc_register_q_reg[1] ),
        .I1(\instruction_decode_register_q_reg[2] ),
        .I2(switches_sync),
        .I3(\pc_register_q_reg[31]_0 [19]),
        .I4(br_taken_mux_sel),
        .I5(br_taken_mux_in1[22]),
        .O(\pc_register_q[22]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFA820)) 
    \pc_register_q[23]_i_1 
       (.I0(\instruction_decode_register_q_reg[2] ),
        .I1(\pc_register_q_reg[1] ),
        .I2(out[22]),
        .I3(pc_mux_in3[9]),
        .I4(\pc_register_q[23]_i_2_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_0 [23]));
  LUT6 #(
    .INIT(64'h2220220002002200)) 
    \pc_register_q[23]_i_2 
       (.I0(\pc_register_q_reg[1] ),
        .I1(\instruction_decode_register_q_reg[2] ),
        .I2(switches_sync),
        .I3(\pc_register_q_reg[31]_0 [20]),
        .I4(br_taken_mux_sel),
        .I5(br_taken_mux_in1[23]),
        .O(\pc_register_q[23]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFA820)) 
    \pc_register_q[24]_i_1 
       (.I0(\instruction_decode_register_q_reg[2] ),
        .I1(\pc_register_q_reg[1] ),
        .I2(out[23]),
        .I3(pc_mux_in3[10]),
        .I4(\pc_register_q[24]_i_3_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_0 [24]));
  LUT6 #(
    .INIT(64'h2220220002002200)) 
    \pc_register_q[24]_i_3 
       (.I0(\pc_register_q_reg[1] ),
        .I1(\instruction_decode_register_q_reg[2] ),
        .I2(switches_sync),
        .I3(\pc_register_q_reg[31]_0 [21]),
        .I4(br_taken_mux_sel),
        .I5(br_taken_mux_in1[24]),
        .O(\pc_register_q[24]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'hAA9A)) 
    \pc_register_q[24]_i_4 
       (.I0(Q[19]),
        .I1(Q[25]),
        .I2(doutb[28]),
        .I3(nop_mux_sel),
        .O(\pc_register_q_reg[24] [3]));
  LUT4 #(
    .INIT(16'hAA9A)) 
    \pc_register_q[24]_i_5 
       (.I0(Q[18]),
        .I1(Q[25]),
        .I2(doutb[28]),
        .I3(nop_mux_sel),
        .O(\pc_register_q_reg[24] [2]));
  LUT4 #(
    .INIT(16'hAA9A)) 
    \pc_register_q[24]_i_6 
       (.I0(Q[17]),
        .I1(Q[25]),
        .I2(doutb[28]),
        .I3(nop_mux_sel),
        .O(\pc_register_q_reg[24] [1]));
  LUT4 #(
    .INIT(16'hAA9A)) 
    \pc_register_q[24]_i_7 
       (.I0(Q[16]),
        .I1(Q[25]),
        .I2(doutb[28]),
        .I3(nop_mux_sel),
        .O(\pc_register_q_reg[24] [0]));
  LUT5 #(
    .INIT(32'hFFFFA820)) 
    \pc_register_q[25]_i_1 
       (.I0(\instruction_decode_register_q_reg[2] ),
        .I1(\pc_register_q_reg[1] ),
        .I2(out[24]),
        .I3(pc_mux_in3[11]),
        .I4(\pc_register_q[25]_i_2_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_0 [25]));
  LUT6 #(
    .INIT(64'h2220220002002200)) 
    \pc_register_q[25]_i_2 
       (.I0(\pc_register_q_reg[1] ),
        .I1(\instruction_decode_register_q_reg[2] ),
        .I2(switches_sync),
        .I3(\pc_register_q_reg[31]_0 [22]),
        .I4(br_taken_mux_sel),
        .I5(br_taken_mux_in1[25]),
        .O(\pc_register_q[25]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFA820)) 
    \pc_register_q[26]_i_1 
       (.I0(\instruction_decode_register_q_reg[2] ),
        .I1(\pc_register_q_reg[1] ),
        .I2(out[25]),
        .I3(pc_mux_in3[12]),
        .I4(\pc_register_q[26]_i_2_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_0 [26]));
  LUT6 #(
    .INIT(64'h2220220002002200)) 
    \pc_register_q[26]_i_2 
       (.I0(\pc_register_q_reg[1] ),
        .I1(\instruction_decode_register_q_reg[2] ),
        .I2(switches_sync),
        .I3(\pc_register_q_reg[31]_0 [23]),
        .I4(br_taken_mux_sel),
        .I5(br_taken_mux_in1[26]),
        .O(\pc_register_q[26]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFA820)) 
    \pc_register_q[27]_i_1 
       (.I0(\instruction_decode_register_q_reg[2] ),
        .I1(\pc_register_q_reg[1] ),
        .I2(out[26]),
        .I3(pc_mux_in3[13]),
        .I4(\pc_register_q[27]_i_2_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_0 [27]));
  LUT6 #(
    .INIT(64'h2220220002002200)) 
    \pc_register_q[27]_i_2 
       (.I0(\pc_register_q_reg[1] ),
        .I1(\instruction_decode_register_q_reg[2] ),
        .I2(switches_sync),
        .I3(\pc_register_q_reg[31]_0 [24]),
        .I4(br_taken_mux_sel),
        .I5(br_taken_mux_in1[27]),
        .O(\pc_register_q[27]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFA820)) 
    \pc_register_q[28]_i_1 
       (.I0(\instruction_decode_register_q_reg[2] ),
        .I1(\pc_register_q_reg[1] ),
        .I2(out[27]),
        .I3(pc_mux_in3[14]),
        .I4(\pc_register_q[28]_i_2_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_0 [28]));
  LUT6 #(
    .INIT(64'h2220220002002200)) 
    \pc_register_q[28]_i_2 
       (.I0(\pc_register_q_reg[1] ),
        .I1(\instruction_decode_register_q_reg[2] ),
        .I2(switches_sync),
        .I3(\pc_register_q_reg[31]_0 [25]),
        .I4(br_taken_mux_sel),
        .I5(br_taken_mux_in1[28]),
        .O(\pc_register_q[28]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFA820)) 
    \pc_register_q[29]_i_1 
       (.I0(\instruction_decode_register_q_reg[2] ),
        .I1(\pc_register_q_reg[1] ),
        .I2(out[28]),
        .I3(pc_mux_in3[15]),
        .I4(\pc_register_q[29]_i_2_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_0 [29]));
  LUT6 #(
    .INIT(64'h2220220002002200)) 
    \pc_register_q[29]_i_2 
       (.I0(\pc_register_q_reg[1] ),
        .I1(\instruction_decode_register_q_reg[2] ),
        .I2(switches_sync),
        .I3(\pc_register_q_reg[31]_0 [26]),
        .I4(br_taken_mux_sel),
        .I5(br_taken_mux_in1[29]),
        .O(\pc_register_q[29]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFA820)) 
    \pc_register_q[31]_i_1 
       (.I0(\instruction_decode_register_q_reg[2] ),
        .I1(\pc_register_q_reg[1] ),
        .I2(out[29]),
        .I3(pc_mux_in3[16]),
        .I4(\pc_register_q[31]_i_2_n_1 ),
        .O(\instruction_decode_register_q_reg[2]_0 [30]));
  LUT6 #(
    .INIT(64'h2220220002002200)) 
    \pc_register_q[31]_i_2 
       (.I0(\pc_register_q_reg[1] ),
        .I1(\instruction_decode_register_q_reg[2] ),
        .I2(switches_sync),
        .I3(\pc_register_q_reg[31]_0 [27]),
        .I4(br_taken_mux_sel),
        .I5(br_taken_mux_in1[30]),
        .O(\pc_register_q[31]_i_2_n_1 ));
endmodule

module reg_file
   (mem_reg_2_0,
    mem_reg_2_0_0,
    mem_reg_2_0_1,
    mem_reg_2_0_2,
    mem_reg_2_0_3,
    mem_reg_2_0_4,
    mem_reg_2_0_5,
    mem_reg_2_0_6,
    mem_reg_2_0_7,
    mem_reg_2_0_8,
    mem_reg_2_0_9,
    mem_reg_2_0_10,
    mem_reg_2_0_11,
    mem_reg_2_0_12,
    mem_reg_2_0_13,
    mem_reg_2_0_14,
    mem_reg_2_0_15,
    mem_reg_2_0_16,
    mem_reg_2_0_17,
    mem_reg_2_0_18,
    mem_reg_2_0_19,
    mem_reg_2_0_20,
    mem_reg_2_0_21,
    mem_reg_2_0_22,
    mem_reg_2_0_23,
    mem_reg_2_0_24,
    mem_reg_2_0_25,
    mem_reg_2_0_26,
    mem_reg_2_0_27,
    mem_reg_2_0_28,
    mem_reg_2_0_29,
    mem_reg_2_0_30,
    mem_reg_2_0_31,
    mem_reg_2_0_32,
    mem_reg_2_0_33,
    mem_reg_2_0_34,
    mem_reg_2_0_35,
    mem_reg_2_0_36,
    mem_reg_2_0_37,
    mem_reg_2_0_38,
    mem_reg_2_0_39,
    mem_reg_2_0_40,
    mem_reg_2_0_41,
    mem_reg_2_0_42,
    mem_reg_2_0_43,
    mem_reg_2_0_44,
    mem_reg_2_0_45,
    mem_reg_2_0_46,
    mem_reg_2_0_47,
    mem_reg_2_0_48,
    mem_reg_2_0_49,
    mem_reg_2_0_50,
    mem_reg_2_0_51,
    mem_reg_2_0_52,
    mem_reg_2_0_53,
    mem_reg_2_0_54,
    mem_reg_2_0_55,
    mem_reg_2_0_56,
    mem_reg_2_0_57,
    mem_reg_2_0_58,
    mem_reg_2_0_59,
    mem_reg_2_0_60,
    mem_reg_2_0_61,
    mem_reg_2_0_62,
    mem_reg_2_2,
    mem_reg_2_2_0,
    mem_reg_2_2_1,
    mem_reg_2_2_2,
    mem_reg_2_2_3,
    mem_reg_2_2_4,
    mem_reg_2_2_5,
    mem_reg_2_2_6,
    mem_reg_2_2_7,
    mem_reg_2_2_8,
    mem_reg_2_2_9,
    mem_reg_2_2_10,
    mem_reg_2_2_11,
    mem_reg_2_2_12,
    mem_reg_2_2_13,
    mem_reg_2_2_14,
    mem_reg_2_2_15,
    mem_reg_2_2_16,
    mem_reg_2_2_17,
    mem_reg_2_2_18,
    mem_reg_2_2_19,
    mem_reg_2_2_20,
    mem_reg_2_2_21,
    mem_reg_2_2_22,
    mem_reg_2_2_23,
    mem_reg_2_2_24,
    mem_reg_2_2_25,
    mem_reg_2_2_26,
    mem_reg_2_2_27,
    mem_reg_2_2_28,
    mem_reg_2_2_29,
    mem_reg_2_2_30,
    mem_reg_2_2_31,
    mem_reg_2_2_32,
    mem_reg_2_2_33,
    mem_reg_2_2_34,
    mem_reg_2_2_35,
    mem_reg_2_2_36,
    mem_reg_2_2_37,
    mem_reg_2_2_38,
    mem_reg_2_2_39,
    mem_reg_2_2_40,
    mem_reg_2_2_41,
    mem_reg_2_2_42,
    mem_reg_2_2_43,
    mem_reg_2_2_44,
    mem_reg_2_2_45,
    mem_reg_2_2_46,
    mem_reg_2_2_47,
    mem_reg_2_2_48,
    mem_reg_2_2_49,
    mem_reg_2_2_50,
    mem_reg_2_2_51,
    mem_reg_2_2_52,
    mem_reg_2_2_53,
    mem_reg_2_2_54,
    mem_reg_2_2_55,
    mem_reg_2_2_56,
    mem_reg_2_2_57,
    mem_reg_2_2_58,
    mem_reg_2_2_59,
    mem_reg_2_2_60,
    mem_reg_2_2_61,
    mem_reg_2_2_62,
    Q,
    D,
    cpu_clk,
    \rs1_register_q_reg[0] ,
    \rs1_register_q_reg[31]_i_3_0 ,
    \rs1_register_q_reg[10]_i_7_0 ,
    \rs1_register_q_reg[10]_i_7_1 ,
    \rs1_register_q_reg[21]_i_5_0 ,
    \rs1_register_q_reg[21]_i_5_1 ,
    \rs1_register_q_reg[31]_i_7_0 ,
    \rs1_register_q_reg[31]_i_7_1 ,
    \rs1_register_q_reg[31]_i_7_2 ,
    \rs1_register_q_reg[31]_i_7_3 ,
    \rs2_register_q_reg[0] ,
    \rs2_register_q_reg[31]_i_3_0 ,
    \rs2_register_q_reg[10]_i_7_0 ,
    \rs2_register_q_reg[10]_i_7_1 ,
    \rs2_register_q_reg[21]_i_5_0 ,
    \rs2_register_q_reg[21]_i_5_1 ,
    \rs2_register_q_reg[31]_i_7_0 ,
    \rs2_register_q_reg[31]_i_7_1 ,
    \rs2_register_q_reg[31]_i_7_2 ,
    \rs2_register_q_reg[31]_i_7_3 );
  output mem_reg_2_0;
  output mem_reg_2_0_0;
  output mem_reg_2_0_1;
  output mem_reg_2_0_2;
  output mem_reg_2_0_3;
  output mem_reg_2_0_4;
  output mem_reg_2_0_5;
  output mem_reg_2_0_6;
  output mem_reg_2_0_7;
  output mem_reg_2_0_8;
  output mem_reg_2_0_9;
  output mem_reg_2_0_10;
  output mem_reg_2_0_11;
  output mem_reg_2_0_12;
  output mem_reg_2_0_13;
  output mem_reg_2_0_14;
  output mem_reg_2_0_15;
  output mem_reg_2_0_16;
  output mem_reg_2_0_17;
  output mem_reg_2_0_18;
  output mem_reg_2_0_19;
  output mem_reg_2_0_20;
  output mem_reg_2_0_21;
  output mem_reg_2_0_22;
  output mem_reg_2_0_23;
  output mem_reg_2_0_24;
  output mem_reg_2_0_25;
  output mem_reg_2_0_26;
  output mem_reg_2_0_27;
  output mem_reg_2_0_28;
  output mem_reg_2_0_29;
  output mem_reg_2_0_30;
  output mem_reg_2_0_31;
  output mem_reg_2_0_32;
  output mem_reg_2_0_33;
  output mem_reg_2_0_34;
  output mem_reg_2_0_35;
  output mem_reg_2_0_36;
  output mem_reg_2_0_37;
  output mem_reg_2_0_38;
  output mem_reg_2_0_39;
  output mem_reg_2_0_40;
  output mem_reg_2_0_41;
  output mem_reg_2_0_42;
  output mem_reg_2_0_43;
  output mem_reg_2_0_44;
  output mem_reg_2_0_45;
  output mem_reg_2_0_46;
  output mem_reg_2_0_47;
  output mem_reg_2_0_48;
  output mem_reg_2_0_49;
  output mem_reg_2_0_50;
  output mem_reg_2_0_51;
  output mem_reg_2_0_52;
  output mem_reg_2_0_53;
  output mem_reg_2_0_54;
  output mem_reg_2_0_55;
  output mem_reg_2_0_56;
  output mem_reg_2_0_57;
  output mem_reg_2_0_58;
  output mem_reg_2_0_59;
  output mem_reg_2_0_60;
  output mem_reg_2_0_61;
  output mem_reg_2_0_62;
  output mem_reg_2_2;
  output mem_reg_2_2_0;
  output mem_reg_2_2_1;
  output mem_reg_2_2_2;
  output mem_reg_2_2_3;
  output mem_reg_2_2_4;
  output mem_reg_2_2_5;
  output mem_reg_2_2_6;
  output mem_reg_2_2_7;
  output mem_reg_2_2_8;
  output mem_reg_2_2_9;
  output mem_reg_2_2_10;
  output mem_reg_2_2_11;
  output mem_reg_2_2_12;
  output mem_reg_2_2_13;
  output mem_reg_2_2_14;
  output mem_reg_2_2_15;
  output mem_reg_2_2_16;
  output mem_reg_2_2_17;
  output mem_reg_2_2_18;
  output mem_reg_2_2_19;
  output mem_reg_2_2_20;
  output mem_reg_2_2_21;
  output mem_reg_2_2_22;
  output mem_reg_2_2_23;
  output mem_reg_2_2_24;
  output mem_reg_2_2_25;
  output mem_reg_2_2_26;
  output mem_reg_2_2_27;
  output mem_reg_2_2_28;
  output mem_reg_2_2_29;
  output mem_reg_2_2_30;
  output mem_reg_2_2_31;
  output mem_reg_2_2_32;
  output mem_reg_2_2_33;
  output mem_reg_2_2_34;
  output mem_reg_2_2_35;
  output mem_reg_2_2_36;
  output mem_reg_2_2_37;
  output mem_reg_2_2_38;
  output mem_reg_2_2_39;
  output mem_reg_2_2_40;
  output mem_reg_2_2_41;
  output mem_reg_2_2_42;
  output mem_reg_2_2_43;
  output mem_reg_2_2_44;
  output mem_reg_2_2_45;
  output mem_reg_2_2_46;
  output mem_reg_2_2_47;
  output mem_reg_2_2_48;
  output mem_reg_2_2_49;
  output mem_reg_2_2_50;
  output mem_reg_2_2_51;
  output mem_reg_2_2_52;
  output mem_reg_2_2_53;
  output mem_reg_2_2_54;
  output mem_reg_2_2_55;
  output mem_reg_2_2_56;
  output mem_reg_2_2_57;
  output mem_reg_2_2_58;
  output mem_reg_2_2_59;
  output mem_reg_2_2_60;
  output mem_reg_2_2_61;
  output mem_reg_2_2_62;
  input [9:0]Q;
  input [31:0]D;
  input cpu_clk;
  input \rs1_register_q_reg[0] ;
  input \rs1_register_q_reg[31]_i_3_0 ;
  input \rs1_register_q_reg[10]_i_7_0 ;
  input \rs1_register_q_reg[10]_i_7_1 ;
  input \rs1_register_q_reg[21]_i_5_0 ;
  input \rs1_register_q_reg[21]_i_5_1 ;
  input \rs1_register_q_reg[31]_i_7_0 ;
  input \rs1_register_q_reg[31]_i_7_1 ;
  input \rs1_register_q_reg[31]_i_7_2 ;
  input \rs1_register_q_reg[31]_i_7_3 ;
  input \rs2_register_q_reg[0] ;
  input \rs2_register_q_reg[31]_i_3_0 ;
  input \rs2_register_q_reg[10]_i_7_0 ;
  input \rs2_register_q_reg[10]_i_7_1 ;
  input \rs2_register_q_reg[21]_i_5_0 ;
  input \rs2_register_q_reg[21]_i_5_1 ;
  input \rs2_register_q_reg[31]_i_7_0 ;
  input \rs2_register_q_reg[31]_i_7_1 ;
  input \rs2_register_q_reg[31]_i_7_2 ;
  input \rs2_register_q_reg[31]_i_7_3 ;

  wire \<const0> ;
  wire [31:0]D;
  wire [9:0]Q;
  wire cpu_clk;
  wire mem;
  wire \mem[10][31]_i_1_n_1 ;
  wire \mem[11][31]_i_1_n_1 ;
  wire \mem[12][31]_i_1_n_1 ;
  wire \mem[13][31]_i_1_n_1 ;
  wire \mem[14][31]_i_1_n_1 ;
  wire \mem[15][31]_i_1_n_1 ;
  wire \mem[16][31]_i_1_n_1 ;
  wire \mem[17][31]_i_1_n_1 ;
  wire \mem[18][31]_i_1_n_1 ;
  wire \mem[19][31]_i_1_n_1 ;
  wire \mem[20][31]_i_1_n_1 ;
  wire \mem[21][31]_i_1_n_1 ;
  wire \mem[22][31]_i_1_n_1 ;
  wire \mem[23][31]_i_1_n_1 ;
  wire \mem[24][31]_i_1_n_1 ;
  wire \mem[25][31]_i_1_n_1 ;
  wire \mem[26][31]_i_1_n_1 ;
  wire \mem[27][31]_i_1_n_1 ;
  wire \mem[28][31]_i_1_n_1 ;
  wire \mem[29][31]_i_1_n_1 ;
  wire \mem[2][31]_i_1_n_1 ;
  wire \mem[30][31]_i_1_n_1 ;
  wire \mem[31][31]_i_1_n_1 ;
  wire \mem[3][31]_i_1_n_1 ;
  wire \mem[4][31]_i_1_n_1 ;
  wire \mem[5][31]_i_1_n_1 ;
  wire \mem[6][31]_i_1_n_1 ;
  wire \mem[7][31]_i_1_n_1 ;
  wire \mem[8][31]_i_1_n_1 ;
  wire \mem[9][31]_i_1_n_1 ;
  wire [31:0]\mem_reg[10]_9 ;
  wire [31:0]\mem_reg[11]_10 ;
  wire [31:0]\mem_reg[12]_11 ;
  wire [31:0]\mem_reg[13]_12 ;
  wire [31:0]\mem_reg[14]_13 ;
  wire [31:0]\mem_reg[15]_14 ;
  wire [31:0]\mem_reg[16]_15 ;
  wire [31:0]\mem_reg[17]_16 ;
  wire [31:0]\mem_reg[18]_17 ;
  wire [31:0]\mem_reg[19]_18 ;
  wire [31:0]\mem_reg[1]_0 ;
  wire [31:0]\mem_reg[20]_19 ;
  wire [31:0]\mem_reg[21]_20 ;
  wire [31:0]\mem_reg[22]_21 ;
  wire [31:0]\mem_reg[23]_22 ;
  wire [31:0]\mem_reg[24]_23 ;
  wire [31:0]\mem_reg[25]_24 ;
  wire [31:0]\mem_reg[26]_25 ;
  wire [31:0]\mem_reg[27]_26 ;
  wire [31:0]\mem_reg[28]_27 ;
  wire [31:0]\mem_reg[29]_28 ;
  wire [31:0]\mem_reg[2]_1 ;
  wire [31:0]\mem_reg[30]_29 ;
  wire [31:0]\mem_reg[31]_30 ;
  wire [31:0]\mem_reg[3]_2 ;
  wire [31:0]\mem_reg[4]_3 ;
  wire [31:0]\mem_reg[5]_4 ;
  wire [31:0]\mem_reg[6]_5 ;
  wire [31:0]\mem_reg[7]_6 ;
  wire [31:0]\mem_reg[8]_7 ;
  wire [31:0]\mem_reg[9]_8 ;
  wire mem_reg_2_0;
  wire mem_reg_2_0_0;
  wire mem_reg_2_0_1;
  wire mem_reg_2_0_10;
  wire mem_reg_2_0_11;
  wire mem_reg_2_0_12;
  wire mem_reg_2_0_13;
  wire mem_reg_2_0_14;
  wire mem_reg_2_0_15;
  wire mem_reg_2_0_16;
  wire mem_reg_2_0_17;
  wire mem_reg_2_0_18;
  wire mem_reg_2_0_19;
  wire mem_reg_2_0_2;
  wire mem_reg_2_0_20;
  wire mem_reg_2_0_21;
  wire mem_reg_2_0_22;
  wire mem_reg_2_0_23;
  wire mem_reg_2_0_24;
  wire mem_reg_2_0_25;
  wire mem_reg_2_0_26;
  wire mem_reg_2_0_27;
  wire mem_reg_2_0_28;
  wire mem_reg_2_0_29;
  wire mem_reg_2_0_3;
  wire mem_reg_2_0_30;
  wire mem_reg_2_0_31;
  wire mem_reg_2_0_32;
  wire mem_reg_2_0_33;
  wire mem_reg_2_0_34;
  wire mem_reg_2_0_35;
  wire mem_reg_2_0_36;
  wire mem_reg_2_0_37;
  wire mem_reg_2_0_38;
  wire mem_reg_2_0_39;
  wire mem_reg_2_0_4;
  wire mem_reg_2_0_40;
  wire mem_reg_2_0_41;
  wire mem_reg_2_0_42;
  wire mem_reg_2_0_43;
  wire mem_reg_2_0_44;
  wire mem_reg_2_0_45;
  wire mem_reg_2_0_46;
  wire mem_reg_2_0_47;
  wire mem_reg_2_0_48;
  wire mem_reg_2_0_49;
  wire mem_reg_2_0_5;
  wire mem_reg_2_0_50;
  wire mem_reg_2_0_51;
  wire mem_reg_2_0_52;
  wire mem_reg_2_0_53;
  wire mem_reg_2_0_54;
  wire mem_reg_2_0_55;
  wire mem_reg_2_0_56;
  wire mem_reg_2_0_57;
  wire mem_reg_2_0_58;
  wire mem_reg_2_0_59;
  wire mem_reg_2_0_6;
  wire mem_reg_2_0_60;
  wire mem_reg_2_0_61;
  wire mem_reg_2_0_62;
  wire mem_reg_2_0_7;
  wire mem_reg_2_0_8;
  wire mem_reg_2_0_9;
  wire mem_reg_2_2;
  wire mem_reg_2_2_0;
  wire mem_reg_2_2_1;
  wire mem_reg_2_2_10;
  wire mem_reg_2_2_11;
  wire mem_reg_2_2_12;
  wire mem_reg_2_2_13;
  wire mem_reg_2_2_14;
  wire mem_reg_2_2_15;
  wire mem_reg_2_2_16;
  wire mem_reg_2_2_17;
  wire mem_reg_2_2_18;
  wire mem_reg_2_2_19;
  wire mem_reg_2_2_2;
  wire mem_reg_2_2_20;
  wire mem_reg_2_2_21;
  wire mem_reg_2_2_22;
  wire mem_reg_2_2_23;
  wire mem_reg_2_2_24;
  wire mem_reg_2_2_25;
  wire mem_reg_2_2_26;
  wire mem_reg_2_2_27;
  wire mem_reg_2_2_28;
  wire mem_reg_2_2_29;
  wire mem_reg_2_2_3;
  wire mem_reg_2_2_30;
  wire mem_reg_2_2_31;
  wire mem_reg_2_2_32;
  wire mem_reg_2_2_33;
  wire mem_reg_2_2_34;
  wire mem_reg_2_2_35;
  wire mem_reg_2_2_36;
  wire mem_reg_2_2_37;
  wire mem_reg_2_2_38;
  wire mem_reg_2_2_39;
  wire mem_reg_2_2_4;
  wire mem_reg_2_2_40;
  wire mem_reg_2_2_41;
  wire mem_reg_2_2_42;
  wire mem_reg_2_2_43;
  wire mem_reg_2_2_44;
  wire mem_reg_2_2_45;
  wire mem_reg_2_2_46;
  wire mem_reg_2_2_47;
  wire mem_reg_2_2_48;
  wire mem_reg_2_2_49;
  wire mem_reg_2_2_5;
  wire mem_reg_2_2_50;
  wire mem_reg_2_2_51;
  wire mem_reg_2_2_52;
  wire mem_reg_2_2_53;
  wire mem_reg_2_2_54;
  wire mem_reg_2_2_55;
  wire mem_reg_2_2_56;
  wire mem_reg_2_2_57;
  wire mem_reg_2_2_58;
  wire mem_reg_2_2_59;
  wire mem_reg_2_2_6;
  wire mem_reg_2_2_60;
  wire mem_reg_2_2_61;
  wire mem_reg_2_2_62;
  wire mem_reg_2_2_7;
  wire mem_reg_2_2_8;
  wire mem_reg_2_2_9;
  wire \rs1_register_q[0]_i_10_n_1 ;
  wire \rs1_register_q[0]_i_11_n_1 ;
  wire \rs1_register_q[0]_i_12_n_1 ;
  wire \rs1_register_q[0]_i_13_n_1 ;
  wire \rs1_register_q[0]_i_14_n_1 ;
  wire \rs1_register_q[0]_i_15_n_1 ;
  wire \rs1_register_q[0]_i_8_n_1 ;
  wire \rs1_register_q[0]_i_9_n_1 ;
  wire \rs1_register_q[10]_i_10_n_1 ;
  wire \rs1_register_q[10]_i_11_n_1 ;
  wire \rs1_register_q[10]_i_12_n_1 ;
  wire \rs1_register_q[10]_i_13_n_1 ;
  wire \rs1_register_q[10]_i_14_n_1 ;
  wire \rs1_register_q[10]_i_15_n_1 ;
  wire \rs1_register_q[10]_i_8_n_1 ;
  wire \rs1_register_q[10]_i_9_n_1 ;
  wire \rs1_register_q[11]_i_10_n_1 ;
  wire \rs1_register_q[11]_i_11_n_1 ;
  wire \rs1_register_q[11]_i_12_n_1 ;
  wire \rs1_register_q[11]_i_13_n_1 ;
  wire \rs1_register_q[11]_i_14_n_1 ;
  wire \rs1_register_q[11]_i_15_n_1 ;
  wire \rs1_register_q[11]_i_8_n_1 ;
  wire \rs1_register_q[11]_i_9_n_1 ;
  wire \rs1_register_q[12]_i_10_n_1 ;
  wire \rs1_register_q[12]_i_11_n_1 ;
  wire \rs1_register_q[12]_i_12_n_1 ;
  wire \rs1_register_q[12]_i_13_n_1 ;
  wire \rs1_register_q[12]_i_14_n_1 ;
  wire \rs1_register_q[12]_i_15_n_1 ;
  wire \rs1_register_q[12]_i_8_n_1 ;
  wire \rs1_register_q[12]_i_9_n_1 ;
  wire \rs1_register_q[13]_i_10_n_1 ;
  wire \rs1_register_q[13]_i_11_n_1 ;
  wire \rs1_register_q[13]_i_12_n_1 ;
  wire \rs1_register_q[13]_i_13_n_1 ;
  wire \rs1_register_q[13]_i_14_n_1 ;
  wire \rs1_register_q[13]_i_15_n_1 ;
  wire \rs1_register_q[13]_i_8_n_1 ;
  wire \rs1_register_q[13]_i_9_n_1 ;
  wire \rs1_register_q[14]_i_10_n_1 ;
  wire \rs1_register_q[14]_i_11_n_1 ;
  wire \rs1_register_q[14]_i_12_n_1 ;
  wire \rs1_register_q[14]_i_13_n_1 ;
  wire \rs1_register_q[14]_i_14_n_1 ;
  wire \rs1_register_q[14]_i_15_n_1 ;
  wire \rs1_register_q[14]_i_8_n_1 ;
  wire \rs1_register_q[14]_i_9_n_1 ;
  wire \rs1_register_q[15]_i_10_n_1 ;
  wire \rs1_register_q[15]_i_11_n_1 ;
  wire \rs1_register_q[15]_i_12_n_1 ;
  wire \rs1_register_q[15]_i_13_n_1 ;
  wire \rs1_register_q[15]_i_14_n_1 ;
  wire \rs1_register_q[15]_i_15_n_1 ;
  wire \rs1_register_q[15]_i_8_n_1 ;
  wire \rs1_register_q[15]_i_9_n_1 ;
  wire \rs1_register_q[16]_i_10_n_1 ;
  wire \rs1_register_q[16]_i_11_n_1 ;
  wire \rs1_register_q[16]_i_12_n_1 ;
  wire \rs1_register_q[16]_i_13_n_1 ;
  wire \rs1_register_q[16]_i_14_n_1 ;
  wire \rs1_register_q[16]_i_15_n_1 ;
  wire \rs1_register_q[16]_i_8_n_1 ;
  wire \rs1_register_q[16]_i_9_n_1 ;
  wire \rs1_register_q[17]_i_10_n_1 ;
  wire \rs1_register_q[17]_i_11_n_1 ;
  wire \rs1_register_q[17]_i_12_n_1 ;
  wire \rs1_register_q[17]_i_13_n_1 ;
  wire \rs1_register_q[17]_i_14_n_1 ;
  wire \rs1_register_q[17]_i_15_n_1 ;
  wire \rs1_register_q[17]_i_8_n_1 ;
  wire \rs1_register_q[17]_i_9_n_1 ;
  wire \rs1_register_q[18]_i_10_n_1 ;
  wire \rs1_register_q[18]_i_11_n_1 ;
  wire \rs1_register_q[18]_i_12_n_1 ;
  wire \rs1_register_q[18]_i_13_n_1 ;
  wire \rs1_register_q[18]_i_14_n_1 ;
  wire \rs1_register_q[18]_i_15_n_1 ;
  wire \rs1_register_q[18]_i_8_n_1 ;
  wire \rs1_register_q[18]_i_9_n_1 ;
  wire \rs1_register_q[19]_i_10_n_1 ;
  wire \rs1_register_q[19]_i_11_n_1 ;
  wire \rs1_register_q[19]_i_12_n_1 ;
  wire \rs1_register_q[19]_i_13_n_1 ;
  wire \rs1_register_q[19]_i_14_n_1 ;
  wire \rs1_register_q[19]_i_15_n_1 ;
  wire \rs1_register_q[19]_i_8_n_1 ;
  wire \rs1_register_q[19]_i_9_n_1 ;
  wire \rs1_register_q[1]_i_10_n_1 ;
  wire \rs1_register_q[1]_i_11_n_1 ;
  wire \rs1_register_q[1]_i_12_n_1 ;
  wire \rs1_register_q[1]_i_13_n_1 ;
  wire \rs1_register_q[1]_i_14_n_1 ;
  wire \rs1_register_q[1]_i_15_n_1 ;
  wire \rs1_register_q[1]_i_8_n_1 ;
  wire \rs1_register_q[1]_i_9_n_1 ;
  wire \rs1_register_q[20]_i_10_n_1 ;
  wire \rs1_register_q[20]_i_11_n_1 ;
  wire \rs1_register_q[20]_i_12_n_1 ;
  wire \rs1_register_q[20]_i_13_n_1 ;
  wire \rs1_register_q[20]_i_14_n_1 ;
  wire \rs1_register_q[20]_i_15_n_1 ;
  wire \rs1_register_q[20]_i_8_n_1 ;
  wire \rs1_register_q[20]_i_9_n_1 ;
  wire \rs1_register_q[21]_i_10_n_1 ;
  wire \rs1_register_q[21]_i_11_n_1 ;
  wire \rs1_register_q[21]_i_12_n_1 ;
  wire \rs1_register_q[21]_i_13_n_1 ;
  wire \rs1_register_q[21]_i_14_n_1 ;
  wire \rs1_register_q[21]_i_15_n_1 ;
  wire \rs1_register_q[21]_i_8_n_1 ;
  wire \rs1_register_q[21]_i_9_n_1 ;
  wire \rs1_register_q[22]_i_10_n_1 ;
  wire \rs1_register_q[22]_i_11_n_1 ;
  wire \rs1_register_q[22]_i_12_n_1 ;
  wire \rs1_register_q[22]_i_13_n_1 ;
  wire \rs1_register_q[22]_i_14_n_1 ;
  wire \rs1_register_q[22]_i_15_n_1 ;
  wire \rs1_register_q[22]_i_8_n_1 ;
  wire \rs1_register_q[22]_i_9_n_1 ;
  wire \rs1_register_q[23]_i_10_n_1 ;
  wire \rs1_register_q[23]_i_11_n_1 ;
  wire \rs1_register_q[23]_i_12_n_1 ;
  wire \rs1_register_q[23]_i_13_n_1 ;
  wire \rs1_register_q[23]_i_14_n_1 ;
  wire \rs1_register_q[23]_i_15_n_1 ;
  wire \rs1_register_q[23]_i_8_n_1 ;
  wire \rs1_register_q[23]_i_9_n_1 ;
  wire \rs1_register_q[24]_i_10_n_1 ;
  wire \rs1_register_q[24]_i_11_n_1 ;
  wire \rs1_register_q[24]_i_12_n_1 ;
  wire \rs1_register_q[24]_i_13_n_1 ;
  wire \rs1_register_q[24]_i_14_n_1 ;
  wire \rs1_register_q[24]_i_15_n_1 ;
  wire \rs1_register_q[24]_i_8_n_1 ;
  wire \rs1_register_q[24]_i_9_n_1 ;
  wire \rs1_register_q[25]_i_10_n_1 ;
  wire \rs1_register_q[25]_i_11_n_1 ;
  wire \rs1_register_q[25]_i_12_n_1 ;
  wire \rs1_register_q[25]_i_13_n_1 ;
  wire \rs1_register_q[25]_i_14_n_1 ;
  wire \rs1_register_q[25]_i_15_n_1 ;
  wire \rs1_register_q[25]_i_8_n_1 ;
  wire \rs1_register_q[25]_i_9_n_1 ;
  wire \rs1_register_q[26]_i_10_n_1 ;
  wire \rs1_register_q[26]_i_11_n_1 ;
  wire \rs1_register_q[26]_i_12_n_1 ;
  wire \rs1_register_q[26]_i_13_n_1 ;
  wire \rs1_register_q[26]_i_14_n_1 ;
  wire \rs1_register_q[26]_i_15_n_1 ;
  wire \rs1_register_q[26]_i_8_n_1 ;
  wire \rs1_register_q[26]_i_9_n_1 ;
  wire \rs1_register_q[27]_i_10_n_1 ;
  wire \rs1_register_q[27]_i_11_n_1 ;
  wire \rs1_register_q[27]_i_12_n_1 ;
  wire \rs1_register_q[27]_i_13_n_1 ;
  wire \rs1_register_q[27]_i_14_n_1 ;
  wire \rs1_register_q[27]_i_15_n_1 ;
  wire \rs1_register_q[27]_i_8_n_1 ;
  wire \rs1_register_q[27]_i_9_n_1 ;
  wire \rs1_register_q[28]_i_10_n_1 ;
  wire \rs1_register_q[28]_i_11_n_1 ;
  wire \rs1_register_q[28]_i_12_n_1 ;
  wire \rs1_register_q[28]_i_13_n_1 ;
  wire \rs1_register_q[28]_i_14_n_1 ;
  wire \rs1_register_q[28]_i_15_n_1 ;
  wire \rs1_register_q[28]_i_8_n_1 ;
  wire \rs1_register_q[28]_i_9_n_1 ;
  wire \rs1_register_q[29]_i_10_n_1 ;
  wire \rs1_register_q[29]_i_11_n_1 ;
  wire \rs1_register_q[29]_i_12_n_1 ;
  wire \rs1_register_q[29]_i_13_n_1 ;
  wire \rs1_register_q[29]_i_14_n_1 ;
  wire \rs1_register_q[29]_i_15_n_1 ;
  wire \rs1_register_q[29]_i_8_n_1 ;
  wire \rs1_register_q[29]_i_9_n_1 ;
  wire \rs1_register_q[2]_i_10_n_1 ;
  wire \rs1_register_q[2]_i_11_n_1 ;
  wire \rs1_register_q[2]_i_12_n_1 ;
  wire \rs1_register_q[2]_i_13_n_1 ;
  wire \rs1_register_q[2]_i_14_n_1 ;
  wire \rs1_register_q[2]_i_15_n_1 ;
  wire \rs1_register_q[2]_i_8_n_1 ;
  wire \rs1_register_q[2]_i_9_n_1 ;
  wire \rs1_register_q[30]_i_10_n_1 ;
  wire \rs1_register_q[30]_i_11_n_1 ;
  wire \rs1_register_q[30]_i_12_n_1 ;
  wire \rs1_register_q[30]_i_13_n_1 ;
  wire \rs1_register_q[30]_i_14_n_1 ;
  wire \rs1_register_q[30]_i_15_n_1 ;
  wire \rs1_register_q[30]_i_8_n_1 ;
  wire \rs1_register_q[30]_i_9_n_1 ;
  wire \rs1_register_q[31]_i_11_n_1 ;
  wire \rs1_register_q[31]_i_12_n_1 ;
  wire \rs1_register_q[31]_i_13_n_1 ;
  wire \rs1_register_q[31]_i_14_n_1 ;
  wire \rs1_register_q[31]_i_15_n_1 ;
  wire \rs1_register_q[31]_i_16_n_1 ;
  wire \rs1_register_q[31]_i_17_n_1 ;
  wire \rs1_register_q[31]_i_18_n_1 ;
  wire \rs1_register_q[3]_i_10_n_1 ;
  wire \rs1_register_q[3]_i_11_n_1 ;
  wire \rs1_register_q[3]_i_12_n_1 ;
  wire \rs1_register_q[3]_i_13_n_1 ;
  wire \rs1_register_q[3]_i_14_n_1 ;
  wire \rs1_register_q[3]_i_15_n_1 ;
  wire \rs1_register_q[3]_i_8_n_1 ;
  wire \rs1_register_q[3]_i_9_n_1 ;
  wire \rs1_register_q[4]_i_10_n_1 ;
  wire \rs1_register_q[4]_i_11_n_1 ;
  wire \rs1_register_q[4]_i_12_n_1 ;
  wire \rs1_register_q[4]_i_13_n_1 ;
  wire \rs1_register_q[4]_i_14_n_1 ;
  wire \rs1_register_q[4]_i_15_n_1 ;
  wire \rs1_register_q[4]_i_8_n_1 ;
  wire \rs1_register_q[4]_i_9_n_1 ;
  wire \rs1_register_q[5]_i_10_n_1 ;
  wire \rs1_register_q[5]_i_11_n_1 ;
  wire \rs1_register_q[5]_i_12_n_1 ;
  wire \rs1_register_q[5]_i_13_n_1 ;
  wire \rs1_register_q[5]_i_14_n_1 ;
  wire \rs1_register_q[5]_i_15_n_1 ;
  wire \rs1_register_q[5]_i_8_n_1 ;
  wire \rs1_register_q[5]_i_9_n_1 ;
  wire \rs1_register_q[6]_i_10_n_1 ;
  wire \rs1_register_q[6]_i_11_n_1 ;
  wire \rs1_register_q[6]_i_12_n_1 ;
  wire \rs1_register_q[6]_i_13_n_1 ;
  wire \rs1_register_q[6]_i_14_n_1 ;
  wire \rs1_register_q[6]_i_15_n_1 ;
  wire \rs1_register_q[6]_i_8_n_1 ;
  wire \rs1_register_q[6]_i_9_n_1 ;
  wire \rs1_register_q[7]_i_10_n_1 ;
  wire \rs1_register_q[7]_i_11_n_1 ;
  wire \rs1_register_q[7]_i_12_n_1 ;
  wire \rs1_register_q[7]_i_13_n_1 ;
  wire \rs1_register_q[7]_i_14_n_1 ;
  wire \rs1_register_q[7]_i_15_n_1 ;
  wire \rs1_register_q[7]_i_8_n_1 ;
  wire \rs1_register_q[7]_i_9_n_1 ;
  wire \rs1_register_q[8]_i_10_n_1 ;
  wire \rs1_register_q[8]_i_11_n_1 ;
  wire \rs1_register_q[8]_i_12_n_1 ;
  wire \rs1_register_q[8]_i_13_n_1 ;
  wire \rs1_register_q[8]_i_14_n_1 ;
  wire \rs1_register_q[8]_i_15_n_1 ;
  wire \rs1_register_q[8]_i_8_n_1 ;
  wire \rs1_register_q[8]_i_9_n_1 ;
  wire \rs1_register_q[9]_i_10_n_1 ;
  wire \rs1_register_q[9]_i_11_n_1 ;
  wire \rs1_register_q[9]_i_12_n_1 ;
  wire \rs1_register_q[9]_i_13_n_1 ;
  wire \rs1_register_q[9]_i_14_n_1 ;
  wire \rs1_register_q[9]_i_15_n_1 ;
  wire \rs1_register_q[9]_i_8_n_1 ;
  wire \rs1_register_q[9]_i_9_n_1 ;
  wire \rs1_register_q_reg[0] ;
  wire \rs1_register_q_reg[0]_i_4_n_1 ;
  wire \rs1_register_q_reg[0]_i_5_n_1 ;
  wire \rs1_register_q_reg[0]_i_6_n_1 ;
  wire \rs1_register_q_reg[0]_i_7_n_1 ;
  wire \rs1_register_q_reg[10]_i_4_n_1 ;
  wire \rs1_register_q_reg[10]_i_5_n_1 ;
  wire \rs1_register_q_reg[10]_i_6_n_1 ;
  wire \rs1_register_q_reg[10]_i_7_0 ;
  wire \rs1_register_q_reg[10]_i_7_1 ;
  wire \rs1_register_q_reg[10]_i_7_n_1 ;
  wire \rs1_register_q_reg[11]_i_4_n_1 ;
  wire \rs1_register_q_reg[11]_i_5_n_1 ;
  wire \rs1_register_q_reg[11]_i_6_n_1 ;
  wire \rs1_register_q_reg[11]_i_7_n_1 ;
  wire \rs1_register_q_reg[12]_i_4_n_1 ;
  wire \rs1_register_q_reg[12]_i_5_n_1 ;
  wire \rs1_register_q_reg[12]_i_6_n_1 ;
  wire \rs1_register_q_reg[12]_i_7_n_1 ;
  wire \rs1_register_q_reg[13]_i_4_n_1 ;
  wire \rs1_register_q_reg[13]_i_5_n_1 ;
  wire \rs1_register_q_reg[13]_i_6_n_1 ;
  wire \rs1_register_q_reg[13]_i_7_n_1 ;
  wire \rs1_register_q_reg[14]_i_4_n_1 ;
  wire \rs1_register_q_reg[14]_i_5_n_1 ;
  wire \rs1_register_q_reg[14]_i_6_n_1 ;
  wire \rs1_register_q_reg[14]_i_7_n_1 ;
  wire \rs1_register_q_reg[15]_i_4_n_1 ;
  wire \rs1_register_q_reg[15]_i_5_n_1 ;
  wire \rs1_register_q_reg[15]_i_6_n_1 ;
  wire \rs1_register_q_reg[15]_i_7_n_1 ;
  wire \rs1_register_q_reg[16]_i_4_n_1 ;
  wire \rs1_register_q_reg[16]_i_5_n_1 ;
  wire \rs1_register_q_reg[16]_i_6_n_1 ;
  wire \rs1_register_q_reg[16]_i_7_n_1 ;
  wire \rs1_register_q_reg[17]_i_4_n_1 ;
  wire \rs1_register_q_reg[17]_i_5_n_1 ;
  wire \rs1_register_q_reg[17]_i_6_n_1 ;
  wire \rs1_register_q_reg[17]_i_7_n_1 ;
  wire \rs1_register_q_reg[18]_i_4_n_1 ;
  wire \rs1_register_q_reg[18]_i_5_n_1 ;
  wire \rs1_register_q_reg[18]_i_6_n_1 ;
  wire \rs1_register_q_reg[18]_i_7_n_1 ;
  wire \rs1_register_q_reg[19]_i_4_n_1 ;
  wire \rs1_register_q_reg[19]_i_5_n_1 ;
  wire \rs1_register_q_reg[19]_i_6_n_1 ;
  wire \rs1_register_q_reg[19]_i_7_n_1 ;
  wire \rs1_register_q_reg[1]_i_4_n_1 ;
  wire \rs1_register_q_reg[1]_i_5_n_1 ;
  wire \rs1_register_q_reg[1]_i_6_n_1 ;
  wire \rs1_register_q_reg[1]_i_7_n_1 ;
  wire \rs1_register_q_reg[20]_i_4_n_1 ;
  wire \rs1_register_q_reg[20]_i_5_n_1 ;
  wire \rs1_register_q_reg[20]_i_6_n_1 ;
  wire \rs1_register_q_reg[20]_i_7_n_1 ;
  wire \rs1_register_q_reg[21]_i_4_n_1 ;
  wire \rs1_register_q_reg[21]_i_5_0 ;
  wire \rs1_register_q_reg[21]_i_5_1 ;
  wire \rs1_register_q_reg[21]_i_5_n_1 ;
  wire \rs1_register_q_reg[21]_i_6_n_1 ;
  wire \rs1_register_q_reg[21]_i_7_n_1 ;
  wire \rs1_register_q_reg[22]_i_4_n_1 ;
  wire \rs1_register_q_reg[22]_i_5_n_1 ;
  wire \rs1_register_q_reg[22]_i_6_n_1 ;
  wire \rs1_register_q_reg[22]_i_7_n_1 ;
  wire \rs1_register_q_reg[23]_i_4_n_1 ;
  wire \rs1_register_q_reg[23]_i_5_n_1 ;
  wire \rs1_register_q_reg[23]_i_6_n_1 ;
  wire \rs1_register_q_reg[23]_i_7_n_1 ;
  wire \rs1_register_q_reg[24]_i_4_n_1 ;
  wire \rs1_register_q_reg[24]_i_5_n_1 ;
  wire \rs1_register_q_reg[24]_i_6_n_1 ;
  wire \rs1_register_q_reg[24]_i_7_n_1 ;
  wire \rs1_register_q_reg[25]_i_4_n_1 ;
  wire \rs1_register_q_reg[25]_i_5_n_1 ;
  wire \rs1_register_q_reg[25]_i_6_n_1 ;
  wire \rs1_register_q_reg[25]_i_7_n_1 ;
  wire \rs1_register_q_reg[26]_i_4_n_1 ;
  wire \rs1_register_q_reg[26]_i_5_n_1 ;
  wire \rs1_register_q_reg[26]_i_6_n_1 ;
  wire \rs1_register_q_reg[26]_i_7_n_1 ;
  wire \rs1_register_q_reg[27]_i_4_n_1 ;
  wire \rs1_register_q_reg[27]_i_5_n_1 ;
  wire \rs1_register_q_reg[27]_i_6_n_1 ;
  wire \rs1_register_q_reg[27]_i_7_n_1 ;
  wire \rs1_register_q_reg[28]_i_4_n_1 ;
  wire \rs1_register_q_reg[28]_i_5_n_1 ;
  wire \rs1_register_q_reg[28]_i_6_n_1 ;
  wire \rs1_register_q_reg[28]_i_7_n_1 ;
  wire \rs1_register_q_reg[29]_i_4_n_1 ;
  wire \rs1_register_q_reg[29]_i_5_n_1 ;
  wire \rs1_register_q_reg[29]_i_6_n_1 ;
  wire \rs1_register_q_reg[29]_i_7_n_1 ;
  wire \rs1_register_q_reg[2]_i_4_n_1 ;
  wire \rs1_register_q_reg[2]_i_5_n_1 ;
  wire \rs1_register_q_reg[2]_i_6_n_1 ;
  wire \rs1_register_q_reg[2]_i_7_n_1 ;
  wire \rs1_register_q_reg[30]_i_4_n_1 ;
  wire \rs1_register_q_reg[30]_i_5_n_1 ;
  wire \rs1_register_q_reg[30]_i_6_n_1 ;
  wire \rs1_register_q_reg[30]_i_7_n_1 ;
  wire \rs1_register_q_reg[31]_i_3_0 ;
  wire \rs1_register_q_reg[31]_i_5_n_1 ;
  wire \rs1_register_q_reg[31]_i_6_n_1 ;
  wire \rs1_register_q_reg[31]_i_7_0 ;
  wire \rs1_register_q_reg[31]_i_7_1 ;
  wire \rs1_register_q_reg[31]_i_7_2 ;
  wire \rs1_register_q_reg[31]_i_7_3 ;
  wire \rs1_register_q_reg[31]_i_7_n_1 ;
  wire \rs1_register_q_reg[31]_i_8_n_1 ;
  wire \rs1_register_q_reg[3]_i_4_n_1 ;
  wire \rs1_register_q_reg[3]_i_5_n_1 ;
  wire \rs1_register_q_reg[3]_i_6_n_1 ;
  wire \rs1_register_q_reg[3]_i_7_n_1 ;
  wire \rs1_register_q_reg[4]_i_4_n_1 ;
  wire \rs1_register_q_reg[4]_i_5_n_1 ;
  wire \rs1_register_q_reg[4]_i_6_n_1 ;
  wire \rs1_register_q_reg[4]_i_7_n_1 ;
  wire \rs1_register_q_reg[5]_i_4_n_1 ;
  wire \rs1_register_q_reg[5]_i_5_n_1 ;
  wire \rs1_register_q_reg[5]_i_6_n_1 ;
  wire \rs1_register_q_reg[5]_i_7_n_1 ;
  wire \rs1_register_q_reg[6]_i_4_n_1 ;
  wire \rs1_register_q_reg[6]_i_5_n_1 ;
  wire \rs1_register_q_reg[6]_i_6_n_1 ;
  wire \rs1_register_q_reg[6]_i_7_n_1 ;
  wire \rs1_register_q_reg[7]_i_4_n_1 ;
  wire \rs1_register_q_reg[7]_i_5_n_1 ;
  wire \rs1_register_q_reg[7]_i_6_n_1 ;
  wire \rs1_register_q_reg[7]_i_7_n_1 ;
  wire \rs1_register_q_reg[8]_i_4_n_1 ;
  wire \rs1_register_q_reg[8]_i_5_n_1 ;
  wire \rs1_register_q_reg[8]_i_6_n_1 ;
  wire \rs1_register_q_reg[8]_i_7_n_1 ;
  wire \rs1_register_q_reg[9]_i_4_n_1 ;
  wire \rs1_register_q_reg[9]_i_5_n_1 ;
  wire \rs1_register_q_reg[9]_i_6_n_1 ;
  wire \rs1_register_q_reg[9]_i_7_n_1 ;
  wire \rs2_register_q[0]_i_10_n_1 ;
  wire \rs2_register_q[0]_i_11_n_1 ;
  wire \rs2_register_q[0]_i_12_n_1 ;
  wire \rs2_register_q[0]_i_13_n_1 ;
  wire \rs2_register_q[0]_i_14_n_1 ;
  wire \rs2_register_q[0]_i_15_n_1 ;
  wire \rs2_register_q[0]_i_8_n_1 ;
  wire \rs2_register_q[0]_i_9_n_1 ;
  wire \rs2_register_q[10]_i_10_n_1 ;
  wire \rs2_register_q[10]_i_11_n_1 ;
  wire \rs2_register_q[10]_i_12_n_1 ;
  wire \rs2_register_q[10]_i_13_n_1 ;
  wire \rs2_register_q[10]_i_14_n_1 ;
  wire \rs2_register_q[10]_i_15_n_1 ;
  wire \rs2_register_q[10]_i_8_n_1 ;
  wire \rs2_register_q[10]_i_9_n_1 ;
  wire \rs2_register_q[11]_i_10_n_1 ;
  wire \rs2_register_q[11]_i_11_n_1 ;
  wire \rs2_register_q[11]_i_12_n_1 ;
  wire \rs2_register_q[11]_i_13_n_1 ;
  wire \rs2_register_q[11]_i_14_n_1 ;
  wire \rs2_register_q[11]_i_15_n_1 ;
  wire \rs2_register_q[11]_i_8_n_1 ;
  wire \rs2_register_q[11]_i_9_n_1 ;
  wire \rs2_register_q[12]_i_10_n_1 ;
  wire \rs2_register_q[12]_i_11_n_1 ;
  wire \rs2_register_q[12]_i_12_n_1 ;
  wire \rs2_register_q[12]_i_13_n_1 ;
  wire \rs2_register_q[12]_i_14_n_1 ;
  wire \rs2_register_q[12]_i_15_n_1 ;
  wire \rs2_register_q[12]_i_8_n_1 ;
  wire \rs2_register_q[12]_i_9_n_1 ;
  wire \rs2_register_q[13]_i_10_n_1 ;
  wire \rs2_register_q[13]_i_11_n_1 ;
  wire \rs2_register_q[13]_i_12_n_1 ;
  wire \rs2_register_q[13]_i_13_n_1 ;
  wire \rs2_register_q[13]_i_14_n_1 ;
  wire \rs2_register_q[13]_i_15_n_1 ;
  wire \rs2_register_q[13]_i_8_n_1 ;
  wire \rs2_register_q[13]_i_9_n_1 ;
  wire \rs2_register_q[14]_i_10_n_1 ;
  wire \rs2_register_q[14]_i_11_n_1 ;
  wire \rs2_register_q[14]_i_12_n_1 ;
  wire \rs2_register_q[14]_i_13_n_1 ;
  wire \rs2_register_q[14]_i_14_n_1 ;
  wire \rs2_register_q[14]_i_15_n_1 ;
  wire \rs2_register_q[14]_i_8_n_1 ;
  wire \rs2_register_q[14]_i_9_n_1 ;
  wire \rs2_register_q[15]_i_10_n_1 ;
  wire \rs2_register_q[15]_i_11_n_1 ;
  wire \rs2_register_q[15]_i_12_n_1 ;
  wire \rs2_register_q[15]_i_13_n_1 ;
  wire \rs2_register_q[15]_i_14_n_1 ;
  wire \rs2_register_q[15]_i_15_n_1 ;
  wire \rs2_register_q[15]_i_8_n_1 ;
  wire \rs2_register_q[15]_i_9_n_1 ;
  wire \rs2_register_q[16]_i_10_n_1 ;
  wire \rs2_register_q[16]_i_11_n_1 ;
  wire \rs2_register_q[16]_i_12_n_1 ;
  wire \rs2_register_q[16]_i_13_n_1 ;
  wire \rs2_register_q[16]_i_14_n_1 ;
  wire \rs2_register_q[16]_i_15_n_1 ;
  wire \rs2_register_q[16]_i_8_n_1 ;
  wire \rs2_register_q[16]_i_9_n_1 ;
  wire \rs2_register_q[17]_i_10_n_1 ;
  wire \rs2_register_q[17]_i_11_n_1 ;
  wire \rs2_register_q[17]_i_12_n_1 ;
  wire \rs2_register_q[17]_i_13_n_1 ;
  wire \rs2_register_q[17]_i_14_n_1 ;
  wire \rs2_register_q[17]_i_15_n_1 ;
  wire \rs2_register_q[17]_i_8_n_1 ;
  wire \rs2_register_q[17]_i_9_n_1 ;
  wire \rs2_register_q[18]_i_10_n_1 ;
  wire \rs2_register_q[18]_i_11_n_1 ;
  wire \rs2_register_q[18]_i_12_n_1 ;
  wire \rs2_register_q[18]_i_13_n_1 ;
  wire \rs2_register_q[18]_i_14_n_1 ;
  wire \rs2_register_q[18]_i_15_n_1 ;
  wire \rs2_register_q[18]_i_8_n_1 ;
  wire \rs2_register_q[18]_i_9_n_1 ;
  wire \rs2_register_q[19]_i_10_n_1 ;
  wire \rs2_register_q[19]_i_11_n_1 ;
  wire \rs2_register_q[19]_i_12_n_1 ;
  wire \rs2_register_q[19]_i_13_n_1 ;
  wire \rs2_register_q[19]_i_14_n_1 ;
  wire \rs2_register_q[19]_i_15_n_1 ;
  wire \rs2_register_q[19]_i_8_n_1 ;
  wire \rs2_register_q[19]_i_9_n_1 ;
  wire \rs2_register_q[1]_i_10_n_1 ;
  wire \rs2_register_q[1]_i_11_n_1 ;
  wire \rs2_register_q[1]_i_12_n_1 ;
  wire \rs2_register_q[1]_i_13_n_1 ;
  wire \rs2_register_q[1]_i_14_n_1 ;
  wire \rs2_register_q[1]_i_15_n_1 ;
  wire \rs2_register_q[1]_i_8_n_1 ;
  wire \rs2_register_q[1]_i_9_n_1 ;
  wire \rs2_register_q[20]_i_10_n_1 ;
  wire \rs2_register_q[20]_i_11_n_1 ;
  wire \rs2_register_q[20]_i_12_n_1 ;
  wire \rs2_register_q[20]_i_13_n_1 ;
  wire \rs2_register_q[20]_i_14_n_1 ;
  wire \rs2_register_q[20]_i_15_n_1 ;
  wire \rs2_register_q[20]_i_8_n_1 ;
  wire \rs2_register_q[20]_i_9_n_1 ;
  wire \rs2_register_q[21]_i_10_n_1 ;
  wire \rs2_register_q[21]_i_11_n_1 ;
  wire \rs2_register_q[21]_i_12_n_1 ;
  wire \rs2_register_q[21]_i_13_n_1 ;
  wire \rs2_register_q[21]_i_14_n_1 ;
  wire \rs2_register_q[21]_i_15_n_1 ;
  wire \rs2_register_q[21]_i_8_n_1 ;
  wire \rs2_register_q[21]_i_9_n_1 ;
  wire \rs2_register_q[22]_i_10_n_1 ;
  wire \rs2_register_q[22]_i_11_n_1 ;
  wire \rs2_register_q[22]_i_12_n_1 ;
  wire \rs2_register_q[22]_i_13_n_1 ;
  wire \rs2_register_q[22]_i_14_n_1 ;
  wire \rs2_register_q[22]_i_15_n_1 ;
  wire \rs2_register_q[22]_i_8_n_1 ;
  wire \rs2_register_q[22]_i_9_n_1 ;
  wire \rs2_register_q[23]_i_10_n_1 ;
  wire \rs2_register_q[23]_i_11_n_1 ;
  wire \rs2_register_q[23]_i_12_n_1 ;
  wire \rs2_register_q[23]_i_13_n_1 ;
  wire \rs2_register_q[23]_i_14_n_1 ;
  wire \rs2_register_q[23]_i_15_n_1 ;
  wire \rs2_register_q[23]_i_8_n_1 ;
  wire \rs2_register_q[23]_i_9_n_1 ;
  wire \rs2_register_q[24]_i_10_n_1 ;
  wire \rs2_register_q[24]_i_11_n_1 ;
  wire \rs2_register_q[24]_i_12_n_1 ;
  wire \rs2_register_q[24]_i_13_n_1 ;
  wire \rs2_register_q[24]_i_14_n_1 ;
  wire \rs2_register_q[24]_i_15_n_1 ;
  wire \rs2_register_q[24]_i_8_n_1 ;
  wire \rs2_register_q[24]_i_9_n_1 ;
  wire \rs2_register_q[25]_i_10_n_1 ;
  wire \rs2_register_q[25]_i_11_n_1 ;
  wire \rs2_register_q[25]_i_12_n_1 ;
  wire \rs2_register_q[25]_i_13_n_1 ;
  wire \rs2_register_q[25]_i_14_n_1 ;
  wire \rs2_register_q[25]_i_15_n_1 ;
  wire \rs2_register_q[25]_i_8_n_1 ;
  wire \rs2_register_q[25]_i_9_n_1 ;
  wire \rs2_register_q[26]_i_10_n_1 ;
  wire \rs2_register_q[26]_i_11_n_1 ;
  wire \rs2_register_q[26]_i_12_n_1 ;
  wire \rs2_register_q[26]_i_13_n_1 ;
  wire \rs2_register_q[26]_i_14_n_1 ;
  wire \rs2_register_q[26]_i_15_n_1 ;
  wire \rs2_register_q[26]_i_8_n_1 ;
  wire \rs2_register_q[26]_i_9_n_1 ;
  wire \rs2_register_q[27]_i_10_n_1 ;
  wire \rs2_register_q[27]_i_11_n_1 ;
  wire \rs2_register_q[27]_i_12_n_1 ;
  wire \rs2_register_q[27]_i_13_n_1 ;
  wire \rs2_register_q[27]_i_14_n_1 ;
  wire \rs2_register_q[27]_i_15_n_1 ;
  wire \rs2_register_q[27]_i_8_n_1 ;
  wire \rs2_register_q[27]_i_9_n_1 ;
  wire \rs2_register_q[28]_i_10_n_1 ;
  wire \rs2_register_q[28]_i_11_n_1 ;
  wire \rs2_register_q[28]_i_12_n_1 ;
  wire \rs2_register_q[28]_i_13_n_1 ;
  wire \rs2_register_q[28]_i_14_n_1 ;
  wire \rs2_register_q[28]_i_15_n_1 ;
  wire \rs2_register_q[28]_i_8_n_1 ;
  wire \rs2_register_q[28]_i_9_n_1 ;
  wire \rs2_register_q[29]_i_10_n_1 ;
  wire \rs2_register_q[29]_i_11_n_1 ;
  wire \rs2_register_q[29]_i_12_n_1 ;
  wire \rs2_register_q[29]_i_13_n_1 ;
  wire \rs2_register_q[29]_i_14_n_1 ;
  wire \rs2_register_q[29]_i_15_n_1 ;
  wire \rs2_register_q[29]_i_8_n_1 ;
  wire \rs2_register_q[29]_i_9_n_1 ;
  wire \rs2_register_q[2]_i_10_n_1 ;
  wire \rs2_register_q[2]_i_11_n_1 ;
  wire \rs2_register_q[2]_i_12_n_1 ;
  wire \rs2_register_q[2]_i_13_n_1 ;
  wire \rs2_register_q[2]_i_14_n_1 ;
  wire \rs2_register_q[2]_i_15_n_1 ;
  wire \rs2_register_q[2]_i_8_n_1 ;
  wire \rs2_register_q[2]_i_9_n_1 ;
  wire \rs2_register_q[30]_i_10_n_1 ;
  wire \rs2_register_q[30]_i_11_n_1 ;
  wire \rs2_register_q[30]_i_12_n_1 ;
  wire \rs2_register_q[30]_i_13_n_1 ;
  wire \rs2_register_q[30]_i_14_n_1 ;
  wire \rs2_register_q[30]_i_15_n_1 ;
  wire \rs2_register_q[30]_i_8_n_1 ;
  wire \rs2_register_q[30]_i_9_n_1 ;
  wire \rs2_register_q[31]_i_11_n_1 ;
  wire \rs2_register_q[31]_i_12_n_1 ;
  wire \rs2_register_q[31]_i_13_n_1 ;
  wire \rs2_register_q[31]_i_14_n_1 ;
  wire \rs2_register_q[31]_i_15_n_1 ;
  wire \rs2_register_q[31]_i_16_n_1 ;
  wire \rs2_register_q[31]_i_17_n_1 ;
  wire \rs2_register_q[31]_i_18_n_1 ;
  wire \rs2_register_q[3]_i_10_n_1 ;
  wire \rs2_register_q[3]_i_11_n_1 ;
  wire \rs2_register_q[3]_i_12_n_1 ;
  wire \rs2_register_q[3]_i_13_n_1 ;
  wire \rs2_register_q[3]_i_14_n_1 ;
  wire \rs2_register_q[3]_i_15_n_1 ;
  wire \rs2_register_q[3]_i_8_n_1 ;
  wire \rs2_register_q[3]_i_9_n_1 ;
  wire \rs2_register_q[4]_i_10_n_1 ;
  wire \rs2_register_q[4]_i_11_n_1 ;
  wire \rs2_register_q[4]_i_12_n_1 ;
  wire \rs2_register_q[4]_i_13_n_1 ;
  wire \rs2_register_q[4]_i_14_n_1 ;
  wire \rs2_register_q[4]_i_15_n_1 ;
  wire \rs2_register_q[4]_i_8_n_1 ;
  wire \rs2_register_q[4]_i_9_n_1 ;
  wire \rs2_register_q[5]_i_10_n_1 ;
  wire \rs2_register_q[5]_i_11_n_1 ;
  wire \rs2_register_q[5]_i_12_n_1 ;
  wire \rs2_register_q[5]_i_13_n_1 ;
  wire \rs2_register_q[5]_i_14_n_1 ;
  wire \rs2_register_q[5]_i_15_n_1 ;
  wire \rs2_register_q[5]_i_8_n_1 ;
  wire \rs2_register_q[5]_i_9_n_1 ;
  wire \rs2_register_q[6]_i_10_n_1 ;
  wire \rs2_register_q[6]_i_11_n_1 ;
  wire \rs2_register_q[6]_i_12_n_1 ;
  wire \rs2_register_q[6]_i_13_n_1 ;
  wire \rs2_register_q[6]_i_14_n_1 ;
  wire \rs2_register_q[6]_i_15_n_1 ;
  wire \rs2_register_q[6]_i_8_n_1 ;
  wire \rs2_register_q[6]_i_9_n_1 ;
  wire \rs2_register_q[7]_i_10_n_1 ;
  wire \rs2_register_q[7]_i_11_n_1 ;
  wire \rs2_register_q[7]_i_12_n_1 ;
  wire \rs2_register_q[7]_i_13_n_1 ;
  wire \rs2_register_q[7]_i_14_n_1 ;
  wire \rs2_register_q[7]_i_15_n_1 ;
  wire \rs2_register_q[7]_i_8_n_1 ;
  wire \rs2_register_q[7]_i_9_n_1 ;
  wire \rs2_register_q[8]_i_10_n_1 ;
  wire \rs2_register_q[8]_i_11_n_1 ;
  wire \rs2_register_q[8]_i_12_n_1 ;
  wire \rs2_register_q[8]_i_13_n_1 ;
  wire \rs2_register_q[8]_i_14_n_1 ;
  wire \rs2_register_q[8]_i_15_n_1 ;
  wire \rs2_register_q[8]_i_8_n_1 ;
  wire \rs2_register_q[8]_i_9_n_1 ;
  wire \rs2_register_q[9]_i_10_n_1 ;
  wire \rs2_register_q[9]_i_11_n_1 ;
  wire \rs2_register_q[9]_i_12_n_1 ;
  wire \rs2_register_q[9]_i_13_n_1 ;
  wire \rs2_register_q[9]_i_14_n_1 ;
  wire \rs2_register_q[9]_i_15_n_1 ;
  wire \rs2_register_q[9]_i_8_n_1 ;
  wire \rs2_register_q[9]_i_9_n_1 ;
  wire \rs2_register_q_reg[0] ;
  wire \rs2_register_q_reg[0]_i_4_n_1 ;
  wire \rs2_register_q_reg[0]_i_5_n_1 ;
  wire \rs2_register_q_reg[0]_i_6_n_1 ;
  wire \rs2_register_q_reg[0]_i_7_n_1 ;
  wire \rs2_register_q_reg[10]_i_4_n_1 ;
  wire \rs2_register_q_reg[10]_i_5_n_1 ;
  wire \rs2_register_q_reg[10]_i_6_n_1 ;
  wire \rs2_register_q_reg[10]_i_7_0 ;
  wire \rs2_register_q_reg[10]_i_7_1 ;
  wire \rs2_register_q_reg[10]_i_7_n_1 ;
  wire \rs2_register_q_reg[11]_i_4_n_1 ;
  wire \rs2_register_q_reg[11]_i_5_n_1 ;
  wire \rs2_register_q_reg[11]_i_6_n_1 ;
  wire \rs2_register_q_reg[11]_i_7_n_1 ;
  wire \rs2_register_q_reg[12]_i_4_n_1 ;
  wire \rs2_register_q_reg[12]_i_5_n_1 ;
  wire \rs2_register_q_reg[12]_i_6_n_1 ;
  wire \rs2_register_q_reg[12]_i_7_n_1 ;
  wire \rs2_register_q_reg[13]_i_4_n_1 ;
  wire \rs2_register_q_reg[13]_i_5_n_1 ;
  wire \rs2_register_q_reg[13]_i_6_n_1 ;
  wire \rs2_register_q_reg[13]_i_7_n_1 ;
  wire \rs2_register_q_reg[14]_i_4_n_1 ;
  wire \rs2_register_q_reg[14]_i_5_n_1 ;
  wire \rs2_register_q_reg[14]_i_6_n_1 ;
  wire \rs2_register_q_reg[14]_i_7_n_1 ;
  wire \rs2_register_q_reg[15]_i_4_n_1 ;
  wire \rs2_register_q_reg[15]_i_5_n_1 ;
  wire \rs2_register_q_reg[15]_i_6_n_1 ;
  wire \rs2_register_q_reg[15]_i_7_n_1 ;
  wire \rs2_register_q_reg[16]_i_4_n_1 ;
  wire \rs2_register_q_reg[16]_i_5_n_1 ;
  wire \rs2_register_q_reg[16]_i_6_n_1 ;
  wire \rs2_register_q_reg[16]_i_7_n_1 ;
  wire \rs2_register_q_reg[17]_i_4_n_1 ;
  wire \rs2_register_q_reg[17]_i_5_n_1 ;
  wire \rs2_register_q_reg[17]_i_6_n_1 ;
  wire \rs2_register_q_reg[17]_i_7_n_1 ;
  wire \rs2_register_q_reg[18]_i_4_n_1 ;
  wire \rs2_register_q_reg[18]_i_5_n_1 ;
  wire \rs2_register_q_reg[18]_i_6_n_1 ;
  wire \rs2_register_q_reg[18]_i_7_n_1 ;
  wire \rs2_register_q_reg[19]_i_4_n_1 ;
  wire \rs2_register_q_reg[19]_i_5_n_1 ;
  wire \rs2_register_q_reg[19]_i_6_n_1 ;
  wire \rs2_register_q_reg[19]_i_7_n_1 ;
  wire \rs2_register_q_reg[1]_i_4_n_1 ;
  wire \rs2_register_q_reg[1]_i_5_n_1 ;
  wire \rs2_register_q_reg[1]_i_6_n_1 ;
  wire \rs2_register_q_reg[1]_i_7_n_1 ;
  wire \rs2_register_q_reg[20]_i_4_n_1 ;
  wire \rs2_register_q_reg[20]_i_5_n_1 ;
  wire \rs2_register_q_reg[20]_i_6_n_1 ;
  wire \rs2_register_q_reg[20]_i_7_n_1 ;
  wire \rs2_register_q_reg[21]_i_4_n_1 ;
  wire \rs2_register_q_reg[21]_i_5_0 ;
  wire \rs2_register_q_reg[21]_i_5_1 ;
  wire \rs2_register_q_reg[21]_i_5_n_1 ;
  wire \rs2_register_q_reg[21]_i_6_n_1 ;
  wire \rs2_register_q_reg[21]_i_7_n_1 ;
  wire \rs2_register_q_reg[22]_i_4_n_1 ;
  wire \rs2_register_q_reg[22]_i_5_n_1 ;
  wire \rs2_register_q_reg[22]_i_6_n_1 ;
  wire \rs2_register_q_reg[22]_i_7_n_1 ;
  wire \rs2_register_q_reg[23]_i_4_n_1 ;
  wire \rs2_register_q_reg[23]_i_5_n_1 ;
  wire \rs2_register_q_reg[23]_i_6_n_1 ;
  wire \rs2_register_q_reg[23]_i_7_n_1 ;
  wire \rs2_register_q_reg[24]_i_4_n_1 ;
  wire \rs2_register_q_reg[24]_i_5_n_1 ;
  wire \rs2_register_q_reg[24]_i_6_n_1 ;
  wire \rs2_register_q_reg[24]_i_7_n_1 ;
  wire \rs2_register_q_reg[25]_i_4_n_1 ;
  wire \rs2_register_q_reg[25]_i_5_n_1 ;
  wire \rs2_register_q_reg[25]_i_6_n_1 ;
  wire \rs2_register_q_reg[25]_i_7_n_1 ;
  wire \rs2_register_q_reg[26]_i_4_n_1 ;
  wire \rs2_register_q_reg[26]_i_5_n_1 ;
  wire \rs2_register_q_reg[26]_i_6_n_1 ;
  wire \rs2_register_q_reg[26]_i_7_n_1 ;
  wire \rs2_register_q_reg[27]_i_4_n_1 ;
  wire \rs2_register_q_reg[27]_i_5_n_1 ;
  wire \rs2_register_q_reg[27]_i_6_n_1 ;
  wire \rs2_register_q_reg[27]_i_7_n_1 ;
  wire \rs2_register_q_reg[28]_i_4_n_1 ;
  wire \rs2_register_q_reg[28]_i_5_n_1 ;
  wire \rs2_register_q_reg[28]_i_6_n_1 ;
  wire \rs2_register_q_reg[28]_i_7_n_1 ;
  wire \rs2_register_q_reg[29]_i_4_n_1 ;
  wire \rs2_register_q_reg[29]_i_5_n_1 ;
  wire \rs2_register_q_reg[29]_i_6_n_1 ;
  wire \rs2_register_q_reg[29]_i_7_n_1 ;
  wire \rs2_register_q_reg[2]_i_4_n_1 ;
  wire \rs2_register_q_reg[2]_i_5_n_1 ;
  wire \rs2_register_q_reg[2]_i_6_n_1 ;
  wire \rs2_register_q_reg[2]_i_7_n_1 ;
  wire \rs2_register_q_reg[30]_i_4_n_1 ;
  wire \rs2_register_q_reg[30]_i_5_n_1 ;
  wire \rs2_register_q_reg[30]_i_6_n_1 ;
  wire \rs2_register_q_reg[30]_i_7_n_1 ;
  wire \rs2_register_q_reg[31]_i_3_0 ;
  wire \rs2_register_q_reg[31]_i_5_n_1 ;
  wire \rs2_register_q_reg[31]_i_6_n_1 ;
  wire \rs2_register_q_reg[31]_i_7_0 ;
  wire \rs2_register_q_reg[31]_i_7_1 ;
  wire \rs2_register_q_reg[31]_i_7_2 ;
  wire \rs2_register_q_reg[31]_i_7_3 ;
  wire \rs2_register_q_reg[31]_i_7_n_1 ;
  wire \rs2_register_q_reg[31]_i_8_n_1 ;
  wire \rs2_register_q_reg[3]_i_4_n_1 ;
  wire \rs2_register_q_reg[3]_i_5_n_1 ;
  wire \rs2_register_q_reg[3]_i_6_n_1 ;
  wire \rs2_register_q_reg[3]_i_7_n_1 ;
  wire \rs2_register_q_reg[4]_i_4_n_1 ;
  wire \rs2_register_q_reg[4]_i_5_n_1 ;
  wire \rs2_register_q_reg[4]_i_6_n_1 ;
  wire \rs2_register_q_reg[4]_i_7_n_1 ;
  wire \rs2_register_q_reg[5]_i_4_n_1 ;
  wire \rs2_register_q_reg[5]_i_5_n_1 ;
  wire \rs2_register_q_reg[5]_i_6_n_1 ;
  wire \rs2_register_q_reg[5]_i_7_n_1 ;
  wire \rs2_register_q_reg[6]_i_4_n_1 ;
  wire \rs2_register_q_reg[6]_i_5_n_1 ;
  wire \rs2_register_q_reg[6]_i_6_n_1 ;
  wire \rs2_register_q_reg[6]_i_7_n_1 ;
  wire \rs2_register_q_reg[7]_i_4_n_1 ;
  wire \rs2_register_q_reg[7]_i_5_n_1 ;
  wire \rs2_register_q_reg[7]_i_6_n_1 ;
  wire \rs2_register_q_reg[7]_i_7_n_1 ;
  wire \rs2_register_q_reg[8]_i_4_n_1 ;
  wire \rs2_register_q_reg[8]_i_5_n_1 ;
  wire \rs2_register_q_reg[8]_i_6_n_1 ;
  wire \rs2_register_q_reg[8]_i_7_n_1 ;
  wire \rs2_register_q_reg[9]_i_4_n_1 ;
  wire \rs2_register_q_reg[9]_i_5_n_1 ;
  wire \rs2_register_q_reg[9]_i_6_n_1 ;
  wire \rs2_register_q_reg[9]_i_7_n_1 ;
  wire we;

  GND GND
       (.G(\<const0> ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \mem[10][31]_i_1 
       (.I0(we),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(Q[5]),
        .I5(Q[9]),
        .O(\mem[10][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \mem[11][31]_i_1 
       (.I0(we),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(\mem[11][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \mem[12][31]_i_1 
       (.I0(we),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[8]),
        .I4(Q[6]),
        .I5(Q[9]),
        .O(\mem[12][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \mem[13][31]_i_1 
       (.I0(we),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(\mem[13][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \mem[14][31]_i_1 
       (.I0(we),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(\mem[14][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \mem[15][31]_i_1 
       (.I0(we),
        .I1(Q[9]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(\mem[15][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \mem[16][31]_i_1 
       (.I0(we),
        .I1(Q[9]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[5]),
        .O(\mem[16][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \mem[17][31]_i_1 
       (.I0(we),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\mem[17][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \mem[18][31]_i_1 
       (.I0(we),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[8]),
        .I5(Q[5]),
        .O(\mem[18][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \mem[19][31]_i_1 
       (.I0(we),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(Q[9]),
        .O(\mem[19][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \mem[1][31]_i_1 
       (.I0(we),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(mem));
  LUT5 #(
    .INIT(32'h1111A001)) 
    \mem[1][31]_i_3 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(we));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \mem[20][31]_i_1 
       (.I0(we),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[9]),
        .I4(Q[8]),
        .I5(Q[6]),
        .O(\mem[20][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \mem[21][31]_i_1 
       (.I0(we),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(Q[9]),
        .O(\mem[21][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \mem[22][31]_i_1 
       (.I0(we),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[5]),
        .I5(Q[9]),
        .O(\mem[22][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \mem[23][31]_i_1 
       (.I0(we),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\mem[23][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \mem[24][31]_i_1 
       (.I0(we),
        .I1(Q[9]),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(Q[6]),
        .I5(Q[5]),
        .O(\mem[24][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \mem[25][31]_i_1 
       (.I0(we),
        .I1(Q[7]),
        .I2(Q[9]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(Q[8]),
        .O(\mem[25][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \mem[26][31]_i_1 
       (.I0(we),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[9]),
        .I4(Q[5]),
        .I5(Q[8]),
        .O(\mem[26][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \mem[27][31]_i_1 
       (.I0(we),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\mem[27][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \mem[28][31]_i_1 
       (.I0(we),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[5]),
        .I5(Q[8]),
        .O(\mem[28][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \mem[29][31]_i_1 
       (.I0(we),
        .I1(Q[6]),
        .I2(Q[9]),
        .I3(Q[5]),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(\mem[29][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \mem[2][31]_i_1 
       (.I0(we),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(\mem[2][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \mem[30][31]_i_1 
       (.I0(we),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[9]),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(\mem[30][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mem[31][31]_i_1 
       (.I0(we),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\mem[31][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \mem[3][31]_i_1 
       (.I0(we),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(\mem[3][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \mem[4][31]_i_1 
       (.I0(we),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(\mem[4][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \mem[5][31]_i_1 
       (.I0(we),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(\mem[5][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \mem[6][31]_i_1 
       (.I0(we),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(\mem[6][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \mem[7][31]_i_1 
       (.I0(we),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[9]),
        .I5(Q[7]),
        .O(\mem[7][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \mem[8][31]_i_1 
       (.I0(we),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(Q[9]),
        .O(\mem[8][31]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \mem[9][31]_i_1 
       (.I0(we),
        .I1(Q[5]),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(Q[6]),
        .I5(Q[9]),
        .O(\mem[9][31]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][0] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[10]_9 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][10] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[10]_9 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][11] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[10]_9 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][12] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[10]_9 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][13] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[10]_9 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][14] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[10]_9 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][15] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[10]_9 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][16] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[10]_9 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][17] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[10]_9 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][18] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[10]_9 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][19] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[10]_9 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][1] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[10]_9 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][20] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[10]_9 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][21] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[10]_9 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][22] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[10]_9 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][23] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[10]_9 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][24] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[10]_9 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][25] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[10]_9 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][26] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[10]_9 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][27] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[10]_9 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][28] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[10]_9 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][29] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[10]_9 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][2] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[10]_9 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][30] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[10]_9 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][31] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[10]_9 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][3] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[10]_9 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][4] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[10]_9 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][5] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[10]_9 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][6] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[10]_9 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][7] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[10]_9 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][8] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[10]_9 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][9] 
       (.C(cpu_clk),
        .CE(\mem[10][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[10]_9 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][0] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[11]_10 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][10] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[11]_10 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][11] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[11]_10 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][12] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[11]_10 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][13] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[11]_10 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][14] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[11]_10 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][15] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[11]_10 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][16] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[11]_10 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][17] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[11]_10 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][18] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[11]_10 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][19] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[11]_10 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][1] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[11]_10 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][20] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[11]_10 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][21] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[11]_10 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][22] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[11]_10 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][23] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[11]_10 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][24] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[11]_10 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][25] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[11]_10 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][26] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[11]_10 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][27] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[11]_10 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][28] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[11]_10 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][29] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[11]_10 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][2] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[11]_10 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][30] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[11]_10 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][31] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[11]_10 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][3] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[11]_10 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][4] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[11]_10 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][5] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[11]_10 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][6] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[11]_10 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][7] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[11]_10 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][8] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[11]_10 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][9] 
       (.C(cpu_clk),
        .CE(\mem[11][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[11]_10 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][0] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[12]_11 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][10] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[12]_11 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][11] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[12]_11 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][12] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[12]_11 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][13] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[12]_11 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][14] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[12]_11 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][15] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[12]_11 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][16] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[12]_11 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][17] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[12]_11 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][18] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[12]_11 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][19] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[12]_11 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][1] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[12]_11 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][20] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[12]_11 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][21] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[12]_11 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][22] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[12]_11 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][23] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[12]_11 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][24] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[12]_11 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][25] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[12]_11 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][26] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[12]_11 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][27] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[12]_11 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][28] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[12]_11 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][29] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[12]_11 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][2] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[12]_11 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][30] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[12]_11 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][31] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[12]_11 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][3] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[12]_11 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][4] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[12]_11 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][5] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[12]_11 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][6] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[12]_11 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][7] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[12]_11 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][8] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[12]_11 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][9] 
       (.C(cpu_clk),
        .CE(\mem[12][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[12]_11 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][0] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[13]_12 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][10] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[13]_12 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][11] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[13]_12 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][12] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[13]_12 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][13] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[13]_12 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][14] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[13]_12 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][15] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[13]_12 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][16] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[13]_12 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][17] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[13]_12 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][18] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[13]_12 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][19] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[13]_12 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][1] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[13]_12 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][20] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[13]_12 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][21] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[13]_12 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][22] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[13]_12 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][23] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[13]_12 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][24] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[13]_12 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][25] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[13]_12 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][26] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[13]_12 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][27] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[13]_12 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][28] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[13]_12 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][29] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[13]_12 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][2] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[13]_12 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][30] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[13]_12 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][31] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[13]_12 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][3] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[13]_12 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][4] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[13]_12 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][5] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[13]_12 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][6] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[13]_12 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][7] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[13]_12 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][8] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[13]_12 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][9] 
       (.C(cpu_clk),
        .CE(\mem[13][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[13]_12 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][0] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[14]_13 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][10] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[14]_13 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][11] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[14]_13 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][12] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[14]_13 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][13] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[14]_13 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][14] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[14]_13 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][15] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[14]_13 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][16] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[14]_13 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][17] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[14]_13 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][18] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[14]_13 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][19] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[14]_13 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][1] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[14]_13 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][20] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[14]_13 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][21] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[14]_13 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][22] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[14]_13 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][23] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[14]_13 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][24] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[14]_13 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][25] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[14]_13 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][26] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[14]_13 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][27] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[14]_13 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][28] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[14]_13 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][29] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[14]_13 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][2] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[14]_13 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][30] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[14]_13 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][31] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[14]_13 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][3] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[14]_13 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][4] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[14]_13 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][5] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[14]_13 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][6] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[14]_13 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][7] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[14]_13 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][8] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[14]_13 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][9] 
       (.C(cpu_clk),
        .CE(\mem[14][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[14]_13 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][0] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[15]_14 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][10] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[15]_14 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][11] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[15]_14 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][12] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[15]_14 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][13] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[15]_14 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][14] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[15]_14 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][15] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[15]_14 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][16] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[15]_14 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][17] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[15]_14 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][18] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[15]_14 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][19] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[15]_14 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][1] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[15]_14 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][20] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[15]_14 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][21] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[15]_14 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][22] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[15]_14 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][23] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[15]_14 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][24] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[15]_14 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][25] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[15]_14 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][26] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[15]_14 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][27] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[15]_14 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][28] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[15]_14 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][29] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[15]_14 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][2] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[15]_14 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][30] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[15]_14 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][31] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[15]_14 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][3] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[15]_14 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][4] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[15]_14 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][5] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[15]_14 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][6] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[15]_14 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][7] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[15]_14 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][8] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[15]_14 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][9] 
       (.C(cpu_clk),
        .CE(\mem[15][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[15]_14 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][0] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[16]_15 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][10] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[16]_15 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][11] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[16]_15 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][12] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[16]_15 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][13] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[16]_15 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][14] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[16]_15 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][15] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[16]_15 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][16] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[16]_15 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][17] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[16]_15 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][18] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[16]_15 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][19] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[16]_15 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][1] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[16]_15 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][20] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[16]_15 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][21] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[16]_15 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][22] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[16]_15 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][23] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[16]_15 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][24] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[16]_15 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][25] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[16]_15 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][26] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[16]_15 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][27] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[16]_15 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][28] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[16]_15 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][29] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[16]_15 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][2] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[16]_15 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][30] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[16]_15 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][31] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[16]_15 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][3] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[16]_15 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][4] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[16]_15 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][5] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[16]_15 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][6] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[16]_15 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][7] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[16]_15 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][8] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[16]_15 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[16][9] 
       (.C(cpu_clk),
        .CE(\mem[16][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[16]_15 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][0] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[17]_16 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][10] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[17]_16 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][11] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[17]_16 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][12] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[17]_16 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][13] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[17]_16 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][14] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[17]_16 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][15] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[17]_16 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][16] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[17]_16 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][17] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[17]_16 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][18] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[17]_16 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][19] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[17]_16 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][1] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[17]_16 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][20] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[17]_16 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][21] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[17]_16 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][22] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[17]_16 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][23] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[17]_16 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][24] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[17]_16 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][25] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[17]_16 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][26] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[17]_16 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][27] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[17]_16 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][28] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[17]_16 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][29] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[17]_16 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][2] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[17]_16 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][30] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[17]_16 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][31] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[17]_16 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][3] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[17]_16 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][4] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[17]_16 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][5] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[17]_16 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][6] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[17]_16 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][7] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[17]_16 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][8] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[17]_16 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[17][9] 
       (.C(cpu_clk),
        .CE(\mem[17][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[17]_16 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][0] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[18]_17 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][10] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[18]_17 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][11] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[18]_17 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][12] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[18]_17 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][13] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[18]_17 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][14] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[18]_17 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][15] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[18]_17 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][16] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[18]_17 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][17] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[18]_17 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][18] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[18]_17 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][19] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[18]_17 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][1] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[18]_17 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][20] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[18]_17 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][21] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[18]_17 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][22] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[18]_17 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][23] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[18]_17 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][24] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[18]_17 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][25] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[18]_17 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][26] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[18]_17 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][27] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[18]_17 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][28] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[18]_17 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][29] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[18]_17 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][2] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[18]_17 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][30] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[18]_17 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][31] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[18]_17 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][3] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[18]_17 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][4] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[18]_17 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][5] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[18]_17 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][6] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[18]_17 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][7] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[18]_17 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][8] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[18]_17 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[18][9] 
       (.C(cpu_clk),
        .CE(\mem[18][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[18]_17 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][0] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[19]_18 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][10] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[19]_18 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][11] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[19]_18 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][12] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[19]_18 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][13] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[19]_18 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][14] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[19]_18 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][15] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[19]_18 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][16] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[19]_18 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][17] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[19]_18 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][18] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[19]_18 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][19] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[19]_18 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][1] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[19]_18 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][20] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[19]_18 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][21] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[19]_18 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][22] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[19]_18 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][23] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[19]_18 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][24] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[19]_18 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][25] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[19]_18 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][26] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[19]_18 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][27] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[19]_18 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][28] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[19]_18 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][29] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[19]_18 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][2] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[19]_18 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][30] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[19]_18 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][31] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[19]_18 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][3] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[19]_18 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][4] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[19]_18 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][5] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[19]_18 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][6] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[19]_18 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][7] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[19]_18 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][8] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[19]_18 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[19][9] 
       (.C(cpu_clk),
        .CE(\mem[19][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[19]_18 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][0] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[0]),
        .Q(\mem_reg[1]_0 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][10] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[10]),
        .Q(\mem_reg[1]_0 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][11] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[11]),
        .Q(\mem_reg[1]_0 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][12] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[12]),
        .Q(\mem_reg[1]_0 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][13] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[13]),
        .Q(\mem_reg[1]_0 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][14] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[14]),
        .Q(\mem_reg[1]_0 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][15] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[15]),
        .Q(\mem_reg[1]_0 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][16] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[16]),
        .Q(\mem_reg[1]_0 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][17] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[17]),
        .Q(\mem_reg[1]_0 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][18] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[18]),
        .Q(\mem_reg[1]_0 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][19] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[19]),
        .Q(\mem_reg[1]_0 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][1] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[1]),
        .Q(\mem_reg[1]_0 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][20] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[20]),
        .Q(\mem_reg[1]_0 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][21] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[21]),
        .Q(\mem_reg[1]_0 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][22] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[22]),
        .Q(\mem_reg[1]_0 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][23] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[23]),
        .Q(\mem_reg[1]_0 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][24] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[24]),
        .Q(\mem_reg[1]_0 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][25] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[25]),
        .Q(\mem_reg[1]_0 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][26] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[26]),
        .Q(\mem_reg[1]_0 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][27] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[27]),
        .Q(\mem_reg[1]_0 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][28] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[28]),
        .Q(\mem_reg[1]_0 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][29] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[29]),
        .Q(\mem_reg[1]_0 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][2] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[2]),
        .Q(\mem_reg[1]_0 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][30] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[30]),
        .Q(\mem_reg[1]_0 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][31] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[31]),
        .Q(\mem_reg[1]_0 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][3] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[3]),
        .Q(\mem_reg[1]_0 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][4] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[4]),
        .Q(\mem_reg[1]_0 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][5] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[5]),
        .Q(\mem_reg[1]_0 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][6] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[6]),
        .Q(\mem_reg[1]_0 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][7] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[7]),
        .Q(\mem_reg[1]_0 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][8] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[8]),
        .Q(\mem_reg[1]_0 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][9] 
       (.C(cpu_clk),
        .CE(mem),
        .D(D[9]),
        .Q(\mem_reg[1]_0 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][0] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[20]_19 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][10] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[20]_19 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][11] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[20]_19 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][12] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[20]_19 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][13] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[20]_19 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][14] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[20]_19 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][15] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[20]_19 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][16] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[20]_19 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][17] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[20]_19 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][18] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[20]_19 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][19] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[20]_19 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][1] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[20]_19 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][20] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[20]_19 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][21] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[20]_19 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][22] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[20]_19 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][23] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[20]_19 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][24] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[20]_19 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][25] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[20]_19 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][26] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[20]_19 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][27] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[20]_19 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][28] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[20]_19 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][29] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[20]_19 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][2] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[20]_19 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][30] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[20]_19 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][31] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[20]_19 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][3] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[20]_19 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][4] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[20]_19 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][5] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[20]_19 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][6] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[20]_19 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][7] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[20]_19 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][8] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[20]_19 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[20][9] 
       (.C(cpu_clk),
        .CE(\mem[20][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[20]_19 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][0] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[21]_20 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][10] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[21]_20 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][11] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[21]_20 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][12] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[21]_20 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][13] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[21]_20 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][14] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[21]_20 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][15] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[21]_20 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][16] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[21]_20 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][17] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[21]_20 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][18] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[21]_20 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][19] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[21]_20 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][1] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[21]_20 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][20] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[21]_20 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][21] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[21]_20 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][22] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[21]_20 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][23] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[21]_20 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][24] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[21]_20 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][25] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[21]_20 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][26] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[21]_20 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][27] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[21]_20 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][28] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[21]_20 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][29] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[21]_20 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][2] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[21]_20 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][30] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[21]_20 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][31] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[21]_20 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][3] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[21]_20 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][4] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[21]_20 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][5] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[21]_20 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][6] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[21]_20 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][7] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[21]_20 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][8] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[21]_20 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[21][9] 
       (.C(cpu_clk),
        .CE(\mem[21][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[21]_20 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][0] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[22]_21 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][10] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[22]_21 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][11] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[22]_21 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][12] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[22]_21 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][13] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[22]_21 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][14] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[22]_21 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][15] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[22]_21 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][16] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[22]_21 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][17] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[22]_21 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][18] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[22]_21 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][19] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[22]_21 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][1] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[22]_21 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][20] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[22]_21 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][21] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[22]_21 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][22] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[22]_21 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][23] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[22]_21 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][24] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[22]_21 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][25] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[22]_21 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][26] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[22]_21 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][27] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[22]_21 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][28] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[22]_21 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][29] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[22]_21 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][2] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[22]_21 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][30] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[22]_21 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][31] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[22]_21 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][3] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[22]_21 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][4] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[22]_21 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][5] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[22]_21 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][6] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[22]_21 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][7] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[22]_21 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][8] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[22]_21 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[22][9] 
       (.C(cpu_clk),
        .CE(\mem[22][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[22]_21 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][0] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[23]_22 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][10] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[23]_22 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][11] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[23]_22 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][12] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[23]_22 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][13] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[23]_22 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][14] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[23]_22 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][15] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[23]_22 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][16] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[23]_22 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][17] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[23]_22 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][18] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[23]_22 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][19] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[23]_22 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][1] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[23]_22 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][20] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[23]_22 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][21] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[23]_22 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][22] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[23]_22 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][23] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[23]_22 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][24] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[23]_22 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][25] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[23]_22 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][26] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[23]_22 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][27] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[23]_22 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][28] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[23]_22 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][29] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[23]_22 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][2] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[23]_22 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][30] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[23]_22 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][31] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[23]_22 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][3] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[23]_22 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][4] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[23]_22 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][5] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[23]_22 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][6] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[23]_22 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][7] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[23]_22 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][8] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[23]_22 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[23][9] 
       (.C(cpu_clk),
        .CE(\mem[23][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[23]_22 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][0] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[24]_23 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][10] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[24]_23 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][11] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[24]_23 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][12] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[24]_23 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][13] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[24]_23 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][14] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[24]_23 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][15] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[24]_23 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][16] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[24]_23 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][17] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[24]_23 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][18] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[24]_23 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][19] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[24]_23 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][1] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[24]_23 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][20] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[24]_23 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][21] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[24]_23 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][22] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[24]_23 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][23] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[24]_23 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][24] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[24]_23 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][25] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[24]_23 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][26] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[24]_23 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][27] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[24]_23 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][28] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[24]_23 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][29] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[24]_23 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][2] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[24]_23 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][30] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[24]_23 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][31] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[24]_23 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][3] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[24]_23 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][4] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[24]_23 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][5] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[24]_23 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][6] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[24]_23 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][7] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[24]_23 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][8] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[24]_23 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[24][9] 
       (.C(cpu_clk),
        .CE(\mem[24][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[24]_23 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][0] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[25]_24 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][10] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[25]_24 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][11] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[25]_24 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][12] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[25]_24 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][13] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[25]_24 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][14] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[25]_24 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][15] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[25]_24 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][16] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[25]_24 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][17] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[25]_24 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][18] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[25]_24 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][19] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[25]_24 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][1] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[25]_24 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][20] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[25]_24 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][21] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[25]_24 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][22] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[25]_24 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][23] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[25]_24 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][24] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[25]_24 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][25] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[25]_24 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][26] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[25]_24 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][27] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[25]_24 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][28] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[25]_24 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][29] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[25]_24 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][2] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[25]_24 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][30] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[25]_24 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][31] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[25]_24 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][3] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[25]_24 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][4] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[25]_24 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][5] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[25]_24 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][6] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[25]_24 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][7] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[25]_24 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][8] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[25]_24 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[25][9] 
       (.C(cpu_clk),
        .CE(\mem[25][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[25]_24 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][0] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[26]_25 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][10] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[26]_25 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][11] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[26]_25 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][12] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[26]_25 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][13] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[26]_25 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][14] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[26]_25 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][15] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[26]_25 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][16] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[26]_25 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][17] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[26]_25 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][18] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[26]_25 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][19] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[26]_25 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][1] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[26]_25 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][20] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[26]_25 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][21] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[26]_25 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][22] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[26]_25 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][23] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[26]_25 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][24] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[26]_25 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][25] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[26]_25 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][26] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[26]_25 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][27] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[26]_25 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][28] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[26]_25 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][29] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[26]_25 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][2] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[26]_25 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][30] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[26]_25 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][31] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[26]_25 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][3] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[26]_25 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][4] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[26]_25 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][5] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[26]_25 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][6] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[26]_25 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][7] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[26]_25 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][8] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[26]_25 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[26][9] 
       (.C(cpu_clk),
        .CE(\mem[26][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[26]_25 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][0] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[27]_26 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][10] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[27]_26 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][11] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[27]_26 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][12] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[27]_26 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][13] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[27]_26 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][14] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[27]_26 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][15] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[27]_26 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][16] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[27]_26 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][17] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[27]_26 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][18] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[27]_26 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][19] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[27]_26 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][1] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[27]_26 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][20] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[27]_26 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][21] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[27]_26 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][22] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[27]_26 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][23] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[27]_26 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][24] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[27]_26 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][25] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[27]_26 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][26] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[27]_26 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][27] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[27]_26 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][28] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[27]_26 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][29] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[27]_26 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][2] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[27]_26 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][30] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[27]_26 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][31] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[27]_26 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][3] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[27]_26 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][4] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[27]_26 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][5] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[27]_26 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][6] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[27]_26 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][7] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[27]_26 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][8] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[27]_26 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[27][9] 
       (.C(cpu_clk),
        .CE(\mem[27][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[27]_26 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][0] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[28]_27 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][10] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[28]_27 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][11] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[28]_27 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][12] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[28]_27 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][13] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[28]_27 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][14] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[28]_27 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][15] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[28]_27 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][16] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[28]_27 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][17] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[28]_27 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][18] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[28]_27 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][19] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[28]_27 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][1] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[28]_27 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][20] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[28]_27 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][21] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[28]_27 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][22] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[28]_27 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][23] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[28]_27 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][24] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[28]_27 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][25] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[28]_27 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][26] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[28]_27 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][27] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[28]_27 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][28] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[28]_27 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][29] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[28]_27 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][2] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[28]_27 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][30] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[28]_27 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][31] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[28]_27 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][3] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[28]_27 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][4] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[28]_27 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][5] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[28]_27 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][6] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[28]_27 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][7] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[28]_27 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][8] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[28]_27 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[28][9] 
       (.C(cpu_clk),
        .CE(\mem[28][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[28]_27 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][0] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[29]_28 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][10] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[29]_28 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][11] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[29]_28 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][12] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[29]_28 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][13] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[29]_28 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][14] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[29]_28 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][15] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[29]_28 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][16] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[29]_28 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][17] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[29]_28 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][18] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[29]_28 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][19] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[29]_28 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][1] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[29]_28 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][20] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[29]_28 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][21] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[29]_28 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][22] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[29]_28 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][23] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[29]_28 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][24] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[29]_28 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][25] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[29]_28 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][26] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[29]_28 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][27] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[29]_28 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][28] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[29]_28 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][29] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[29]_28 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][2] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[29]_28 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][30] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[29]_28 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][31] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[29]_28 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][3] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[29]_28 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][4] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[29]_28 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][5] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[29]_28 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][6] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[29]_28 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][7] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[29]_28 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][8] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[29]_28 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[29][9] 
       (.C(cpu_clk),
        .CE(\mem[29][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[29]_28 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][0] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[2]_1 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][10] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[2]_1 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][11] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[2]_1 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][12] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[2]_1 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][13] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[2]_1 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][14] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[2]_1 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][15] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[2]_1 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][16] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[2]_1 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][17] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[2]_1 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][18] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[2]_1 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][19] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[2]_1 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][1] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[2]_1 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][20] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[2]_1 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][21] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[2]_1 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][22] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[2]_1 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][23] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[2]_1 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][24] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[2]_1 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][25] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[2]_1 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][26] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[2]_1 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][27] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[2]_1 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][28] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[2]_1 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][29] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[2]_1 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][2] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[2]_1 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][30] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[2]_1 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][31] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[2]_1 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][3] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[2]_1 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][4] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[2]_1 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][5] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[2]_1 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][6] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[2]_1 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][7] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[2]_1 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][8] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[2]_1 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][9] 
       (.C(cpu_clk),
        .CE(\mem[2][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[2]_1 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][0] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[30]_29 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][10] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[30]_29 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][11] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[30]_29 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][12] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[30]_29 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][13] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[30]_29 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][14] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[30]_29 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][15] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[30]_29 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][16] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[30]_29 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][17] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[30]_29 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][18] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[30]_29 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][19] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[30]_29 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][1] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[30]_29 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][20] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[30]_29 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][21] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[30]_29 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][22] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[30]_29 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][23] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[30]_29 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][24] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[30]_29 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][25] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[30]_29 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][26] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[30]_29 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][27] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[30]_29 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][28] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[30]_29 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][29] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[30]_29 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][2] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[30]_29 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][30] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[30]_29 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][31] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[30]_29 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][3] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[30]_29 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][4] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[30]_29 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][5] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[30]_29 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][6] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[30]_29 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][7] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[30]_29 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][8] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[30]_29 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[30][9] 
       (.C(cpu_clk),
        .CE(\mem[30][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[30]_29 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][0] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[31]_30 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][10] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[31]_30 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][11] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[31]_30 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][12] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[31]_30 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][13] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[31]_30 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][14] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[31]_30 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][15] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[31]_30 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][16] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[31]_30 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][17] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[31]_30 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][18] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[31]_30 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][19] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[31]_30 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][1] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[31]_30 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][20] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[31]_30 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][21] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[31]_30 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][22] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[31]_30 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][23] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[31]_30 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][24] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[31]_30 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][25] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[31]_30 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][26] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[31]_30 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][27] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[31]_30 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][28] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[31]_30 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][29] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[31]_30 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][2] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[31]_30 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][30] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[31]_30 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][31] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[31]_30 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][3] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[31]_30 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][4] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[31]_30 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][5] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[31]_30 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][6] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[31]_30 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][7] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[31]_30 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][8] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[31]_30 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[31][9] 
       (.C(cpu_clk),
        .CE(\mem[31][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[31]_30 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][0] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[3]_2 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][10] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[3]_2 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][11] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[3]_2 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][12] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[3]_2 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][13] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[3]_2 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][14] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[3]_2 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][15] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[3]_2 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][16] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[3]_2 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][17] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[3]_2 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][18] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[3]_2 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][19] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[3]_2 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][1] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[3]_2 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][20] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[3]_2 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][21] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[3]_2 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][22] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[3]_2 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][23] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[3]_2 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][24] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[3]_2 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][25] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[3]_2 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][26] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[3]_2 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][27] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[3]_2 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][28] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[3]_2 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][29] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[3]_2 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][2] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[3]_2 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][30] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[3]_2 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][31] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[3]_2 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][3] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[3]_2 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][4] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[3]_2 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][5] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[3]_2 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][6] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[3]_2 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][7] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[3]_2 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][8] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[3]_2 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][9] 
       (.C(cpu_clk),
        .CE(\mem[3][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[3]_2 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][0] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[4]_3 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][10] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[4]_3 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][11] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[4]_3 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][12] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[4]_3 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][13] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[4]_3 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][14] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[4]_3 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][15] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[4]_3 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][16] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[4]_3 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][17] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[4]_3 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][18] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[4]_3 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][19] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[4]_3 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][1] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[4]_3 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][20] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[4]_3 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][21] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[4]_3 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][22] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[4]_3 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][23] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[4]_3 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][24] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[4]_3 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][25] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[4]_3 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][26] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[4]_3 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][27] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[4]_3 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][28] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[4]_3 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][29] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[4]_3 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][2] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[4]_3 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][30] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[4]_3 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][31] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[4]_3 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][3] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[4]_3 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][4] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[4]_3 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][5] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[4]_3 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][6] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[4]_3 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][7] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[4]_3 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][8] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[4]_3 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][9] 
       (.C(cpu_clk),
        .CE(\mem[4][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[4]_3 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][0] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[5]_4 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][10] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[5]_4 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][11] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[5]_4 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][12] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[5]_4 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][13] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[5]_4 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][14] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[5]_4 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][15] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[5]_4 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][16] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[5]_4 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][17] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[5]_4 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][18] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[5]_4 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][19] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[5]_4 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][1] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[5]_4 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][20] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[5]_4 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][21] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[5]_4 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][22] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[5]_4 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][23] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[5]_4 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][24] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[5]_4 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][25] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[5]_4 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][26] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[5]_4 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][27] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[5]_4 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][28] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[5]_4 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][29] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[5]_4 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][2] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[5]_4 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][30] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[5]_4 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][31] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[5]_4 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][3] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[5]_4 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][4] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[5]_4 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][5] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[5]_4 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][6] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[5]_4 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][7] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[5]_4 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][8] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[5]_4 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][9] 
       (.C(cpu_clk),
        .CE(\mem[5][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[5]_4 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][0] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[6]_5 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][10] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[6]_5 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][11] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[6]_5 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][12] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[6]_5 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][13] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[6]_5 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][14] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[6]_5 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][15] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[6]_5 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][16] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[6]_5 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][17] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[6]_5 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][18] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[6]_5 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][19] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[6]_5 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][1] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[6]_5 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][20] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[6]_5 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][21] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[6]_5 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][22] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[6]_5 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][23] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[6]_5 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][24] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[6]_5 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][25] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[6]_5 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][26] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[6]_5 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][27] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[6]_5 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][28] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[6]_5 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][29] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[6]_5 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][2] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[6]_5 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][30] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[6]_5 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][31] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[6]_5 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][3] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[6]_5 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][4] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[6]_5 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][5] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[6]_5 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][6] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[6]_5 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][7] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[6]_5 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][8] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[6]_5 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][9] 
       (.C(cpu_clk),
        .CE(\mem[6][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[6]_5 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][0] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[7]_6 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][10] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[7]_6 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][11] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[7]_6 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][12] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[7]_6 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][13] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[7]_6 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][14] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[7]_6 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][15] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[7]_6 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][16] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[7]_6 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][17] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[7]_6 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][18] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[7]_6 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][19] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[7]_6 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][1] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[7]_6 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][20] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[7]_6 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][21] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[7]_6 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][22] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[7]_6 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][23] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[7]_6 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][24] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[7]_6 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][25] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[7]_6 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][26] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[7]_6 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][27] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[7]_6 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][28] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[7]_6 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][29] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[7]_6 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][2] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[7]_6 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][30] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[7]_6 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][31] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[7]_6 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][3] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[7]_6 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][4] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[7]_6 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][5] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[7]_6 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][6] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[7]_6 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][7] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[7]_6 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][8] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[7]_6 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][9] 
       (.C(cpu_clk),
        .CE(\mem[7][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[7]_6 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][0] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[8]_7 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][10] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[8]_7 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][11] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[8]_7 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][12] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[8]_7 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][13] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[8]_7 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][14] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[8]_7 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][15] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[8]_7 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][16] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[8]_7 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][17] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[8]_7 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][18] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[8]_7 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][19] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[8]_7 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][1] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[8]_7 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][20] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[8]_7 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][21] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[8]_7 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][22] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[8]_7 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][23] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[8]_7 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][24] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[8]_7 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][25] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[8]_7 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][26] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[8]_7 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][27] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[8]_7 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][28] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[8]_7 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][29] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[8]_7 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][2] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[8]_7 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][30] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[8]_7 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][31] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[8]_7 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][3] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[8]_7 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][4] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[8]_7 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][5] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[8]_7 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][6] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[8]_7 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][7] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[8]_7 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][8] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[8]_7 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][9] 
       (.C(cpu_clk),
        .CE(\mem[8][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[8]_7 [9]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][0] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[0]),
        .Q(\mem_reg[9]_8 [0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][10] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[10]),
        .Q(\mem_reg[9]_8 [10]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][11] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[11]),
        .Q(\mem_reg[9]_8 [11]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][12] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[12]),
        .Q(\mem_reg[9]_8 [12]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][13] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[13]),
        .Q(\mem_reg[9]_8 [13]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][14] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[14]),
        .Q(\mem_reg[9]_8 [14]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][15] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[15]),
        .Q(\mem_reg[9]_8 [15]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][16] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[16]),
        .Q(\mem_reg[9]_8 [16]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][17] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[17]),
        .Q(\mem_reg[9]_8 [17]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][18] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[18]),
        .Q(\mem_reg[9]_8 [18]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][19] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[19]),
        .Q(\mem_reg[9]_8 [19]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][1] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[1]),
        .Q(\mem_reg[9]_8 [1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][20] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[20]),
        .Q(\mem_reg[9]_8 [20]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][21] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[21]),
        .Q(\mem_reg[9]_8 [21]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][22] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[22]),
        .Q(\mem_reg[9]_8 [22]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][23] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[23]),
        .Q(\mem_reg[9]_8 [23]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][24] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[24]),
        .Q(\mem_reg[9]_8 [24]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][25] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[25]),
        .Q(\mem_reg[9]_8 [25]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][26] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[26]),
        .Q(\mem_reg[9]_8 [26]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][27] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[27]),
        .Q(\mem_reg[9]_8 [27]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][28] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[28]),
        .Q(\mem_reg[9]_8 [28]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][29] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[29]),
        .Q(\mem_reg[9]_8 [29]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][2] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[2]),
        .Q(\mem_reg[9]_8 [2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][30] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[30]),
        .Q(\mem_reg[9]_8 [30]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][31] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[31]),
        .Q(\mem_reg[9]_8 [31]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][3] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[3]),
        .Q(\mem_reg[9]_8 [3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][4] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[4]),
        .Q(\mem_reg[9]_8 [4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][5] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[5]),
        .Q(\mem_reg[9]_8 [5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][6] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[6]),
        .Q(\mem_reg[9]_8 [6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][7] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[7]),
        .Q(\mem_reg[9]_8 [7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][8] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[8]),
        .Q(\mem_reg[9]_8 [8]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][9] 
       (.C(cpu_clk),
        .CE(\mem[9][31]_i_1_n_1 ),
        .D(D[9]),
        .Q(\mem_reg[9]_8 [9]),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[0]_i_10 
       (.I0(\mem_reg[4]_3 [0]),
        .I1(\mem_reg[20]_19 [0]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [0]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [0]),
        .O(\rs1_register_q[0]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[0]_i_11 
       (.I0(\mem_reg[16]_15 [0]),
        .I1(\rs1_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [0]),
        .I3(\rs1_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [0]),
        .O(\rs1_register_q[0]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[0]_i_12 
       (.I0(\mem_reg[7]_6 [0]),
        .I1(\mem_reg[23]_22 [0]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [0]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [0]),
        .O(\rs1_register_q[0]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[0]_i_13 
       (.I0(\mem_reg[3]_2 [0]),
        .I1(\mem_reg[19]_18 [0]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [0]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [0]),
        .O(\rs1_register_q[0]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[0]_i_14 
       (.I0(\mem_reg[5]_4 [0]),
        .I1(\mem_reg[21]_20 [0]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [0]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [0]),
        .O(\rs1_register_q[0]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[0]_i_15 
       (.I0(\mem_reg[1]_0 [0]),
        .I1(\mem_reg[17]_16 [0]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [0]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [0]),
        .O(\rs1_register_q[0]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[0]_i_8 
       (.I0(\mem_reg[6]_5 [0]),
        .I1(\mem_reg[22]_21 [0]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [0]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [0]),
        .O(\rs1_register_q[0]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[0]_i_9 
       (.I0(\mem_reg[2]_1 [0]),
        .I1(\mem_reg[18]_17 [0]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [0]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [0]),
        .O(\rs1_register_q[0]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[10]_i_10 
       (.I0(\mem_reg[4]_3 [10]),
        .I1(\mem_reg[20]_19 [10]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [10]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [10]),
        .O(\rs1_register_q[10]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[10]_i_11 
       (.I0(\mem_reg[16]_15 [10]),
        .I1(\rs1_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [10]),
        .I3(\rs1_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [10]),
        .O(\rs1_register_q[10]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[10]_i_12 
       (.I0(\mem_reg[7]_6 [10]),
        .I1(\mem_reg[23]_22 [10]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [10]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [10]),
        .O(\rs1_register_q[10]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[10]_i_13 
       (.I0(\mem_reg[3]_2 [10]),
        .I1(\mem_reg[19]_18 [10]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [10]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [10]),
        .O(\rs1_register_q[10]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[10]_i_14 
       (.I0(\mem_reg[5]_4 [10]),
        .I1(\mem_reg[21]_20 [10]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [10]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [10]),
        .O(\rs1_register_q[10]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[10]_i_15 
       (.I0(\mem_reg[1]_0 [10]),
        .I1(\mem_reg[17]_16 [10]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [10]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [10]),
        .O(\rs1_register_q[10]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[10]_i_8 
       (.I0(\mem_reg[6]_5 [10]),
        .I1(\mem_reg[22]_21 [10]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [10]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [10]),
        .O(\rs1_register_q[10]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[10]_i_9 
       (.I0(\mem_reg[2]_1 [10]),
        .I1(\mem_reg[18]_17 [10]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [10]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [10]),
        .O(\rs1_register_q[10]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[11]_i_10 
       (.I0(\mem_reg[4]_3 [11]),
        .I1(\mem_reg[20]_19 [11]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [11]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [11]),
        .O(\rs1_register_q[11]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[11]_i_11 
       (.I0(\mem_reg[16]_15 [11]),
        .I1(\rs1_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [11]),
        .I3(\rs1_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [11]),
        .O(\rs1_register_q[11]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[11]_i_12 
       (.I0(\mem_reg[7]_6 [11]),
        .I1(\mem_reg[23]_22 [11]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [11]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [11]),
        .O(\rs1_register_q[11]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[11]_i_13 
       (.I0(\mem_reg[3]_2 [11]),
        .I1(\mem_reg[19]_18 [11]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [11]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [11]),
        .O(\rs1_register_q[11]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[11]_i_14 
       (.I0(\mem_reg[5]_4 [11]),
        .I1(\mem_reg[21]_20 [11]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [11]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [11]),
        .O(\rs1_register_q[11]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[11]_i_15 
       (.I0(\mem_reg[1]_0 [11]),
        .I1(\mem_reg[17]_16 [11]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [11]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [11]),
        .O(\rs1_register_q[11]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[11]_i_8 
       (.I0(\mem_reg[6]_5 [11]),
        .I1(\mem_reg[22]_21 [11]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [11]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [11]),
        .O(\rs1_register_q[11]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[11]_i_9 
       (.I0(\mem_reg[2]_1 [11]),
        .I1(\mem_reg[18]_17 [11]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [11]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [11]),
        .O(\rs1_register_q[11]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[12]_i_10 
       (.I0(\mem_reg[4]_3 [12]),
        .I1(\mem_reg[20]_19 [12]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [12]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [12]),
        .O(\rs1_register_q[12]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[12]_i_11 
       (.I0(\mem_reg[16]_15 [12]),
        .I1(\rs1_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [12]),
        .I3(\rs1_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [12]),
        .O(\rs1_register_q[12]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[12]_i_12 
       (.I0(\mem_reg[7]_6 [12]),
        .I1(\mem_reg[23]_22 [12]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [12]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [12]),
        .O(\rs1_register_q[12]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[12]_i_13 
       (.I0(\mem_reg[3]_2 [12]),
        .I1(\mem_reg[19]_18 [12]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [12]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [12]),
        .O(\rs1_register_q[12]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[12]_i_14 
       (.I0(\mem_reg[5]_4 [12]),
        .I1(\mem_reg[21]_20 [12]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [12]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [12]),
        .O(\rs1_register_q[12]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[12]_i_15 
       (.I0(\mem_reg[1]_0 [12]),
        .I1(\mem_reg[17]_16 [12]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [12]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [12]),
        .O(\rs1_register_q[12]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[12]_i_8 
       (.I0(\mem_reg[6]_5 [12]),
        .I1(\mem_reg[22]_21 [12]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [12]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [12]),
        .O(\rs1_register_q[12]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[12]_i_9 
       (.I0(\mem_reg[2]_1 [12]),
        .I1(\mem_reg[18]_17 [12]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [12]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [12]),
        .O(\rs1_register_q[12]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[13]_i_10 
       (.I0(\mem_reg[4]_3 [13]),
        .I1(\mem_reg[20]_19 [13]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [13]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [13]),
        .O(\rs1_register_q[13]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[13]_i_11 
       (.I0(\mem_reg[16]_15 [13]),
        .I1(\rs1_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [13]),
        .I3(\rs1_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [13]),
        .O(\rs1_register_q[13]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[13]_i_12 
       (.I0(\mem_reg[7]_6 [13]),
        .I1(\mem_reg[23]_22 [13]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [13]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [13]),
        .O(\rs1_register_q[13]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[13]_i_13 
       (.I0(\mem_reg[3]_2 [13]),
        .I1(\mem_reg[19]_18 [13]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [13]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [13]),
        .O(\rs1_register_q[13]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[13]_i_14 
       (.I0(\mem_reg[5]_4 [13]),
        .I1(\mem_reg[21]_20 [13]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [13]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [13]),
        .O(\rs1_register_q[13]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[13]_i_15 
       (.I0(\mem_reg[1]_0 [13]),
        .I1(\mem_reg[17]_16 [13]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [13]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [13]),
        .O(\rs1_register_q[13]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[13]_i_8 
       (.I0(\mem_reg[6]_5 [13]),
        .I1(\mem_reg[22]_21 [13]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [13]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [13]),
        .O(\rs1_register_q[13]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[13]_i_9 
       (.I0(\mem_reg[2]_1 [13]),
        .I1(\mem_reg[18]_17 [13]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [13]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [13]),
        .O(\rs1_register_q[13]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[14]_i_10 
       (.I0(\mem_reg[4]_3 [14]),
        .I1(\mem_reg[20]_19 [14]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [14]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [14]),
        .O(\rs1_register_q[14]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[14]_i_11 
       (.I0(\mem_reg[16]_15 [14]),
        .I1(\rs1_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [14]),
        .I3(\rs1_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [14]),
        .O(\rs1_register_q[14]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[14]_i_12 
       (.I0(\mem_reg[7]_6 [14]),
        .I1(\mem_reg[23]_22 [14]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [14]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [14]),
        .O(\rs1_register_q[14]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[14]_i_13 
       (.I0(\mem_reg[3]_2 [14]),
        .I1(\mem_reg[19]_18 [14]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [14]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [14]),
        .O(\rs1_register_q[14]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[14]_i_14 
       (.I0(\mem_reg[5]_4 [14]),
        .I1(\mem_reg[21]_20 [14]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [14]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [14]),
        .O(\rs1_register_q[14]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[14]_i_15 
       (.I0(\mem_reg[1]_0 [14]),
        .I1(\mem_reg[17]_16 [14]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [14]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [14]),
        .O(\rs1_register_q[14]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[14]_i_8 
       (.I0(\mem_reg[6]_5 [14]),
        .I1(\mem_reg[22]_21 [14]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [14]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [14]),
        .O(\rs1_register_q[14]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[14]_i_9 
       (.I0(\mem_reg[2]_1 [14]),
        .I1(\mem_reg[18]_17 [14]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [14]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [14]),
        .O(\rs1_register_q[14]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[15]_i_10 
       (.I0(\mem_reg[4]_3 [15]),
        .I1(\mem_reg[20]_19 [15]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [15]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [15]),
        .O(\rs1_register_q[15]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[15]_i_11 
       (.I0(\mem_reg[16]_15 [15]),
        .I1(\rs1_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [15]),
        .I3(\rs1_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [15]),
        .O(\rs1_register_q[15]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[15]_i_12 
       (.I0(\mem_reg[7]_6 [15]),
        .I1(\mem_reg[23]_22 [15]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [15]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [15]),
        .O(\rs1_register_q[15]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[15]_i_13 
       (.I0(\mem_reg[3]_2 [15]),
        .I1(\mem_reg[19]_18 [15]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [15]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [15]),
        .O(\rs1_register_q[15]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[15]_i_14 
       (.I0(\mem_reg[5]_4 [15]),
        .I1(\mem_reg[21]_20 [15]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [15]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [15]),
        .O(\rs1_register_q[15]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[15]_i_15 
       (.I0(\mem_reg[1]_0 [15]),
        .I1(\mem_reg[17]_16 [15]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [15]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [15]),
        .O(\rs1_register_q[15]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[15]_i_8 
       (.I0(\mem_reg[6]_5 [15]),
        .I1(\mem_reg[22]_21 [15]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [15]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [15]),
        .O(\rs1_register_q[15]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[15]_i_9 
       (.I0(\mem_reg[2]_1 [15]),
        .I1(\mem_reg[18]_17 [15]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [15]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [15]),
        .O(\rs1_register_q[15]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[16]_i_10 
       (.I0(\mem_reg[4]_3 [16]),
        .I1(\mem_reg[20]_19 [16]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [16]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [16]),
        .O(\rs1_register_q[16]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[16]_i_11 
       (.I0(\mem_reg[16]_15 [16]),
        .I1(\rs1_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [16]),
        .I3(\rs1_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [16]),
        .O(\rs1_register_q[16]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[16]_i_12 
       (.I0(\mem_reg[7]_6 [16]),
        .I1(\mem_reg[23]_22 [16]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [16]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [16]),
        .O(\rs1_register_q[16]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[16]_i_13 
       (.I0(\mem_reg[3]_2 [16]),
        .I1(\mem_reg[19]_18 [16]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [16]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [16]),
        .O(\rs1_register_q[16]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[16]_i_14 
       (.I0(\mem_reg[5]_4 [16]),
        .I1(\mem_reg[21]_20 [16]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [16]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [16]),
        .O(\rs1_register_q[16]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[16]_i_15 
       (.I0(\mem_reg[1]_0 [16]),
        .I1(\mem_reg[17]_16 [16]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [16]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [16]),
        .O(\rs1_register_q[16]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[16]_i_8 
       (.I0(\mem_reg[6]_5 [16]),
        .I1(\mem_reg[22]_21 [16]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [16]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [16]),
        .O(\rs1_register_q[16]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[16]_i_9 
       (.I0(\mem_reg[2]_1 [16]),
        .I1(\mem_reg[18]_17 [16]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [16]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [16]),
        .O(\rs1_register_q[16]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[17]_i_10 
       (.I0(\mem_reg[4]_3 [17]),
        .I1(\mem_reg[20]_19 [17]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [17]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [17]),
        .O(\rs1_register_q[17]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[17]_i_11 
       (.I0(\mem_reg[16]_15 [17]),
        .I1(\rs1_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [17]),
        .I3(\rs1_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [17]),
        .O(\rs1_register_q[17]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[17]_i_12 
       (.I0(\mem_reg[7]_6 [17]),
        .I1(\mem_reg[23]_22 [17]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [17]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [17]),
        .O(\rs1_register_q[17]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[17]_i_13 
       (.I0(\mem_reg[3]_2 [17]),
        .I1(\mem_reg[19]_18 [17]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [17]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [17]),
        .O(\rs1_register_q[17]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[17]_i_14 
       (.I0(\mem_reg[5]_4 [17]),
        .I1(\mem_reg[21]_20 [17]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [17]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [17]),
        .O(\rs1_register_q[17]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[17]_i_15 
       (.I0(\mem_reg[1]_0 [17]),
        .I1(\mem_reg[17]_16 [17]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [17]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [17]),
        .O(\rs1_register_q[17]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[17]_i_8 
       (.I0(\mem_reg[6]_5 [17]),
        .I1(\mem_reg[22]_21 [17]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [17]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [17]),
        .O(\rs1_register_q[17]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[17]_i_9 
       (.I0(\mem_reg[2]_1 [17]),
        .I1(\mem_reg[18]_17 [17]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [17]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [17]),
        .O(\rs1_register_q[17]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[18]_i_10 
       (.I0(\mem_reg[4]_3 [18]),
        .I1(\mem_reg[20]_19 [18]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [18]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [18]),
        .O(\rs1_register_q[18]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[18]_i_11 
       (.I0(\mem_reg[16]_15 [18]),
        .I1(\rs1_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [18]),
        .I3(\rs1_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [18]),
        .O(\rs1_register_q[18]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[18]_i_12 
       (.I0(\mem_reg[7]_6 [18]),
        .I1(\mem_reg[23]_22 [18]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [18]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [18]),
        .O(\rs1_register_q[18]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[18]_i_13 
       (.I0(\mem_reg[3]_2 [18]),
        .I1(\mem_reg[19]_18 [18]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [18]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [18]),
        .O(\rs1_register_q[18]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[18]_i_14 
       (.I0(\mem_reg[5]_4 [18]),
        .I1(\mem_reg[21]_20 [18]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [18]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [18]),
        .O(\rs1_register_q[18]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[18]_i_15 
       (.I0(\mem_reg[1]_0 [18]),
        .I1(\mem_reg[17]_16 [18]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [18]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [18]),
        .O(\rs1_register_q[18]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[18]_i_8 
       (.I0(\mem_reg[6]_5 [18]),
        .I1(\mem_reg[22]_21 [18]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [18]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [18]),
        .O(\rs1_register_q[18]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[18]_i_9 
       (.I0(\mem_reg[2]_1 [18]),
        .I1(\mem_reg[18]_17 [18]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [18]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [18]),
        .O(\rs1_register_q[18]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[19]_i_10 
       (.I0(\mem_reg[4]_3 [19]),
        .I1(\mem_reg[20]_19 [19]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [19]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [19]),
        .O(\rs1_register_q[19]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[19]_i_11 
       (.I0(\mem_reg[16]_15 [19]),
        .I1(\rs1_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [19]),
        .I3(\rs1_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [19]),
        .O(\rs1_register_q[19]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[19]_i_12 
       (.I0(\mem_reg[7]_6 [19]),
        .I1(\mem_reg[23]_22 [19]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [19]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [19]),
        .O(\rs1_register_q[19]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[19]_i_13 
       (.I0(\mem_reg[3]_2 [19]),
        .I1(\mem_reg[19]_18 [19]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [19]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [19]),
        .O(\rs1_register_q[19]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[19]_i_14 
       (.I0(\mem_reg[5]_4 [19]),
        .I1(\mem_reg[21]_20 [19]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [19]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [19]),
        .O(\rs1_register_q[19]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[19]_i_15 
       (.I0(\mem_reg[1]_0 [19]),
        .I1(\mem_reg[17]_16 [19]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [19]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [19]),
        .O(\rs1_register_q[19]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[19]_i_8 
       (.I0(\mem_reg[6]_5 [19]),
        .I1(\mem_reg[22]_21 [19]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [19]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [19]),
        .O(\rs1_register_q[19]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[19]_i_9 
       (.I0(\mem_reg[2]_1 [19]),
        .I1(\mem_reg[18]_17 [19]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [19]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [19]),
        .O(\rs1_register_q[19]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[1]_i_10 
       (.I0(\mem_reg[4]_3 [1]),
        .I1(\mem_reg[20]_19 [1]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [1]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [1]),
        .O(\rs1_register_q[1]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[1]_i_11 
       (.I0(\mem_reg[16]_15 [1]),
        .I1(\rs1_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [1]),
        .I3(\rs1_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [1]),
        .O(\rs1_register_q[1]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[1]_i_12 
       (.I0(\mem_reg[7]_6 [1]),
        .I1(\mem_reg[23]_22 [1]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [1]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [1]),
        .O(\rs1_register_q[1]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[1]_i_13 
       (.I0(\mem_reg[3]_2 [1]),
        .I1(\mem_reg[19]_18 [1]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [1]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [1]),
        .O(\rs1_register_q[1]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[1]_i_14 
       (.I0(\mem_reg[5]_4 [1]),
        .I1(\mem_reg[21]_20 [1]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [1]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [1]),
        .O(\rs1_register_q[1]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[1]_i_15 
       (.I0(\mem_reg[1]_0 [1]),
        .I1(\mem_reg[17]_16 [1]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [1]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [1]),
        .O(\rs1_register_q[1]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[1]_i_8 
       (.I0(\mem_reg[6]_5 [1]),
        .I1(\mem_reg[22]_21 [1]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [1]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [1]),
        .O(\rs1_register_q[1]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[1]_i_9 
       (.I0(\mem_reg[2]_1 [1]),
        .I1(\mem_reg[18]_17 [1]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [1]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [1]),
        .O(\rs1_register_q[1]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[20]_i_10 
       (.I0(\mem_reg[4]_3 [20]),
        .I1(\mem_reg[20]_19 [20]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [20]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [20]),
        .O(\rs1_register_q[20]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[20]_i_11 
       (.I0(\mem_reg[16]_15 [20]),
        .I1(\rs1_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [20]),
        .I3(\rs1_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [20]),
        .O(\rs1_register_q[20]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[20]_i_12 
       (.I0(\mem_reg[7]_6 [20]),
        .I1(\mem_reg[23]_22 [20]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [20]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [20]),
        .O(\rs1_register_q[20]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[20]_i_13 
       (.I0(\mem_reg[3]_2 [20]),
        .I1(\mem_reg[19]_18 [20]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [20]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [20]),
        .O(\rs1_register_q[20]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[20]_i_14 
       (.I0(\mem_reg[5]_4 [20]),
        .I1(\mem_reg[21]_20 [20]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [20]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [20]),
        .O(\rs1_register_q[20]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[20]_i_15 
       (.I0(\mem_reg[1]_0 [20]),
        .I1(\mem_reg[17]_16 [20]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [20]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [20]),
        .O(\rs1_register_q[20]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[20]_i_8 
       (.I0(\mem_reg[6]_5 [20]),
        .I1(\mem_reg[22]_21 [20]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [20]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [20]),
        .O(\rs1_register_q[20]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[20]_i_9 
       (.I0(\mem_reg[2]_1 [20]),
        .I1(\mem_reg[18]_17 [20]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [20]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [20]),
        .O(\rs1_register_q[20]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[21]_i_10 
       (.I0(\mem_reg[4]_3 [21]),
        .I1(\mem_reg[20]_19 [21]),
        .I2(\rs1_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [21]),
        .I4(\rs1_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [21]),
        .O(\rs1_register_q[21]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[21]_i_11 
       (.I0(\mem_reg[16]_15 [21]),
        .I1(\rs1_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [21]),
        .I3(\rs1_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [21]),
        .O(\rs1_register_q[21]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[21]_i_12 
       (.I0(\mem_reg[7]_6 [21]),
        .I1(\mem_reg[23]_22 [21]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[15]_14 [21]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[31]_30 [21]),
        .O(\rs1_register_q[21]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[21]_i_13 
       (.I0(\mem_reg[3]_2 [21]),
        .I1(\mem_reg[19]_18 [21]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[11]_10 [21]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[27]_26 [21]),
        .O(\rs1_register_q[21]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[21]_i_14 
       (.I0(\mem_reg[5]_4 [21]),
        .I1(\mem_reg[21]_20 [21]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[13]_12 [21]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[29]_28 [21]),
        .O(\rs1_register_q[21]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[21]_i_15 
       (.I0(\mem_reg[1]_0 [21]),
        .I1(\mem_reg[17]_16 [21]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[9]_8 [21]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[25]_24 [21]),
        .O(\rs1_register_q[21]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[21]_i_8 
       (.I0(\mem_reg[6]_5 [21]),
        .I1(\mem_reg[22]_21 [21]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[14]_13 [21]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[30]_29 [21]),
        .O(\rs1_register_q[21]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[21]_i_9 
       (.I0(\mem_reg[2]_1 [21]),
        .I1(\mem_reg[18]_17 [21]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[10]_9 [21]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[26]_25 [21]),
        .O(\rs1_register_q[21]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[22]_i_10 
       (.I0(\mem_reg[4]_3 [22]),
        .I1(\mem_reg[20]_19 [22]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[12]_11 [22]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[28]_27 [22]),
        .O(\rs1_register_q[22]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[22]_i_11 
       (.I0(\mem_reg[16]_15 [22]),
        .I1(\rs1_register_q_reg[31]_i_7_0 ),
        .I2(\mem_reg[8]_7 [22]),
        .I3(\rs1_register_q_reg[31]_i_7_1 ),
        .I4(\mem_reg[24]_23 [22]),
        .O(\rs1_register_q[22]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[22]_i_12 
       (.I0(\mem_reg[7]_6 [22]),
        .I1(\mem_reg[23]_22 [22]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[15]_14 [22]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[31]_30 [22]),
        .O(\rs1_register_q[22]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[22]_i_13 
       (.I0(\mem_reg[3]_2 [22]),
        .I1(\mem_reg[19]_18 [22]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[11]_10 [22]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[27]_26 [22]),
        .O(\rs1_register_q[22]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[22]_i_14 
       (.I0(\mem_reg[5]_4 [22]),
        .I1(\mem_reg[21]_20 [22]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[13]_12 [22]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[29]_28 [22]),
        .O(\rs1_register_q[22]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[22]_i_15 
       (.I0(\mem_reg[1]_0 [22]),
        .I1(\mem_reg[17]_16 [22]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[9]_8 [22]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[25]_24 [22]),
        .O(\rs1_register_q[22]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[22]_i_8 
       (.I0(\mem_reg[6]_5 [22]),
        .I1(\mem_reg[22]_21 [22]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[14]_13 [22]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[30]_29 [22]),
        .O(\rs1_register_q[22]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[22]_i_9 
       (.I0(\mem_reg[2]_1 [22]),
        .I1(\mem_reg[18]_17 [22]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[10]_9 [22]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[26]_25 [22]),
        .O(\rs1_register_q[22]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[23]_i_10 
       (.I0(\mem_reg[4]_3 [23]),
        .I1(\mem_reg[20]_19 [23]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[12]_11 [23]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[28]_27 [23]),
        .O(\rs1_register_q[23]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[23]_i_11 
       (.I0(\mem_reg[16]_15 [23]),
        .I1(\rs1_register_q_reg[31]_i_7_0 ),
        .I2(\mem_reg[8]_7 [23]),
        .I3(\rs1_register_q_reg[31]_i_7_1 ),
        .I4(\mem_reg[24]_23 [23]),
        .O(\rs1_register_q[23]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[23]_i_12 
       (.I0(\mem_reg[7]_6 [23]),
        .I1(\mem_reg[23]_22 [23]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[15]_14 [23]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[31]_30 [23]),
        .O(\rs1_register_q[23]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[23]_i_13 
       (.I0(\mem_reg[3]_2 [23]),
        .I1(\mem_reg[19]_18 [23]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[11]_10 [23]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[27]_26 [23]),
        .O(\rs1_register_q[23]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[23]_i_14 
       (.I0(\mem_reg[5]_4 [23]),
        .I1(\mem_reg[21]_20 [23]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[13]_12 [23]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[29]_28 [23]),
        .O(\rs1_register_q[23]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[23]_i_15 
       (.I0(\mem_reg[1]_0 [23]),
        .I1(\mem_reg[17]_16 [23]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[9]_8 [23]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[25]_24 [23]),
        .O(\rs1_register_q[23]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[23]_i_8 
       (.I0(\mem_reg[6]_5 [23]),
        .I1(\mem_reg[22]_21 [23]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[14]_13 [23]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[30]_29 [23]),
        .O(\rs1_register_q[23]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[23]_i_9 
       (.I0(\mem_reg[2]_1 [23]),
        .I1(\mem_reg[18]_17 [23]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[10]_9 [23]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[26]_25 [23]),
        .O(\rs1_register_q[23]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[24]_i_10 
       (.I0(\mem_reg[4]_3 [24]),
        .I1(\mem_reg[20]_19 [24]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[12]_11 [24]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[28]_27 [24]),
        .O(\rs1_register_q[24]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[24]_i_11 
       (.I0(\mem_reg[16]_15 [24]),
        .I1(\rs1_register_q_reg[31]_i_7_0 ),
        .I2(\mem_reg[8]_7 [24]),
        .I3(\rs1_register_q_reg[31]_i_7_1 ),
        .I4(\mem_reg[24]_23 [24]),
        .O(\rs1_register_q[24]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[24]_i_12 
       (.I0(\mem_reg[7]_6 [24]),
        .I1(\mem_reg[23]_22 [24]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[15]_14 [24]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[31]_30 [24]),
        .O(\rs1_register_q[24]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[24]_i_13 
       (.I0(\mem_reg[3]_2 [24]),
        .I1(\mem_reg[19]_18 [24]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[11]_10 [24]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[27]_26 [24]),
        .O(\rs1_register_q[24]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[24]_i_14 
       (.I0(\mem_reg[5]_4 [24]),
        .I1(\mem_reg[21]_20 [24]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[13]_12 [24]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[29]_28 [24]),
        .O(\rs1_register_q[24]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[24]_i_15 
       (.I0(\mem_reg[1]_0 [24]),
        .I1(\mem_reg[17]_16 [24]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[9]_8 [24]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[25]_24 [24]),
        .O(\rs1_register_q[24]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[24]_i_8 
       (.I0(\mem_reg[6]_5 [24]),
        .I1(\mem_reg[22]_21 [24]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[14]_13 [24]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[30]_29 [24]),
        .O(\rs1_register_q[24]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[24]_i_9 
       (.I0(\mem_reg[2]_1 [24]),
        .I1(\mem_reg[18]_17 [24]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[10]_9 [24]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[26]_25 [24]),
        .O(\rs1_register_q[24]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[25]_i_10 
       (.I0(\mem_reg[4]_3 [25]),
        .I1(\mem_reg[20]_19 [25]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[12]_11 [25]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[28]_27 [25]),
        .O(\rs1_register_q[25]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[25]_i_11 
       (.I0(\mem_reg[16]_15 [25]),
        .I1(\rs1_register_q_reg[31]_i_7_0 ),
        .I2(\mem_reg[8]_7 [25]),
        .I3(\rs1_register_q_reg[31]_i_7_1 ),
        .I4(\mem_reg[24]_23 [25]),
        .O(\rs1_register_q[25]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[25]_i_12 
       (.I0(\mem_reg[7]_6 [25]),
        .I1(\mem_reg[23]_22 [25]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[15]_14 [25]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[31]_30 [25]),
        .O(\rs1_register_q[25]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[25]_i_13 
       (.I0(\mem_reg[3]_2 [25]),
        .I1(\mem_reg[19]_18 [25]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[11]_10 [25]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[27]_26 [25]),
        .O(\rs1_register_q[25]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[25]_i_14 
       (.I0(\mem_reg[5]_4 [25]),
        .I1(\mem_reg[21]_20 [25]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[13]_12 [25]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[29]_28 [25]),
        .O(\rs1_register_q[25]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[25]_i_15 
       (.I0(\mem_reg[1]_0 [25]),
        .I1(\mem_reg[17]_16 [25]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[9]_8 [25]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[25]_24 [25]),
        .O(\rs1_register_q[25]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[25]_i_8 
       (.I0(\mem_reg[6]_5 [25]),
        .I1(\mem_reg[22]_21 [25]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[14]_13 [25]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[30]_29 [25]),
        .O(\rs1_register_q[25]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[25]_i_9 
       (.I0(\mem_reg[2]_1 [25]),
        .I1(\mem_reg[18]_17 [25]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[10]_9 [25]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[26]_25 [25]),
        .O(\rs1_register_q[25]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[26]_i_10 
       (.I0(\mem_reg[4]_3 [26]),
        .I1(\mem_reg[20]_19 [26]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[12]_11 [26]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[28]_27 [26]),
        .O(\rs1_register_q[26]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[26]_i_11 
       (.I0(\mem_reg[16]_15 [26]),
        .I1(\rs1_register_q_reg[31]_i_7_0 ),
        .I2(\mem_reg[8]_7 [26]),
        .I3(\rs1_register_q_reg[31]_i_7_1 ),
        .I4(\mem_reg[24]_23 [26]),
        .O(\rs1_register_q[26]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[26]_i_12 
       (.I0(\mem_reg[7]_6 [26]),
        .I1(\mem_reg[23]_22 [26]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[15]_14 [26]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[31]_30 [26]),
        .O(\rs1_register_q[26]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[26]_i_13 
       (.I0(\mem_reg[3]_2 [26]),
        .I1(\mem_reg[19]_18 [26]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[11]_10 [26]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[27]_26 [26]),
        .O(\rs1_register_q[26]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[26]_i_14 
       (.I0(\mem_reg[5]_4 [26]),
        .I1(\mem_reg[21]_20 [26]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[13]_12 [26]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[29]_28 [26]),
        .O(\rs1_register_q[26]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[26]_i_15 
       (.I0(\mem_reg[1]_0 [26]),
        .I1(\mem_reg[17]_16 [26]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[9]_8 [26]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[25]_24 [26]),
        .O(\rs1_register_q[26]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[26]_i_8 
       (.I0(\mem_reg[6]_5 [26]),
        .I1(\mem_reg[22]_21 [26]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[14]_13 [26]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[30]_29 [26]),
        .O(\rs1_register_q[26]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[26]_i_9 
       (.I0(\mem_reg[2]_1 [26]),
        .I1(\mem_reg[18]_17 [26]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[10]_9 [26]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[26]_25 [26]),
        .O(\rs1_register_q[26]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[27]_i_10 
       (.I0(\mem_reg[4]_3 [27]),
        .I1(\mem_reg[20]_19 [27]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[12]_11 [27]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[28]_27 [27]),
        .O(\rs1_register_q[27]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[27]_i_11 
       (.I0(\mem_reg[16]_15 [27]),
        .I1(\rs1_register_q_reg[31]_i_7_0 ),
        .I2(\mem_reg[8]_7 [27]),
        .I3(\rs1_register_q_reg[31]_i_7_1 ),
        .I4(\mem_reg[24]_23 [27]),
        .O(\rs1_register_q[27]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[27]_i_12 
       (.I0(\mem_reg[7]_6 [27]),
        .I1(\mem_reg[23]_22 [27]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[15]_14 [27]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[31]_30 [27]),
        .O(\rs1_register_q[27]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[27]_i_13 
       (.I0(\mem_reg[3]_2 [27]),
        .I1(\mem_reg[19]_18 [27]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[11]_10 [27]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[27]_26 [27]),
        .O(\rs1_register_q[27]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[27]_i_14 
       (.I0(\mem_reg[5]_4 [27]),
        .I1(\mem_reg[21]_20 [27]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[13]_12 [27]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[29]_28 [27]),
        .O(\rs1_register_q[27]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[27]_i_15 
       (.I0(\mem_reg[1]_0 [27]),
        .I1(\mem_reg[17]_16 [27]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[9]_8 [27]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[25]_24 [27]),
        .O(\rs1_register_q[27]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[27]_i_8 
       (.I0(\mem_reg[6]_5 [27]),
        .I1(\mem_reg[22]_21 [27]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[14]_13 [27]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[30]_29 [27]),
        .O(\rs1_register_q[27]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[27]_i_9 
       (.I0(\mem_reg[2]_1 [27]),
        .I1(\mem_reg[18]_17 [27]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[10]_9 [27]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[26]_25 [27]),
        .O(\rs1_register_q[27]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[28]_i_10 
       (.I0(\mem_reg[4]_3 [28]),
        .I1(\mem_reg[20]_19 [28]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[12]_11 [28]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[28]_27 [28]),
        .O(\rs1_register_q[28]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[28]_i_11 
       (.I0(\mem_reg[16]_15 [28]),
        .I1(\rs1_register_q_reg[31]_i_7_0 ),
        .I2(\mem_reg[8]_7 [28]),
        .I3(\rs1_register_q_reg[31]_i_7_1 ),
        .I4(\mem_reg[24]_23 [28]),
        .O(\rs1_register_q[28]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[28]_i_12 
       (.I0(\mem_reg[7]_6 [28]),
        .I1(\mem_reg[23]_22 [28]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[15]_14 [28]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[31]_30 [28]),
        .O(\rs1_register_q[28]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[28]_i_13 
       (.I0(\mem_reg[3]_2 [28]),
        .I1(\mem_reg[19]_18 [28]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[11]_10 [28]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[27]_26 [28]),
        .O(\rs1_register_q[28]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[28]_i_14 
       (.I0(\mem_reg[5]_4 [28]),
        .I1(\mem_reg[21]_20 [28]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[13]_12 [28]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[29]_28 [28]),
        .O(\rs1_register_q[28]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[28]_i_15 
       (.I0(\mem_reg[1]_0 [28]),
        .I1(\mem_reg[17]_16 [28]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[9]_8 [28]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[25]_24 [28]),
        .O(\rs1_register_q[28]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[28]_i_8 
       (.I0(\mem_reg[6]_5 [28]),
        .I1(\mem_reg[22]_21 [28]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[14]_13 [28]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[30]_29 [28]),
        .O(\rs1_register_q[28]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[28]_i_9 
       (.I0(\mem_reg[2]_1 [28]),
        .I1(\mem_reg[18]_17 [28]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[10]_9 [28]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[26]_25 [28]),
        .O(\rs1_register_q[28]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[29]_i_10 
       (.I0(\mem_reg[4]_3 [29]),
        .I1(\mem_reg[20]_19 [29]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[12]_11 [29]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[28]_27 [29]),
        .O(\rs1_register_q[29]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[29]_i_11 
       (.I0(\mem_reg[16]_15 [29]),
        .I1(\rs1_register_q_reg[31]_i_7_0 ),
        .I2(\mem_reg[8]_7 [29]),
        .I3(\rs1_register_q_reg[31]_i_7_1 ),
        .I4(\mem_reg[24]_23 [29]),
        .O(\rs1_register_q[29]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[29]_i_12 
       (.I0(\mem_reg[7]_6 [29]),
        .I1(\mem_reg[23]_22 [29]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[15]_14 [29]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[31]_30 [29]),
        .O(\rs1_register_q[29]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[29]_i_13 
       (.I0(\mem_reg[3]_2 [29]),
        .I1(\mem_reg[19]_18 [29]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[11]_10 [29]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[27]_26 [29]),
        .O(\rs1_register_q[29]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[29]_i_14 
       (.I0(\mem_reg[5]_4 [29]),
        .I1(\mem_reg[21]_20 [29]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[13]_12 [29]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[29]_28 [29]),
        .O(\rs1_register_q[29]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[29]_i_15 
       (.I0(\mem_reg[1]_0 [29]),
        .I1(\mem_reg[17]_16 [29]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[9]_8 [29]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[25]_24 [29]),
        .O(\rs1_register_q[29]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[29]_i_8 
       (.I0(\mem_reg[6]_5 [29]),
        .I1(\mem_reg[22]_21 [29]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[14]_13 [29]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[30]_29 [29]),
        .O(\rs1_register_q[29]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[29]_i_9 
       (.I0(\mem_reg[2]_1 [29]),
        .I1(\mem_reg[18]_17 [29]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[10]_9 [29]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[26]_25 [29]),
        .O(\rs1_register_q[29]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[2]_i_10 
       (.I0(\mem_reg[4]_3 [2]),
        .I1(\mem_reg[20]_19 [2]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [2]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [2]),
        .O(\rs1_register_q[2]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[2]_i_11 
       (.I0(\mem_reg[16]_15 [2]),
        .I1(\rs1_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [2]),
        .I3(\rs1_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [2]),
        .O(\rs1_register_q[2]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[2]_i_12 
       (.I0(\mem_reg[7]_6 [2]),
        .I1(\mem_reg[23]_22 [2]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [2]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [2]),
        .O(\rs1_register_q[2]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[2]_i_13 
       (.I0(\mem_reg[3]_2 [2]),
        .I1(\mem_reg[19]_18 [2]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [2]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [2]),
        .O(\rs1_register_q[2]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[2]_i_14 
       (.I0(\mem_reg[5]_4 [2]),
        .I1(\mem_reg[21]_20 [2]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [2]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [2]),
        .O(\rs1_register_q[2]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[2]_i_15 
       (.I0(\mem_reg[1]_0 [2]),
        .I1(\mem_reg[17]_16 [2]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [2]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [2]),
        .O(\rs1_register_q[2]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[2]_i_8 
       (.I0(\mem_reg[6]_5 [2]),
        .I1(\mem_reg[22]_21 [2]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [2]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [2]),
        .O(\rs1_register_q[2]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[2]_i_9 
       (.I0(\mem_reg[2]_1 [2]),
        .I1(\mem_reg[18]_17 [2]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [2]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [2]),
        .O(\rs1_register_q[2]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[30]_i_10 
       (.I0(\mem_reg[4]_3 [30]),
        .I1(\mem_reg[20]_19 [30]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[12]_11 [30]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[28]_27 [30]),
        .O(\rs1_register_q[30]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[30]_i_11 
       (.I0(\mem_reg[16]_15 [30]),
        .I1(\rs1_register_q_reg[31]_i_7_0 ),
        .I2(\mem_reg[8]_7 [30]),
        .I3(\rs1_register_q_reg[31]_i_7_1 ),
        .I4(\mem_reg[24]_23 [30]),
        .O(\rs1_register_q[30]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[30]_i_12 
       (.I0(\mem_reg[7]_6 [30]),
        .I1(\mem_reg[23]_22 [30]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[15]_14 [30]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[31]_30 [30]),
        .O(\rs1_register_q[30]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[30]_i_13 
       (.I0(\mem_reg[3]_2 [30]),
        .I1(\mem_reg[19]_18 [30]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[11]_10 [30]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[27]_26 [30]),
        .O(\rs1_register_q[30]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[30]_i_14 
       (.I0(\mem_reg[5]_4 [30]),
        .I1(\mem_reg[21]_20 [30]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[13]_12 [30]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[29]_28 [30]),
        .O(\rs1_register_q[30]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[30]_i_15 
       (.I0(\mem_reg[1]_0 [30]),
        .I1(\mem_reg[17]_16 [30]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[9]_8 [30]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[25]_24 [30]),
        .O(\rs1_register_q[30]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[30]_i_8 
       (.I0(\mem_reg[6]_5 [30]),
        .I1(\mem_reg[22]_21 [30]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[14]_13 [30]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[30]_29 [30]),
        .O(\rs1_register_q[30]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[30]_i_9 
       (.I0(\mem_reg[2]_1 [30]),
        .I1(\mem_reg[18]_17 [30]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[10]_9 [30]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[26]_25 [30]),
        .O(\rs1_register_q[30]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[31]_i_11 
       (.I0(\mem_reg[6]_5 [31]),
        .I1(\mem_reg[22]_21 [31]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[14]_13 [31]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[30]_29 [31]),
        .O(\rs1_register_q[31]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[31]_i_12 
       (.I0(\mem_reg[2]_1 [31]),
        .I1(\mem_reg[18]_17 [31]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[10]_9 [31]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[26]_25 [31]),
        .O(\rs1_register_q[31]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[31]_i_13 
       (.I0(\mem_reg[4]_3 [31]),
        .I1(\mem_reg[20]_19 [31]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[12]_11 [31]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[28]_27 [31]),
        .O(\rs1_register_q[31]_i_13_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[31]_i_14 
       (.I0(\mem_reg[16]_15 [31]),
        .I1(\rs1_register_q_reg[31]_i_7_0 ),
        .I2(\mem_reg[8]_7 [31]),
        .I3(\rs1_register_q_reg[31]_i_7_1 ),
        .I4(\mem_reg[24]_23 [31]),
        .O(\rs1_register_q[31]_i_14_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \rs1_register_q[31]_i_15 
       (.I0(\mem_reg[7]_6 [31]),
        .I1(\mem_reg[23]_22 [31]),
        .I2(\rs1_register_q_reg[31]_i_7_2 ),
        .I3(\mem_reg[15]_14 [31]),
        .I4(\rs1_register_q_reg[31]_i_7_3 ),
        .I5(\mem_reg[31]_30 [31]),
        .O(\rs1_register_q[31]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[31]_i_16 
       (.I0(\mem_reg[3]_2 [31]),
        .I1(\mem_reg[19]_18 [31]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[11]_10 [31]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[27]_26 [31]),
        .O(\rs1_register_q[31]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[31]_i_17 
       (.I0(\mem_reg[5]_4 [31]),
        .I1(\mem_reg[21]_20 [31]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[13]_12 [31]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[29]_28 [31]),
        .O(\rs1_register_q[31]_i_17_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[31]_i_18 
       (.I0(\mem_reg[1]_0 [31]),
        .I1(\mem_reg[17]_16 [31]),
        .I2(\rs1_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[9]_8 [31]),
        .I4(\rs1_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[25]_24 [31]),
        .O(\rs1_register_q[31]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[3]_i_10 
       (.I0(\mem_reg[4]_3 [3]),
        .I1(\mem_reg[20]_19 [3]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [3]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [3]),
        .O(\rs1_register_q[3]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[3]_i_11 
       (.I0(\mem_reg[16]_15 [3]),
        .I1(\rs1_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [3]),
        .I3(\rs1_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [3]),
        .O(\rs1_register_q[3]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[3]_i_12 
       (.I0(\mem_reg[7]_6 [3]),
        .I1(\mem_reg[23]_22 [3]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [3]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [3]),
        .O(\rs1_register_q[3]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[3]_i_13 
       (.I0(\mem_reg[3]_2 [3]),
        .I1(\mem_reg[19]_18 [3]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [3]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [3]),
        .O(\rs1_register_q[3]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[3]_i_14 
       (.I0(\mem_reg[5]_4 [3]),
        .I1(\mem_reg[21]_20 [3]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [3]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [3]),
        .O(\rs1_register_q[3]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[3]_i_15 
       (.I0(\mem_reg[1]_0 [3]),
        .I1(\mem_reg[17]_16 [3]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [3]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [3]),
        .O(\rs1_register_q[3]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[3]_i_8 
       (.I0(\mem_reg[6]_5 [3]),
        .I1(\mem_reg[22]_21 [3]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [3]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [3]),
        .O(\rs1_register_q[3]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[3]_i_9 
       (.I0(\mem_reg[2]_1 [3]),
        .I1(\mem_reg[18]_17 [3]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [3]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [3]),
        .O(\rs1_register_q[3]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[4]_i_10 
       (.I0(\mem_reg[4]_3 [4]),
        .I1(\mem_reg[20]_19 [4]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [4]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [4]),
        .O(\rs1_register_q[4]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[4]_i_11 
       (.I0(\mem_reg[16]_15 [4]),
        .I1(\rs1_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [4]),
        .I3(\rs1_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [4]),
        .O(\rs1_register_q[4]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[4]_i_12 
       (.I0(\mem_reg[7]_6 [4]),
        .I1(\mem_reg[23]_22 [4]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [4]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [4]),
        .O(\rs1_register_q[4]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[4]_i_13 
       (.I0(\mem_reg[3]_2 [4]),
        .I1(\mem_reg[19]_18 [4]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [4]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [4]),
        .O(\rs1_register_q[4]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[4]_i_14 
       (.I0(\mem_reg[5]_4 [4]),
        .I1(\mem_reg[21]_20 [4]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [4]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [4]),
        .O(\rs1_register_q[4]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[4]_i_15 
       (.I0(\mem_reg[1]_0 [4]),
        .I1(\mem_reg[17]_16 [4]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [4]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [4]),
        .O(\rs1_register_q[4]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[4]_i_8 
       (.I0(\mem_reg[6]_5 [4]),
        .I1(\mem_reg[22]_21 [4]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [4]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [4]),
        .O(\rs1_register_q[4]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[4]_i_9 
       (.I0(\mem_reg[2]_1 [4]),
        .I1(\mem_reg[18]_17 [4]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [4]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [4]),
        .O(\rs1_register_q[4]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[5]_i_10 
       (.I0(\mem_reg[4]_3 [5]),
        .I1(\mem_reg[20]_19 [5]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [5]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [5]),
        .O(\rs1_register_q[5]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[5]_i_11 
       (.I0(\mem_reg[16]_15 [5]),
        .I1(\rs1_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [5]),
        .I3(\rs1_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [5]),
        .O(\rs1_register_q[5]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[5]_i_12 
       (.I0(\mem_reg[7]_6 [5]),
        .I1(\mem_reg[23]_22 [5]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [5]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [5]),
        .O(\rs1_register_q[5]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[5]_i_13 
       (.I0(\mem_reg[3]_2 [5]),
        .I1(\mem_reg[19]_18 [5]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [5]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [5]),
        .O(\rs1_register_q[5]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[5]_i_14 
       (.I0(\mem_reg[5]_4 [5]),
        .I1(\mem_reg[21]_20 [5]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [5]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [5]),
        .O(\rs1_register_q[5]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[5]_i_15 
       (.I0(\mem_reg[1]_0 [5]),
        .I1(\mem_reg[17]_16 [5]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [5]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [5]),
        .O(\rs1_register_q[5]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[5]_i_8 
       (.I0(\mem_reg[6]_5 [5]),
        .I1(\mem_reg[22]_21 [5]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [5]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [5]),
        .O(\rs1_register_q[5]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[5]_i_9 
       (.I0(\mem_reg[2]_1 [5]),
        .I1(\mem_reg[18]_17 [5]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [5]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [5]),
        .O(\rs1_register_q[5]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[6]_i_10 
       (.I0(\mem_reg[4]_3 [6]),
        .I1(\mem_reg[20]_19 [6]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [6]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [6]),
        .O(\rs1_register_q[6]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[6]_i_11 
       (.I0(\mem_reg[16]_15 [6]),
        .I1(\rs1_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [6]),
        .I3(\rs1_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [6]),
        .O(\rs1_register_q[6]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[6]_i_12 
       (.I0(\mem_reg[7]_6 [6]),
        .I1(\mem_reg[23]_22 [6]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [6]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [6]),
        .O(\rs1_register_q[6]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[6]_i_13 
       (.I0(\mem_reg[3]_2 [6]),
        .I1(\mem_reg[19]_18 [6]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [6]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [6]),
        .O(\rs1_register_q[6]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[6]_i_14 
       (.I0(\mem_reg[5]_4 [6]),
        .I1(\mem_reg[21]_20 [6]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [6]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [6]),
        .O(\rs1_register_q[6]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[6]_i_15 
       (.I0(\mem_reg[1]_0 [6]),
        .I1(\mem_reg[17]_16 [6]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [6]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [6]),
        .O(\rs1_register_q[6]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[6]_i_8 
       (.I0(\mem_reg[6]_5 [6]),
        .I1(\mem_reg[22]_21 [6]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [6]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [6]),
        .O(\rs1_register_q[6]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[6]_i_9 
       (.I0(\mem_reg[2]_1 [6]),
        .I1(\mem_reg[18]_17 [6]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [6]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [6]),
        .O(\rs1_register_q[6]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[7]_i_10 
       (.I0(\mem_reg[4]_3 [7]),
        .I1(\mem_reg[20]_19 [7]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [7]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [7]),
        .O(\rs1_register_q[7]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[7]_i_11 
       (.I0(\mem_reg[16]_15 [7]),
        .I1(\rs1_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [7]),
        .I3(\rs1_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [7]),
        .O(\rs1_register_q[7]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[7]_i_12 
       (.I0(\mem_reg[7]_6 [7]),
        .I1(\mem_reg[23]_22 [7]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [7]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [7]),
        .O(\rs1_register_q[7]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[7]_i_13 
       (.I0(\mem_reg[3]_2 [7]),
        .I1(\mem_reg[19]_18 [7]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [7]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [7]),
        .O(\rs1_register_q[7]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[7]_i_14 
       (.I0(\mem_reg[5]_4 [7]),
        .I1(\mem_reg[21]_20 [7]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [7]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [7]),
        .O(\rs1_register_q[7]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[7]_i_15 
       (.I0(\mem_reg[1]_0 [7]),
        .I1(\mem_reg[17]_16 [7]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [7]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [7]),
        .O(\rs1_register_q[7]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[7]_i_8 
       (.I0(\mem_reg[6]_5 [7]),
        .I1(\mem_reg[22]_21 [7]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [7]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [7]),
        .O(\rs1_register_q[7]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[7]_i_9 
       (.I0(\mem_reg[2]_1 [7]),
        .I1(\mem_reg[18]_17 [7]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [7]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [7]),
        .O(\rs1_register_q[7]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[8]_i_10 
       (.I0(\mem_reg[4]_3 [8]),
        .I1(\mem_reg[20]_19 [8]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [8]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [8]),
        .O(\rs1_register_q[8]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[8]_i_11 
       (.I0(\mem_reg[16]_15 [8]),
        .I1(\rs1_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [8]),
        .I3(\rs1_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [8]),
        .O(\rs1_register_q[8]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[8]_i_12 
       (.I0(\mem_reg[7]_6 [8]),
        .I1(\mem_reg[23]_22 [8]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [8]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [8]),
        .O(\rs1_register_q[8]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[8]_i_13 
       (.I0(\mem_reg[3]_2 [8]),
        .I1(\mem_reg[19]_18 [8]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [8]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [8]),
        .O(\rs1_register_q[8]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[8]_i_14 
       (.I0(\mem_reg[5]_4 [8]),
        .I1(\mem_reg[21]_20 [8]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [8]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [8]),
        .O(\rs1_register_q[8]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[8]_i_15 
       (.I0(\mem_reg[1]_0 [8]),
        .I1(\mem_reg[17]_16 [8]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [8]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [8]),
        .O(\rs1_register_q[8]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[8]_i_8 
       (.I0(\mem_reg[6]_5 [8]),
        .I1(\mem_reg[22]_21 [8]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [8]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [8]),
        .O(\rs1_register_q[8]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[8]_i_9 
       (.I0(\mem_reg[2]_1 [8]),
        .I1(\mem_reg[18]_17 [8]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [8]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [8]),
        .O(\rs1_register_q[8]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[9]_i_10 
       (.I0(\mem_reg[4]_3 [9]),
        .I1(\mem_reg[20]_19 [9]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [9]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [9]),
        .O(\rs1_register_q[9]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs1_register_q[9]_i_11 
       (.I0(\mem_reg[16]_15 [9]),
        .I1(\rs1_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [9]),
        .I3(\rs1_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [9]),
        .O(\rs1_register_q[9]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[9]_i_12 
       (.I0(\mem_reg[7]_6 [9]),
        .I1(\mem_reg[23]_22 [9]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [9]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [9]),
        .O(\rs1_register_q[9]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[9]_i_13 
       (.I0(\mem_reg[3]_2 [9]),
        .I1(\mem_reg[19]_18 [9]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [9]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [9]),
        .O(\rs1_register_q[9]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[9]_i_14 
       (.I0(\mem_reg[5]_4 [9]),
        .I1(\mem_reg[21]_20 [9]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [9]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [9]),
        .O(\rs1_register_q[9]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[9]_i_15 
       (.I0(\mem_reg[1]_0 [9]),
        .I1(\mem_reg[17]_16 [9]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [9]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [9]),
        .O(\rs1_register_q[9]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[9]_i_8 
       (.I0(\mem_reg[6]_5 [9]),
        .I1(\mem_reg[22]_21 [9]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [9]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [9]),
        .O(\rs1_register_q[9]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs1_register_q[9]_i_9 
       (.I0(\mem_reg[2]_1 [9]),
        .I1(\mem_reg[18]_17 [9]),
        .I2(\rs1_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [9]),
        .I4(\rs1_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [9]),
        .O(\rs1_register_q[9]_i_9_n_1 ));
  MUXF8 \rs1_register_q_reg[0]_i_2 
       (.I0(\rs1_register_q_reg[0]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[0]_i_5_n_1 ),
        .O(mem_reg_2_0),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[0]_i_3 
       (.I0(\rs1_register_q_reg[0]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[0]_i_7_n_1 ),
        .O(mem_reg_2_0_0),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[0]_i_4 
       (.I0(\rs1_register_q[0]_i_8_n_1 ),
        .I1(\rs1_register_q[0]_i_9_n_1 ),
        .O(\rs1_register_q_reg[0]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[0]_i_5 
       (.I0(\rs1_register_q[0]_i_10_n_1 ),
        .I1(\rs1_register_q[0]_i_11_n_1 ),
        .O(\rs1_register_q_reg[0]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[0]_i_6 
       (.I0(\rs1_register_q[0]_i_12_n_1 ),
        .I1(\rs1_register_q[0]_i_13_n_1 ),
        .O(\rs1_register_q_reg[0]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[0]_i_7 
       (.I0(\rs1_register_q[0]_i_14_n_1 ),
        .I1(\rs1_register_q[0]_i_15_n_1 ),
        .O(\rs1_register_q_reg[0]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs1_register_q_reg[10]_i_2 
       (.I0(\rs1_register_q_reg[10]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[10]_i_5_n_1 ),
        .O(mem_reg_2_0_19),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[10]_i_3 
       (.I0(\rs1_register_q_reg[10]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[10]_i_7_n_1 ),
        .O(mem_reg_2_0_20),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[10]_i_4 
       (.I0(\rs1_register_q[10]_i_8_n_1 ),
        .I1(\rs1_register_q[10]_i_9_n_1 ),
        .O(\rs1_register_q_reg[10]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[10]_i_5 
       (.I0(\rs1_register_q[10]_i_10_n_1 ),
        .I1(\rs1_register_q[10]_i_11_n_1 ),
        .O(\rs1_register_q_reg[10]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[10]_i_6 
       (.I0(\rs1_register_q[10]_i_12_n_1 ),
        .I1(\rs1_register_q[10]_i_13_n_1 ),
        .O(\rs1_register_q_reg[10]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[10]_i_7 
       (.I0(\rs1_register_q[10]_i_14_n_1 ),
        .I1(\rs1_register_q[10]_i_15_n_1 ),
        .O(\rs1_register_q_reg[10]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs1_register_q_reg[11]_i_2 
       (.I0(\rs1_register_q_reg[11]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[11]_i_5_n_1 ),
        .O(mem_reg_2_0_21),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[11]_i_3 
       (.I0(\rs1_register_q_reg[11]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[11]_i_7_n_1 ),
        .O(mem_reg_2_0_22),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[11]_i_4 
       (.I0(\rs1_register_q[11]_i_8_n_1 ),
        .I1(\rs1_register_q[11]_i_9_n_1 ),
        .O(\rs1_register_q_reg[11]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[11]_i_5 
       (.I0(\rs1_register_q[11]_i_10_n_1 ),
        .I1(\rs1_register_q[11]_i_11_n_1 ),
        .O(\rs1_register_q_reg[11]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[11]_i_6 
       (.I0(\rs1_register_q[11]_i_12_n_1 ),
        .I1(\rs1_register_q[11]_i_13_n_1 ),
        .O(\rs1_register_q_reg[11]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[11]_i_7 
       (.I0(\rs1_register_q[11]_i_14_n_1 ),
        .I1(\rs1_register_q[11]_i_15_n_1 ),
        .O(\rs1_register_q_reg[11]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs1_register_q_reg[12]_i_2 
       (.I0(\rs1_register_q_reg[12]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[12]_i_5_n_1 ),
        .O(mem_reg_2_0_23),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[12]_i_3 
       (.I0(\rs1_register_q_reg[12]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[12]_i_7_n_1 ),
        .O(mem_reg_2_0_24),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[12]_i_4 
       (.I0(\rs1_register_q[12]_i_8_n_1 ),
        .I1(\rs1_register_q[12]_i_9_n_1 ),
        .O(\rs1_register_q_reg[12]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[12]_i_5 
       (.I0(\rs1_register_q[12]_i_10_n_1 ),
        .I1(\rs1_register_q[12]_i_11_n_1 ),
        .O(\rs1_register_q_reg[12]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[12]_i_6 
       (.I0(\rs1_register_q[12]_i_12_n_1 ),
        .I1(\rs1_register_q[12]_i_13_n_1 ),
        .O(\rs1_register_q_reg[12]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[12]_i_7 
       (.I0(\rs1_register_q[12]_i_14_n_1 ),
        .I1(\rs1_register_q[12]_i_15_n_1 ),
        .O(\rs1_register_q_reg[12]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs1_register_q_reg[13]_i_2 
       (.I0(\rs1_register_q_reg[13]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[13]_i_5_n_1 ),
        .O(mem_reg_2_0_25),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[13]_i_3 
       (.I0(\rs1_register_q_reg[13]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[13]_i_7_n_1 ),
        .O(mem_reg_2_0_26),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[13]_i_4 
       (.I0(\rs1_register_q[13]_i_8_n_1 ),
        .I1(\rs1_register_q[13]_i_9_n_1 ),
        .O(\rs1_register_q_reg[13]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[13]_i_5 
       (.I0(\rs1_register_q[13]_i_10_n_1 ),
        .I1(\rs1_register_q[13]_i_11_n_1 ),
        .O(\rs1_register_q_reg[13]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[13]_i_6 
       (.I0(\rs1_register_q[13]_i_12_n_1 ),
        .I1(\rs1_register_q[13]_i_13_n_1 ),
        .O(\rs1_register_q_reg[13]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[13]_i_7 
       (.I0(\rs1_register_q[13]_i_14_n_1 ),
        .I1(\rs1_register_q[13]_i_15_n_1 ),
        .O(\rs1_register_q_reg[13]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs1_register_q_reg[14]_i_2 
       (.I0(\rs1_register_q_reg[14]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[14]_i_5_n_1 ),
        .O(mem_reg_2_0_27),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[14]_i_3 
       (.I0(\rs1_register_q_reg[14]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[14]_i_7_n_1 ),
        .O(mem_reg_2_0_28),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[14]_i_4 
       (.I0(\rs1_register_q[14]_i_8_n_1 ),
        .I1(\rs1_register_q[14]_i_9_n_1 ),
        .O(\rs1_register_q_reg[14]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[14]_i_5 
       (.I0(\rs1_register_q[14]_i_10_n_1 ),
        .I1(\rs1_register_q[14]_i_11_n_1 ),
        .O(\rs1_register_q_reg[14]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[14]_i_6 
       (.I0(\rs1_register_q[14]_i_12_n_1 ),
        .I1(\rs1_register_q[14]_i_13_n_1 ),
        .O(\rs1_register_q_reg[14]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[14]_i_7 
       (.I0(\rs1_register_q[14]_i_14_n_1 ),
        .I1(\rs1_register_q[14]_i_15_n_1 ),
        .O(\rs1_register_q_reg[14]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs1_register_q_reg[15]_i_2 
       (.I0(\rs1_register_q_reg[15]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[15]_i_5_n_1 ),
        .O(mem_reg_2_0_29),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[15]_i_3 
       (.I0(\rs1_register_q_reg[15]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[15]_i_7_n_1 ),
        .O(mem_reg_2_0_30),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[15]_i_4 
       (.I0(\rs1_register_q[15]_i_8_n_1 ),
        .I1(\rs1_register_q[15]_i_9_n_1 ),
        .O(\rs1_register_q_reg[15]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[15]_i_5 
       (.I0(\rs1_register_q[15]_i_10_n_1 ),
        .I1(\rs1_register_q[15]_i_11_n_1 ),
        .O(\rs1_register_q_reg[15]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[15]_i_6 
       (.I0(\rs1_register_q[15]_i_12_n_1 ),
        .I1(\rs1_register_q[15]_i_13_n_1 ),
        .O(\rs1_register_q_reg[15]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[15]_i_7 
       (.I0(\rs1_register_q[15]_i_14_n_1 ),
        .I1(\rs1_register_q[15]_i_15_n_1 ),
        .O(\rs1_register_q_reg[15]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs1_register_q_reg[16]_i_2 
       (.I0(\rs1_register_q_reg[16]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[16]_i_5_n_1 ),
        .O(mem_reg_2_0_31),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[16]_i_3 
       (.I0(\rs1_register_q_reg[16]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[16]_i_7_n_1 ),
        .O(mem_reg_2_0_32),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[16]_i_4 
       (.I0(\rs1_register_q[16]_i_8_n_1 ),
        .I1(\rs1_register_q[16]_i_9_n_1 ),
        .O(\rs1_register_q_reg[16]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[16]_i_5 
       (.I0(\rs1_register_q[16]_i_10_n_1 ),
        .I1(\rs1_register_q[16]_i_11_n_1 ),
        .O(\rs1_register_q_reg[16]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[16]_i_6 
       (.I0(\rs1_register_q[16]_i_12_n_1 ),
        .I1(\rs1_register_q[16]_i_13_n_1 ),
        .O(\rs1_register_q_reg[16]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[16]_i_7 
       (.I0(\rs1_register_q[16]_i_14_n_1 ),
        .I1(\rs1_register_q[16]_i_15_n_1 ),
        .O(\rs1_register_q_reg[16]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs1_register_q_reg[17]_i_2 
       (.I0(\rs1_register_q_reg[17]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[17]_i_5_n_1 ),
        .O(mem_reg_2_0_33),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[17]_i_3 
       (.I0(\rs1_register_q_reg[17]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[17]_i_7_n_1 ),
        .O(mem_reg_2_0_34),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[17]_i_4 
       (.I0(\rs1_register_q[17]_i_8_n_1 ),
        .I1(\rs1_register_q[17]_i_9_n_1 ),
        .O(\rs1_register_q_reg[17]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[17]_i_5 
       (.I0(\rs1_register_q[17]_i_10_n_1 ),
        .I1(\rs1_register_q[17]_i_11_n_1 ),
        .O(\rs1_register_q_reg[17]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[17]_i_6 
       (.I0(\rs1_register_q[17]_i_12_n_1 ),
        .I1(\rs1_register_q[17]_i_13_n_1 ),
        .O(\rs1_register_q_reg[17]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[17]_i_7 
       (.I0(\rs1_register_q[17]_i_14_n_1 ),
        .I1(\rs1_register_q[17]_i_15_n_1 ),
        .O(\rs1_register_q_reg[17]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs1_register_q_reg[18]_i_2 
       (.I0(\rs1_register_q_reg[18]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[18]_i_5_n_1 ),
        .O(mem_reg_2_0_35),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[18]_i_3 
       (.I0(\rs1_register_q_reg[18]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[18]_i_7_n_1 ),
        .O(mem_reg_2_0_36),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[18]_i_4 
       (.I0(\rs1_register_q[18]_i_8_n_1 ),
        .I1(\rs1_register_q[18]_i_9_n_1 ),
        .O(\rs1_register_q_reg[18]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[18]_i_5 
       (.I0(\rs1_register_q[18]_i_10_n_1 ),
        .I1(\rs1_register_q[18]_i_11_n_1 ),
        .O(\rs1_register_q_reg[18]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[18]_i_6 
       (.I0(\rs1_register_q[18]_i_12_n_1 ),
        .I1(\rs1_register_q[18]_i_13_n_1 ),
        .O(\rs1_register_q_reg[18]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[18]_i_7 
       (.I0(\rs1_register_q[18]_i_14_n_1 ),
        .I1(\rs1_register_q[18]_i_15_n_1 ),
        .O(\rs1_register_q_reg[18]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs1_register_q_reg[19]_i_2 
       (.I0(\rs1_register_q_reg[19]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[19]_i_5_n_1 ),
        .O(mem_reg_2_0_37),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[19]_i_3 
       (.I0(\rs1_register_q_reg[19]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[19]_i_7_n_1 ),
        .O(mem_reg_2_0_38),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[19]_i_4 
       (.I0(\rs1_register_q[19]_i_8_n_1 ),
        .I1(\rs1_register_q[19]_i_9_n_1 ),
        .O(\rs1_register_q_reg[19]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[19]_i_5 
       (.I0(\rs1_register_q[19]_i_10_n_1 ),
        .I1(\rs1_register_q[19]_i_11_n_1 ),
        .O(\rs1_register_q_reg[19]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[19]_i_6 
       (.I0(\rs1_register_q[19]_i_12_n_1 ),
        .I1(\rs1_register_q[19]_i_13_n_1 ),
        .O(\rs1_register_q_reg[19]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[19]_i_7 
       (.I0(\rs1_register_q[19]_i_14_n_1 ),
        .I1(\rs1_register_q[19]_i_15_n_1 ),
        .O(\rs1_register_q_reg[19]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs1_register_q_reg[1]_i_2 
       (.I0(\rs1_register_q_reg[1]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[1]_i_5_n_1 ),
        .O(mem_reg_2_0_1),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[1]_i_3 
       (.I0(\rs1_register_q_reg[1]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[1]_i_7_n_1 ),
        .O(mem_reg_2_0_2),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[1]_i_4 
       (.I0(\rs1_register_q[1]_i_8_n_1 ),
        .I1(\rs1_register_q[1]_i_9_n_1 ),
        .O(\rs1_register_q_reg[1]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[1]_i_5 
       (.I0(\rs1_register_q[1]_i_10_n_1 ),
        .I1(\rs1_register_q[1]_i_11_n_1 ),
        .O(\rs1_register_q_reg[1]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[1]_i_6 
       (.I0(\rs1_register_q[1]_i_12_n_1 ),
        .I1(\rs1_register_q[1]_i_13_n_1 ),
        .O(\rs1_register_q_reg[1]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[1]_i_7 
       (.I0(\rs1_register_q[1]_i_14_n_1 ),
        .I1(\rs1_register_q[1]_i_15_n_1 ),
        .O(\rs1_register_q_reg[1]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs1_register_q_reg[20]_i_2 
       (.I0(\rs1_register_q_reg[20]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[20]_i_5_n_1 ),
        .O(mem_reg_2_0_39),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[20]_i_3 
       (.I0(\rs1_register_q_reg[20]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[20]_i_7_n_1 ),
        .O(mem_reg_2_0_40),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[20]_i_4 
       (.I0(\rs1_register_q[20]_i_8_n_1 ),
        .I1(\rs1_register_q[20]_i_9_n_1 ),
        .O(\rs1_register_q_reg[20]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[20]_i_5 
       (.I0(\rs1_register_q[20]_i_10_n_1 ),
        .I1(\rs1_register_q[20]_i_11_n_1 ),
        .O(\rs1_register_q_reg[20]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[20]_i_6 
       (.I0(\rs1_register_q[20]_i_12_n_1 ),
        .I1(\rs1_register_q[20]_i_13_n_1 ),
        .O(\rs1_register_q_reg[20]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[20]_i_7 
       (.I0(\rs1_register_q[20]_i_14_n_1 ),
        .I1(\rs1_register_q[20]_i_15_n_1 ),
        .O(\rs1_register_q_reg[20]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs1_register_q_reg[21]_i_2 
       (.I0(\rs1_register_q_reg[21]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[21]_i_5_n_1 ),
        .O(mem_reg_2_0_41),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[21]_i_3 
       (.I0(\rs1_register_q_reg[21]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[21]_i_7_n_1 ),
        .O(mem_reg_2_0_42),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[21]_i_4 
       (.I0(\rs1_register_q[21]_i_8_n_1 ),
        .I1(\rs1_register_q[21]_i_9_n_1 ),
        .O(\rs1_register_q_reg[21]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[21]_i_5 
       (.I0(\rs1_register_q[21]_i_10_n_1 ),
        .I1(\rs1_register_q[21]_i_11_n_1 ),
        .O(\rs1_register_q_reg[21]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[21]_i_6 
       (.I0(\rs1_register_q[21]_i_12_n_1 ),
        .I1(\rs1_register_q[21]_i_13_n_1 ),
        .O(\rs1_register_q_reg[21]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[21]_i_7 
       (.I0(\rs1_register_q[21]_i_14_n_1 ),
        .I1(\rs1_register_q[21]_i_15_n_1 ),
        .O(\rs1_register_q_reg[21]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs1_register_q_reg[22]_i_2 
       (.I0(\rs1_register_q_reg[22]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[22]_i_5_n_1 ),
        .O(mem_reg_2_0_43),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[22]_i_3 
       (.I0(\rs1_register_q_reg[22]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[22]_i_7_n_1 ),
        .O(mem_reg_2_0_44),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[22]_i_4 
       (.I0(\rs1_register_q[22]_i_8_n_1 ),
        .I1(\rs1_register_q[22]_i_9_n_1 ),
        .O(\rs1_register_q_reg[22]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[22]_i_5 
       (.I0(\rs1_register_q[22]_i_10_n_1 ),
        .I1(\rs1_register_q[22]_i_11_n_1 ),
        .O(\rs1_register_q_reg[22]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[22]_i_6 
       (.I0(\rs1_register_q[22]_i_12_n_1 ),
        .I1(\rs1_register_q[22]_i_13_n_1 ),
        .O(\rs1_register_q_reg[22]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[22]_i_7 
       (.I0(\rs1_register_q[22]_i_14_n_1 ),
        .I1(\rs1_register_q[22]_i_15_n_1 ),
        .O(\rs1_register_q_reg[22]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs1_register_q_reg[23]_i_2 
       (.I0(\rs1_register_q_reg[23]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[23]_i_5_n_1 ),
        .O(mem_reg_2_0_45),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[23]_i_3 
       (.I0(\rs1_register_q_reg[23]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[23]_i_7_n_1 ),
        .O(mem_reg_2_0_46),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[23]_i_4 
       (.I0(\rs1_register_q[23]_i_8_n_1 ),
        .I1(\rs1_register_q[23]_i_9_n_1 ),
        .O(\rs1_register_q_reg[23]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[23]_i_5 
       (.I0(\rs1_register_q[23]_i_10_n_1 ),
        .I1(\rs1_register_q[23]_i_11_n_1 ),
        .O(\rs1_register_q_reg[23]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[23]_i_6 
       (.I0(\rs1_register_q[23]_i_12_n_1 ),
        .I1(\rs1_register_q[23]_i_13_n_1 ),
        .O(\rs1_register_q_reg[23]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[23]_i_7 
       (.I0(\rs1_register_q[23]_i_14_n_1 ),
        .I1(\rs1_register_q[23]_i_15_n_1 ),
        .O(\rs1_register_q_reg[23]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs1_register_q_reg[24]_i_2 
       (.I0(\rs1_register_q_reg[24]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[24]_i_5_n_1 ),
        .O(mem_reg_2_0_47),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[24]_i_3 
       (.I0(\rs1_register_q_reg[24]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[24]_i_7_n_1 ),
        .O(mem_reg_2_0_48),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[24]_i_4 
       (.I0(\rs1_register_q[24]_i_8_n_1 ),
        .I1(\rs1_register_q[24]_i_9_n_1 ),
        .O(\rs1_register_q_reg[24]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[24]_i_5 
       (.I0(\rs1_register_q[24]_i_10_n_1 ),
        .I1(\rs1_register_q[24]_i_11_n_1 ),
        .O(\rs1_register_q_reg[24]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[24]_i_6 
       (.I0(\rs1_register_q[24]_i_12_n_1 ),
        .I1(\rs1_register_q[24]_i_13_n_1 ),
        .O(\rs1_register_q_reg[24]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[24]_i_7 
       (.I0(\rs1_register_q[24]_i_14_n_1 ),
        .I1(\rs1_register_q[24]_i_15_n_1 ),
        .O(\rs1_register_q_reg[24]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs1_register_q_reg[25]_i_2 
       (.I0(\rs1_register_q_reg[25]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[25]_i_5_n_1 ),
        .O(mem_reg_2_0_49),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[25]_i_3 
       (.I0(\rs1_register_q_reg[25]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[25]_i_7_n_1 ),
        .O(mem_reg_2_0_50),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[25]_i_4 
       (.I0(\rs1_register_q[25]_i_8_n_1 ),
        .I1(\rs1_register_q[25]_i_9_n_1 ),
        .O(\rs1_register_q_reg[25]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[25]_i_5 
       (.I0(\rs1_register_q[25]_i_10_n_1 ),
        .I1(\rs1_register_q[25]_i_11_n_1 ),
        .O(\rs1_register_q_reg[25]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[25]_i_6 
       (.I0(\rs1_register_q[25]_i_12_n_1 ),
        .I1(\rs1_register_q[25]_i_13_n_1 ),
        .O(\rs1_register_q_reg[25]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[25]_i_7 
       (.I0(\rs1_register_q[25]_i_14_n_1 ),
        .I1(\rs1_register_q[25]_i_15_n_1 ),
        .O(\rs1_register_q_reg[25]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs1_register_q_reg[26]_i_2 
       (.I0(\rs1_register_q_reg[26]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[26]_i_5_n_1 ),
        .O(mem_reg_2_0_51),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[26]_i_3 
       (.I0(\rs1_register_q_reg[26]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[26]_i_7_n_1 ),
        .O(mem_reg_2_0_52),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[26]_i_4 
       (.I0(\rs1_register_q[26]_i_8_n_1 ),
        .I1(\rs1_register_q[26]_i_9_n_1 ),
        .O(\rs1_register_q_reg[26]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[26]_i_5 
       (.I0(\rs1_register_q[26]_i_10_n_1 ),
        .I1(\rs1_register_q[26]_i_11_n_1 ),
        .O(\rs1_register_q_reg[26]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[26]_i_6 
       (.I0(\rs1_register_q[26]_i_12_n_1 ),
        .I1(\rs1_register_q[26]_i_13_n_1 ),
        .O(\rs1_register_q_reg[26]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[26]_i_7 
       (.I0(\rs1_register_q[26]_i_14_n_1 ),
        .I1(\rs1_register_q[26]_i_15_n_1 ),
        .O(\rs1_register_q_reg[26]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs1_register_q_reg[27]_i_2 
       (.I0(\rs1_register_q_reg[27]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[27]_i_5_n_1 ),
        .O(mem_reg_2_0_53),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[27]_i_3 
       (.I0(\rs1_register_q_reg[27]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[27]_i_7_n_1 ),
        .O(mem_reg_2_0_54),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[27]_i_4 
       (.I0(\rs1_register_q[27]_i_8_n_1 ),
        .I1(\rs1_register_q[27]_i_9_n_1 ),
        .O(\rs1_register_q_reg[27]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[27]_i_5 
       (.I0(\rs1_register_q[27]_i_10_n_1 ),
        .I1(\rs1_register_q[27]_i_11_n_1 ),
        .O(\rs1_register_q_reg[27]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[27]_i_6 
       (.I0(\rs1_register_q[27]_i_12_n_1 ),
        .I1(\rs1_register_q[27]_i_13_n_1 ),
        .O(\rs1_register_q_reg[27]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[27]_i_7 
       (.I0(\rs1_register_q[27]_i_14_n_1 ),
        .I1(\rs1_register_q[27]_i_15_n_1 ),
        .O(\rs1_register_q_reg[27]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs1_register_q_reg[28]_i_2 
       (.I0(\rs1_register_q_reg[28]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[28]_i_5_n_1 ),
        .O(mem_reg_2_0_55),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[28]_i_3 
       (.I0(\rs1_register_q_reg[28]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[28]_i_7_n_1 ),
        .O(mem_reg_2_0_56),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[28]_i_4 
       (.I0(\rs1_register_q[28]_i_8_n_1 ),
        .I1(\rs1_register_q[28]_i_9_n_1 ),
        .O(\rs1_register_q_reg[28]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[28]_i_5 
       (.I0(\rs1_register_q[28]_i_10_n_1 ),
        .I1(\rs1_register_q[28]_i_11_n_1 ),
        .O(\rs1_register_q_reg[28]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[28]_i_6 
       (.I0(\rs1_register_q[28]_i_12_n_1 ),
        .I1(\rs1_register_q[28]_i_13_n_1 ),
        .O(\rs1_register_q_reg[28]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[28]_i_7 
       (.I0(\rs1_register_q[28]_i_14_n_1 ),
        .I1(\rs1_register_q[28]_i_15_n_1 ),
        .O(\rs1_register_q_reg[28]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs1_register_q_reg[29]_i_2 
       (.I0(\rs1_register_q_reg[29]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[29]_i_5_n_1 ),
        .O(mem_reg_2_0_57),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[29]_i_3 
       (.I0(\rs1_register_q_reg[29]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[29]_i_7_n_1 ),
        .O(mem_reg_2_0_58),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[29]_i_4 
       (.I0(\rs1_register_q[29]_i_8_n_1 ),
        .I1(\rs1_register_q[29]_i_9_n_1 ),
        .O(\rs1_register_q_reg[29]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[29]_i_5 
       (.I0(\rs1_register_q[29]_i_10_n_1 ),
        .I1(\rs1_register_q[29]_i_11_n_1 ),
        .O(\rs1_register_q_reg[29]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[29]_i_6 
       (.I0(\rs1_register_q[29]_i_12_n_1 ),
        .I1(\rs1_register_q[29]_i_13_n_1 ),
        .O(\rs1_register_q_reg[29]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[29]_i_7 
       (.I0(\rs1_register_q[29]_i_14_n_1 ),
        .I1(\rs1_register_q[29]_i_15_n_1 ),
        .O(\rs1_register_q_reg[29]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs1_register_q_reg[2]_i_2 
       (.I0(\rs1_register_q_reg[2]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[2]_i_5_n_1 ),
        .O(mem_reg_2_0_3),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[2]_i_3 
       (.I0(\rs1_register_q_reg[2]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[2]_i_7_n_1 ),
        .O(mem_reg_2_0_4),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[2]_i_4 
       (.I0(\rs1_register_q[2]_i_8_n_1 ),
        .I1(\rs1_register_q[2]_i_9_n_1 ),
        .O(\rs1_register_q_reg[2]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[2]_i_5 
       (.I0(\rs1_register_q[2]_i_10_n_1 ),
        .I1(\rs1_register_q[2]_i_11_n_1 ),
        .O(\rs1_register_q_reg[2]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[2]_i_6 
       (.I0(\rs1_register_q[2]_i_12_n_1 ),
        .I1(\rs1_register_q[2]_i_13_n_1 ),
        .O(\rs1_register_q_reg[2]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[2]_i_7 
       (.I0(\rs1_register_q[2]_i_14_n_1 ),
        .I1(\rs1_register_q[2]_i_15_n_1 ),
        .O(\rs1_register_q_reg[2]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs1_register_q_reg[30]_i_2 
       (.I0(\rs1_register_q_reg[30]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[30]_i_5_n_1 ),
        .O(mem_reg_2_0_59),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[30]_i_3 
       (.I0(\rs1_register_q_reg[30]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[30]_i_7_n_1 ),
        .O(mem_reg_2_0_60),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[30]_i_4 
       (.I0(\rs1_register_q[30]_i_8_n_1 ),
        .I1(\rs1_register_q[30]_i_9_n_1 ),
        .O(\rs1_register_q_reg[30]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[30]_i_5 
       (.I0(\rs1_register_q[30]_i_10_n_1 ),
        .I1(\rs1_register_q[30]_i_11_n_1 ),
        .O(\rs1_register_q_reg[30]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[30]_i_6 
       (.I0(\rs1_register_q[30]_i_12_n_1 ),
        .I1(\rs1_register_q[30]_i_13_n_1 ),
        .O(\rs1_register_q_reg[30]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[30]_i_7 
       (.I0(\rs1_register_q[30]_i_14_n_1 ),
        .I1(\rs1_register_q[30]_i_15_n_1 ),
        .O(\rs1_register_q_reg[30]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs1_register_q_reg[31]_i_2 
       (.I0(\rs1_register_q_reg[31]_i_5_n_1 ),
        .I1(\rs1_register_q_reg[31]_i_6_n_1 ),
        .O(mem_reg_2_0_61),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[31]_i_3 
       (.I0(\rs1_register_q_reg[31]_i_7_n_1 ),
        .I1(\rs1_register_q_reg[31]_i_8_n_1 ),
        .O(mem_reg_2_0_62),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[31]_i_5 
       (.I0(\rs1_register_q[31]_i_11_n_1 ),
        .I1(\rs1_register_q[31]_i_12_n_1 ),
        .O(\rs1_register_q_reg[31]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[31]_i_6 
       (.I0(\rs1_register_q[31]_i_13_n_1 ),
        .I1(\rs1_register_q[31]_i_14_n_1 ),
        .O(\rs1_register_q_reg[31]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[31]_i_7 
       (.I0(\rs1_register_q[31]_i_15_n_1 ),
        .I1(\rs1_register_q[31]_i_16_n_1 ),
        .O(\rs1_register_q_reg[31]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[31]_i_8 
       (.I0(\rs1_register_q[31]_i_17_n_1 ),
        .I1(\rs1_register_q[31]_i_18_n_1 ),
        .O(\rs1_register_q_reg[31]_i_8_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs1_register_q_reg[3]_i_2 
       (.I0(\rs1_register_q_reg[3]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[3]_i_5_n_1 ),
        .O(mem_reg_2_0_5),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[3]_i_3 
       (.I0(\rs1_register_q_reg[3]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[3]_i_7_n_1 ),
        .O(mem_reg_2_0_6),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[3]_i_4 
       (.I0(\rs1_register_q[3]_i_8_n_1 ),
        .I1(\rs1_register_q[3]_i_9_n_1 ),
        .O(\rs1_register_q_reg[3]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[3]_i_5 
       (.I0(\rs1_register_q[3]_i_10_n_1 ),
        .I1(\rs1_register_q[3]_i_11_n_1 ),
        .O(\rs1_register_q_reg[3]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[3]_i_6 
       (.I0(\rs1_register_q[3]_i_12_n_1 ),
        .I1(\rs1_register_q[3]_i_13_n_1 ),
        .O(\rs1_register_q_reg[3]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[3]_i_7 
       (.I0(\rs1_register_q[3]_i_14_n_1 ),
        .I1(\rs1_register_q[3]_i_15_n_1 ),
        .O(\rs1_register_q_reg[3]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs1_register_q_reg[4]_i_2 
       (.I0(\rs1_register_q_reg[4]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[4]_i_5_n_1 ),
        .O(mem_reg_2_0_7),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[4]_i_3 
       (.I0(\rs1_register_q_reg[4]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[4]_i_7_n_1 ),
        .O(mem_reg_2_0_8),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[4]_i_4 
       (.I0(\rs1_register_q[4]_i_8_n_1 ),
        .I1(\rs1_register_q[4]_i_9_n_1 ),
        .O(\rs1_register_q_reg[4]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[4]_i_5 
       (.I0(\rs1_register_q[4]_i_10_n_1 ),
        .I1(\rs1_register_q[4]_i_11_n_1 ),
        .O(\rs1_register_q_reg[4]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[4]_i_6 
       (.I0(\rs1_register_q[4]_i_12_n_1 ),
        .I1(\rs1_register_q[4]_i_13_n_1 ),
        .O(\rs1_register_q_reg[4]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[4]_i_7 
       (.I0(\rs1_register_q[4]_i_14_n_1 ),
        .I1(\rs1_register_q[4]_i_15_n_1 ),
        .O(\rs1_register_q_reg[4]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs1_register_q_reg[5]_i_2 
       (.I0(\rs1_register_q_reg[5]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[5]_i_5_n_1 ),
        .O(mem_reg_2_0_9),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[5]_i_3 
       (.I0(\rs1_register_q_reg[5]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[5]_i_7_n_1 ),
        .O(mem_reg_2_0_10),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[5]_i_4 
       (.I0(\rs1_register_q[5]_i_8_n_1 ),
        .I1(\rs1_register_q[5]_i_9_n_1 ),
        .O(\rs1_register_q_reg[5]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[5]_i_5 
       (.I0(\rs1_register_q[5]_i_10_n_1 ),
        .I1(\rs1_register_q[5]_i_11_n_1 ),
        .O(\rs1_register_q_reg[5]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[5]_i_6 
       (.I0(\rs1_register_q[5]_i_12_n_1 ),
        .I1(\rs1_register_q[5]_i_13_n_1 ),
        .O(\rs1_register_q_reg[5]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[5]_i_7 
       (.I0(\rs1_register_q[5]_i_14_n_1 ),
        .I1(\rs1_register_q[5]_i_15_n_1 ),
        .O(\rs1_register_q_reg[5]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs1_register_q_reg[6]_i_2 
       (.I0(\rs1_register_q_reg[6]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[6]_i_5_n_1 ),
        .O(mem_reg_2_0_11),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[6]_i_3 
       (.I0(\rs1_register_q_reg[6]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[6]_i_7_n_1 ),
        .O(mem_reg_2_0_12),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[6]_i_4 
       (.I0(\rs1_register_q[6]_i_8_n_1 ),
        .I1(\rs1_register_q[6]_i_9_n_1 ),
        .O(\rs1_register_q_reg[6]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[6]_i_5 
       (.I0(\rs1_register_q[6]_i_10_n_1 ),
        .I1(\rs1_register_q[6]_i_11_n_1 ),
        .O(\rs1_register_q_reg[6]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[6]_i_6 
       (.I0(\rs1_register_q[6]_i_12_n_1 ),
        .I1(\rs1_register_q[6]_i_13_n_1 ),
        .O(\rs1_register_q_reg[6]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[6]_i_7 
       (.I0(\rs1_register_q[6]_i_14_n_1 ),
        .I1(\rs1_register_q[6]_i_15_n_1 ),
        .O(\rs1_register_q_reg[6]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs1_register_q_reg[7]_i_2 
       (.I0(\rs1_register_q_reg[7]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[7]_i_5_n_1 ),
        .O(mem_reg_2_0_13),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[7]_i_3 
       (.I0(\rs1_register_q_reg[7]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[7]_i_7_n_1 ),
        .O(mem_reg_2_0_14),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[7]_i_4 
       (.I0(\rs1_register_q[7]_i_8_n_1 ),
        .I1(\rs1_register_q[7]_i_9_n_1 ),
        .O(\rs1_register_q_reg[7]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[7]_i_5 
       (.I0(\rs1_register_q[7]_i_10_n_1 ),
        .I1(\rs1_register_q[7]_i_11_n_1 ),
        .O(\rs1_register_q_reg[7]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[7]_i_6 
       (.I0(\rs1_register_q[7]_i_12_n_1 ),
        .I1(\rs1_register_q[7]_i_13_n_1 ),
        .O(\rs1_register_q_reg[7]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[7]_i_7 
       (.I0(\rs1_register_q[7]_i_14_n_1 ),
        .I1(\rs1_register_q[7]_i_15_n_1 ),
        .O(\rs1_register_q_reg[7]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs1_register_q_reg[8]_i_2 
       (.I0(\rs1_register_q_reg[8]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[8]_i_5_n_1 ),
        .O(mem_reg_2_0_15),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[8]_i_3 
       (.I0(\rs1_register_q_reg[8]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[8]_i_7_n_1 ),
        .O(mem_reg_2_0_16),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[8]_i_4 
       (.I0(\rs1_register_q[8]_i_8_n_1 ),
        .I1(\rs1_register_q[8]_i_9_n_1 ),
        .O(\rs1_register_q_reg[8]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[8]_i_5 
       (.I0(\rs1_register_q[8]_i_10_n_1 ),
        .I1(\rs1_register_q[8]_i_11_n_1 ),
        .O(\rs1_register_q_reg[8]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[8]_i_6 
       (.I0(\rs1_register_q[8]_i_12_n_1 ),
        .I1(\rs1_register_q[8]_i_13_n_1 ),
        .O(\rs1_register_q_reg[8]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[8]_i_7 
       (.I0(\rs1_register_q[8]_i_14_n_1 ),
        .I1(\rs1_register_q[8]_i_15_n_1 ),
        .O(\rs1_register_q_reg[8]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs1_register_q_reg[9]_i_2 
       (.I0(\rs1_register_q_reg[9]_i_4_n_1 ),
        .I1(\rs1_register_q_reg[9]_i_5_n_1 ),
        .O(mem_reg_2_0_17),
        .S(\rs1_register_q_reg[0] ));
  MUXF8 \rs1_register_q_reg[9]_i_3 
       (.I0(\rs1_register_q_reg[9]_i_6_n_1 ),
        .I1(\rs1_register_q_reg[9]_i_7_n_1 ),
        .O(mem_reg_2_0_18),
        .S(\rs1_register_q_reg[0] ));
  MUXF7 \rs1_register_q_reg[9]_i_4 
       (.I0(\rs1_register_q[9]_i_8_n_1 ),
        .I1(\rs1_register_q[9]_i_9_n_1 ),
        .O(\rs1_register_q_reg[9]_i_4_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[9]_i_5 
       (.I0(\rs1_register_q[9]_i_10_n_1 ),
        .I1(\rs1_register_q[9]_i_11_n_1 ),
        .O(\rs1_register_q_reg[9]_i_5_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[9]_i_6 
       (.I0(\rs1_register_q[9]_i_12_n_1 ),
        .I1(\rs1_register_q[9]_i_13_n_1 ),
        .O(\rs1_register_q_reg[9]_i_6_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs1_register_q_reg[9]_i_7 
       (.I0(\rs1_register_q[9]_i_14_n_1 ),
        .I1(\rs1_register_q[9]_i_15_n_1 ),
        .O(\rs1_register_q_reg[9]_i_7_n_1 ),
        .S(\rs1_register_q_reg[31]_i_3_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[0]_i_10 
       (.I0(\mem_reg[4]_3 [0]),
        .I1(\mem_reg[20]_19 [0]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [0]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [0]),
        .O(\rs2_register_q[0]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[0]_i_11 
       (.I0(\mem_reg[16]_15 [0]),
        .I1(\rs2_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [0]),
        .I3(\rs2_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [0]),
        .O(\rs2_register_q[0]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[0]_i_12 
       (.I0(\mem_reg[7]_6 [0]),
        .I1(\mem_reg[23]_22 [0]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [0]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [0]),
        .O(\rs2_register_q[0]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[0]_i_13 
       (.I0(\mem_reg[3]_2 [0]),
        .I1(\mem_reg[19]_18 [0]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [0]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [0]),
        .O(\rs2_register_q[0]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[0]_i_14 
       (.I0(\mem_reg[5]_4 [0]),
        .I1(\mem_reg[21]_20 [0]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [0]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [0]),
        .O(\rs2_register_q[0]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[0]_i_15 
       (.I0(\mem_reg[1]_0 [0]),
        .I1(\mem_reg[17]_16 [0]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [0]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [0]),
        .O(\rs2_register_q[0]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[0]_i_8 
       (.I0(\mem_reg[6]_5 [0]),
        .I1(\mem_reg[22]_21 [0]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [0]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [0]),
        .O(\rs2_register_q[0]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[0]_i_9 
       (.I0(\mem_reg[2]_1 [0]),
        .I1(\mem_reg[18]_17 [0]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [0]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [0]),
        .O(\rs2_register_q[0]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[10]_i_10 
       (.I0(\mem_reg[4]_3 [10]),
        .I1(\mem_reg[20]_19 [10]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [10]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [10]),
        .O(\rs2_register_q[10]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[10]_i_11 
       (.I0(\mem_reg[16]_15 [10]),
        .I1(\rs2_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [10]),
        .I3(\rs2_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [10]),
        .O(\rs2_register_q[10]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[10]_i_12 
       (.I0(\mem_reg[7]_6 [10]),
        .I1(\mem_reg[23]_22 [10]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [10]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [10]),
        .O(\rs2_register_q[10]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[10]_i_13 
       (.I0(\mem_reg[3]_2 [10]),
        .I1(\mem_reg[19]_18 [10]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [10]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [10]),
        .O(\rs2_register_q[10]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[10]_i_14 
       (.I0(\mem_reg[5]_4 [10]),
        .I1(\mem_reg[21]_20 [10]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [10]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [10]),
        .O(\rs2_register_q[10]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[10]_i_15 
       (.I0(\mem_reg[1]_0 [10]),
        .I1(\mem_reg[17]_16 [10]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [10]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [10]),
        .O(\rs2_register_q[10]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[10]_i_8 
       (.I0(\mem_reg[6]_5 [10]),
        .I1(\mem_reg[22]_21 [10]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [10]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [10]),
        .O(\rs2_register_q[10]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[10]_i_9 
       (.I0(\mem_reg[2]_1 [10]),
        .I1(\mem_reg[18]_17 [10]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [10]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [10]),
        .O(\rs2_register_q[10]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[11]_i_10 
       (.I0(\mem_reg[4]_3 [11]),
        .I1(\mem_reg[20]_19 [11]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [11]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [11]),
        .O(\rs2_register_q[11]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[11]_i_11 
       (.I0(\mem_reg[16]_15 [11]),
        .I1(\rs2_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [11]),
        .I3(\rs2_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [11]),
        .O(\rs2_register_q[11]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[11]_i_12 
       (.I0(\mem_reg[7]_6 [11]),
        .I1(\mem_reg[23]_22 [11]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [11]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [11]),
        .O(\rs2_register_q[11]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[11]_i_13 
       (.I0(\mem_reg[3]_2 [11]),
        .I1(\mem_reg[19]_18 [11]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [11]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [11]),
        .O(\rs2_register_q[11]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[11]_i_14 
       (.I0(\mem_reg[5]_4 [11]),
        .I1(\mem_reg[21]_20 [11]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [11]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [11]),
        .O(\rs2_register_q[11]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[11]_i_15 
       (.I0(\mem_reg[1]_0 [11]),
        .I1(\mem_reg[17]_16 [11]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [11]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [11]),
        .O(\rs2_register_q[11]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[11]_i_8 
       (.I0(\mem_reg[6]_5 [11]),
        .I1(\mem_reg[22]_21 [11]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [11]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [11]),
        .O(\rs2_register_q[11]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[11]_i_9 
       (.I0(\mem_reg[2]_1 [11]),
        .I1(\mem_reg[18]_17 [11]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [11]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [11]),
        .O(\rs2_register_q[11]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[12]_i_10 
       (.I0(\mem_reg[4]_3 [12]),
        .I1(\mem_reg[20]_19 [12]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [12]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [12]),
        .O(\rs2_register_q[12]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[12]_i_11 
       (.I0(\mem_reg[16]_15 [12]),
        .I1(\rs2_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [12]),
        .I3(\rs2_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [12]),
        .O(\rs2_register_q[12]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[12]_i_12 
       (.I0(\mem_reg[7]_6 [12]),
        .I1(\mem_reg[23]_22 [12]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [12]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [12]),
        .O(\rs2_register_q[12]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[12]_i_13 
       (.I0(\mem_reg[3]_2 [12]),
        .I1(\mem_reg[19]_18 [12]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [12]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [12]),
        .O(\rs2_register_q[12]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[12]_i_14 
       (.I0(\mem_reg[5]_4 [12]),
        .I1(\mem_reg[21]_20 [12]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [12]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [12]),
        .O(\rs2_register_q[12]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[12]_i_15 
       (.I0(\mem_reg[1]_0 [12]),
        .I1(\mem_reg[17]_16 [12]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [12]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [12]),
        .O(\rs2_register_q[12]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[12]_i_8 
       (.I0(\mem_reg[6]_5 [12]),
        .I1(\mem_reg[22]_21 [12]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [12]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [12]),
        .O(\rs2_register_q[12]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[12]_i_9 
       (.I0(\mem_reg[2]_1 [12]),
        .I1(\mem_reg[18]_17 [12]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [12]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [12]),
        .O(\rs2_register_q[12]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[13]_i_10 
       (.I0(\mem_reg[4]_3 [13]),
        .I1(\mem_reg[20]_19 [13]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [13]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [13]),
        .O(\rs2_register_q[13]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[13]_i_11 
       (.I0(\mem_reg[16]_15 [13]),
        .I1(\rs2_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [13]),
        .I3(\rs2_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [13]),
        .O(\rs2_register_q[13]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[13]_i_12 
       (.I0(\mem_reg[7]_6 [13]),
        .I1(\mem_reg[23]_22 [13]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [13]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [13]),
        .O(\rs2_register_q[13]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[13]_i_13 
       (.I0(\mem_reg[3]_2 [13]),
        .I1(\mem_reg[19]_18 [13]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [13]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [13]),
        .O(\rs2_register_q[13]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[13]_i_14 
       (.I0(\mem_reg[5]_4 [13]),
        .I1(\mem_reg[21]_20 [13]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [13]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [13]),
        .O(\rs2_register_q[13]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[13]_i_15 
       (.I0(\mem_reg[1]_0 [13]),
        .I1(\mem_reg[17]_16 [13]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [13]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [13]),
        .O(\rs2_register_q[13]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[13]_i_8 
       (.I0(\mem_reg[6]_5 [13]),
        .I1(\mem_reg[22]_21 [13]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [13]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [13]),
        .O(\rs2_register_q[13]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[13]_i_9 
       (.I0(\mem_reg[2]_1 [13]),
        .I1(\mem_reg[18]_17 [13]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [13]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [13]),
        .O(\rs2_register_q[13]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[14]_i_10 
       (.I0(\mem_reg[4]_3 [14]),
        .I1(\mem_reg[20]_19 [14]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [14]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [14]),
        .O(\rs2_register_q[14]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[14]_i_11 
       (.I0(\mem_reg[16]_15 [14]),
        .I1(\rs2_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [14]),
        .I3(\rs2_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [14]),
        .O(\rs2_register_q[14]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[14]_i_12 
       (.I0(\mem_reg[7]_6 [14]),
        .I1(\mem_reg[23]_22 [14]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [14]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [14]),
        .O(\rs2_register_q[14]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[14]_i_13 
       (.I0(\mem_reg[3]_2 [14]),
        .I1(\mem_reg[19]_18 [14]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [14]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [14]),
        .O(\rs2_register_q[14]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[14]_i_14 
       (.I0(\mem_reg[5]_4 [14]),
        .I1(\mem_reg[21]_20 [14]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [14]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [14]),
        .O(\rs2_register_q[14]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[14]_i_15 
       (.I0(\mem_reg[1]_0 [14]),
        .I1(\mem_reg[17]_16 [14]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [14]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [14]),
        .O(\rs2_register_q[14]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[14]_i_8 
       (.I0(\mem_reg[6]_5 [14]),
        .I1(\mem_reg[22]_21 [14]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [14]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [14]),
        .O(\rs2_register_q[14]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[14]_i_9 
       (.I0(\mem_reg[2]_1 [14]),
        .I1(\mem_reg[18]_17 [14]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [14]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [14]),
        .O(\rs2_register_q[14]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[15]_i_10 
       (.I0(\mem_reg[4]_3 [15]),
        .I1(\mem_reg[20]_19 [15]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [15]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [15]),
        .O(\rs2_register_q[15]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[15]_i_11 
       (.I0(\mem_reg[16]_15 [15]),
        .I1(\rs2_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [15]),
        .I3(\rs2_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [15]),
        .O(\rs2_register_q[15]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[15]_i_12 
       (.I0(\mem_reg[7]_6 [15]),
        .I1(\mem_reg[23]_22 [15]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [15]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [15]),
        .O(\rs2_register_q[15]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[15]_i_13 
       (.I0(\mem_reg[3]_2 [15]),
        .I1(\mem_reg[19]_18 [15]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [15]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [15]),
        .O(\rs2_register_q[15]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[15]_i_14 
       (.I0(\mem_reg[5]_4 [15]),
        .I1(\mem_reg[21]_20 [15]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [15]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [15]),
        .O(\rs2_register_q[15]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[15]_i_15 
       (.I0(\mem_reg[1]_0 [15]),
        .I1(\mem_reg[17]_16 [15]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [15]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [15]),
        .O(\rs2_register_q[15]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[15]_i_8 
       (.I0(\mem_reg[6]_5 [15]),
        .I1(\mem_reg[22]_21 [15]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [15]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [15]),
        .O(\rs2_register_q[15]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[15]_i_9 
       (.I0(\mem_reg[2]_1 [15]),
        .I1(\mem_reg[18]_17 [15]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [15]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [15]),
        .O(\rs2_register_q[15]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[16]_i_10 
       (.I0(\mem_reg[4]_3 [16]),
        .I1(\mem_reg[20]_19 [16]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [16]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [16]),
        .O(\rs2_register_q[16]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[16]_i_11 
       (.I0(\mem_reg[16]_15 [16]),
        .I1(\rs2_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [16]),
        .I3(\rs2_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [16]),
        .O(\rs2_register_q[16]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[16]_i_12 
       (.I0(\mem_reg[7]_6 [16]),
        .I1(\mem_reg[23]_22 [16]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [16]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [16]),
        .O(\rs2_register_q[16]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[16]_i_13 
       (.I0(\mem_reg[3]_2 [16]),
        .I1(\mem_reg[19]_18 [16]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [16]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [16]),
        .O(\rs2_register_q[16]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[16]_i_14 
       (.I0(\mem_reg[5]_4 [16]),
        .I1(\mem_reg[21]_20 [16]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [16]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [16]),
        .O(\rs2_register_q[16]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[16]_i_15 
       (.I0(\mem_reg[1]_0 [16]),
        .I1(\mem_reg[17]_16 [16]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [16]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [16]),
        .O(\rs2_register_q[16]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[16]_i_8 
       (.I0(\mem_reg[6]_5 [16]),
        .I1(\mem_reg[22]_21 [16]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [16]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [16]),
        .O(\rs2_register_q[16]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[16]_i_9 
       (.I0(\mem_reg[2]_1 [16]),
        .I1(\mem_reg[18]_17 [16]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [16]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [16]),
        .O(\rs2_register_q[16]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[17]_i_10 
       (.I0(\mem_reg[4]_3 [17]),
        .I1(\mem_reg[20]_19 [17]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [17]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [17]),
        .O(\rs2_register_q[17]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[17]_i_11 
       (.I0(\mem_reg[16]_15 [17]),
        .I1(\rs2_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [17]),
        .I3(\rs2_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [17]),
        .O(\rs2_register_q[17]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[17]_i_12 
       (.I0(\mem_reg[7]_6 [17]),
        .I1(\mem_reg[23]_22 [17]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [17]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [17]),
        .O(\rs2_register_q[17]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[17]_i_13 
       (.I0(\mem_reg[3]_2 [17]),
        .I1(\mem_reg[19]_18 [17]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [17]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [17]),
        .O(\rs2_register_q[17]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[17]_i_14 
       (.I0(\mem_reg[5]_4 [17]),
        .I1(\mem_reg[21]_20 [17]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [17]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [17]),
        .O(\rs2_register_q[17]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[17]_i_15 
       (.I0(\mem_reg[1]_0 [17]),
        .I1(\mem_reg[17]_16 [17]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [17]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [17]),
        .O(\rs2_register_q[17]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[17]_i_8 
       (.I0(\mem_reg[6]_5 [17]),
        .I1(\mem_reg[22]_21 [17]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [17]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [17]),
        .O(\rs2_register_q[17]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[17]_i_9 
       (.I0(\mem_reg[2]_1 [17]),
        .I1(\mem_reg[18]_17 [17]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [17]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [17]),
        .O(\rs2_register_q[17]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[18]_i_10 
       (.I0(\mem_reg[4]_3 [18]),
        .I1(\mem_reg[20]_19 [18]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [18]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [18]),
        .O(\rs2_register_q[18]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[18]_i_11 
       (.I0(\mem_reg[16]_15 [18]),
        .I1(\rs2_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [18]),
        .I3(\rs2_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [18]),
        .O(\rs2_register_q[18]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[18]_i_12 
       (.I0(\mem_reg[7]_6 [18]),
        .I1(\mem_reg[23]_22 [18]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [18]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [18]),
        .O(\rs2_register_q[18]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[18]_i_13 
       (.I0(\mem_reg[3]_2 [18]),
        .I1(\mem_reg[19]_18 [18]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [18]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [18]),
        .O(\rs2_register_q[18]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[18]_i_14 
       (.I0(\mem_reg[5]_4 [18]),
        .I1(\mem_reg[21]_20 [18]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [18]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [18]),
        .O(\rs2_register_q[18]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[18]_i_15 
       (.I0(\mem_reg[1]_0 [18]),
        .I1(\mem_reg[17]_16 [18]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [18]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [18]),
        .O(\rs2_register_q[18]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[18]_i_8 
       (.I0(\mem_reg[6]_5 [18]),
        .I1(\mem_reg[22]_21 [18]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [18]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [18]),
        .O(\rs2_register_q[18]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[18]_i_9 
       (.I0(\mem_reg[2]_1 [18]),
        .I1(\mem_reg[18]_17 [18]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [18]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [18]),
        .O(\rs2_register_q[18]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[19]_i_10 
       (.I0(\mem_reg[4]_3 [19]),
        .I1(\mem_reg[20]_19 [19]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [19]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [19]),
        .O(\rs2_register_q[19]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[19]_i_11 
       (.I0(\mem_reg[16]_15 [19]),
        .I1(\rs2_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [19]),
        .I3(\rs2_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [19]),
        .O(\rs2_register_q[19]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[19]_i_12 
       (.I0(\mem_reg[7]_6 [19]),
        .I1(\mem_reg[23]_22 [19]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [19]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [19]),
        .O(\rs2_register_q[19]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[19]_i_13 
       (.I0(\mem_reg[3]_2 [19]),
        .I1(\mem_reg[19]_18 [19]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [19]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [19]),
        .O(\rs2_register_q[19]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[19]_i_14 
       (.I0(\mem_reg[5]_4 [19]),
        .I1(\mem_reg[21]_20 [19]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [19]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [19]),
        .O(\rs2_register_q[19]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[19]_i_15 
       (.I0(\mem_reg[1]_0 [19]),
        .I1(\mem_reg[17]_16 [19]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [19]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [19]),
        .O(\rs2_register_q[19]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[19]_i_8 
       (.I0(\mem_reg[6]_5 [19]),
        .I1(\mem_reg[22]_21 [19]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [19]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [19]),
        .O(\rs2_register_q[19]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[19]_i_9 
       (.I0(\mem_reg[2]_1 [19]),
        .I1(\mem_reg[18]_17 [19]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [19]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [19]),
        .O(\rs2_register_q[19]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[1]_i_10 
       (.I0(\mem_reg[4]_3 [1]),
        .I1(\mem_reg[20]_19 [1]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [1]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [1]),
        .O(\rs2_register_q[1]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[1]_i_11 
       (.I0(\mem_reg[16]_15 [1]),
        .I1(\rs2_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [1]),
        .I3(\rs2_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [1]),
        .O(\rs2_register_q[1]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[1]_i_12 
       (.I0(\mem_reg[7]_6 [1]),
        .I1(\mem_reg[23]_22 [1]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [1]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [1]),
        .O(\rs2_register_q[1]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[1]_i_13 
       (.I0(\mem_reg[3]_2 [1]),
        .I1(\mem_reg[19]_18 [1]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [1]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [1]),
        .O(\rs2_register_q[1]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[1]_i_14 
       (.I0(\mem_reg[5]_4 [1]),
        .I1(\mem_reg[21]_20 [1]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [1]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [1]),
        .O(\rs2_register_q[1]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[1]_i_15 
       (.I0(\mem_reg[1]_0 [1]),
        .I1(\mem_reg[17]_16 [1]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [1]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [1]),
        .O(\rs2_register_q[1]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[1]_i_8 
       (.I0(\mem_reg[6]_5 [1]),
        .I1(\mem_reg[22]_21 [1]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [1]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [1]),
        .O(\rs2_register_q[1]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[1]_i_9 
       (.I0(\mem_reg[2]_1 [1]),
        .I1(\mem_reg[18]_17 [1]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [1]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [1]),
        .O(\rs2_register_q[1]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[20]_i_10 
       (.I0(\mem_reg[4]_3 [20]),
        .I1(\mem_reg[20]_19 [20]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [20]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [20]),
        .O(\rs2_register_q[20]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[20]_i_11 
       (.I0(\mem_reg[16]_15 [20]),
        .I1(\rs2_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [20]),
        .I3(\rs2_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [20]),
        .O(\rs2_register_q[20]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[20]_i_12 
       (.I0(\mem_reg[7]_6 [20]),
        .I1(\mem_reg[23]_22 [20]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[15]_14 [20]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[31]_30 [20]),
        .O(\rs2_register_q[20]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[20]_i_13 
       (.I0(\mem_reg[3]_2 [20]),
        .I1(\mem_reg[19]_18 [20]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[11]_10 [20]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[27]_26 [20]),
        .O(\rs2_register_q[20]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[20]_i_14 
       (.I0(\mem_reg[5]_4 [20]),
        .I1(\mem_reg[21]_20 [20]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[13]_12 [20]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[29]_28 [20]),
        .O(\rs2_register_q[20]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[20]_i_15 
       (.I0(\mem_reg[1]_0 [20]),
        .I1(\mem_reg[17]_16 [20]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[9]_8 [20]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[25]_24 [20]),
        .O(\rs2_register_q[20]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[20]_i_8 
       (.I0(\mem_reg[6]_5 [20]),
        .I1(\mem_reg[22]_21 [20]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[14]_13 [20]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[30]_29 [20]),
        .O(\rs2_register_q[20]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[20]_i_9 
       (.I0(\mem_reg[2]_1 [20]),
        .I1(\mem_reg[18]_17 [20]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[10]_9 [20]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[26]_25 [20]),
        .O(\rs2_register_q[20]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[21]_i_10 
       (.I0(\mem_reg[4]_3 [21]),
        .I1(\mem_reg[20]_19 [21]),
        .I2(\rs2_register_q_reg[21]_i_5_0 ),
        .I3(\mem_reg[12]_11 [21]),
        .I4(\rs2_register_q_reg[21]_i_5_1 ),
        .I5(\mem_reg[28]_27 [21]),
        .O(\rs2_register_q[21]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[21]_i_11 
       (.I0(\mem_reg[16]_15 [21]),
        .I1(\rs2_register_q_reg[21]_i_5_0 ),
        .I2(\mem_reg[8]_7 [21]),
        .I3(\rs2_register_q_reg[21]_i_5_1 ),
        .I4(\mem_reg[24]_23 [21]),
        .O(\rs2_register_q[21]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[21]_i_12 
       (.I0(\mem_reg[7]_6 [21]),
        .I1(\mem_reg[23]_22 [21]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[15]_14 [21]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[31]_30 [21]),
        .O(\rs2_register_q[21]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[21]_i_13 
       (.I0(\mem_reg[3]_2 [21]),
        .I1(\mem_reg[19]_18 [21]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[11]_10 [21]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[27]_26 [21]),
        .O(\rs2_register_q[21]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[21]_i_14 
       (.I0(\mem_reg[5]_4 [21]),
        .I1(\mem_reg[21]_20 [21]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[13]_12 [21]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[29]_28 [21]),
        .O(\rs2_register_q[21]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[21]_i_15 
       (.I0(\mem_reg[1]_0 [21]),
        .I1(\mem_reg[17]_16 [21]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[9]_8 [21]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[25]_24 [21]),
        .O(\rs2_register_q[21]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[21]_i_8 
       (.I0(\mem_reg[6]_5 [21]),
        .I1(\mem_reg[22]_21 [21]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[14]_13 [21]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[30]_29 [21]),
        .O(\rs2_register_q[21]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[21]_i_9 
       (.I0(\mem_reg[2]_1 [21]),
        .I1(\mem_reg[18]_17 [21]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[10]_9 [21]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[26]_25 [21]),
        .O(\rs2_register_q[21]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[22]_i_10 
       (.I0(\mem_reg[4]_3 [22]),
        .I1(\mem_reg[20]_19 [22]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[12]_11 [22]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[28]_27 [22]),
        .O(\rs2_register_q[22]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[22]_i_11 
       (.I0(\mem_reg[16]_15 [22]),
        .I1(\rs2_register_q_reg[31]_i_7_0 ),
        .I2(\mem_reg[8]_7 [22]),
        .I3(\rs2_register_q_reg[31]_i_7_1 ),
        .I4(\mem_reg[24]_23 [22]),
        .O(\rs2_register_q[22]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[22]_i_12 
       (.I0(\mem_reg[7]_6 [22]),
        .I1(\mem_reg[23]_22 [22]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[15]_14 [22]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[31]_30 [22]),
        .O(\rs2_register_q[22]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[22]_i_13 
       (.I0(\mem_reg[3]_2 [22]),
        .I1(\mem_reg[19]_18 [22]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[11]_10 [22]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[27]_26 [22]),
        .O(\rs2_register_q[22]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[22]_i_14 
       (.I0(\mem_reg[5]_4 [22]),
        .I1(\mem_reg[21]_20 [22]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[13]_12 [22]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[29]_28 [22]),
        .O(\rs2_register_q[22]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[22]_i_15 
       (.I0(\mem_reg[1]_0 [22]),
        .I1(\mem_reg[17]_16 [22]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[9]_8 [22]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[25]_24 [22]),
        .O(\rs2_register_q[22]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[22]_i_8 
       (.I0(\mem_reg[6]_5 [22]),
        .I1(\mem_reg[22]_21 [22]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[14]_13 [22]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[30]_29 [22]),
        .O(\rs2_register_q[22]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[22]_i_9 
       (.I0(\mem_reg[2]_1 [22]),
        .I1(\mem_reg[18]_17 [22]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[10]_9 [22]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[26]_25 [22]),
        .O(\rs2_register_q[22]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[23]_i_10 
       (.I0(\mem_reg[4]_3 [23]),
        .I1(\mem_reg[20]_19 [23]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[12]_11 [23]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[28]_27 [23]),
        .O(\rs2_register_q[23]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[23]_i_11 
       (.I0(\mem_reg[16]_15 [23]),
        .I1(\rs2_register_q_reg[31]_i_7_0 ),
        .I2(\mem_reg[8]_7 [23]),
        .I3(\rs2_register_q_reg[31]_i_7_1 ),
        .I4(\mem_reg[24]_23 [23]),
        .O(\rs2_register_q[23]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[23]_i_12 
       (.I0(\mem_reg[7]_6 [23]),
        .I1(\mem_reg[23]_22 [23]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[15]_14 [23]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[31]_30 [23]),
        .O(\rs2_register_q[23]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[23]_i_13 
       (.I0(\mem_reg[3]_2 [23]),
        .I1(\mem_reg[19]_18 [23]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[11]_10 [23]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[27]_26 [23]),
        .O(\rs2_register_q[23]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[23]_i_14 
       (.I0(\mem_reg[5]_4 [23]),
        .I1(\mem_reg[21]_20 [23]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[13]_12 [23]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[29]_28 [23]),
        .O(\rs2_register_q[23]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[23]_i_15 
       (.I0(\mem_reg[1]_0 [23]),
        .I1(\mem_reg[17]_16 [23]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[9]_8 [23]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[25]_24 [23]),
        .O(\rs2_register_q[23]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[23]_i_8 
       (.I0(\mem_reg[6]_5 [23]),
        .I1(\mem_reg[22]_21 [23]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[14]_13 [23]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[30]_29 [23]),
        .O(\rs2_register_q[23]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[23]_i_9 
       (.I0(\mem_reg[2]_1 [23]),
        .I1(\mem_reg[18]_17 [23]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[10]_9 [23]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[26]_25 [23]),
        .O(\rs2_register_q[23]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[24]_i_10 
       (.I0(\mem_reg[4]_3 [24]),
        .I1(\mem_reg[20]_19 [24]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[12]_11 [24]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[28]_27 [24]),
        .O(\rs2_register_q[24]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[24]_i_11 
       (.I0(\mem_reg[16]_15 [24]),
        .I1(\rs2_register_q_reg[31]_i_7_0 ),
        .I2(\mem_reg[8]_7 [24]),
        .I3(\rs2_register_q_reg[31]_i_7_1 ),
        .I4(\mem_reg[24]_23 [24]),
        .O(\rs2_register_q[24]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[24]_i_12 
       (.I0(\mem_reg[7]_6 [24]),
        .I1(\mem_reg[23]_22 [24]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[15]_14 [24]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[31]_30 [24]),
        .O(\rs2_register_q[24]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[24]_i_13 
       (.I0(\mem_reg[3]_2 [24]),
        .I1(\mem_reg[19]_18 [24]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[11]_10 [24]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[27]_26 [24]),
        .O(\rs2_register_q[24]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[24]_i_14 
       (.I0(\mem_reg[5]_4 [24]),
        .I1(\mem_reg[21]_20 [24]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[13]_12 [24]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[29]_28 [24]),
        .O(\rs2_register_q[24]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[24]_i_15 
       (.I0(\mem_reg[1]_0 [24]),
        .I1(\mem_reg[17]_16 [24]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[9]_8 [24]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[25]_24 [24]),
        .O(\rs2_register_q[24]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[24]_i_8 
       (.I0(\mem_reg[6]_5 [24]),
        .I1(\mem_reg[22]_21 [24]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[14]_13 [24]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[30]_29 [24]),
        .O(\rs2_register_q[24]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[24]_i_9 
       (.I0(\mem_reg[2]_1 [24]),
        .I1(\mem_reg[18]_17 [24]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[10]_9 [24]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[26]_25 [24]),
        .O(\rs2_register_q[24]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[25]_i_10 
       (.I0(\mem_reg[4]_3 [25]),
        .I1(\mem_reg[20]_19 [25]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[12]_11 [25]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[28]_27 [25]),
        .O(\rs2_register_q[25]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[25]_i_11 
       (.I0(\mem_reg[16]_15 [25]),
        .I1(\rs2_register_q_reg[31]_i_7_0 ),
        .I2(\mem_reg[8]_7 [25]),
        .I3(\rs2_register_q_reg[31]_i_7_1 ),
        .I4(\mem_reg[24]_23 [25]),
        .O(\rs2_register_q[25]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[25]_i_12 
       (.I0(\mem_reg[7]_6 [25]),
        .I1(\mem_reg[23]_22 [25]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[15]_14 [25]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[31]_30 [25]),
        .O(\rs2_register_q[25]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[25]_i_13 
       (.I0(\mem_reg[3]_2 [25]),
        .I1(\mem_reg[19]_18 [25]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[11]_10 [25]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[27]_26 [25]),
        .O(\rs2_register_q[25]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[25]_i_14 
       (.I0(\mem_reg[5]_4 [25]),
        .I1(\mem_reg[21]_20 [25]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[13]_12 [25]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[29]_28 [25]),
        .O(\rs2_register_q[25]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[25]_i_15 
       (.I0(\mem_reg[1]_0 [25]),
        .I1(\mem_reg[17]_16 [25]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[9]_8 [25]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[25]_24 [25]),
        .O(\rs2_register_q[25]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[25]_i_8 
       (.I0(\mem_reg[6]_5 [25]),
        .I1(\mem_reg[22]_21 [25]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[14]_13 [25]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[30]_29 [25]),
        .O(\rs2_register_q[25]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[25]_i_9 
       (.I0(\mem_reg[2]_1 [25]),
        .I1(\mem_reg[18]_17 [25]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[10]_9 [25]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[26]_25 [25]),
        .O(\rs2_register_q[25]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[26]_i_10 
       (.I0(\mem_reg[4]_3 [26]),
        .I1(\mem_reg[20]_19 [26]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[12]_11 [26]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[28]_27 [26]),
        .O(\rs2_register_q[26]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[26]_i_11 
       (.I0(\mem_reg[16]_15 [26]),
        .I1(\rs2_register_q_reg[31]_i_7_0 ),
        .I2(\mem_reg[8]_7 [26]),
        .I3(\rs2_register_q_reg[31]_i_7_1 ),
        .I4(\mem_reg[24]_23 [26]),
        .O(\rs2_register_q[26]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[26]_i_12 
       (.I0(\mem_reg[7]_6 [26]),
        .I1(\mem_reg[23]_22 [26]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[15]_14 [26]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[31]_30 [26]),
        .O(\rs2_register_q[26]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[26]_i_13 
       (.I0(\mem_reg[3]_2 [26]),
        .I1(\mem_reg[19]_18 [26]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[11]_10 [26]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[27]_26 [26]),
        .O(\rs2_register_q[26]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[26]_i_14 
       (.I0(\mem_reg[5]_4 [26]),
        .I1(\mem_reg[21]_20 [26]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[13]_12 [26]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[29]_28 [26]),
        .O(\rs2_register_q[26]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[26]_i_15 
       (.I0(\mem_reg[1]_0 [26]),
        .I1(\mem_reg[17]_16 [26]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[9]_8 [26]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[25]_24 [26]),
        .O(\rs2_register_q[26]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[26]_i_8 
       (.I0(\mem_reg[6]_5 [26]),
        .I1(\mem_reg[22]_21 [26]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[14]_13 [26]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[30]_29 [26]),
        .O(\rs2_register_q[26]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[26]_i_9 
       (.I0(\mem_reg[2]_1 [26]),
        .I1(\mem_reg[18]_17 [26]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[10]_9 [26]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[26]_25 [26]),
        .O(\rs2_register_q[26]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[27]_i_10 
       (.I0(\mem_reg[4]_3 [27]),
        .I1(\mem_reg[20]_19 [27]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[12]_11 [27]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[28]_27 [27]),
        .O(\rs2_register_q[27]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[27]_i_11 
       (.I0(\mem_reg[16]_15 [27]),
        .I1(\rs2_register_q_reg[31]_i_7_0 ),
        .I2(\mem_reg[8]_7 [27]),
        .I3(\rs2_register_q_reg[31]_i_7_1 ),
        .I4(\mem_reg[24]_23 [27]),
        .O(\rs2_register_q[27]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[27]_i_12 
       (.I0(\mem_reg[7]_6 [27]),
        .I1(\mem_reg[23]_22 [27]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[15]_14 [27]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[31]_30 [27]),
        .O(\rs2_register_q[27]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[27]_i_13 
       (.I0(\mem_reg[3]_2 [27]),
        .I1(\mem_reg[19]_18 [27]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[11]_10 [27]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[27]_26 [27]),
        .O(\rs2_register_q[27]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[27]_i_14 
       (.I0(\mem_reg[5]_4 [27]),
        .I1(\mem_reg[21]_20 [27]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[13]_12 [27]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[29]_28 [27]),
        .O(\rs2_register_q[27]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[27]_i_15 
       (.I0(\mem_reg[1]_0 [27]),
        .I1(\mem_reg[17]_16 [27]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[9]_8 [27]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[25]_24 [27]),
        .O(\rs2_register_q[27]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[27]_i_8 
       (.I0(\mem_reg[6]_5 [27]),
        .I1(\mem_reg[22]_21 [27]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[14]_13 [27]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[30]_29 [27]),
        .O(\rs2_register_q[27]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[27]_i_9 
       (.I0(\mem_reg[2]_1 [27]),
        .I1(\mem_reg[18]_17 [27]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[10]_9 [27]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[26]_25 [27]),
        .O(\rs2_register_q[27]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[28]_i_10 
       (.I0(\mem_reg[4]_3 [28]),
        .I1(\mem_reg[20]_19 [28]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[12]_11 [28]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[28]_27 [28]),
        .O(\rs2_register_q[28]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[28]_i_11 
       (.I0(\mem_reg[16]_15 [28]),
        .I1(\rs2_register_q_reg[31]_i_7_0 ),
        .I2(\mem_reg[8]_7 [28]),
        .I3(\rs2_register_q_reg[31]_i_7_1 ),
        .I4(\mem_reg[24]_23 [28]),
        .O(\rs2_register_q[28]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[28]_i_12 
       (.I0(\mem_reg[7]_6 [28]),
        .I1(\mem_reg[23]_22 [28]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[15]_14 [28]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[31]_30 [28]),
        .O(\rs2_register_q[28]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[28]_i_13 
       (.I0(\mem_reg[3]_2 [28]),
        .I1(\mem_reg[19]_18 [28]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[11]_10 [28]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[27]_26 [28]),
        .O(\rs2_register_q[28]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[28]_i_14 
       (.I0(\mem_reg[5]_4 [28]),
        .I1(\mem_reg[21]_20 [28]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[13]_12 [28]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[29]_28 [28]),
        .O(\rs2_register_q[28]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[28]_i_15 
       (.I0(\mem_reg[1]_0 [28]),
        .I1(\mem_reg[17]_16 [28]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[9]_8 [28]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[25]_24 [28]),
        .O(\rs2_register_q[28]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[28]_i_8 
       (.I0(\mem_reg[6]_5 [28]),
        .I1(\mem_reg[22]_21 [28]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[14]_13 [28]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[30]_29 [28]),
        .O(\rs2_register_q[28]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[28]_i_9 
       (.I0(\mem_reg[2]_1 [28]),
        .I1(\mem_reg[18]_17 [28]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[10]_9 [28]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[26]_25 [28]),
        .O(\rs2_register_q[28]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[29]_i_10 
       (.I0(\mem_reg[4]_3 [29]),
        .I1(\mem_reg[20]_19 [29]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[12]_11 [29]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[28]_27 [29]),
        .O(\rs2_register_q[29]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[29]_i_11 
       (.I0(\mem_reg[16]_15 [29]),
        .I1(\rs2_register_q_reg[31]_i_7_0 ),
        .I2(\mem_reg[8]_7 [29]),
        .I3(\rs2_register_q_reg[31]_i_7_1 ),
        .I4(\mem_reg[24]_23 [29]),
        .O(\rs2_register_q[29]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[29]_i_12 
       (.I0(\mem_reg[7]_6 [29]),
        .I1(\mem_reg[23]_22 [29]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[15]_14 [29]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[31]_30 [29]),
        .O(\rs2_register_q[29]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[29]_i_13 
       (.I0(\mem_reg[3]_2 [29]),
        .I1(\mem_reg[19]_18 [29]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[11]_10 [29]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[27]_26 [29]),
        .O(\rs2_register_q[29]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[29]_i_14 
       (.I0(\mem_reg[5]_4 [29]),
        .I1(\mem_reg[21]_20 [29]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[13]_12 [29]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[29]_28 [29]),
        .O(\rs2_register_q[29]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[29]_i_15 
       (.I0(\mem_reg[1]_0 [29]),
        .I1(\mem_reg[17]_16 [29]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[9]_8 [29]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[25]_24 [29]),
        .O(\rs2_register_q[29]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[29]_i_8 
       (.I0(\mem_reg[6]_5 [29]),
        .I1(\mem_reg[22]_21 [29]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[14]_13 [29]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[30]_29 [29]),
        .O(\rs2_register_q[29]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[29]_i_9 
       (.I0(\mem_reg[2]_1 [29]),
        .I1(\mem_reg[18]_17 [29]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[10]_9 [29]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[26]_25 [29]),
        .O(\rs2_register_q[29]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[2]_i_10 
       (.I0(\mem_reg[4]_3 [2]),
        .I1(\mem_reg[20]_19 [2]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [2]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [2]),
        .O(\rs2_register_q[2]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[2]_i_11 
       (.I0(\mem_reg[16]_15 [2]),
        .I1(\rs2_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [2]),
        .I3(\rs2_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [2]),
        .O(\rs2_register_q[2]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[2]_i_12 
       (.I0(\mem_reg[7]_6 [2]),
        .I1(\mem_reg[23]_22 [2]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [2]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [2]),
        .O(\rs2_register_q[2]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[2]_i_13 
       (.I0(\mem_reg[3]_2 [2]),
        .I1(\mem_reg[19]_18 [2]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [2]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [2]),
        .O(\rs2_register_q[2]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[2]_i_14 
       (.I0(\mem_reg[5]_4 [2]),
        .I1(\mem_reg[21]_20 [2]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [2]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [2]),
        .O(\rs2_register_q[2]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[2]_i_15 
       (.I0(\mem_reg[1]_0 [2]),
        .I1(\mem_reg[17]_16 [2]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [2]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [2]),
        .O(\rs2_register_q[2]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[2]_i_8 
       (.I0(\mem_reg[6]_5 [2]),
        .I1(\mem_reg[22]_21 [2]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [2]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [2]),
        .O(\rs2_register_q[2]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[2]_i_9 
       (.I0(\mem_reg[2]_1 [2]),
        .I1(\mem_reg[18]_17 [2]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [2]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [2]),
        .O(\rs2_register_q[2]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[30]_i_10 
       (.I0(\mem_reg[4]_3 [30]),
        .I1(\mem_reg[20]_19 [30]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[12]_11 [30]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[28]_27 [30]),
        .O(\rs2_register_q[30]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[30]_i_11 
       (.I0(\mem_reg[16]_15 [30]),
        .I1(\rs2_register_q_reg[31]_i_7_0 ),
        .I2(\mem_reg[8]_7 [30]),
        .I3(\rs2_register_q_reg[31]_i_7_1 ),
        .I4(\mem_reg[24]_23 [30]),
        .O(\rs2_register_q[30]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[30]_i_12 
       (.I0(\mem_reg[7]_6 [30]),
        .I1(\mem_reg[23]_22 [30]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[15]_14 [30]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[31]_30 [30]),
        .O(\rs2_register_q[30]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[30]_i_13 
       (.I0(\mem_reg[3]_2 [30]),
        .I1(\mem_reg[19]_18 [30]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[11]_10 [30]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[27]_26 [30]),
        .O(\rs2_register_q[30]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[30]_i_14 
       (.I0(\mem_reg[5]_4 [30]),
        .I1(\mem_reg[21]_20 [30]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[13]_12 [30]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[29]_28 [30]),
        .O(\rs2_register_q[30]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[30]_i_15 
       (.I0(\mem_reg[1]_0 [30]),
        .I1(\mem_reg[17]_16 [30]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[9]_8 [30]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[25]_24 [30]),
        .O(\rs2_register_q[30]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[30]_i_8 
       (.I0(\mem_reg[6]_5 [30]),
        .I1(\mem_reg[22]_21 [30]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[14]_13 [30]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[30]_29 [30]),
        .O(\rs2_register_q[30]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[30]_i_9 
       (.I0(\mem_reg[2]_1 [30]),
        .I1(\mem_reg[18]_17 [30]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[10]_9 [30]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[26]_25 [30]),
        .O(\rs2_register_q[30]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[31]_i_11 
       (.I0(\mem_reg[6]_5 [31]),
        .I1(\mem_reg[22]_21 [31]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[14]_13 [31]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[30]_29 [31]),
        .O(\rs2_register_q[31]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[31]_i_12 
       (.I0(\mem_reg[2]_1 [31]),
        .I1(\mem_reg[18]_17 [31]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[10]_9 [31]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[26]_25 [31]),
        .O(\rs2_register_q[31]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[31]_i_13 
       (.I0(\mem_reg[4]_3 [31]),
        .I1(\mem_reg[20]_19 [31]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[12]_11 [31]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[28]_27 [31]),
        .O(\rs2_register_q[31]_i_13_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[31]_i_14 
       (.I0(\mem_reg[16]_15 [31]),
        .I1(\rs2_register_q_reg[31]_i_7_0 ),
        .I2(\mem_reg[8]_7 [31]),
        .I3(\rs2_register_q_reg[31]_i_7_1 ),
        .I4(\mem_reg[24]_23 [31]),
        .O(\rs2_register_q[31]_i_14_n_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hFCFCFA0A0C0CFA0A)) 
    \rs2_register_q[31]_i_15 
       (.I0(\mem_reg[7]_6 [31]),
        .I1(\mem_reg[23]_22 [31]),
        .I2(\rs2_register_q_reg[31]_i_7_2 ),
        .I3(\mem_reg[15]_14 [31]),
        .I4(\rs2_register_q_reg[31]_i_7_3 ),
        .I5(\mem_reg[31]_30 [31]),
        .O(\rs2_register_q[31]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[31]_i_16 
       (.I0(\mem_reg[3]_2 [31]),
        .I1(\mem_reg[19]_18 [31]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[11]_10 [31]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[27]_26 [31]),
        .O(\rs2_register_q[31]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[31]_i_17 
       (.I0(\mem_reg[5]_4 [31]),
        .I1(\mem_reg[21]_20 [31]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[13]_12 [31]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[29]_28 [31]),
        .O(\rs2_register_q[31]_i_17_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[31]_i_18 
       (.I0(\mem_reg[1]_0 [31]),
        .I1(\mem_reg[17]_16 [31]),
        .I2(\rs2_register_q_reg[31]_i_7_0 ),
        .I3(\mem_reg[9]_8 [31]),
        .I4(\rs2_register_q_reg[31]_i_7_1 ),
        .I5(\mem_reg[25]_24 [31]),
        .O(\rs2_register_q[31]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[3]_i_10 
       (.I0(\mem_reg[4]_3 [3]),
        .I1(\mem_reg[20]_19 [3]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [3]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [3]),
        .O(\rs2_register_q[3]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[3]_i_11 
       (.I0(\mem_reg[16]_15 [3]),
        .I1(\rs2_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [3]),
        .I3(\rs2_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [3]),
        .O(\rs2_register_q[3]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[3]_i_12 
       (.I0(\mem_reg[7]_6 [3]),
        .I1(\mem_reg[23]_22 [3]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [3]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [3]),
        .O(\rs2_register_q[3]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[3]_i_13 
       (.I0(\mem_reg[3]_2 [3]),
        .I1(\mem_reg[19]_18 [3]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [3]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [3]),
        .O(\rs2_register_q[3]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[3]_i_14 
       (.I0(\mem_reg[5]_4 [3]),
        .I1(\mem_reg[21]_20 [3]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [3]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [3]),
        .O(\rs2_register_q[3]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[3]_i_15 
       (.I0(\mem_reg[1]_0 [3]),
        .I1(\mem_reg[17]_16 [3]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [3]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [3]),
        .O(\rs2_register_q[3]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[3]_i_8 
       (.I0(\mem_reg[6]_5 [3]),
        .I1(\mem_reg[22]_21 [3]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [3]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [3]),
        .O(\rs2_register_q[3]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[3]_i_9 
       (.I0(\mem_reg[2]_1 [3]),
        .I1(\mem_reg[18]_17 [3]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [3]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [3]),
        .O(\rs2_register_q[3]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[4]_i_10 
       (.I0(\mem_reg[4]_3 [4]),
        .I1(\mem_reg[20]_19 [4]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [4]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [4]),
        .O(\rs2_register_q[4]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[4]_i_11 
       (.I0(\mem_reg[16]_15 [4]),
        .I1(\rs2_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [4]),
        .I3(\rs2_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [4]),
        .O(\rs2_register_q[4]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[4]_i_12 
       (.I0(\mem_reg[7]_6 [4]),
        .I1(\mem_reg[23]_22 [4]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [4]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [4]),
        .O(\rs2_register_q[4]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[4]_i_13 
       (.I0(\mem_reg[3]_2 [4]),
        .I1(\mem_reg[19]_18 [4]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [4]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [4]),
        .O(\rs2_register_q[4]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[4]_i_14 
       (.I0(\mem_reg[5]_4 [4]),
        .I1(\mem_reg[21]_20 [4]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [4]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [4]),
        .O(\rs2_register_q[4]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[4]_i_15 
       (.I0(\mem_reg[1]_0 [4]),
        .I1(\mem_reg[17]_16 [4]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [4]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [4]),
        .O(\rs2_register_q[4]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[4]_i_8 
       (.I0(\mem_reg[6]_5 [4]),
        .I1(\mem_reg[22]_21 [4]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [4]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [4]),
        .O(\rs2_register_q[4]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[4]_i_9 
       (.I0(\mem_reg[2]_1 [4]),
        .I1(\mem_reg[18]_17 [4]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [4]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [4]),
        .O(\rs2_register_q[4]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[5]_i_10 
       (.I0(\mem_reg[4]_3 [5]),
        .I1(\mem_reg[20]_19 [5]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [5]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [5]),
        .O(\rs2_register_q[5]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[5]_i_11 
       (.I0(\mem_reg[16]_15 [5]),
        .I1(\rs2_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [5]),
        .I3(\rs2_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [5]),
        .O(\rs2_register_q[5]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[5]_i_12 
       (.I0(\mem_reg[7]_6 [5]),
        .I1(\mem_reg[23]_22 [5]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [5]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [5]),
        .O(\rs2_register_q[5]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[5]_i_13 
       (.I0(\mem_reg[3]_2 [5]),
        .I1(\mem_reg[19]_18 [5]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [5]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [5]),
        .O(\rs2_register_q[5]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[5]_i_14 
       (.I0(\mem_reg[5]_4 [5]),
        .I1(\mem_reg[21]_20 [5]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [5]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [5]),
        .O(\rs2_register_q[5]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[5]_i_15 
       (.I0(\mem_reg[1]_0 [5]),
        .I1(\mem_reg[17]_16 [5]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [5]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [5]),
        .O(\rs2_register_q[5]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[5]_i_8 
       (.I0(\mem_reg[6]_5 [5]),
        .I1(\mem_reg[22]_21 [5]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [5]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [5]),
        .O(\rs2_register_q[5]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[5]_i_9 
       (.I0(\mem_reg[2]_1 [5]),
        .I1(\mem_reg[18]_17 [5]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [5]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [5]),
        .O(\rs2_register_q[5]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[6]_i_10 
       (.I0(\mem_reg[4]_3 [6]),
        .I1(\mem_reg[20]_19 [6]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [6]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [6]),
        .O(\rs2_register_q[6]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[6]_i_11 
       (.I0(\mem_reg[16]_15 [6]),
        .I1(\rs2_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [6]),
        .I3(\rs2_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [6]),
        .O(\rs2_register_q[6]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[6]_i_12 
       (.I0(\mem_reg[7]_6 [6]),
        .I1(\mem_reg[23]_22 [6]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [6]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [6]),
        .O(\rs2_register_q[6]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[6]_i_13 
       (.I0(\mem_reg[3]_2 [6]),
        .I1(\mem_reg[19]_18 [6]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [6]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [6]),
        .O(\rs2_register_q[6]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[6]_i_14 
       (.I0(\mem_reg[5]_4 [6]),
        .I1(\mem_reg[21]_20 [6]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [6]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [6]),
        .O(\rs2_register_q[6]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[6]_i_15 
       (.I0(\mem_reg[1]_0 [6]),
        .I1(\mem_reg[17]_16 [6]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [6]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [6]),
        .O(\rs2_register_q[6]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[6]_i_8 
       (.I0(\mem_reg[6]_5 [6]),
        .I1(\mem_reg[22]_21 [6]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [6]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [6]),
        .O(\rs2_register_q[6]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[6]_i_9 
       (.I0(\mem_reg[2]_1 [6]),
        .I1(\mem_reg[18]_17 [6]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [6]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [6]),
        .O(\rs2_register_q[6]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[7]_i_10 
       (.I0(\mem_reg[4]_3 [7]),
        .I1(\mem_reg[20]_19 [7]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [7]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [7]),
        .O(\rs2_register_q[7]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[7]_i_11 
       (.I0(\mem_reg[16]_15 [7]),
        .I1(\rs2_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [7]),
        .I3(\rs2_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [7]),
        .O(\rs2_register_q[7]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[7]_i_12 
       (.I0(\mem_reg[7]_6 [7]),
        .I1(\mem_reg[23]_22 [7]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [7]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [7]),
        .O(\rs2_register_q[7]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[7]_i_13 
       (.I0(\mem_reg[3]_2 [7]),
        .I1(\mem_reg[19]_18 [7]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [7]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [7]),
        .O(\rs2_register_q[7]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[7]_i_14 
       (.I0(\mem_reg[5]_4 [7]),
        .I1(\mem_reg[21]_20 [7]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [7]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [7]),
        .O(\rs2_register_q[7]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[7]_i_15 
       (.I0(\mem_reg[1]_0 [7]),
        .I1(\mem_reg[17]_16 [7]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [7]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [7]),
        .O(\rs2_register_q[7]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[7]_i_8 
       (.I0(\mem_reg[6]_5 [7]),
        .I1(\mem_reg[22]_21 [7]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [7]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [7]),
        .O(\rs2_register_q[7]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[7]_i_9 
       (.I0(\mem_reg[2]_1 [7]),
        .I1(\mem_reg[18]_17 [7]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [7]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [7]),
        .O(\rs2_register_q[7]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[8]_i_10 
       (.I0(\mem_reg[4]_3 [8]),
        .I1(\mem_reg[20]_19 [8]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [8]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [8]),
        .O(\rs2_register_q[8]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[8]_i_11 
       (.I0(\mem_reg[16]_15 [8]),
        .I1(\rs2_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [8]),
        .I3(\rs2_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [8]),
        .O(\rs2_register_q[8]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[8]_i_12 
       (.I0(\mem_reg[7]_6 [8]),
        .I1(\mem_reg[23]_22 [8]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [8]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [8]),
        .O(\rs2_register_q[8]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[8]_i_13 
       (.I0(\mem_reg[3]_2 [8]),
        .I1(\mem_reg[19]_18 [8]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [8]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [8]),
        .O(\rs2_register_q[8]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[8]_i_14 
       (.I0(\mem_reg[5]_4 [8]),
        .I1(\mem_reg[21]_20 [8]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [8]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [8]),
        .O(\rs2_register_q[8]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[8]_i_15 
       (.I0(\mem_reg[1]_0 [8]),
        .I1(\mem_reg[17]_16 [8]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [8]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [8]),
        .O(\rs2_register_q[8]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[8]_i_8 
       (.I0(\mem_reg[6]_5 [8]),
        .I1(\mem_reg[22]_21 [8]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [8]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [8]),
        .O(\rs2_register_q[8]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[8]_i_9 
       (.I0(\mem_reg[2]_1 [8]),
        .I1(\mem_reg[18]_17 [8]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [8]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [8]),
        .O(\rs2_register_q[8]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[9]_i_10 
       (.I0(\mem_reg[4]_3 [9]),
        .I1(\mem_reg[20]_19 [9]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[12]_11 [9]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[28]_27 [9]),
        .O(\rs2_register_q[9]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rs2_register_q[9]_i_11 
       (.I0(\mem_reg[16]_15 [9]),
        .I1(\rs2_register_q_reg[10]_i_7_0 ),
        .I2(\mem_reg[8]_7 [9]),
        .I3(\rs2_register_q_reg[10]_i_7_1 ),
        .I4(\mem_reg[24]_23 [9]),
        .O(\rs2_register_q[9]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[9]_i_12 
       (.I0(\mem_reg[7]_6 [9]),
        .I1(\mem_reg[23]_22 [9]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[15]_14 [9]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[31]_30 [9]),
        .O(\rs2_register_q[9]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[9]_i_13 
       (.I0(\mem_reg[3]_2 [9]),
        .I1(\mem_reg[19]_18 [9]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[11]_10 [9]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[27]_26 [9]),
        .O(\rs2_register_q[9]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[9]_i_14 
       (.I0(\mem_reg[5]_4 [9]),
        .I1(\mem_reg[21]_20 [9]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[13]_12 [9]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[29]_28 [9]),
        .O(\rs2_register_q[9]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[9]_i_15 
       (.I0(\mem_reg[1]_0 [9]),
        .I1(\mem_reg[17]_16 [9]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[9]_8 [9]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[25]_24 [9]),
        .O(\rs2_register_q[9]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[9]_i_8 
       (.I0(\mem_reg[6]_5 [9]),
        .I1(\mem_reg[22]_21 [9]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[14]_13 [9]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[30]_29 [9]),
        .O(\rs2_register_q[9]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rs2_register_q[9]_i_9 
       (.I0(\mem_reg[2]_1 [9]),
        .I1(\mem_reg[18]_17 [9]),
        .I2(\rs2_register_q_reg[10]_i_7_0 ),
        .I3(\mem_reg[10]_9 [9]),
        .I4(\rs2_register_q_reg[10]_i_7_1 ),
        .I5(\mem_reg[26]_25 [9]),
        .O(\rs2_register_q[9]_i_9_n_1 ));
  MUXF8 \rs2_register_q_reg[0]_i_2 
       (.I0(\rs2_register_q_reg[0]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[0]_i_5_n_1 ),
        .O(mem_reg_2_2),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[0]_i_3 
       (.I0(\rs2_register_q_reg[0]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[0]_i_7_n_1 ),
        .O(mem_reg_2_2_0),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[0]_i_4 
       (.I0(\rs2_register_q[0]_i_8_n_1 ),
        .I1(\rs2_register_q[0]_i_9_n_1 ),
        .O(\rs2_register_q_reg[0]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[0]_i_5 
       (.I0(\rs2_register_q[0]_i_10_n_1 ),
        .I1(\rs2_register_q[0]_i_11_n_1 ),
        .O(\rs2_register_q_reg[0]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[0]_i_6 
       (.I0(\rs2_register_q[0]_i_12_n_1 ),
        .I1(\rs2_register_q[0]_i_13_n_1 ),
        .O(\rs2_register_q_reg[0]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[0]_i_7 
       (.I0(\rs2_register_q[0]_i_14_n_1 ),
        .I1(\rs2_register_q[0]_i_15_n_1 ),
        .O(\rs2_register_q_reg[0]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs2_register_q_reg[10]_i_2 
       (.I0(\rs2_register_q_reg[10]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[10]_i_5_n_1 ),
        .O(mem_reg_2_2_19),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[10]_i_3 
       (.I0(\rs2_register_q_reg[10]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[10]_i_7_n_1 ),
        .O(mem_reg_2_2_20),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[10]_i_4 
       (.I0(\rs2_register_q[10]_i_8_n_1 ),
        .I1(\rs2_register_q[10]_i_9_n_1 ),
        .O(\rs2_register_q_reg[10]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[10]_i_5 
       (.I0(\rs2_register_q[10]_i_10_n_1 ),
        .I1(\rs2_register_q[10]_i_11_n_1 ),
        .O(\rs2_register_q_reg[10]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[10]_i_6 
       (.I0(\rs2_register_q[10]_i_12_n_1 ),
        .I1(\rs2_register_q[10]_i_13_n_1 ),
        .O(\rs2_register_q_reg[10]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[10]_i_7 
       (.I0(\rs2_register_q[10]_i_14_n_1 ),
        .I1(\rs2_register_q[10]_i_15_n_1 ),
        .O(\rs2_register_q_reg[10]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs2_register_q_reg[11]_i_2 
       (.I0(\rs2_register_q_reg[11]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[11]_i_5_n_1 ),
        .O(mem_reg_2_2_21),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[11]_i_3 
       (.I0(\rs2_register_q_reg[11]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[11]_i_7_n_1 ),
        .O(mem_reg_2_2_22),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[11]_i_4 
       (.I0(\rs2_register_q[11]_i_8_n_1 ),
        .I1(\rs2_register_q[11]_i_9_n_1 ),
        .O(\rs2_register_q_reg[11]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[11]_i_5 
       (.I0(\rs2_register_q[11]_i_10_n_1 ),
        .I1(\rs2_register_q[11]_i_11_n_1 ),
        .O(\rs2_register_q_reg[11]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[11]_i_6 
       (.I0(\rs2_register_q[11]_i_12_n_1 ),
        .I1(\rs2_register_q[11]_i_13_n_1 ),
        .O(\rs2_register_q_reg[11]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[11]_i_7 
       (.I0(\rs2_register_q[11]_i_14_n_1 ),
        .I1(\rs2_register_q[11]_i_15_n_1 ),
        .O(\rs2_register_q_reg[11]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs2_register_q_reg[12]_i_2 
       (.I0(\rs2_register_q_reg[12]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[12]_i_5_n_1 ),
        .O(mem_reg_2_2_23),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[12]_i_3 
       (.I0(\rs2_register_q_reg[12]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[12]_i_7_n_1 ),
        .O(mem_reg_2_2_24),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[12]_i_4 
       (.I0(\rs2_register_q[12]_i_8_n_1 ),
        .I1(\rs2_register_q[12]_i_9_n_1 ),
        .O(\rs2_register_q_reg[12]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[12]_i_5 
       (.I0(\rs2_register_q[12]_i_10_n_1 ),
        .I1(\rs2_register_q[12]_i_11_n_1 ),
        .O(\rs2_register_q_reg[12]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[12]_i_6 
       (.I0(\rs2_register_q[12]_i_12_n_1 ),
        .I1(\rs2_register_q[12]_i_13_n_1 ),
        .O(\rs2_register_q_reg[12]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[12]_i_7 
       (.I0(\rs2_register_q[12]_i_14_n_1 ),
        .I1(\rs2_register_q[12]_i_15_n_1 ),
        .O(\rs2_register_q_reg[12]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs2_register_q_reg[13]_i_2 
       (.I0(\rs2_register_q_reg[13]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[13]_i_5_n_1 ),
        .O(mem_reg_2_2_25),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[13]_i_3 
       (.I0(\rs2_register_q_reg[13]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[13]_i_7_n_1 ),
        .O(mem_reg_2_2_26),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[13]_i_4 
       (.I0(\rs2_register_q[13]_i_8_n_1 ),
        .I1(\rs2_register_q[13]_i_9_n_1 ),
        .O(\rs2_register_q_reg[13]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[13]_i_5 
       (.I0(\rs2_register_q[13]_i_10_n_1 ),
        .I1(\rs2_register_q[13]_i_11_n_1 ),
        .O(\rs2_register_q_reg[13]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[13]_i_6 
       (.I0(\rs2_register_q[13]_i_12_n_1 ),
        .I1(\rs2_register_q[13]_i_13_n_1 ),
        .O(\rs2_register_q_reg[13]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[13]_i_7 
       (.I0(\rs2_register_q[13]_i_14_n_1 ),
        .I1(\rs2_register_q[13]_i_15_n_1 ),
        .O(\rs2_register_q_reg[13]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs2_register_q_reg[14]_i_2 
       (.I0(\rs2_register_q_reg[14]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[14]_i_5_n_1 ),
        .O(mem_reg_2_2_27),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[14]_i_3 
       (.I0(\rs2_register_q_reg[14]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[14]_i_7_n_1 ),
        .O(mem_reg_2_2_28),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[14]_i_4 
       (.I0(\rs2_register_q[14]_i_8_n_1 ),
        .I1(\rs2_register_q[14]_i_9_n_1 ),
        .O(\rs2_register_q_reg[14]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[14]_i_5 
       (.I0(\rs2_register_q[14]_i_10_n_1 ),
        .I1(\rs2_register_q[14]_i_11_n_1 ),
        .O(\rs2_register_q_reg[14]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[14]_i_6 
       (.I0(\rs2_register_q[14]_i_12_n_1 ),
        .I1(\rs2_register_q[14]_i_13_n_1 ),
        .O(\rs2_register_q_reg[14]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[14]_i_7 
       (.I0(\rs2_register_q[14]_i_14_n_1 ),
        .I1(\rs2_register_q[14]_i_15_n_1 ),
        .O(\rs2_register_q_reg[14]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs2_register_q_reg[15]_i_2 
       (.I0(\rs2_register_q_reg[15]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[15]_i_5_n_1 ),
        .O(mem_reg_2_2_29),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[15]_i_3 
       (.I0(\rs2_register_q_reg[15]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[15]_i_7_n_1 ),
        .O(mem_reg_2_2_30),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[15]_i_4 
       (.I0(\rs2_register_q[15]_i_8_n_1 ),
        .I1(\rs2_register_q[15]_i_9_n_1 ),
        .O(\rs2_register_q_reg[15]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[15]_i_5 
       (.I0(\rs2_register_q[15]_i_10_n_1 ),
        .I1(\rs2_register_q[15]_i_11_n_1 ),
        .O(\rs2_register_q_reg[15]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[15]_i_6 
       (.I0(\rs2_register_q[15]_i_12_n_1 ),
        .I1(\rs2_register_q[15]_i_13_n_1 ),
        .O(\rs2_register_q_reg[15]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[15]_i_7 
       (.I0(\rs2_register_q[15]_i_14_n_1 ),
        .I1(\rs2_register_q[15]_i_15_n_1 ),
        .O(\rs2_register_q_reg[15]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs2_register_q_reg[16]_i_2 
       (.I0(\rs2_register_q_reg[16]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[16]_i_5_n_1 ),
        .O(mem_reg_2_2_31),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[16]_i_3 
       (.I0(\rs2_register_q_reg[16]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[16]_i_7_n_1 ),
        .O(mem_reg_2_2_32),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[16]_i_4 
       (.I0(\rs2_register_q[16]_i_8_n_1 ),
        .I1(\rs2_register_q[16]_i_9_n_1 ),
        .O(\rs2_register_q_reg[16]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[16]_i_5 
       (.I0(\rs2_register_q[16]_i_10_n_1 ),
        .I1(\rs2_register_q[16]_i_11_n_1 ),
        .O(\rs2_register_q_reg[16]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[16]_i_6 
       (.I0(\rs2_register_q[16]_i_12_n_1 ),
        .I1(\rs2_register_q[16]_i_13_n_1 ),
        .O(\rs2_register_q_reg[16]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[16]_i_7 
       (.I0(\rs2_register_q[16]_i_14_n_1 ),
        .I1(\rs2_register_q[16]_i_15_n_1 ),
        .O(\rs2_register_q_reg[16]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs2_register_q_reg[17]_i_2 
       (.I0(\rs2_register_q_reg[17]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[17]_i_5_n_1 ),
        .O(mem_reg_2_2_33),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[17]_i_3 
       (.I0(\rs2_register_q_reg[17]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[17]_i_7_n_1 ),
        .O(mem_reg_2_2_34),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[17]_i_4 
       (.I0(\rs2_register_q[17]_i_8_n_1 ),
        .I1(\rs2_register_q[17]_i_9_n_1 ),
        .O(\rs2_register_q_reg[17]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[17]_i_5 
       (.I0(\rs2_register_q[17]_i_10_n_1 ),
        .I1(\rs2_register_q[17]_i_11_n_1 ),
        .O(\rs2_register_q_reg[17]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[17]_i_6 
       (.I0(\rs2_register_q[17]_i_12_n_1 ),
        .I1(\rs2_register_q[17]_i_13_n_1 ),
        .O(\rs2_register_q_reg[17]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[17]_i_7 
       (.I0(\rs2_register_q[17]_i_14_n_1 ),
        .I1(\rs2_register_q[17]_i_15_n_1 ),
        .O(\rs2_register_q_reg[17]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs2_register_q_reg[18]_i_2 
       (.I0(\rs2_register_q_reg[18]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[18]_i_5_n_1 ),
        .O(mem_reg_2_2_35),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[18]_i_3 
       (.I0(\rs2_register_q_reg[18]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[18]_i_7_n_1 ),
        .O(mem_reg_2_2_36),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[18]_i_4 
       (.I0(\rs2_register_q[18]_i_8_n_1 ),
        .I1(\rs2_register_q[18]_i_9_n_1 ),
        .O(\rs2_register_q_reg[18]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[18]_i_5 
       (.I0(\rs2_register_q[18]_i_10_n_1 ),
        .I1(\rs2_register_q[18]_i_11_n_1 ),
        .O(\rs2_register_q_reg[18]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[18]_i_6 
       (.I0(\rs2_register_q[18]_i_12_n_1 ),
        .I1(\rs2_register_q[18]_i_13_n_1 ),
        .O(\rs2_register_q_reg[18]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[18]_i_7 
       (.I0(\rs2_register_q[18]_i_14_n_1 ),
        .I1(\rs2_register_q[18]_i_15_n_1 ),
        .O(\rs2_register_q_reg[18]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs2_register_q_reg[19]_i_2 
       (.I0(\rs2_register_q_reg[19]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[19]_i_5_n_1 ),
        .O(mem_reg_2_2_37),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[19]_i_3 
       (.I0(\rs2_register_q_reg[19]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[19]_i_7_n_1 ),
        .O(mem_reg_2_2_38),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[19]_i_4 
       (.I0(\rs2_register_q[19]_i_8_n_1 ),
        .I1(\rs2_register_q[19]_i_9_n_1 ),
        .O(\rs2_register_q_reg[19]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[19]_i_5 
       (.I0(\rs2_register_q[19]_i_10_n_1 ),
        .I1(\rs2_register_q[19]_i_11_n_1 ),
        .O(\rs2_register_q_reg[19]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[19]_i_6 
       (.I0(\rs2_register_q[19]_i_12_n_1 ),
        .I1(\rs2_register_q[19]_i_13_n_1 ),
        .O(\rs2_register_q_reg[19]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[19]_i_7 
       (.I0(\rs2_register_q[19]_i_14_n_1 ),
        .I1(\rs2_register_q[19]_i_15_n_1 ),
        .O(\rs2_register_q_reg[19]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs2_register_q_reg[1]_i_2 
       (.I0(\rs2_register_q_reg[1]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[1]_i_5_n_1 ),
        .O(mem_reg_2_2_1),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[1]_i_3 
       (.I0(\rs2_register_q_reg[1]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[1]_i_7_n_1 ),
        .O(mem_reg_2_2_2),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[1]_i_4 
       (.I0(\rs2_register_q[1]_i_8_n_1 ),
        .I1(\rs2_register_q[1]_i_9_n_1 ),
        .O(\rs2_register_q_reg[1]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[1]_i_5 
       (.I0(\rs2_register_q[1]_i_10_n_1 ),
        .I1(\rs2_register_q[1]_i_11_n_1 ),
        .O(\rs2_register_q_reg[1]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[1]_i_6 
       (.I0(\rs2_register_q[1]_i_12_n_1 ),
        .I1(\rs2_register_q[1]_i_13_n_1 ),
        .O(\rs2_register_q_reg[1]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[1]_i_7 
       (.I0(\rs2_register_q[1]_i_14_n_1 ),
        .I1(\rs2_register_q[1]_i_15_n_1 ),
        .O(\rs2_register_q_reg[1]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs2_register_q_reg[20]_i_2 
       (.I0(\rs2_register_q_reg[20]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[20]_i_5_n_1 ),
        .O(mem_reg_2_2_39),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[20]_i_3 
       (.I0(\rs2_register_q_reg[20]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[20]_i_7_n_1 ),
        .O(mem_reg_2_2_40),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[20]_i_4 
       (.I0(\rs2_register_q[20]_i_8_n_1 ),
        .I1(\rs2_register_q[20]_i_9_n_1 ),
        .O(\rs2_register_q_reg[20]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[20]_i_5 
       (.I0(\rs2_register_q[20]_i_10_n_1 ),
        .I1(\rs2_register_q[20]_i_11_n_1 ),
        .O(\rs2_register_q_reg[20]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[20]_i_6 
       (.I0(\rs2_register_q[20]_i_12_n_1 ),
        .I1(\rs2_register_q[20]_i_13_n_1 ),
        .O(\rs2_register_q_reg[20]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[20]_i_7 
       (.I0(\rs2_register_q[20]_i_14_n_1 ),
        .I1(\rs2_register_q[20]_i_15_n_1 ),
        .O(\rs2_register_q_reg[20]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs2_register_q_reg[21]_i_2 
       (.I0(\rs2_register_q_reg[21]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[21]_i_5_n_1 ),
        .O(mem_reg_2_2_41),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[21]_i_3 
       (.I0(\rs2_register_q_reg[21]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[21]_i_7_n_1 ),
        .O(mem_reg_2_2_42),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[21]_i_4 
       (.I0(\rs2_register_q[21]_i_8_n_1 ),
        .I1(\rs2_register_q[21]_i_9_n_1 ),
        .O(\rs2_register_q_reg[21]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[21]_i_5 
       (.I0(\rs2_register_q[21]_i_10_n_1 ),
        .I1(\rs2_register_q[21]_i_11_n_1 ),
        .O(\rs2_register_q_reg[21]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[21]_i_6 
       (.I0(\rs2_register_q[21]_i_12_n_1 ),
        .I1(\rs2_register_q[21]_i_13_n_1 ),
        .O(\rs2_register_q_reg[21]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[21]_i_7 
       (.I0(\rs2_register_q[21]_i_14_n_1 ),
        .I1(\rs2_register_q[21]_i_15_n_1 ),
        .O(\rs2_register_q_reg[21]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs2_register_q_reg[22]_i_2 
       (.I0(\rs2_register_q_reg[22]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[22]_i_5_n_1 ),
        .O(mem_reg_2_2_43),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[22]_i_3 
       (.I0(\rs2_register_q_reg[22]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[22]_i_7_n_1 ),
        .O(mem_reg_2_2_44),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[22]_i_4 
       (.I0(\rs2_register_q[22]_i_8_n_1 ),
        .I1(\rs2_register_q[22]_i_9_n_1 ),
        .O(\rs2_register_q_reg[22]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[22]_i_5 
       (.I0(\rs2_register_q[22]_i_10_n_1 ),
        .I1(\rs2_register_q[22]_i_11_n_1 ),
        .O(\rs2_register_q_reg[22]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[22]_i_6 
       (.I0(\rs2_register_q[22]_i_12_n_1 ),
        .I1(\rs2_register_q[22]_i_13_n_1 ),
        .O(\rs2_register_q_reg[22]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[22]_i_7 
       (.I0(\rs2_register_q[22]_i_14_n_1 ),
        .I1(\rs2_register_q[22]_i_15_n_1 ),
        .O(\rs2_register_q_reg[22]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs2_register_q_reg[23]_i_2 
       (.I0(\rs2_register_q_reg[23]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[23]_i_5_n_1 ),
        .O(mem_reg_2_2_45),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[23]_i_3 
       (.I0(\rs2_register_q_reg[23]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[23]_i_7_n_1 ),
        .O(mem_reg_2_2_46),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[23]_i_4 
       (.I0(\rs2_register_q[23]_i_8_n_1 ),
        .I1(\rs2_register_q[23]_i_9_n_1 ),
        .O(\rs2_register_q_reg[23]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[23]_i_5 
       (.I0(\rs2_register_q[23]_i_10_n_1 ),
        .I1(\rs2_register_q[23]_i_11_n_1 ),
        .O(\rs2_register_q_reg[23]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[23]_i_6 
       (.I0(\rs2_register_q[23]_i_12_n_1 ),
        .I1(\rs2_register_q[23]_i_13_n_1 ),
        .O(\rs2_register_q_reg[23]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[23]_i_7 
       (.I0(\rs2_register_q[23]_i_14_n_1 ),
        .I1(\rs2_register_q[23]_i_15_n_1 ),
        .O(\rs2_register_q_reg[23]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs2_register_q_reg[24]_i_2 
       (.I0(\rs2_register_q_reg[24]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[24]_i_5_n_1 ),
        .O(mem_reg_2_2_47),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[24]_i_3 
       (.I0(\rs2_register_q_reg[24]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[24]_i_7_n_1 ),
        .O(mem_reg_2_2_48),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[24]_i_4 
       (.I0(\rs2_register_q[24]_i_8_n_1 ),
        .I1(\rs2_register_q[24]_i_9_n_1 ),
        .O(\rs2_register_q_reg[24]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[24]_i_5 
       (.I0(\rs2_register_q[24]_i_10_n_1 ),
        .I1(\rs2_register_q[24]_i_11_n_1 ),
        .O(\rs2_register_q_reg[24]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[24]_i_6 
       (.I0(\rs2_register_q[24]_i_12_n_1 ),
        .I1(\rs2_register_q[24]_i_13_n_1 ),
        .O(\rs2_register_q_reg[24]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[24]_i_7 
       (.I0(\rs2_register_q[24]_i_14_n_1 ),
        .I1(\rs2_register_q[24]_i_15_n_1 ),
        .O(\rs2_register_q_reg[24]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs2_register_q_reg[25]_i_2 
       (.I0(\rs2_register_q_reg[25]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[25]_i_5_n_1 ),
        .O(mem_reg_2_2_49),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[25]_i_3 
       (.I0(\rs2_register_q_reg[25]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[25]_i_7_n_1 ),
        .O(mem_reg_2_2_50),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[25]_i_4 
       (.I0(\rs2_register_q[25]_i_8_n_1 ),
        .I1(\rs2_register_q[25]_i_9_n_1 ),
        .O(\rs2_register_q_reg[25]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[25]_i_5 
       (.I0(\rs2_register_q[25]_i_10_n_1 ),
        .I1(\rs2_register_q[25]_i_11_n_1 ),
        .O(\rs2_register_q_reg[25]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[25]_i_6 
       (.I0(\rs2_register_q[25]_i_12_n_1 ),
        .I1(\rs2_register_q[25]_i_13_n_1 ),
        .O(\rs2_register_q_reg[25]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[25]_i_7 
       (.I0(\rs2_register_q[25]_i_14_n_1 ),
        .I1(\rs2_register_q[25]_i_15_n_1 ),
        .O(\rs2_register_q_reg[25]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs2_register_q_reg[26]_i_2 
       (.I0(\rs2_register_q_reg[26]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[26]_i_5_n_1 ),
        .O(mem_reg_2_2_51),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[26]_i_3 
       (.I0(\rs2_register_q_reg[26]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[26]_i_7_n_1 ),
        .O(mem_reg_2_2_52),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[26]_i_4 
       (.I0(\rs2_register_q[26]_i_8_n_1 ),
        .I1(\rs2_register_q[26]_i_9_n_1 ),
        .O(\rs2_register_q_reg[26]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[26]_i_5 
       (.I0(\rs2_register_q[26]_i_10_n_1 ),
        .I1(\rs2_register_q[26]_i_11_n_1 ),
        .O(\rs2_register_q_reg[26]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[26]_i_6 
       (.I0(\rs2_register_q[26]_i_12_n_1 ),
        .I1(\rs2_register_q[26]_i_13_n_1 ),
        .O(\rs2_register_q_reg[26]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[26]_i_7 
       (.I0(\rs2_register_q[26]_i_14_n_1 ),
        .I1(\rs2_register_q[26]_i_15_n_1 ),
        .O(\rs2_register_q_reg[26]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs2_register_q_reg[27]_i_2 
       (.I0(\rs2_register_q_reg[27]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[27]_i_5_n_1 ),
        .O(mem_reg_2_2_53),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[27]_i_3 
       (.I0(\rs2_register_q_reg[27]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[27]_i_7_n_1 ),
        .O(mem_reg_2_2_54),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[27]_i_4 
       (.I0(\rs2_register_q[27]_i_8_n_1 ),
        .I1(\rs2_register_q[27]_i_9_n_1 ),
        .O(\rs2_register_q_reg[27]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[27]_i_5 
       (.I0(\rs2_register_q[27]_i_10_n_1 ),
        .I1(\rs2_register_q[27]_i_11_n_1 ),
        .O(\rs2_register_q_reg[27]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[27]_i_6 
       (.I0(\rs2_register_q[27]_i_12_n_1 ),
        .I1(\rs2_register_q[27]_i_13_n_1 ),
        .O(\rs2_register_q_reg[27]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[27]_i_7 
       (.I0(\rs2_register_q[27]_i_14_n_1 ),
        .I1(\rs2_register_q[27]_i_15_n_1 ),
        .O(\rs2_register_q_reg[27]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs2_register_q_reg[28]_i_2 
       (.I0(\rs2_register_q_reg[28]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[28]_i_5_n_1 ),
        .O(mem_reg_2_2_55),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[28]_i_3 
       (.I0(\rs2_register_q_reg[28]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[28]_i_7_n_1 ),
        .O(mem_reg_2_2_56),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[28]_i_4 
       (.I0(\rs2_register_q[28]_i_8_n_1 ),
        .I1(\rs2_register_q[28]_i_9_n_1 ),
        .O(\rs2_register_q_reg[28]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[28]_i_5 
       (.I0(\rs2_register_q[28]_i_10_n_1 ),
        .I1(\rs2_register_q[28]_i_11_n_1 ),
        .O(\rs2_register_q_reg[28]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[28]_i_6 
       (.I0(\rs2_register_q[28]_i_12_n_1 ),
        .I1(\rs2_register_q[28]_i_13_n_1 ),
        .O(\rs2_register_q_reg[28]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[28]_i_7 
       (.I0(\rs2_register_q[28]_i_14_n_1 ),
        .I1(\rs2_register_q[28]_i_15_n_1 ),
        .O(\rs2_register_q_reg[28]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs2_register_q_reg[29]_i_2 
       (.I0(\rs2_register_q_reg[29]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[29]_i_5_n_1 ),
        .O(mem_reg_2_2_57),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[29]_i_3 
       (.I0(\rs2_register_q_reg[29]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[29]_i_7_n_1 ),
        .O(mem_reg_2_2_58),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[29]_i_4 
       (.I0(\rs2_register_q[29]_i_8_n_1 ),
        .I1(\rs2_register_q[29]_i_9_n_1 ),
        .O(\rs2_register_q_reg[29]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[29]_i_5 
       (.I0(\rs2_register_q[29]_i_10_n_1 ),
        .I1(\rs2_register_q[29]_i_11_n_1 ),
        .O(\rs2_register_q_reg[29]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[29]_i_6 
       (.I0(\rs2_register_q[29]_i_12_n_1 ),
        .I1(\rs2_register_q[29]_i_13_n_1 ),
        .O(\rs2_register_q_reg[29]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[29]_i_7 
       (.I0(\rs2_register_q[29]_i_14_n_1 ),
        .I1(\rs2_register_q[29]_i_15_n_1 ),
        .O(\rs2_register_q_reg[29]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs2_register_q_reg[2]_i_2 
       (.I0(\rs2_register_q_reg[2]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[2]_i_5_n_1 ),
        .O(mem_reg_2_2_3),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[2]_i_3 
       (.I0(\rs2_register_q_reg[2]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[2]_i_7_n_1 ),
        .O(mem_reg_2_2_4),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[2]_i_4 
       (.I0(\rs2_register_q[2]_i_8_n_1 ),
        .I1(\rs2_register_q[2]_i_9_n_1 ),
        .O(\rs2_register_q_reg[2]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[2]_i_5 
       (.I0(\rs2_register_q[2]_i_10_n_1 ),
        .I1(\rs2_register_q[2]_i_11_n_1 ),
        .O(\rs2_register_q_reg[2]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[2]_i_6 
       (.I0(\rs2_register_q[2]_i_12_n_1 ),
        .I1(\rs2_register_q[2]_i_13_n_1 ),
        .O(\rs2_register_q_reg[2]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[2]_i_7 
       (.I0(\rs2_register_q[2]_i_14_n_1 ),
        .I1(\rs2_register_q[2]_i_15_n_1 ),
        .O(\rs2_register_q_reg[2]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs2_register_q_reg[30]_i_2 
       (.I0(\rs2_register_q_reg[30]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[30]_i_5_n_1 ),
        .O(mem_reg_2_2_59),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[30]_i_3 
       (.I0(\rs2_register_q_reg[30]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[30]_i_7_n_1 ),
        .O(mem_reg_2_2_60),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[30]_i_4 
       (.I0(\rs2_register_q[30]_i_8_n_1 ),
        .I1(\rs2_register_q[30]_i_9_n_1 ),
        .O(\rs2_register_q_reg[30]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[30]_i_5 
       (.I0(\rs2_register_q[30]_i_10_n_1 ),
        .I1(\rs2_register_q[30]_i_11_n_1 ),
        .O(\rs2_register_q_reg[30]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[30]_i_6 
       (.I0(\rs2_register_q[30]_i_12_n_1 ),
        .I1(\rs2_register_q[30]_i_13_n_1 ),
        .O(\rs2_register_q_reg[30]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[30]_i_7 
       (.I0(\rs2_register_q[30]_i_14_n_1 ),
        .I1(\rs2_register_q[30]_i_15_n_1 ),
        .O(\rs2_register_q_reg[30]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs2_register_q_reg[31]_i_2 
       (.I0(\rs2_register_q_reg[31]_i_5_n_1 ),
        .I1(\rs2_register_q_reg[31]_i_6_n_1 ),
        .O(mem_reg_2_2_61),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[31]_i_3 
       (.I0(\rs2_register_q_reg[31]_i_7_n_1 ),
        .I1(\rs2_register_q_reg[31]_i_8_n_1 ),
        .O(mem_reg_2_2_62),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[31]_i_5 
       (.I0(\rs2_register_q[31]_i_11_n_1 ),
        .I1(\rs2_register_q[31]_i_12_n_1 ),
        .O(\rs2_register_q_reg[31]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[31]_i_6 
       (.I0(\rs2_register_q[31]_i_13_n_1 ),
        .I1(\rs2_register_q[31]_i_14_n_1 ),
        .O(\rs2_register_q_reg[31]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[31]_i_7 
       (.I0(\rs2_register_q[31]_i_15_n_1 ),
        .I1(\rs2_register_q[31]_i_16_n_1 ),
        .O(\rs2_register_q_reg[31]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[31]_i_8 
       (.I0(\rs2_register_q[31]_i_17_n_1 ),
        .I1(\rs2_register_q[31]_i_18_n_1 ),
        .O(\rs2_register_q_reg[31]_i_8_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs2_register_q_reg[3]_i_2 
       (.I0(\rs2_register_q_reg[3]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[3]_i_5_n_1 ),
        .O(mem_reg_2_2_5),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[3]_i_3 
       (.I0(\rs2_register_q_reg[3]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[3]_i_7_n_1 ),
        .O(mem_reg_2_2_6),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[3]_i_4 
       (.I0(\rs2_register_q[3]_i_8_n_1 ),
        .I1(\rs2_register_q[3]_i_9_n_1 ),
        .O(\rs2_register_q_reg[3]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[3]_i_5 
       (.I0(\rs2_register_q[3]_i_10_n_1 ),
        .I1(\rs2_register_q[3]_i_11_n_1 ),
        .O(\rs2_register_q_reg[3]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[3]_i_6 
       (.I0(\rs2_register_q[3]_i_12_n_1 ),
        .I1(\rs2_register_q[3]_i_13_n_1 ),
        .O(\rs2_register_q_reg[3]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[3]_i_7 
       (.I0(\rs2_register_q[3]_i_14_n_1 ),
        .I1(\rs2_register_q[3]_i_15_n_1 ),
        .O(\rs2_register_q_reg[3]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs2_register_q_reg[4]_i_2 
       (.I0(\rs2_register_q_reg[4]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[4]_i_5_n_1 ),
        .O(mem_reg_2_2_7),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[4]_i_3 
       (.I0(\rs2_register_q_reg[4]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[4]_i_7_n_1 ),
        .O(mem_reg_2_2_8),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[4]_i_4 
       (.I0(\rs2_register_q[4]_i_8_n_1 ),
        .I1(\rs2_register_q[4]_i_9_n_1 ),
        .O(\rs2_register_q_reg[4]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[4]_i_5 
       (.I0(\rs2_register_q[4]_i_10_n_1 ),
        .I1(\rs2_register_q[4]_i_11_n_1 ),
        .O(\rs2_register_q_reg[4]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[4]_i_6 
       (.I0(\rs2_register_q[4]_i_12_n_1 ),
        .I1(\rs2_register_q[4]_i_13_n_1 ),
        .O(\rs2_register_q_reg[4]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[4]_i_7 
       (.I0(\rs2_register_q[4]_i_14_n_1 ),
        .I1(\rs2_register_q[4]_i_15_n_1 ),
        .O(\rs2_register_q_reg[4]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs2_register_q_reg[5]_i_2 
       (.I0(\rs2_register_q_reg[5]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[5]_i_5_n_1 ),
        .O(mem_reg_2_2_9),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[5]_i_3 
       (.I0(\rs2_register_q_reg[5]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[5]_i_7_n_1 ),
        .O(mem_reg_2_2_10),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[5]_i_4 
       (.I0(\rs2_register_q[5]_i_8_n_1 ),
        .I1(\rs2_register_q[5]_i_9_n_1 ),
        .O(\rs2_register_q_reg[5]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[5]_i_5 
       (.I0(\rs2_register_q[5]_i_10_n_1 ),
        .I1(\rs2_register_q[5]_i_11_n_1 ),
        .O(\rs2_register_q_reg[5]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[5]_i_6 
       (.I0(\rs2_register_q[5]_i_12_n_1 ),
        .I1(\rs2_register_q[5]_i_13_n_1 ),
        .O(\rs2_register_q_reg[5]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[5]_i_7 
       (.I0(\rs2_register_q[5]_i_14_n_1 ),
        .I1(\rs2_register_q[5]_i_15_n_1 ),
        .O(\rs2_register_q_reg[5]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs2_register_q_reg[6]_i_2 
       (.I0(\rs2_register_q_reg[6]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[6]_i_5_n_1 ),
        .O(mem_reg_2_2_11),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[6]_i_3 
       (.I0(\rs2_register_q_reg[6]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[6]_i_7_n_1 ),
        .O(mem_reg_2_2_12),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[6]_i_4 
       (.I0(\rs2_register_q[6]_i_8_n_1 ),
        .I1(\rs2_register_q[6]_i_9_n_1 ),
        .O(\rs2_register_q_reg[6]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[6]_i_5 
       (.I0(\rs2_register_q[6]_i_10_n_1 ),
        .I1(\rs2_register_q[6]_i_11_n_1 ),
        .O(\rs2_register_q_reg[6]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[6]_i_6 
       (.I0(\rs2_register_q[6]_i_12_n_1 ),
        .I1(\rs2_register_q[6]_i_13_n_1 ),
        .O(\rs2_register_q_reg[6]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[6]_i_7 
       (.I0(\rs2_register_q[6]_i_14_n_1 ),
        .I1(\rs2_register_q[6]_i_15_n_1 ),
        .O(\rs2_register_q_reg[6]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs2_register_q_reg[7]_i_2 
       (.I0(\rs2_register_q_reg[7]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[7]_i_5_n_1 ),
        .O(mem_reg_2_2_13),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[7]_i_3 
       (.I0(\rs2_register_q_reg[7]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[7]_i_7_n_1 ),
        .O(mem_reg_2_2_14),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[7]_i_4 
       (.I0(\rs2_register_q[7]_i_8_n_1 ),
        .I1(\rs2_register_q[7]_i_9_n_1 ),
        .O(\rs2_register_q_reg[7]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[7]_i_5 
       (.I0(\rs2_register_q[7]_i_10_n_1 ),
        .I1(\rs2_register_q[7]_i_11_n_1 ),
        .O(\rs2_register_q_reg[7]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[7]_i_6 
       (.I0(\rs2_register_q[7]_i_12_n_1 ),
        .I1(\rs2_register_q[7]_i_13_n_1 ),
        .O(\rs2_register_q_reg[7]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[7]_i_7 
       (.I0(\rs2_register_q[7]_i_14_n_1 ),
        .I1(\rs2_register_q[7]_i_15_n_1 ),
        .O(\rs2_register_q_reg[7]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs2_register_q_reg[8]_i_2 
       (.I0(\rs2_register_q_reg[8]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[8]_i_5_n_1 ),
        .O(mem_reg_2_2_15),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[8]_i_3 
       (.I0(\rs2_register_q_reg[8]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[8]_i_7_n_1 ),
        .O(mem_reg_2_2_16),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[8]_i_4 
       (.I0(\rs2_register_q[8]_i_8_n_1 ),
        .I1(\rs2_register_q[8]_i_9_n_1 ),
        .O(\rs2_register_q_reg[8]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[8]_i_5 
       (.I0(\rs2_register_q[8]_i_10_n_1 ),
        .I1(\rs2_register_q[8]_i_11_n_1 ),
        .O(\rs2_register_q_reg[8]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[8]_i_6 
       (.I0(\rs2_register_q[8]_i_12_n_1 ),
        .I1(\rs2_register_q[8]_i_13_n_1 ),
        .O(\rs2_register_q_reg[8]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[8]_i_7 
       (.I0(\rs2_register_q[8]_i_14_n_1 ),
        .I1(\rs2_register_q[8]_i_15_n_1 ),
        .O(\rs2_register_q_reg[8]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF8 \rs2_register_q_reg[9]_i_2 
       (.I0(\rs2_register_q_reg[9]_i_4_n_1 ),
        .I1(\rs2_register_q_reg[9]_i_5_n_1 ),
        .O(mem_reg_2_2_17),
        .S(\rs2_register_q_reg[0] ));
  MUXF8 \rs2_register_q_reg[9]_i_3 
       (.I0(\rs2_register_q_reg[9]_i_6_n_1 ),
        .I1(\rs2_register_q_reg[9]_i_7_n_1 ),
        .O(mem_reg_2_2_18),
        .S(\rs2_register_q_reg[0] ));
  MUXF7 \rs2_register_q_reg[9]_i_4 
       (.I0(\rs2_register_q[9]_i_8_n_1 ),
        .I1(\rs2_register_q[9]_i_9_n_1 ),
        .O(\rs2_register_q_reg[9]_i_4_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[9]_i_5 
       (.I0(\rs2_register_q[9]_i_10_n_1 ),
        .I1(\rs2_register_q[9]_i_11_n_1 ),
        .O(\rs2_register_q_reg[9]_i_5_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[9]_i_6 
       (.I0(\rs2_register_q[9]_i_12_n_1 ),
        .I1(\rs2_register_q[9]_i_13_n_1 ),
        .O(\rs2_register_q_reg[9]_i_6_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
  MUXF7 \rs2_register_q_reg[9]_i_7 
       (.I0(\rs2_register_q[9]_i_14_n_1 ),
        .I1(\rs2_register_q[9]_i_15_n_1 ),
        .O(\rs2_register_q_reg[9]_i_7_n_1 ),
        .S(\rs2_register_q_reg[31]_i_3_0 ));
endmodule

(* ORIG_REF_NAME = "synchronizer" *) 
module synchronizer__parameterized0
   (synchronized_signals,
    \inter_to_out_reg[0]_0 ,
    BUTTONS_IBUF,
    cpu_clk);
  output [0:0]synchronized_signals;
  output \inter_to_out_reg[0]_0 ;
  input [0:0]BUTTONS_IBUF;
  input cpu_clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]BUTTONS_IBUF;
  wire cpu_clk;
  wire \inter_to_out_reg[0]_0 ;
  wire [0:0]intermediate_reg;
  wire [0:0]synchronized_signals;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1[0].reset[0]_i_1 
       (.I0(synchronized_signals),
        .O(\inter_to_out_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \inter_to_out_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(intermediate_reg),
        .Q(synchronized_signals),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \intermediate_reg_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(BUTTONS_IBUF),
        .Q(intermediate_reg),
        .R(\<const0> ));
endmodule

(* ORIG_REF_NAME = "synchronizer" *) 
module synchronizer__parameterized1
   (switches_sync,
    SWITCHES_IBUF,
    cpu_clk);
  output switches_sync;
  input [0:0]SWITCHES_IBUF;
  input cpu_clk;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]SWITCHES_IBUF;
  wire cpu_clk;
  wire \intermediate_reg_reg_n_1_[0] ;
  wire switches_sync;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    \inter_to_out_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\intermediate_reg_reg_n_1_[0] ),
        .Q(switches_sync),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \intermediate_reg_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(SWITCHES_IBUF),
        .Q(\intermediate_reg_reg_n_1_[0] ),
        .R(\<const0> ));
endmodule

module uart
   (E,
    \bit_counter_reg[1] ,
    serial_out,
    has_byte,
    \instruction_decode_register_q_reg[3] ,
    \instruction_decode_register_q_reg[13] ,
    \instruction_decode_register_q_reg[30] ,
    .correct_prediction_counter_reg_0_sp_1(correct_prediction_counter_reg_0_sn_1),
    tx_running__2,
    .branch_instructions_counter_reg_1_sp_1(branch_instructions_counter_reg_1_sn_1),
    uart_rx_data_out_ready,
    .correct_prediction_counter_reg_2_sp_1(correct_prediction_counter_reg_2_sn_1),
    .correct_prediction_counter_reg_3_sp_1(correct_prediction_counter_reg_3_sn_1),
    .correct_prediction_counter_reg_4_sp_1(correct_prediction_counter_reg_4_sn_1),
    .correct_prediction_counter_reg_5_sp_1(correct_prediction_counter_reg_5_sn_1),
    .correct_prediction_counter_reg_6_sp_1(correct_prediction_counter_reg_6_sn_1),
    .correct_prediction_counter_reg_7_sp_1(correct_prediction_counter_reg_7_sn_1),
    symbol_edge__8,
    has_byte0,
    \counter_reg[1] ,
    cpu_reset,
    \bit_counter_reg[1]_0 ,
    cpu_clk,
    SR,
    \bit_counter_reg[1]_1 ,
    serial_in,
    has_byte_reg,
    \ldx_out_reg[1]_i_9 ,
    \ldx_out_reg[1]_i_9_0 ,
    instruction_counter_reg,
    cycle_counter_reg,
    \ldx_out_reg[31]_i_6 ,
    Q,
    \ldx_out_reg[1]_i_6 ,
    \ldx_out_reg[2]_i_6 ,
    \ldx_out_reg[1]_i_6_0 ,
    correct_prediction_counter_reg,
    branch_instructions_counter_reg,
    \ldx_out_reg[1]_i_6_1 ,
    \bit_counter_reg[1]_2 ,
    \bit_counter[3]_i_8 ,
    \bit_counter[3]_i_8_0 ,
    \bit_counter[3]_i_8_1 ,
    \bit_counter[3]_i_17 ,
    \counter_reg[3] ,
    \counter_reg[1]_0 ,
    D,
    \clock_counter_reg[0] );
  output [0:0]E;
  output [0:0]\bit_counter_reg[1] ;
  output serial_out;
  output has_byte;
  output \instruction_decode_register_q_reg[3] ;
  output \instruction_decode_register_q_reg[13] ;
  output \instruction_decode_register_q_reg[30] ;
  output tx_running__2;
  output uart_rx_data_out_ready;
  output symbol_edge__8;
  output has_byte0;
  output [1:0]\counter_reg[1] ;
  input cpu_reset;
  input \bit_counter_reg[1]_0 ;
  input cpu_clk;
  input [0:0]SR;
  input \bit_counter_reg[1]_1 ;
  input serial_in;
  input has_byte_reg;
  input \ldx_out_reg[1]_i_9 ;
  input \ldx_out_reg[1]_i_9_0 ;
  input [7:0]instruction_counter_reg;
  input [7:0]cycle_counter_reg;
  input \ldx_out_reg[31]_i_6 ;
  input [8:0]Q;
  input \ldx_out_reg[1]_i_6 ;
  input \ldx_out_reg[2]_i_6 ;
  input \ldx_out_reg[1]_i_6_0 ;
  input [7:0]correct_prediction_counter_reg;
  input [7:0]branch_instructions_counter_reg;
  input \ldx_out_reg[1]_i_6_1 ;
  input \bit_counter_reg[1]_2 ;
  input \bit_counter[3]_i_8 ;
  input \bit_counter[3]_i_8_0 ;
  input [0:0]\bit_counter[3]_i_8_1 ;
  input [9:0]\bit_counter[3]_i_17 ;
  input \counter_reg[3] ;
  input \counter_reg[1]_0 ;
  input [7:0]D;
  input [0:0]\clock_counter_reg[0] ;
  output correct_prediction_counter_reg_0_sn_1;
  output branch_instructions_counter_reg_1_sn_1;
  output correct_prediction_counter_reg_2_sn_1;
  output correct_prediction_counter_reg_3_sn_1;
  output correct_prediction_counter_reg_4_sn_1;
  output correct_prediction_counter_reg_5_sn_1;
  output correct_prediction_counter_reg_6_sn_1;
  output correct_prediction_counter_reg_7_sn_1;

  wire \<const1> ;
  wire [7:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]SR;
  wire [9:0]\bit_counter[3]_i_17 ;
  wire \bit_counter[3]_i_8 ;
  wire \bit_counter[3]_i_8_0 ;
  wire [0:0]\bit_counter[3]_i_8_1 ;
  wire [0:0]\bit_counter_reg[1] ;
  wire \bit_counter_reg[1]_0 ;
  wire \bit_counter_reg[1]_1 ;
  wire \bit_counter_reg[1]_2 ;
  wire [7:0]branch_instructions_counter_reg;
  wire branch_instructions_counter_reg_1_sn_1;
  wire [0:0]\clock_counter_reg[0] ;
  wire [7:0]correct_prediction_counter_reg;
  wire correct_prediction_counter_reg_0_sn_1;
  wire correct_prediction_counter_reg_2_sn_1;
  wire correct_prediction_counter_reg_3_sn_1;
  wire correct_prediction_counter_reg_4_sn_1;
  wire correct_prediction_counter_reg_5_sn_1;
  wire correct_prediction_counter_reg_6_sn_1;
  wire correct_prediction_counter_reg_7_sn_1;
  wire [1:0]\counter_reg[1] ;
  wire \counter_reg[1]_0 ;
  wire \counter_reg[3] ;
  wire cpu_clk;
  wire cpu_reset;
  wire [7:0]cycle_counter_reg;
  wire has_byte;
  wire has_byte0;
  wire has_byte_reg;
  wire [7:0]instruction_counter_reg;
  wire \instruction_decode_register_q_reg[13] ;
  wire \instruction_decode_register_q_reg[30] ;
  wire \instruction_decode_register_q_reg[3] ;
  wire \ldx_out_reg[1]_i_6 ;
  wire \ldx_out_reg[1]_i_6_0 ;
  wire \ldx_out_reg[1]_i_6_1 ;
  wire \ldx_out_reg[1]_i_9 ;
  wire \ldx_out_reg[1]_i_9_0 ;
  wire \ldx_out_reg[2]_i_6 ;
  wire \ldx_out_reg[31]_i_6 ;
  wire serial_in;
  wire serial_in_reg;
  wire serial_out;
  wire serial_out_reg;
  wire symbol_edge__8;
  wire tx_running__2;
  wire [0:0]uart_rx_data_out;
  wire uart_rx_data_out_ready;

  VCC VCC
       (.P(\<const1> ));
  FDSE #(
    .INIT(1'b1)) 
    serial_in_reg_reg
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(serial_in),
        .Q(serial_in_reg),
        .S(cpu_reset));
  FDSE #(
    .INIT(1'b1)) 
    serial_out_reg_reg
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(serial_out_reg),
        .Q(serial_out),
        .S(cpu_reset));
  uart_receiver uareceive
       (.Q(uart_rx_data_out),
        .branch_instructions_counter_reg(branch_instructions_counter_reg[7:1]),
        .branch_instructions_counter_reg_1_sp_1(branch_instructions_counter_reg_1_sn_1),
        .correct_prediction_counter_reg(correct_prediction_counter_reg[7:1]),
        .\correct_prediction_counter_reg[7] (correct_prediction_counter_reg_7_sn_1),
        .correct_prediction_counter_reg_2_sp_1(correct_prediction_counter_reg_2_sn_1),
        .correct_prediction_counter_reg_3_sp_1(correct_prediction_counter_reg_3_sn_1),
        .correct_prediction_counter_reg_4_sp_1(correct_prediction_counter_reg_4_sn_1),
        .correct_prediction_counter_reg_5_sp_1(correct_prediction_counter_reg_5_sn_1),
        .correct_prediction_counter_reg_6_sp_1(correct_prediction_counter_reg_6_sn_1),
        .cpu_clk(cpu_clk),
        .cpu_reset(cpu_reset),
        .cycle_counter_reg(cycle_counter_reg[7:1]),
        .has_byte(has_byte),
        .has_byte0(has_byte0),
        .has_byte_reg_0(has_byte_reg),
        .instruction_counter_reg(instruction_counter_reg[7:1]),
        .\ldx_out_reg[1]_i_6 (\ldx_out_reg[1]_i_6 ),
        .\ldx_out_reg[1]_i_6_0 (\ldx_out_reg[1]_i_6_1 ),
        .\ldx_out_reg[1]_i_6_1 (\ldx_out_reg[1]_i_6_0 ),
        .\ldx_out_reg[1]_i_9_0 (\ldx_out_reg[1]_i_9 ),
        .\ldx_out_reg[1]_i_9_1 (\ldx_out_reg[1]_i_9_0 ),
        .\ldx_out_reg[2]_i_6 (\ldx_out_reg[2]_i_6 ),
        .\ldx_out_reg[31]_i_6_0 (\ldx_out_reg[31]_i_6 ),
        .serial_in_reg(serial_in_reg));
  uart_transmitter uatransmit
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .\bit_counter[3]_i_17_0 (\bit_counter[3]_i_17 ),
        .\bit_counter[3]_i_8_0 (\bit_counter[3]_i_8 ),
        .\bit_counter[3]_i_8_1 (\bit_counter[3]_i_8_0 ),
        .\bit_counter[3]_i_8_2 (\bit_counter[3]_i_8_1 ),
        .\bit_counter_reg[0]_0 (tx_running__2),
        .\bit_counter_reg[1]_0 (\bit_counter_reg[1] ),
        .\bit_counter_reg[1]_1 (\bit_counter_reg[1]_0 ),
        .\bit_counter_reg[1]_2 (\bit_counter_reg[1]_1 ),
        .\bit_counter_reg[1]_3 (\bit_counter_reg[1]_2 ),
        .branch_instructions_counter_reg(branch_instructions_counter_reg[0]),
        .\clock_counter_reg[0]_0 (\clock_counter_reg[0] ),
        .correct_prediction_counter_reg(correct_prediction_counter_reg[0]),
        .correct_prediction_counter_reg_0_sp_1(correct_prediction_counter_reg_0_sn_1),
        .\counter_reg[1]_0 (\counter_reg[1] ),
        .\counter_reg[1]_1 (\counter_reg[1]_0 ),
        .\counter_reg[3]_0 (\counter_reg[3] ),
        .cpu_clk(cpu_clk),
        .cpu_reset(cpu_reset),
        .cycle_counter_reg(cycle_counter_reg[0]),
        .instruction_counter_reg(instruction_counter_reg[0]),
        .\instruction_decode_register_q_reg[13] (\instruction_decode_register_q_reg[13] ),
        .\instruction_decode_register_q_reg[30] (\instruction_decode_register_q_reg[30] ),
        .\instruction_decode_register_q_reg[3] (\instruction_decode_register_q_reg[3] ),
        .\ldx_out_reg[0]_i_6 (\ldx_out_reg[1]_i_6 ),
        .\ldx_out_reg[0]_i_6_0 (\ldx_out_reg[2]_i_6 ),
        .\ldx_out_reg[0]_i_6_1 (\ldx_out_reg[1]_i_6_0 ),
        .\ldx_out_reg[0]_i_9_0 (\ldx_out_reg[1]_i_9_0 ),
        .\ldx_out_reg[0]_i_9_1 (\ldx_out_reg[1]_i_9 ),
        .\ldx_out_reg[0]_i_9_2 (uart_rx_data_out),
        .serial_out_reg(serial_out_reg),
        .symbol_edge__8(symbol_edge__8),
        .uart_rx_data_out_ready(uart_rx_data_out_ready));
endmodule

module uart_receiver
   (has_byte,
    Q,
    .branch_instructions_counter_reg_1_sp_1(branch_instructions_counter_reg_1_sn_1),
    .correct_prediction_counter_reg_2_sp_1(correct_prediction_counter_reg_2_sn_1),
    .correct_prediction_counter_reg_3_sp_1(correct_prediction_counter_reg_3_sn_1),
    .correct_prediction_counter_reg_4_sp_1(correct_prediction_counter_reg_4_sn_1),
    .correct_prediction_counter_reg_5_sp_1(correct_prediction_counter_reg_5_sn_1),
    .correct_prediction_counter_reg_6_sp_1(correct_prediction_counter_reg_6_sn_1),
    \correct_prediction_counter_reg[7] ,
    has_byte0,
    cpu_reset,
    has_byte_reg_0,
    cpu_clk,
    \ldx_out_reg[1]_i_9_0 ,
    \ldx_out_reg[1]_i_9_1 ,
    instruction_counter_reg,
    cycle_counter_reg,
    \ldx_out_reg[31]_i_6_0 ,
    \ldx_out_reg[1]_i_6 ,
    \ldx_out_reg[1]_i_6_0 ,
    \ldx_out_reg[1]_i_6_1 ,
    branch_instructions_counter_reg,
    correct_prediction_counter_reg,
    \ldx_out_reg[2]_i_6 ,
    serial_in_reg);
  output has_byte;
  output [0:0]Q;
  output \correct_prediction_counter_reg[7] ;
  output has_byte0;
  input cpu_reset;
  input has_byte_reg_0;
  input cpu_clk;
  input \ldx_out_reg[1]_i_9_0 ;
  input \ldx_out_reg[1]_i_9_1 ;
  input [6:0]instruction_counter_reg;
  input [6:0]cycle_counter_reg;
  input \ldx_out_reg[31]_i_6_0 ;
  input \ldx_out_reg[1]_i_6 ;
  input \ldx_out_reg[1]_i_6_0 ;
  input \ldx_out_reg[1]_i_6_1 ;
  input [6:0]branch_instructions_counter_reg;
  input [6:0]correct_prediction_counter_reg;
  input \ldx_out_reg[2]_i_6 ;
  input serial_in_reg;
  output branch_instructions_counter_reg_1_sn_1;
  output correct_prediction_counter_reg_2_sn_1;
  output correct_prediction_counter_reg_3_sn_1;
  output correct_prediction_counter_reg_4_sn_1;
  output correct_prediction_counter_reg_5_sn_1;
  output correct_prediction_counter_reg_6_sn_1;

  wire \<const0> ;
  wire \<const1> ;
  wire [0:0]Q;
  wire [3:0]bit_counter;
  wire bit_counter0;
  wire \bit_counter[0]_i_1_n_1 ;
  wire \bit_counter[1]_i_1_n_1 ;
  wire \bit_counter[2]_i_1_n_1 ;
  wire \bit_counter[3]_i_1_n_1 ;
  wire [6:0]branch_instructions_counter_reg;
  wire branch_instructions_counter_reg_1_sn_1;
  wire \clock_counter[9]_i_1__0_n_1 ;
  wire \clock_counter[9]_i_4__0_n_1 ;
  wire \clock_counter[9]_i_5_n_1 ;
  wire [9:0]clock_counter_reg;
  wire [6:0]correct_prediction_counter_reg;
  wire \correct_prediction_counter_reg[7] ;
  wire correct_prediction_counter_reg_2_sn_1;
  wire correct_prediction_counter_reg_3_sn_1;
  wire correct_prediction_counter_reg_4_sn_1;
  wire correct_prediction_counter_reg_5_sn_1;
  wire correct_prediction_counter_reg_6_sn_1;
  wire cpu_clk;
  wire cpu_reset;
  wire [6:0]cycle_counter_reg;
  wire has_byte;
  wire has_byte0;
  wire has_byte_reg_0;
  wire [6:0]instruction_counter_reg;
  wire \ldx_out_reg[1]_i_11_n_1 ;
  wire \ldx_out_reg[1]_i_12_n_1 ;
  wire \ldx_out_reg[1]_i_6 ;
  wire \ldx_out_reg[1]_i_6_0 ;
  wire \ldx_out_reg[1]_i_6_1 ;
  wire \ldx_out_reg[1]_i_9_0 ;
  wire \ldx_out_reg[1]_i_9_1 ;
  wire \ldx_out_reg[2]_i_12_n_1 ;
  wire \ldx_out_reg[2]_i_6 ;
  wire \ldx_out_reg[31]_i_6_0 ;
  wire \ldx_out_reg[31]_i_7_n_1 ;
  wire \ldx_out_reg[3]_i_11_n_1 ;
  wire \ldx_out_reg[4]_i_11_n_1 ;
  wire \ldx_out_reg[5]_i_11_n_1 ;
  wire \ldx_out_reg[6]_i_11_n_1 ;
  wire [9:0]p_0_in__0;
  wire rx_running__2;
  wire [9:9]rx_shift;
  wire rx_shift0;
  wire \rx_shift[9]_i_2_n_1 ;
  wire serial_in_reg;
  wire start;
  wire symbol_edge__8;
  wire [7:1]uart_rx_data_out;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT4 #(
    .INIT(16'h0006)) 
    \bit_counter[0]_i_1 
       (.I0(bit_counter[0]),
        .I1(bit_counter0),
        .I2(start),
        .I3(cpu_reset),
        .O(\bit_counter[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hD2D2D2D2D2D2D2D3)) 
    \bit_counter[1]_i_1 
       (.I0(bit_counter0),
        .I1(bit_counter[0]),
        .I2(bit_counter[1]),
        .I3(bit_counter[2]),
        .I4(bit_counter[3]),
        .I5(serial_in_reg),
        .O(\bit_counter[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h000000000000AAA6)) 
    \bit_counter[2]_i_1 
       (.I0(bit_counter[2]),
        .I1(bit_counter0),
        .I2(bit_counter[1]),
        .I3(bit_counter[0]),
        .I4(start),
        .I5(cpu_reset),
        .O(\bit_counter[2]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \bit_counter[2]_i_2__0 
       (.I0(serial_in_reg),
        .I1(bit_counter[3]),
        .I2(bit_counter[2]),
        .I3(bit_counter[1]),
        .I4(bit_counter[0]),
        .O(start));
  LUT6 #(
    .INIT(64'hFFFD0002FFFD0003)) 
    \bit_counter[3]_i_1 
       (.I0(bit_counter0),
        .I1(bit_counter[0]),
        .I2(bit_counter[1]),
        .I3(bit_counter[2]),
        .I4(bit_counter[3]),
        .I5(serial_in_reg),
        .O(\bit_counter[3]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \bit_counter[3]_i_2 
       (.I0(symbol_edge__8),
        .I1(bit_counter[3]),
        .I2(bit_counter[2]),
        .I3(bit_counter[1]),
        .I4(bit_counter[0]),
        .O(bit_counter0));
  FDRE #(
    .INIT(1'b0)) 
    \bit_counter_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\bit_counter[0]_i_1_n_1 ),
        .Q(bit_counter[0]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \bit_counter_reg[1] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\bit_counter[1]_i_1_n_1 ),
        .Q(bit_counter[1]),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \bit_counter_reg[2] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\bit_counter[2]_i_1_n_1 ),
        .Q(bit_counter[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \bit_counter_reg[3] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(\bit_counter[3]_i_1_n_1 ),
        .Q(bit_counter[3]),
        .R(cpu_reset));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clock_counter[0]_i_1__0 
       (.I0(clock_counter_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clock_counter[1]_i_1__0 
       (.I0(clock_counter_reg[0]),
        .I1(clock_counter_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \clock_counter[2]_i_1__0 
       (.I0(clock_counter_reg[0]),
        .I1(clock_counter_reg[1]),
        .I2(clock_counter_reg[2]),
        .O(p_0_in__0[2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \clock_counter[3]_i_1__0 
       (.I0(clock_counter_reg[1]),
        .I1(clock_counter_reg[0]),
        .I2(clock_counter_reg[2]),
        .I3(clock_counter_reg[3]),
        .O(p_0_in__0[3]));
  (* \PinAttr:I3:HOLD_DETOUR  = "194" *) 
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \clock_counter[4]_i_1__0 
       (.I0(clock_counter_reg[2]),
        .I1(clock_counter_reg[0]),
        .I2(clock_counter_reg[1]),
        .I3(clock_counter_reg[3]),
        .I4(clock_counter_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \clock_counter[5]_i_1__0 
       (.I0(clock_counter_reg[3]),
        .I1(clock_counter_reg[1]),
        .I2(clock_counter_reg[0]),
        .I3(clock_counter_reg[2]),
        .I4(clock_counter_reg[4]),
        .I5(clock_counter_reg[5]),
        .O(p_0_in__0[5]));
  (* \PinAttr:I1:HOLD_DETOUR  = "193" *) 
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clock_counter[6]_i_1__0 
       (.I0(\clock_counter[9]_i_4__0_n_1 ),
        .I1(clock_counter_reg[6]),
        .O(p_0_in__0[6]));
  (* \PinAttr:I1:HOLD_DETOUR  = "193" *) 
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \clock_counter[7]_i_1__0 
       (.I0(\clock_counter[9]_i_4__0_n_1 ),
        .I1(clock_counter_reg[6]),
        .I2(clock_counter_reg[7]),
        .O(p_0_in__0[7]));
  (* \PinAttr:I0:HOLD_DETOUR  = "195" *) 
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \clock_counter[8]_i_1__0 
       (.I0(clock_counter_reg[6]),
        .I1(\clock_counter[9]_i_4__0_n_1 ),
        .I2(clock_counter_reg[7]),
        .I3(clock_counter_reg[8]),
        .O(p_0_in__0[8]));
  LUT3 #(
    .INIT(8'hFE)) 
    \clock_counter[9]_i_1__0 
       (.I0(cpu_reset),
        .I1(start),
        .I2(symbol_edge__8),
        .O(\clock_counter[9]_i_1__0_n_1 ));
  (* \PinAttr:I2:HOLD_DETOUR  = "195" *) 
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \clock_counter[9]_i_2__0 
       (.I0(clock_counter_reg[7]),
        .I1(\clock_counter[9]_i_4__0_n_1 ),
        .I2(clock_counter_reg[6]),
        .I3(clock_counter_reg[8]),
        .I4(clock_counter_reg[9]),
        .O(p_0_in__0[9]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \clock_counter[9]_i_3 
       (.I0(\clock_counter[9]_i_5_n_1 ),
        .I1(clock_counter_reg[2]),
        .I2(clock_counter_reg[3]),
        .I3(clock_counter_reg[0]),
        .I4(clock_counter_reg[1]),
        .O(symbol_edge__8));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \clock_counter[9]_i_4__0 
       (.I0(clock_counter_reg[5]),
        .I1(clock_counter_reg[3]),
        .I2(clock_counter_reg[1]),
        .I3(clock_counter_reg[0]),
        .I4(clock_counter_reg[2]),
        .I5(clock_counter_reg[4]),
        .O(\clock_counter[9]_i_4__0_n_1 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \clock_counter[9]_i_5 
       (.I0(clock_counter_reg[4]),
        .I1(clock_counter_reg[5]),
        .I2(clock_counter_reg[7]),
        .I3(clock_counter_reg[6]),
        .I4(clock_counter_reg[8]),
        .I5(clock_counter_reg[9]),
        .O(\clock_counter[9]_i_5_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_0_in__0[0]),
        .Q(clock_counter_reg[0]),
        .R(\clock_counter[9]_i_1__0_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[1] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_0_in__0[1]),
        .Q(clock_counter_reg[1]),
        .R(\clock_counter[9]_i_1__0_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[2] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_0_in__0[2]),
        .Q(clock_counter_reg[2]),
        .R(\clock_counter[9]_i_1__0_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[3] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_0_in__0[3]),
        .Q(clock_counter_reg[3]),
        .R(\clock_counter[9]_i_1__0_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[4] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_0_in__0[4]),
        .Q(clock_counter_reg[4]),
        .R(\clock_counter[9]_i_1__0_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[5] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_0_in__0[5]),
        .Q(clock_counter_reg[5]),
        .R(\clock_counter[9]_i_1__0_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[6] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_0_in__0[6]),
        .Q(clock_counter_reg[6]),
        .R(\clock_counter[9]_i_1__0_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[7] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_0_in__0[7]),
        .Q(clock_counter_reg[7]),
        .R(\clock_counter[9]_i_1__0_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[8] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_0_in__0[8]),
        .Q(clock_counter_reg[8]),
        .R(\clock_counter[9]_i_1__0_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[9] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_0_in__0[9]),
        .Q(clock_counter_reg[9]),
        .R(\clock_counter[9]_i_1__0_n_1 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    has_byte_i_2
       (.I0(bit_counter[2]),
        .I1(bit_counter[3]),
        .I2(bit_counter[0]),
        .I3(bit_counter[1]),
        .I4(symbol_edge__8),
        .O(has_byte0));
  FDRE #(
    .INIT(1'b0)) 
    has_byte_reg
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(has_byte_reg_0),
        .Q(has_byte),
        .R(cpu_reset));
  LUT6 #(
    .INIT(64'h5F5030305F503F3F)) 
    \ldx_out_reg[1]_i_11 
       (.I0(cycle_counter_reg[0]),
        .I1(instruction_counter_reg[0]),
        .I2(\ldx_out_reg[1]_i_9_1 ),
        .I3(\ldx_out_reg[1]_i_12_n_1 ),
        .I4(\ldx_out_reg[1]_i_9_0 ),
        .I5(uart_rx_data_out[1]),
        .O(\ldx_out_reg[1]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \ldx_out_reg[1]_i_12 
       (.I0(bit_counter[3]),
        .I1(bit_counter[2]),
        .I2(bit_counter[1]),
        .I3(bit_counter[0]),
        .I4(has_byte),
        .O(\ldx_out_reg[1]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAA20A0200A200020)) 
    \ldx_out_reg[1]_i_9 
       (.I0(\ldx_out_reg[1]_i_6 ),
        .I1(\ldx_out_reg[1]_i_11_n_1 ),
        .I2(\ldx_out_reg[1]_i_6_0 ),
        .I3(\ldx_out_reg[1]_i_6_1 ),
        .I4(branch_instructions_counter_reg[0]),
        .I5(correct_prediction_counter_reg[0]),
        .O(branch_instructions_counter_reg_1_sn_1));
  LUT6 #(
    .INIT(64'hA8080000AAAAAAAA)) 
    \ldx_out_reg[2]_i_10 
       (.I0(\ldx_out_reg[1]_i_6 ),
        .I1(correct_prediction_counter_reg[1]),
        .I2(\ldx_out_reg[2]_i_6 ),
        .I3(branch_instructions_counter_reg[1]),
        .I4(\ldx_out_reg[1]_i_6_1 ),
        .I5(\ldx_out_reg[2]_i_12_n_1 ),
        .O(correct_prediction_counter_reg_2_sn_1));
  LUT6 #(
    .INIT(64'h0D3DCDFDFFFFFFFF)) 
    \ldx_out_reg[2]_i_12 
       (.I0(uart_rx_data_out[2]),
        .I1(\ldx_out_reg[1]_i_9_0 ),
        .I2(\ldx_out_reg[1]_i_9_1 ),
        .I3(instruction_counter_reg[1]),
        .I4(cycle_counter_reg[1]),
        .I5(\ldx_out_reg[31]_i_6_0 ),
        .O(\ldx_out_reg[2]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hA8080000AAAAAAAA)) 
    \ldx_out_reg[31]_i_6 
       (.I0(\ldx_out_reg[1]_i_6 ),
        .I1(correct_prediction_counter_reg[6]),
        .I2(\ldx_out_reg[2]_i_6 ),
        .I3(branch_instructions_counter_reg[6]),
        .I4(\ldx_out_reg[1]_i_6_1 ),
        .I5(\ldx_out_reg[31]_i_7_n_1 ),
        .O(\correct_prediction_counter_reg[7] ));
  LUT6 #(
    .INIT(64'h0D3DCDFDFFFFFFFF)) 
    \ldx_out_reg[31]_i_7 
       (.I0(uart_rx_data_out[7]),
        .I1(\ldx_out_reg[1]_i_9_0 ),
        .I2(\ldx_out_reg[1]_i_9_1 ),
        .I3(instruction_counter_reg[6]),
        .I4(cycle_counter_reg[6]),
        .I5(\ldx_out_reg[31]_i_6_0 ),
        .O(\ldx_out_reg[31]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h0D3DCDFDFFFFFFFF)) 
    \ldx_out_reg[3]_i_11 
       (.I0(uart_rx_data_out[3]),
        .I1(\ldx_out_reg[1]_i_9_0 ),
        .I2(\ldx_out_reg[1]_i_9_1 ),
        .I3(instruction_counter_reg[2]),
        .I4(cycle_counter_reg[2]),
        .I5(\ldx_out_reg[31]_i_6_0 ),
        .O(\ldx_out_reg[3]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hA8080000AAAAAAAA)) 
    \ldx_out_reg[3]_i_9 
       (.I0(\ldx_out_reg[1]_i_6 ),
        .I1(correct_prediction_counter_reg[2]),
        .I2(\ldx_out_reg[2]_i_6 ),
        .I3(branch_instructions_counter_reg[2]),
        .I4(\ldx_out_reg[1]_i_6_1 ),
        .I5(\ldx_out_reg[3]_i_11_n_1 ),
        .O(correct_prediction_counter_reg_3_sn_1));
  LUT6 #(
    .INIT(64'h0D3DCDFDFFFFFFFF)) 
    \ldx_out_reg[4]_i_11 
       (.I0(uart_rx_data_out[4]),
        .I1(\ldx_out_reg[1]_i_9_0 ),
        .I2(\ldx_out_reg[1]_i_9_1 ),
        .I3(instruction_counter_reg[3]),
        .I4(cycle_counter_reg[3]),
        .I5(\ldx_out_reg[31]_i_6_0 ),
        .O(\ldx_out_reg[4]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hA8080000AAAAAAAA)) 
    \ldx_out_reg[4]_i_9 
       (.I0(\ldx_out_reg[1]_i_6 ),
        .I1(correct_prediction_counter_reg[3]),
        .I2(\ldx_out_reg[2]_i_6 ),
        .I3(branch_instructions_counter_reg[3]),
        .I4(\ldx_out_reg[1]_i_6_1 ),
        .I5(\ldx_out_reg[4]_i_11_n_1 ),
        .O(correct_prediction_counter_reg_4_sn_1));
  LUT6 #(
    .INIT(64'h0D3DCDFDFFFFFFFF)) 
    \ldx_out_reg[5]_i_11 
       (.I0(uart_rx_data_out[5]),
        .I1(\ldx_out_reg[1]_i_9_0 ),
        .I2(\ldx_out_reg[1]_i_9_1 ),
        .I3(instruction_counter_reg[4]),
        .I4(cycle_counter_reg[4]),
        .I5(\ldx_out_reg[31]_i_6_0 ),
        .O(\ldx_out_reg[5]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hA8080000AAAAAAAA)) 
    \ldx_out_reg[5]_i_9 
       (.I0(\ldx_out_reg[1]_i_6 ),
        .I1(correct_prediction_counter_reg[4]),
        .I2(\ldx_out_reg[2]_i_6 ),
        .I3(branch_instructions_counter_reg[4]),
        .I4(\ldx_out_reg[1]_i_6_1 ),
        .I5(\ldx_out_reg[5]_i_11_n_1 ),
        .O(correct_prediction_counter_reg_5_sn_1));
  LUT6 #(
    .INIT(64'h0D3DCDFDFFFFFFFF)) 
    \ldx_out_reg[6]_i_11 
       (.I0(uart_rx_data_out[6]),
        .I1(\ldx_out_reg[1]_i_9_0 ),
        .I2(\ldx_out_reg[1]_i_9_1 ),
        .I3(instruction_counter_reg[5]),
        .I4(cycle_counter_reg[5]),
        .I5(\ldx_out_reg[31]_i_6_0 ),
        .O(\ldx_out_reg[6]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hA8080000AAAAAAAA)) 
    \ldx_out_reg[6]_i_9 
       (.I0(\ldx_out_reg[1]_i_6 ),
        .I1(correct_prediction_counter_reg[5]),
        .I2(\ldx_out_reg[2]_i_6 ),
        .I3(branch_instructions_counter_reg[5]),
        .I4(\ldx_out_reg[1]_i_6_1 ),
        .I5(\ldx_out_reg[6]_i_11_n_1 ),
        .O(correct_prediction_counter_reg_6_sn_1));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \rx_shift[9]_i_1 
       (.I0(clock_counter_reg[1]),
        .I1(clock_counter_reg[0]),
        .I2(clock_counter_reg[2]),
        .I3(clock_counter_reg[3]),
        .I4(\rx_shift[9]_i_2_n_1 ),
        .I5(rx_running__2),
        .O(rx_shift0));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \rx_shift[9]_i_2 
       (.I0(clock_counter_reg[4]),
        .I1(clock_counter_reg[5]),
        .I2(clock_counter_reg[6]),
        .I3(clock_counter_reg[7]),
        .I4(clock_counter_reg[9]),
        .I5(clock_counter_reg[8]),
        .O(\rx_shift[9]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rx_shift[9]_i_3 
       (.I0(bit_counter[0]),
        .I1(bit_counter[1]),
        .I2(bit_counter[2]),
        .I3(bit_counter[3]),
        .O(rx_running__2));
  FDRE #(
    .INIT(1'b0)) 
    \rx_shift_reg[1] 
       (.C(cpu_clk),
        .CE(rx_shift0),
        .D(uart_rx_data_out[1]),
        .Q(Q),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_shift_reg[2] 
       (.C(cpu_clk),
        .CE(rx_shift0),
        .D(uart_rx_data_out[2]),
        .Q(uart_rx_data_out[1]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_shift_reg[3] 
       (.C(cpu_clk),
        .CE(rx_shift0),
        .D(uart_rx_data_out[3]),
        .Q(uart_rx_data_out[2]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_shift_reg[4] 
       (.C(cpu_clk),
        .CE(rx_shift0),
        .D(uart_rx_data_out[4]),
        .Q(uart_rx_data_out[3]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_shift_reg[5] 
       (.C(cpu_clk),
        .CE(rx_shift0),
        .D(uart_rx_data_out[5]),
        .Q(uart_rx_data_out[4]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_shift_reg[6] 
       (.C(cpu_clk),
        .CE(rx_shift0),
        .D(uart_rx_data_out[6]),
        .Q(uart_rx_data_out[5]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_shift_reg[7] 
       (.C(cpu_clk),
        .CE(rx_shift0),
        .D(uart_rx_data_out[7]),
        .Q(uart_rx_data_out[6]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_shift_reg[8] 
       (.C(cpu_clk),
        .CE(rx_shift0),
        .D(rx_shift),
        .Q(uart_rx_data_out[7]),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \rx_shift_reg[9] 
       (.C(cpu_clk),
        .CE(rx_shift0),
        .D(serial_in_reg),
        .Q(rx_shift),
        .R(\<const0> ));
endmodule

module uart_transmitter
   (E,
    serial_out_reg,
    \instruction_decode_register_q_reg[3] ,
    \instruction_decode_register_q_reg[13] ,
    \instruction_decode_register_q_reg[30] ,
    .correct_prediction_counter_reg_0_sp_1(correct_prediction_counter_reg_0_sn_1),
    \bit_counter_reg[0]_0 ,
    uart_rx_data_out_ready,
    \bit_counter_reg[1]_0 ,
    symbol_edge__8,
    \counter_reg[1]_0 ,
    cpu_reset,
    \bit_counter_reg[1]_1 ,
    cpu_clk,
    SR,
    \bit_counter_reg[1]_2 ,
    Q,
    \ldx_out_reg[0]_i_6 ,
    \ldx_out_reg[0]_i_6_0 ,
    \ldx_out_reg[0]_i_6_1 ,
    correct_prediction_counter_reg,
    branch_instructions_counter_reg,
    cycle_counter_reg,
    instruction_counter_reg,
    \ldx_out_reg[0]_i_9_0 ,
    \ldx_out_reg[0]_i_9_1 ,
    \ldx_out_reg[0]_i_9_2 ,
    \bit_counter_reg[1]_3 ,
    \bit_counter[3]_i_8_0 ,
    \bit_counter[3]_i_8_1 ,
    \bit_counter[3]_i_8_2 ,
    \bit_counter[3]_i_17_0 ,
    \counter_reg[3]_0 ,
    \counter_reg[1]_1 ,
    D,
    \clock_counter_reg[0]_0 );
  output [0:0]E;
  output serial_out_reg;
  output \instruction_decode_register_q_reg[3] ;
  output \instruction_decode_register_q_reg[13] ;
  output \instruction_decode_register_q_reg[30] ;
  output \bit_counter_reg[0]_0 ;
  output uart_rx_data_out_ready;
  output [0:0]\bit_counter_reg[1]_0 ;
  output symbol_edge__8;
  output [1:0]\counter_reg[1]_0 ;
  input cpu_reset;
  input \bit_counter_reg[1]_1 ;
  input cpu_clk;
  input [0:0]SR;
  input \bit_counter_reg[1]_2 ;
  input [8:0]Q;
  input \ldx_out_reg[0]_i_6 ;
  input \ldx_out_reg[0]_i_6_0 ;
  input \ldx_out_reg[0]_i_6_1 ;
  input [0:0]correct_prediction_counter_reg;
  input [0:0]branch_instructions_counter_reg;
  input [0:0]cycle_counter_reg;
  input [0:0]instruction_counter_reg;
  input \ldx_out_reg[0]_i_9_0 ;
  input \ldx_out_reg[0]_i_9_1 ;
  input [0:0]\ldx_out_reg[0]_i_9_2 ;
  input \bit_counter_reg[1]_3 ;
  input \bit_counter[3]_i_8_0 ;
  input \bit_counter[3]_i_8_1 ;
  input [0:0]\bit_counter[3]_i_8_2 ;
  input [9:0]\bit_counter[3]_i_17_0 ;
  input \counter_reg[3]_0 ;
  input \counter_reg[1]_1 ;
  input [7:0]D;
  input [0:0]\clock_counter_reg[0]_0 ;
  output correct_prediction_counter_reg_0_sn_1;

  wire \<const0> ;
  wire \<const1> ;
  wire [7:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]SR;
  wire [2:0]bit_counter01_in;
  wire \bit_counter[2]_i_5_n_1 ;
  wire \bit_counter[3]_i_13_n_1 ;
  wire [9:0]\bit_counter[3]_i_17_0 ;
  wire \bit_counter[3]_i_17_n_1 ;
  wire \bit_counter[3]_i_19_n_1 ;
  wire \bit_counter[3]_i_20_n_1 ;
  wire \bit_counter[3]_i_3_n_1 ;
  wire \bit_counter[3]_i_8_0 ;
  wire \bit_counter[3]_i_8_1 ;
  wire [0:0]\bit_counter[3]_i_8_2 ;
  wire \bit_counter_reg[0]_0 ;
  wire [0:0]\bit_counter_reg[1]_0 ;
  wire \bit_counter_reg[1]_1 ;
  wire \bit_counter_reg[1]_2 ;
  wire \bit_counter_reg[1]_3 ;
  wire \bit_counter_reg_n_1_[0] ;
  wire \bit_counter_reg_n_1_[1] ;
  wire \bit_counter_reg_n_1_[2] ;
  wire \bit_counter_reg_n_1_[3] ;
  wire [0:0]branch_instructions_counter_reg;
  wire \clock_counter[9]_i_4_n_1 ;
  wire [9:0]clock_counter_reg;
  wire [0:0]\clock_counter_reg[0]_0 ;
  wire [0:0]correct_prediction_counter_reg;
  wire correct_prediction_counter_reg_0_sn_1;
  wire [1:0]\counter_reg[1]_0 ;
  wire \counter_reg[1]_1 ;
  wire \counter_reg[3]_0 ;
  wire \counter_reg_n_1_[0] ;
  wire \counter_reg_n_1_[1] ;
  wire \counter_reg_n_1_[2] ;
  wire \counter_reg_n_1_[3] ;
  wire cpu_clk;
  wire cpu_reset;
  wire [0:0]cycle_counter_reg;
  wire data0;
  wire data2;
  wire data3;
  wire data4;
  wire data5;
  wire data6;
  wire data7;
  wire \data_in_reg[7]_i_1_n_1 ;
  wire \data_in_reg[7]_i_3_n_1 ;
  wire \data_in_reg_reg_n_1_[0] ;
  wire [0:0]instruction_counter_reg;
  wire \instruction_decode_register_q_reg[13] ;
  wire \instruction_decode_register_q_reg[30] ;
  wire \instruction_decode_register_q_reg[3] ;
  wire \ldx_out_reg[0]_i_11_n_1 ;
  wire \ldx_out_reg[0]_i_6 ;
  wire \ldx_out_reg[0]_i_6_0 ;
  wire \ldx_out_reg[0]_i_6_1 ;
  wire \ldx_out_reg[0]_i_9_0 ;
  wire \ldx_out_reg[0]_i_9_1 ;
  wire [0:0]\ldx_out_reg[0]_i_9_2 ;
  wire mem_reg_0_0_i_254_n_1;
  wire [9:0]p_0_in;
  wire [2:0]p_1_in;
  wire serial_out_reg;
  wire serial_out_reg0;
  wire serial_out_reg0_0;
  wire serial_out_reg_i_1_n_1;
  wire serial_out_reg_i_2_n_1;
  wire serial_out_reg_i_4_n_1;
  wire serial_out_reg_i_5_n_1;
  wire serial_out_reg_i_6_n_1;
  wire serial_out_reg_i_7_n_1;
  wire symbol_edge__8;
  wire uart_rx_data_out_ready;

  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT1 #(
    .INIT(2'h1)) 
    \bit_counter[0]_i_1 
       (.I0(\bit_counter_reg_n_1_[0] ),
        .O(bit_counter01_in[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \bit_counter[1]_i_2 
       (.I0(\bit_counter_reg_n_1_[1] ),
        .I1(\bit_counter_reg_n_1_[0] ),
        .O(\bit_counter_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \bit_counter[2]_i_2 
       (.I0(symbol_edge__8),
        .I1(\bit_counter_reg_n_1_[3] ),
        .I2(\bit_counter_reg_n_1_[2] ),
        .I3(\bit_counter_reg_n_1_[1] ),
        .I4(\bit_counter_reg_n_1_[0] ),
        .O(E));
  LUT3 #(
    .INIT(8'hE1)) 
    \bit_counter[2]_i_3 
       (.I0(\bit_counter_reg_n_1_[0] ),
        .I1(\bit_counter_reg_n_1_[1] ),
        .I2(\bit_counter_reg_n_1_[2] ),
        .O(bit_counter01_in[2]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \bit_counter[2]_i_4 
       (.I0(\bit_counter[2]_i_5_n_1 ),
        .I1(clock_counter_reg[2]),
        .I2(clock_counter_reg[3]),
        .I3(clock_counter_reg[0]),
        .I4(clock_counter_reg[1]),
        .O(symbol_edge__8));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \bit_counter[2]_i_5 
       (.I0(clock_counter_reg[4]),
        .I1(clock_counter_reg[5]),
        .I2(clock_counter_reg[7]),
        .I3(clock_counter_reg[6]),
        .I4(clock_counter_reg[8]),
        .I5(clock_counter_reg[9]),
        .O(\bit_counter[2]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \bit_counter[3]_i_13 
       (.I0(\bit_counter[3]_i_8_0 ),
        .I1(\bit_counter[3]_i_8_1 ),
        .I2(\bit_counter[3]_i_8_2 ),
        .I3(\bit_counter[3]_i_17_0 [4]),
        .I4(\bit_counter[3]_i_17_0 [2]),
        .I5(\bit_counter[3]_i_17_n_1 ),
        .O(\bit_counter[3]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \bit_counter[3]_i_17 
       (.I0(\bit_counter[3]_i_19_n_1 ),
        .I1(\bit_counter[3]_i_20_n_1 ),
        .I2(\bit_counter[3]_i_17_0 [6]),
        .I3(\bit_counter[3]_i_17_0 [7]),
        .I4(\bit_counter[3]_i_17_0 [3]),
        .I5(\bit_counter[3]_i_17_0 [5]),
        .O(\bit_counter[3]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \bit_counter[3]_i_19 
       (.I0(\bit_counter[3]_i_17_0 [8]),
        .I1(\bit_counter[3]_i_17_0 [9]),
        .O(\bit_counter[3]_i_19_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \bit_counter[3]_i_20 
       (.I0(\bit_counter[3]_i_17_0 [0]),
        .I1(\bit_counter[3]_i_17_0 [1]),
        .O(\bit_counter[3]_i_20_n_1 ));
  LUT4 #(
    .INIT(16'hFE01)) 
    \bit_counter[3]_i_3 
       (.I0(\bit_counter_reg_n_1_[2] ),
        .I1(\bit_counter_reg_n_1_[1] ),
        .I2(\bit_counter_reg_n_1_[0] ),
        .I3(\bit_counter_reg_n_1_[3] ),
        .O(\bit_counter[3]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bit_counter[3]_i_4 
       (.I0(\bit_counter_reg_n_1_[0] ),
        .I1(\bit_counter_reg_n_1_[1] ),
        .I2(\bit_counter_reg_n_1_[2] ),
        .I3(\bit_counter_reg_n_1_[3] ),
        .O(\bit_counter_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \bit_counter[3]_i_8 
       (.I0(\bit_counter_reg[1]_3 ),
        .I1(\bit_counter[3]_i_13_n_1 ),
        .O(uart_rx_data_out_ready));
  FDRE #(
    .INIT(1'b0)) 
    \bit_counter_reg[0] 
       (.C(cpu_clk),
        .CE(E),
        .D(bit_counter01_in[0]),
        .Q(\bit_counter_reg_n_1_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bit_counter_reg[1] 
       (.C(cpu_clk),
        .CE(\bit_counter_reg[1]_1 ),
        .D(\bit_counter_reg[1]_2 ),
        .Q(\bit_counter_reg_n_1_[1] ),
        .R(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \bit_counter_reg[2] 
       (.C(cpu_clk),
        .CE(E),
        .D(bit_counter01_in[2]),
        .Q(\bit_counter_reg_n_1_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bit_counter_reg[3] 
       (.C(cpu_clk),
        .CE(\bit_counter_reg[1]_1 ),
        .D(\bit_counter[3]_i_3_n_1 ),
        .Q(\bit_counter_reg_n_1_[3] ),
        .R(cpu_reset));
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    br_taken_reg_i_3
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\instruction_decode_register_q_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clock_counter[0]_i_1 
       (.I0(clock_counter_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clock_counter[1]_i_1 
       (.I0(clock_counter_reg[0]),
        .I1(clock_counter_reg[1]),
        .O(p_0_in[1]));
  (* \PinAttr:I2:HOLD_DETOUR  = "189" *) 
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \clock_counter[2]_i_1 
       (.I0(clock_counter_reg[0]),
        .I1(clock_counter_reg[1]),
        .I2(clock_counter_reg[2]),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \clock_counter[3]_i_1 
       (.I0(clock_counter_reg[1]),
        .I1(clock_counter_reg[0]),
        .I2(clock_counter_reg[2]),
        .I3(clock_counter_reg[3]),
        .O(p_0_in[3]));
  (* \PinAttr:I0:HOLD_DETOUR  = "189" *) 
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \clock_counter[4]_i_1 
       (.I0(clock_counter_reg[2]),
        .I1(clock_counter_reg[0]),
        .I2(clock_counter_reg[1]),
        .I3(clock_counter_reg[3]),
        .I4(clock_counter_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \clock_counter[5]_i_1 
       (.I0(clock_counter_reg[3]),
        .I1(clock_counter_reg[1]),
        .I2(clock_counter_reg[0]),
        .I3(clock_counter_reg[2]),
        .I4(clock_counter_reg[4]),
        .I5(clock_counter_reg[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clock_counter[6]_i_1 
       (.I0(\clock_counter[9]_i_4_n_1 ),
        .I1(clock_counter_reg[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \clock_counter[7]_i_1 
       (.I0(\clock_counter[9]_i_4_n_1 ),
        .I1(clock_counter_reg[6]),
        .I2(clock_counter_reg[7]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \clock_counter[8]_i_1 
       (.I0(clock_counter_reg[6]),
        .I1(\clock_counter[9]_i_4_n_1 ),
        .I2(clock_counter_reg[7]),
        .I3(clock_counter_reg[8]),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \clock_counter[9]_i_2 
       (.I0(clock_counter_reg[7]),
        .I1(\clock_counter[9]_i_4_n_1 ),
        .I2(clock_counter_reg[6]),
        .I3(clock_counter_reg[8]),
        .I4(clock_counter_reg[9]),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \clock_counter[9]_i_4 
       (.I0(clock_counter_reg[5]),
        .I1(clock_counter_reg[3]),
        .I2(clock_counter_reg[1]),
        .I3(clock_counter_reg[0]),
        .I4(clock_counter_reg[2]),
        .I5(clock_counter_reg[4]),
        .O(\clock_counter[9]_i_4_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[0] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_0_in[0]),
        .Q(clock_counter_reg[0]),
        .R(\clock_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[1] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_0_in[1]),
        .Q(clock_counter_reg[1]),
        .R(\clock_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[2] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_0_in[2]),
        .Q(clock_counter_reg[2]),
        .R(\clock_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[3] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_0_in[3]),
        .Q(clock_counter_reg[3]),
        .R(\clock_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[4] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_0_in[4]),
        .Q(clock_counter_reg[4]),
        .R(\clock_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[5] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_0_in[5]),
        .Q(clock_counter_reg[5]),
        .R(\clock_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[6] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_0_in[6]),
        .Q(clock_counter_reg[6]),
        .R(\clock_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[7] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_0_in[7]),
        .Q(clock_counter_reg[7]),
        .R(\clock_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[8] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_0_in[8]),
        .Q(clock_counter_reg[8]),
        .R(\clock_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \clock_counter_reg[9] 
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(p_0_in[9]),
        .Q(clock_counter_reg[9]),
        .R(\clock_counter_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \counter[0]_i_1 
       (.I0(\counter_reg_n_1_[0] ),
        .O(p_1_in[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \counter[1]_i_2 
       (.I0(\counter_reg_n_1_[1] ),
        .I1(\counter_reg_n_1_[0] ),
        .O(\counter_reg[1]_0 [0]));
  LUT3 #(
    .INIT(8'h78)) 
    \counter[2]_i_1 
       (.I0(\counter_reg_n_1_[0] ),
        .I1(\counter_reg_n_1_[1] ),
        .I2(\counter_reg_n_1_[2] ),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'h7F80)) 
    \counter[3]_i_2 
       (.I0(\counter_reg_n_1_[1] ),
        .I1(\counter_reg_n_1_[0] ),
        .I2(\counter_reg_n_1_[2] ),
        .I3(\counter_reg_n_1_[3] ),
        .O(\counter_reg[1]_0 [1]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(cpu_clk),
        .CE(E),
        .D(p_1_in[0]),
        .Q(\counter_reg_n_1_[0] ),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \counter_reg[1] 
       (.C(cpu_clk),
        .CE(\bit_counter_reg[1]_1 ),
        .D(\counter_reg[1]_1 ),
        .Q(\counter_reg_n_1_[1] ),
        .S(cpu_reset));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(cpu_clk),
        .CE(E),
        .D(p_1_in[2]),
        .Q(\counter_reg_n_1_[2] ),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \counter_reg[3] 
       (.C(cpu_clk),
        .CE(\bit_counter_reg[1]_1 ),
        .D(\counter_reg[3]_0 ),
        .Q(\counter_reg_n_1_[3] ),
        .S(cpu_reset));
  LUT6 #(
    .INIT(64'h002000000020FFFF)) 
    \data_in_reg[7]_i_1 
       (.I0(\counter_reg_n_1_[0] ),
        .I1(\counter_reg_n_1_[1] ),
        .I2(\counter_reg_n_1_[3] ),
        .I3(\counter_reg_n_1_[2] ),
        .I4(serial_out_reg0_0),
        .I5(\bit_counter_reg[0]_0 ),
        .O(\data_in_reg[7]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \data_in_reg[7]_i_2 
       (.I0(clock_counter_reg[1]),
        .I1(clock_counter_reg[0]),
        .I2(clock_counter_reg[2]),
        .I3(clock_counter_reg[3]),
        .I4(\data_in_reg[7]_i_3_n_1 ),
        .I5(\bit_counter_reg[0]_0 ),
        .O(serial_out_reg0_0));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \data_in_reg[7]_i_3 
       (.I0(clock_counter_reg[4]),
        .I1(clock_counter_reg[5]),
        .I2(clock_counter_reg[6]),
        .I3(clock_counter_reg[7]),
        .I4(clock_counter_reg[9]),
        .I5(clock_counter_reg[8]),
        .O(\data_in_reg[7]_i_3_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_in_reg_reg[0] 
       (.C(cpu_clk),
        .CE(\data_in_reg[7]_i_1_n_1 ),
        .D(D[0]),
        .Q(\data_in_reg_reg_n_1_[0] ),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_in_reg_reg[1] 
       (.C(cpu_clk),
        .CE(\data_in_reg[7]_i_1_n_1 ),
        .D(D[1]),
        .Q(data2),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_in_reg_reg[2] 
       (.C(cpu_clk),
        .CE(\data_in_reg[7]_i_1_n_1 ),
        .D(D[2]),
        .Q(data3),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_in_reg_reg[3] 
       (.C(cpu_clk),
        .CE(\data_in_reg[7]_i_1_n_1 ),
        .D(D[3]),
        .Q(data4),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_in_reg_reg[4] 
       (.C(cpu_clk),
        .CE(\data_in_reg[7]_i_1_n_1 ),
        .D(D[4]),
        .Q(data5),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_in_reg_reg[5] 
       (.C(cpu_clk),
        .CE(\data_in_reg[7]_i_1_n_1 ),
        .D(D[5]),
        .Q(data6),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_in_reg_reg[6] 
       (.C(cpu_clk),
        .CE(\data_in_reg[7]_i_1_n_1 ),
        .D(D[6]),
        .Q(data7),
        .R(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \data_in_reg_reg[7] 
       (.C(cpu_clk),
        .CE(\data_in_reg[7]_i_1_n_1 ),
        .D(D[7]),
        .Q(data0),
        .R(\<const0> ));
  LUT6 #(
    .INIT(64'h5F5030305F503F3F)) 
    \ldx_out_reg[0]_i_11 
       (.I0(cycle_counter_reg),
        .I1(instruction_counter_reg),
        .I2(\ldx_out_reg[0]_i_9_0 ),
        .I3(\bit_counter_reg[0]_0 ),
        .I4(\ldx_out_reg[0]_i_9_1 ),
        .I5(\ldx_out_reg[0]_i_9_2 ),
        .O(\ldx_out_reg[0]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAA02A0020A020002)) 
    \ldx_out_reg[0]_i_9 
       (.I0(\ldx_out_reg[0]_i_6 ),
        .I1(\ldx_out_reg[0]_i_11_n_1 ),
        .I2(\ldx_out_reg[0]_i_6_0 ),
        .I3(\ldx_out_reg[0]_i_6_1 ),
        .I4(correct_prediction_counter_reg),
        .I5(branch_instructions_counter_reg),
        .O(correct_prediction_counter_reg_0_sn_1));
  LUT6 #(
    .INIT(64'h0AFFF00800000000)) 
    mem_reg_0_0_i_140
       (.I0(Q[8]),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[5]),
        .I5(mem_reg_0_0_i_254_n_1),
        .O(\instruction_decode_register_q_reg[30] ));
  LUT4 #(
    .INIT(16'h0037)) 
    mem_reg_0_0_i_142
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[0]),
        .O(\instruction_decode_register_q_reg[13] ));
  LUT4 #(
    .INIT(16'h0010)) 
    mem_reg_0_0_i_254
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[4]),
        .O(mem_reg_0_0_i_254_n_1));
  LUT6 #(
    .INIT(64'hFCEEFCEE00EEFCEE)) 
    serial_out_reg_i_1
       (.I0(serial_out_reg),
        .I1(serial_out_reg_i_2_n_1),
        .I2(serial_out_reg0),
        .I3(serial_out_reg0_0),
        .I4(serial_out_reg_i_4_n_1),
        .I5(serial_out_reg_i_5_n_1),
        .O(serial_out_reg_i_1_n_1));
  LUT6 #(
    .INIT(64'h040000000400FFFF)) 
    serial_out_reg_i_2
       (.I0(\counter_reg_n_1_[2] ),
        .I1(\counter_reg_n_1_[3] ),
        .I2(\counter_reg_n_1_[1] ),
        .I3(\counter_reg_n_1_[0] ),
        .I4(serial_out_reg0_0),
        .I5(\bit_counter_reg[0]_0 ),
        .O(serial_out_reg_i_2_n_1));
  LUT2 #(
    .INIT(4'h1)) 
    serial_out_reg_i_4
       (.I0(\counter_reg_n_1_[2] ),
        .I1(\counter_reg_n_1_[3] ),
        .O(serial_out_reg_i_4_n_1));
  LUT2 #(
    .INIT(4'hE)) 
    serial_out_reg_i_5
       (.I0(\counter_reg_n_1_[0] ),
        .I1(\counter_reg_n_1_[1] ),
        .O(serial_out_reg_i_5_n_1));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    serial_out_reg_i_6
       (.I0(\data_in_reg_reg_n_1_[0] ),
        .I1(data3),
        .I2(data0),
        .I3(\counter_reg_n_1_[1] ),
        .I4(\counter_reg_n_1_[0] ),
        .I5(data2),
        .O(serial_out_reg_i_6_n_1));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    serial_out_reg_i_7
       (.I0(data5),
        .I1(data7),
        .I2(data4),
        .I3(\counter_reg_n_1_[1] ),
        .I4(\counter_reg_n_1_[0] ),
        .I5(data6),
        .O(serial_out_reg_i_7_n_1));
  FDRE #(
    .INIT(1'b0)) 
    serial_out_reg_reg
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(serial_out_reg_i_1_n_1),
        .Q(serial_out_reg),
        .R(\<const0> ));
  MUXF7 serial_out_reg_reg_i_3
       (.I0(serial_out_reg_i_6_n_1),
        .I1(serial_out_reg_i_7_n_1),
        .O(serial_out_reg0),
        .S(\counter_reg_n_1_[2] ));
endmodule

(* BAUD_RATE = "115200" *) (* B_PULSE_CNT_MAX = "200" *) (* B_SAMPLE_CNT_MAX = "40000" *) 
(* CPU_CLK_CLKFBOUT_MULT = "48" *) (* CPU_CLK_CLKOUT_DIVIDE = "15" *) (* CPU_CLK_DIVCLK_DIVIDE = "5" *) 
(* CPU_CLOCK_FREQ = "80000000" *) (* ECO_CHECKSUM = "e2bf13cd" *) (* POWER_OPT_BRAM_CDC = "0" *) 
(* POWER_OPT_BRAM_SR_ADDR = "0" *) (* POWER_OPT_LOOPED_NET_PERCENTAGE = "0" *) (* RESET_PC = "1073741824" *) 
(* STRUCTURAL_NETLIST = "yes" *)
module z1top
   (CLK_125MHZ_FPGA,
    BUTTONS,
    SWITCHES,
    LEDS,
    FPGA_SERIAL_RX,
    FPGA_SERIAL_TX,
    AUD_PWM,
    AUD_SD);
  input CLK_125MHZ_FPGA;
  input [3:0]BUTTONS;
  input [1:0]SWITCHES;
  output [5:0]LEDS;
  input FPGA_SERIAL_RX;
  output FPGA_SERIAL_TX;
  output AUD_PWM;
  output AUD_SD;

  wire \<const0> ;
  wire \<const1> ;
  wire AUD_PWM;
  wire AUD_SD;
  wire [3:0]BUTTONS;
  wire [0:0]BUTTONS_IBUF;
  wire CLK_125MHZ_FPGA;
  wire CLK_125MHZ_FPGA_IBUF;
  wire FPGA_SERIAL_RX;
  wire FPGA_SERIAL_RX_IBUF;
  wire FPGA_SERIAL_TX;
  wire FPGA_SERIAL_TX_OBUF;
  wire [5:0]LEDS;
  wire [1:0]SWITCHES;
  wire [0:0]SWITCHES_IBUF;
  wire bp_n_2;
  wire cpu_clk;
  wire cpu_clk_locked;
  wire cpu_n_1;
  wire cpu_reset;
  wire cpu_tx;
  wire fpga_serial_rx_iob;
  wire n_0_2187_BUFG;
  wire n_0_2187_BUFG_inst_n_1;
  wire switches_sync;

  OBUF AUD_PWM_OBUF_inst
       (.I(\<const0> ),
        .O(AUD_PWM));
  OBUF AUD_SD_OBUF_inst
       (.I(\<const1> ),
        .O(AUD_SD));
  IBUF \BUTTONS_IBUF[0]_inst 
       (.I(BUTTONS[0]),
        .O(BUTTONS_IBUF));
  IBUF CLK_125MHZ_FPGA_IBUF_inst
       (.I(CLK_125MHZ_FPGA),
        .O(CLK_125MHZ_FPGA_IBUF));
  IBUF FPGA_SERIAL_RX_IBUF_inst
       (.I(FPGA_SERIAL_RX),
        .O(FPGA_SERIAL_RX_IBUF));
  OBUF FPGA_SERIAL_TX_OBUF_inst
       (.I(FPGA_SERIAL_TX_OBUF),
        .O(FPGA_SERIAL_TX));
  GND GND
       (.G(\<const0> ));
  OBUFT \LEDS_OBUF[0]_inst 
       (.I(\<const0> ),
        .O(LEDS[0]),
        .T(\<const1> ));
  OBUFT \LEDS_OBUF[1]_inst 
       (.I(\<const0> ),
        .O(LEDS[1]),
        .T(\<const1> ));
  OBUFT \LEDS_OBUF[2]_inst 
       (.I(\<const0> ),
        .O(LEDS[2]),
        .T(\<const1> ));
  OBUFT \LEDS_OBUF[3]_inst 
       (.I(\<const0> ),
        .O(LEDS[3]),
        .T(\<const1> ));
  OBUFT \LEDS_OBUF[4]_inst 
       (.I(\<const0> ),
        .O(LEDS[4]),
        .T(\<const1> ));
  OBUFT \LEDS_OBUF[5]_inst 
       (.I(\<const0> ),
        .O(LEDS[5]),
        .T(\<const1> ));
  IBUF \SWITCHES_IBUF[0]_inst 
       (.I(SWITCHES[0]),
        .O(SWITCHES_IBUF));
  VCC VCC
       (.P(\<const1> ));
  button_parser bp
       (.BUTTONS_IBUF(BUTTONS_IBUF),
        .cpu_clk(cpu_clk),
        .cpu_clk_locked(cpu_clk_locked),
        .cpu_reset(cpu_reset),
        .\pc_register_q_reg[30] (cpu_n_1),
        .\signal_in_delay_reg[0] (bp_n_2));
  clocks clk_gen
       (.clk_125mhz(CLK_125MHZ_FPGA_IBUF),
        .cpu_clk(cpu_clk),
        .cpu_clk_locked(cpu_clk_locked));
  cpu cpu
       (.E(n_0_2187_BUFG),
        .cpu_clk(cpu_clk),
        .cpu_reset(cpu_reset),
        .mem_reg_0_1(cpu_n_1),
        .n_0_2187_BUFG_inst_n_1(n_0_2187_BUFG_inst_n_1),
        .\pc_register_q_reg[30]_0 (bp_n_2),
        .serial_in(fpga_serial_rx_iob),
        .serial_out(cpu_tx),
        .switches_sync(switches_sync));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    fpga_serial_rx_iob_reg
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(FPGA_SERIAL_RX_IBUF),
        .Q(fpga_serial_rx_iob),
        .R(\<const0> ));
  (* IOB = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    fpga_serial_tx_iob_reg
       (.C(cpu_clk),
        .CE(\<const1> ),
        .D(cpu_tx),
        .Q(FPGA_SERIAL_TX_OBUF),
        .R(\<const0> ));
  BUFG n_0_2187_BUFG_inst
       (.I(n_0_2187_BUFG_inst_n_1),
        .O(n_0_2187_BUFG));
  synchronizer__parameterized1 switch_synchronizer
       (.SWITCHES_IBUF(SWITCHES_IBUF),
        .cpu_clk(cpu_clk),
        .switches_sync(switches_sync));
endmodule
