{"Source Block": ["oh/src/mio/hdl/mtx_io.v@96:107@HdlStmAssign", "              .clk\t(io_clk),\n\t      .din1\t(shiftreg[IOW/2-1:0]),\n\t      .din2\t(shiftreg[IOW-1:IOW/2]));\n\n   //select between ddr/sdr\n   assign tx_packet[IOW-1:0] = ddr_mode ? {{(IOW/2){1'b0}},tx_packet_ddr[IOW/2-1:0]}:\n\t\t                           tx_packet_sdr[IOW-1:0];\n   \n   //########################################\n   //# Synchronizers\n   //########################################  \n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[102, "\t\t                           tx_packet_sdr[IOW-1:0];\n"]], "Add": [[102, "\t\t                                           tx_packet_sdr[IOW-1:0];\n"]]}}