{
    "@graph": [
        {
            "@id": "gnd:4179389-4",
            "sameAs": "Schaltungsentwurf"
        },
        {
            "@id": "gnd:4347749-5",
            "sameAs": "Field programmable gate array"
        },
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A1651549826",
            "@type": "bibo:Book",
            "P1053": "Online Ressource (xvi, 542 p.)",
            "http://purl.org/dc/elements/1.1/contributor": "Maxfield, Clive",
            "description": [
                "Campusweiter Zugriff (Universit\u00e4t Hannover) - Vervielf\u00e4ltigungen (z.B. Kopien, Downloads) sind nur von einzelnen Kapiteln oder Seiten und nur zum eigenen wissenschaftlichen Gebrauch erlaubt. Keine Weitergabe an Dritte. Kein systematisches Downloaden durch Robots.",
                "ill."
            ],
            "identifier": [
                "(isbn)0750676043",
                "(isbn13)9781280745980",
                "(isbn)1417537124",
                "(isbn13)9780750676045",
                "(isbn13)9781417537129",
                "(isbn13)9780080477138",
                "(ppn)1651549826",
                "(isbn)0080477135",
                "(isbn)1280745983",
                "(firstid)BSZ:367756544"
            ],
            "publisher": "Newnes",
            "subject": [
                "Arquitetura e organiza\u00e7\u00e3o de computadores",
                "(classificationName=ddc)621.395",
                "R\u00e9seau logique programmable par l'utilisateur",
                "(classificationName=rvk)ZN 4904",
                "Circuit int\u00e9gr\u00e9 \u00e0 application sp\u00e9cifique",
                "R\u00e9seaux logiques programmables par l'utilisateur",
                "(classificationName=ddc)621.39/5",
                "(classificationName=loc)TK7895.G36",
                "(classificationName=rvk)ZN 4950",
                "TECHNOLOGY & ENGINEERING ; Electronics ; Circuits ; VLSI & ULSI",
                "COMPUTERS ; Logic Design",
                "Field programmable gate arrays",
                "Electronic books",
                "Eletr\u00f4nica digital",
                "TECHNOLOGY & ENGINEERING ; Electronics ; Circuits ; Logic",
                "(classificationName=linseach:mapping)elt",
                "(classificationName=rvk)ZN 5630"
            ],
            "title": "The design warrior's guide to FPGAs : devices, tools and flows",
            "abstract": [
                "Field Programmable Gate Arrays (FPGAs) are devices that provide a fast, low-cost way for embedded system designers to customize products and deliver new versions with upgraded features, because they can handle very complicated functions, and be reconfigured an infinite number of times. In addition to introducing the various architectural features available in the latest generation of FPGAs, The Design Warriors Guide to FPGAs also covers different design tools and flows. This book covers information ranging from schematic-driven entry, through traditional HDL/RTL-based simulation and logic synthesis, all the way up to the current state-of-the-art in pure C/C++ design capture and synthesis technology. Also discussed are specialist areas such as mixed hardward/software and DSP-based design flows, along with innovative new devices such as field programmable node arrays (FPNAs). Clive \"Max\" Maxfield is a bestselling author and engineer with a large following in the electronic design automation (EDA)and embedded systems industry. In this comprehensive book, he covers all the issues of interest to designers working with, or contemplating a move to, FPGAs in their product designs. While other books cover fragments of FPGA technology or applications this is the first to focus exclusively and comprehensively on FPGA use for embedded systems. * First book to focus exclusively and comprehensively on FPGA use in embedded designs * World-renowned best-selling author * Will help engineers get familiar and succeed with this new technology by providing much-needed advice on choosing the right FPGA for any design project",
                "Introductio; Fundamental Concepts; The Origin of FPGAs; Alternative FPGA Architectures; Programming (Configuring) an FPGA; Who Are All the Players?; FPGA Versus ASIC; HDL-Based Design Flows; Silicon Virtual Prototyping; C/C++ etc. Based Design Flows; -- DSP-Based Design Flows; Embedded Processor-Based; Modular and Incremental Design; High-Speed Design and Other PCB Considerations; Observing Internal Nodes in an FPGA; Intellectual Property; Migrating ASIC Designs to FPGAs and Vice Versa; Simulation, Synthesis, Verification, etc.; Choosing the Right Device; Gigabit Transceivers; Reconfigurable Computing; Creating an Open-Source-Based -- Design Flow; Future FPGA Developments; Appendix A: -- Signal Integrity 101;Capacitive and inductive coupling(crosstalk), Chip-level effects, Board-level effects, The evolution of delay specifications; Appendix B: Deep-Submicron Delay Effects 101, A potpourri of definitions, Alternative interconnect models, DSM delay effects -- Summary, The Ouroboras, Many-to-one implementations; Appendix C: Linear Feedback Shift Registers 101, More taps than you know what to do with, Seeding an LFSR, FIFO applications, Modifying LFSRs to sequence 2n values, Accessing the previous value, Encryption and decryption applications, -- Cyclic redundancy check applications"
            ],
            "contributor": "Technische Informationsbibliothek (TIB)",
            "isPartOf": [
                "(collectioncode)GBV-33-Freedom-BL",
                "(collectioncode)BSZ-33-EBS-HSAA",
                "(collectioncode)BSZ-33-EBS-C1UB",
                "(collectioncode)GBV-33-EBS-ZHB",
                "(collectioncode)ZDB-33-EBS",
                "(collectioncode)ZDB-33-ESD",
                "(collectioncode)GBV-33-EBS-HST",
                "(collectioncode)GBV-33-EBS-MRI",
                "(collectioncode)BSZ-33-ECE",
                "(collectioncode)ZDB-33-EGE"
            ],
            "issued": "2004",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1018",
            "dcterms:subject": [
                {
                    "@id": "gnd:4179389-4"
                },
                {
                    "@id": "gnd:4347749-5"
                }
            ],
            "tableOfContents": "http://www.gbv.de/dms/bowker/toc/9780750676045.pdf",
            "P60163": "Boston"
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "publisher": "http://purl.org/dc/elements/1.1/publisher",
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "title": "http://purl.org/dc/elements/1.1/title",
        "isPartOf": "http://purl.org/dc/terms/isPartOf",
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "tableOfContents": "http://purl.org/dc/terms/tableOfContents",
        "contributor": "http://purl.org/dc/terms/contributor",
        "description": "http://purl.org/dc/elements/1.1/description",
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "issued": "http://purl.org/dc/terms/issued",
        "abstract": "http://purl.org/dc/terms/abstract",
        "license": "http://purl.org/dc/terms/license",
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "P60163": "http://www.rdaregistry.info/Elements/u/#P60163",
        "sameAs": "http://www.w3.org/2002/07/owl#sameAs",
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}