module module_0 (
    output logic [id_1 : id_1] id_2,
    input [id_2[id_1] : id_1] id_3,
    input [1 : id_1] id_4,
    output id_5,
    id_6,
    output id_7,
    input logic [id_4 : id_4] id_8,
    output logic id_9,
    input [id_6 : 1 'd0] id_10
);
  id_11 id_12 (
      .id_8(id_10),
      .id_3(id_4),
      .id_6(id_8),
      .id_4(id_7),
      .id_2(id_1),
      .id_9(id_1)
  );
endmodule
