# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 559.5 6.4e-05 2048 0.1 2100 200704 69.8269 28.2685 1032.07 836.075 1966.43 1966.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 559.5 6.4e-05 2048 0.1 2100 200448 69.9588 28.4057 1184.5 835.493 2118.56 2118.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 559.5 6.4e-05 2048 0.1 2100 202240 69.7997 28.4672 1245.95 838.94 2183.36 2183.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 559.5 6.4e-05 2048 0.1 2100 199680 69.5672 28.1904 1151.09 832.283 2081.33 2081.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 559.5 6.4e-05 2048 0.1 2100 198400 70.2431 28.2743 1156.28 833.434 2088.42 2088.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 559.5 6.4e-05 2048 0.1 2100 200704 70.0233 28.4206 1204.07 836.656 2139.37 2139.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 559.5 6.4e-05 2048 0.1 2100 199680 70.1953 28.375 1200.91 834.741 2134.42 2134.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 559.5 6.4e-05 2048 0.1 2100 200704 69.7851 28.2931 1167.28 836.014 2101.58 2101.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 559.5 6.4e-05 2048 0.1 2100 196608 69.2289 28.0671 1151.88 824.516 2073.89 2074.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 559.5 6.4e-05 2048 0.1 2100 192000 70.5895 28.0464 1205.23 824.537 2128.61 2128.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 559.5 6.4e-05 2048 0.1 2100 196608 70.7763 28.3572 1451.57 835.78 2386.69 2386.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 559.5 6.4e-05 2048 0.1 2100 201728 69.8063 28.4143 1019.55 838.605 1956.57 1956.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 559.5 6.4e-05 2048 0.1 2100 202240 69.9704 28.4088 1032.87 838.446 1969.89 1970.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 559.5 6.4e-05 2048 0.1 2100 201216 69.9755 28.3362 1021.59 836.285 1956.39 1956.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 559.5 6.4e-05 2048 0.1 2100 200704 70.1674 28.4185 1043.63 837.284 1979.7 1979.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 559.5 6.4e-05 2048 0.1 2100 200704 69.8129 28.5716 1061.91 835.152 1995.65 1995.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 559.5 6.4e-05 2048 0.1 2100 200448 69.8866 28.4426 1209.98 834.688 2143.19 2143.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 559.5 6.4e-05 2048 0.1 2100 202240 69.7212 28.3831 1194.45 838.158 2130.91 2131.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 559.5 6.4e-05 2048 0.1 2100 199680 69.5261 28.1654 1259.54 833.253 2190.67 2190.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 559.5 6.4e-05 2048 0.1 2100 198400 70.2587 28.3502 1240.06 832.836 2171.71 2171.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 559.5 6.4e-05 2048 0.1 2100 200704 69.9743 28.3996 1264.66 837.269 2200.5 2200.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 559.5 6.4e-05 2048 0.1 2100 199680 70.1828 28.3342 1234.49 834.444 2167.67 2167.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 559.5 6.4e-05 2048 0.1 2100 200704 69.7622 28.4268 1190.85 836.118 2125.35 2125.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 559.5 6.4e-05 2048 0.1 2100 196608 69.2197 27.9153 1363.58 825.111 2286.03 2286.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 559.5 6.4e-05 2048 0.1 2100 192000 70.5738 28.0269 1334.38 825.213 2258.38 2258.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 559.5 6.4e-05 2048 0.1 2100 196608 70.7316 28.3276 1248.1 835.664 2183.02 2183.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 559.5 6.4e-05 2048 0.1 2100 201728 69.806 28.3905 965.565 838.132 1902.09 1902.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 559.5 6.4e-05 2048 0.1 2100 200960 70.2346 28.3837 1082.93 838.6 2020.34 2020.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 559.5 6.4e-05 2048 0.1 2100 201216 69.9368 28.3136 1011.72 836.556 1946.73 1946.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 559.5 6.4e-05 2048 0.1 2100 200704 70.1395 28.4754 1025.51 837.298 1961.62 1961.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 559.5 6.4e-05 2048 0.1 2100 200704 69.7628 28.3033 1029.45 835.208 1962.92 1963.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 559.5 6.4e-05 2048 0.1 2100 200448 69.9229 28.3519 1278.89 835.259 2212.63 2212.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 559.5 6.4e-05 2048 0.1 2100 198144 69.4258 28.0269 880.804 829.28 1807.73 1807.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 559.5 6.4e-05 2048 0.1 2100 199680 70.447 28.3822 1222 837.935 2158.96 2159.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 559.5 6.4e-05 2048 0.1 2100 199680 70.3178 28.3505 858.055 838.852 1795.78 1795.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 559.5 6.4e-05 2048 0.1 2100 199680 69.5368 28.1723 1143.91 832.527 2074.35 2074.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 559.5 6.4e-05 2048 0.1 2100 196608 69.2119 27.9468 809.511 824.645 1731.52 1731.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 559.5 6.4e-05 2048 0.1 2100 198400 70.2706 28.2507 1191.28 832.969 2122.97 2123.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 559.5 6.4e-05 2048 0.1 2100 192000 70.5795 27.9596 815.114 824.672 1738.53 1738.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 559.5 6.4e-05 2048 0.1 2100 200704 69.9491 28.3469 1541.54 837.365 2477.4 2477.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 559.5 6.4e-05 2048 0.1 2100 193536 70.351 28.119 968.533 827.924 1895.13 1895.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 559.5 6.4e-05 2048 0.1 2100 199680 70.1654 28.3162 1466.82 834.593 2400.09 2400.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 559.5 6.4e-05 2048 0.1 2100 192000 70.4219 27.9309 957.293 824.62 1880.47 1880.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 559.5 6.4e-05 2048 0.1 2100 200704 69.6979 28.4525 1430.7 835.464 2364.51 2364.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 559.5 6.4e-05 2048 0.1 2100 196608 70.7342 28.2715 945.597 835.775 1880.57 1880.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 559.5 6.4e-05 2048 0.1 2100 196608 69.2277 27.982 1226.7 824.649 2148.76 2148.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 559.5 6.4e-05 2048 0.1 2100 196608 69.3317 27.9393 862.236 825.791 1785.49 1785.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 559.5 6.4e-05 2048 0.1 2100 192000 70.5725 27.988 1240.17 825.116 2164.04 2164.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 559.5 6.4e-05 2048 0.1 2100 192000 70.469 27.9589 886.152 825.758 1810.54 1810.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 559.5 6.4e-05 2048 0.1 2112 200704 70.0752 28.313 952.874 837.808 1889.27 1889.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 559.5 6.4e-05 2048 0.1 2112 200960 70.2589 28.4845 1010.88 837.77 1947.59 1947.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 559.5 6.4e-05 2048 0.1 2112 199680 70.2779 28.4724 993.372 837.324 1929.64 1929.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 559.5 6.4e-05 2048 0.1 2112 196608 70.3305 28.2238 629.35 832.621 1560.72 1560.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 559.5 6.4e-05 2048 0.1 2112 200704 70.1089 28.3464 1150.24 836.504 2085.41 2085.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 559.5 6.4e-05 2048 0.1 2112 200704 69.9633 28.3364 731.403 836.785 1666.69 1666.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 559.5 6.4e-05 2048 0.1 2112 198656 70.2744 28.277 1096.62 835.13 2030.5 2030.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 559.5 6.4e-05 2048 0.1 2112 196608 70.7309 28.2702 717.811 835.93 1652.95 1653.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 559.5 6.4e-05 2048 0.1 2112 198144 70.5472 28.3222 1211.89 835.28 2146.25 2146.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 559.5 6.4e-05 2048 0.1 2112 193536 70.5978 28.0207 829.95 829.289 1758.06 1758.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 559.5 6.4e-05 2048 0.1 2112 199680 70.4013 28.3751 1155.08 838.643 2092.71 2092.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 559.5 6.4e-05 2048 0.1 2112 199680 70.3222 28.3209 831.962 846.369 1777.18 1777.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 559.5 6.4e-05 2048 0.1 2112 196608 70.2803 28.1599 1467.58 833.197 2399.42 2399.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 559.5 6.4e-05 2048 0.1 2112 190464 70.7739 28.0904 908.182 824.509 1831.76 1831.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 559.5 6.4e-05 2048 0.1 2112 198400 70.2178 28.2494 1453.91 832.974 2385.55 2385.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 559.5 6.4e-05 2048 0.1 2112 192000 70.586 27.9787 956.778 824.376 1879.91 1880.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 559.5 6.4e-05 2048 0.1 2112 200704 69.9528 28.3402 1441.38 837.481 2377.35 2377.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 559.5 6.4e-05 2048 0.1 2112 193536 70.378 28.074 921.895 828.018 1848.56 1848.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 559.5 6.4e-05 2048 0.1 2112 199680 70.1361 28.3409 1393.9 835.212 2327.79 2327.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 559.5 6.4e-05 2048 0.1 2112 192000 70.408 27.9409 867.186 824.55 1790.28 1790.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 559.5 6.4e-05 2048 0.1 2112 196608 70.7207 28.2774 1312.52 836.124 2247.84 2248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 559.5 6.4e-05 2048 0.1 2112 196608 70.7613 28.2685 884.182 836.476 1819.89 1820.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 559.5 6.4e-05 2048 0.1 2100 200704 70.0458 28.5391 1073.5 838.53 2010.82 2010.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 559.5 6.4e-05 2048 0.1 2100 200960 70.2778 28.3771 969.777 838.64 1907.28 1907.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 559.5 6.4e-05 2048 0.1 2100 199680 70.438 28.3419 623.736 837.941 1560.66 1560.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 559.5 6.4e-05 2048 0.1 2100 199680 70.3016 28.3139 1024.26 837.252 1960.33 1960.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 559.5 6.4e-05 2048 0.1 2100 196608 70.3378 28.3258 649.874 832.643 1581.39 1581.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 559.5 6.4e-05 2048 0.1 2100 198912 70.7101 28.3627 1092.7 836.366 2028.33 2028.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 559.5 6.4e-05 2048 0.1 2100 197120 70.9137 28.3811 687.838 836.515 1623.85 1623.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 559.5 6.4e-05 2048 0.1 2100 198656 70.2592 28.3491 1137.57 835.053 2071.44 2071.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 559.5 6.4e-05 2048 0.1 2100 196608 70.7267 28.3095 741.674 835.46 1676.37 1676.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 559.5 6.4e-05 2048 0.1 2100 198144 70.571 28.3505 1202.86 835.089 2137.06 2137.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 559.5 6.4e-05 2048 0.1 2100 193536 70.5489 28.06 847.256 829.274 1775.33 1775.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 559.5 6.4e-05 2048 0.1 2100 199680 70.4194 28.3565 1180.02 838.516 2117.51 2117.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 559.5 6.4e-05 2048 0.1 2100 199680 70.3051 28.3178 833.532 838.874 1771.23 1771.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 559.5 6.4e-05 2048 0.1 2100 196608 70.2919 28.3197 1418.95 832.611 2350.37 2350.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 559.5 6.4e-05 2048 0.1 2100 190464 70.7646 27.9322 923.675 824.653 1847.22 1847.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 559.5 6.4e-05 2048 0.1 2100 198400 70.2083 28.3341 1430.35 840.998 2370.09 2370.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 559.5 6.4e-05 2048 0.1 2100 192000 70.558 27.9939 930.183 825.504 1854.44 1854.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 559.5 6.4e-05 2048 0.1 2100 197120 70.9313 28.3279 1381.99 836.708 2318.15 2318.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 559.5 6.4e-05 2048 0.1 2100 193536 70.3561 27.9389 893.023 828.235 1819.75 1819.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 559.5 6.4e-05 2048 0.1 2100 199680 70.1325 28.33 1357.04 835.319 2291.03 2291.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 559.5 6.4e-05 2048 0.1 2100 192000 70.4373 28.018 864.288 825.23 1788.17 1788.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 559.5 6.4e-05 2048 0.1 2100 196608 70.741 28.2804 1276.65 835.321 2211.18 2211.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 559.5 6.4e-05 2048 0.1 2100 196608 70.7414 28.2597 903.665 836.371 1839.24 1839.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 559.5 6.4e-05 2048 0.1 2112 201728 69.7696 28.3865 952.505 837.825 1888.69 1888.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 559.5 6.4e-05 2048 0.1 2112 200704 69.721 28.285 612.887 835.125 1546.21 1546.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 559.5 6.4e-05 2048 0.1 2112 200960 70.2138 28.4283 969.783 838.634 1907.27 1907.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 559.5 6.4e-05 2048 0.1 2112 199680 70.4385 28.347 621.24 838.081 1558.31 1558.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 559.5 6.4e-05 2048 0.1 2112 201216 69.9019 28.3942 1054 836.623 1989.11 1989.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 559.5 6.4e-05 2048 0.1 2112 199680 69.5071 28.2001 673.911 833.109 1604.92 1605.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 559.5 6.4e-05 2048 0.1 2112 200704 70.1106 28.4439 1037.65 836.504 1972.91 1973.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 559.5 6.4e-05 2048 0.1 2112 200704 69.9712 28.4618 662.182 836.66 1597.48 1597.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 559.5 6.4e-05 2048 0.1 2112 198912 70.7018 28.3556 540.739 845.009 1485 1485.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 559.5 6.4e-05 2048 0.1 2112 200704 69.7416 28.2912 1043.11 835.044 1976.38 1976.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 559.5 6.4e-05 2048 0.1 2112 200704 69.7426 28.289 700.004 835.318 1633.55 1633.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 559.5 6.4e-05 2048 0.1 2112 196608 69.2185 27.9532 570.79 825.312 1493.47 1493.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 559.5 6.4e-05 2048 0.1 2112 200448 69.8642 28.325 1502.85 835.274 2436.51 2436.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 559.5 6.4e-05 2048 0.1 2112 198144 69.4568 28.0618 933.632 828.513 1859.86 1860.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 559.5 6.4e-05 2048 0.1 2112 200448 69.9862 28.3853 779.705 835.551 1713.82 1713.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 559.5 6.4e-05 2048 0.1 2112 199680 70.3946 28.3809 1390.94 837.93 2327.84 2327.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 559.5 6.4e-05 2048 0.1 2112 199680 70.3022 28.321 940.939 837.93 1877.68 1877.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 559.5 6.4e-05 2048 0.1 2112 192000 70.4205 27.9811 755.119 825.425 1679.15 1679.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 559.5 6.4e-05 2048 0.1 2112 199680 69.5233 28.3771 1323.61 833.279 2254.99 2255.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 559.5 6.4e-05 2048 0.1 2112 196608 69.2032 27.9411 844.162 824.364 1765.87 1766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 559.5 6.4e-05 2048 0.1 2112 193536 68.9265 27.7176 726.592 817.235 1640.67 1640.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 559.5 6.4e-05 2048 0.1 2112 198400 70.2476 28.2542 1295.16 832.873 2226.73 2226.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 559.5 6.4e-05 2048 0.1 2112 192000 70.5777 27.9532 869.99 824.637 1793.35 1793.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 559.5 6.4e-05 2048 0.1 2112 192000 70.6621 28.0392 725.003 824.626 1648.52 1648.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 559.5 6.4e-05 2048 0.1 2112 200704 69.9531 28.352 1270.45 837.656 2206.61 2206.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 559.5 6.4e-05 2048 0.1 2112 193536 70.3749 28.0645 855.978 828.175 1782.78 1782.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 559.5 6.4e-05 2048 0.1 2112 193536 71.7074 28.3525 705.158 838.051 1643.47 1643.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 559.5 6.4e-05 2048 0.1 2112 199680 70.1753 28.4298 1240.89 835.31 2174.99 2175.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 559.5 6.4e-05 2048 0.1 2112 192000 70.3936 27.9428 856.067 824.438 1779.04 1779.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 559.5 6.4e-05 2048 0.1 2112 195840 71.1068 28.3508 720.273 835.383 1655.31 1655.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 559.5 6.4e-05 2048 0.1 2112 200704 69.7351 28.4833 1256.92 835.341 2190.68 2190.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 559.5 6.4e-05 2048 0.1 2112 196608 70.7501 28.2804 833.762 836.646 1769.62 1769.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 559.5 6.4e-05 2048 0.1 2112 196608 69.3248 27.9049 755.141 825.816 1678.38 1678.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 559.5 6.4e-05 2048 0.1 2120 198656 70.456 28.3136 957.268 837.835 1894.07 1894.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 559.5 6.4e-05 2048 0.1 2120 196608 70.7154 28.289 607.188 835.967 1542.36 1542.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 559.5 6.4e-05 2048 0.1 2120 198400 70.8019 28.5227 1081.81 837.936 2019.27 2019.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 559.5 6.4e-05 2048 0.1 2120 197120 70.9824 28.3996 690.342 838.548 1628.47 1628.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 559.5 6.4e-05 2048 0.1 2120 195840 71.1026 28.4418 562.812 835.397 1497.95 1498.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 559.5 6.4e-05 2048 0.1 2120 198144 70.7253 28.3177 998.86 844.517 1942.62 1942.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 559.5 6.4e-05 2048 0.1 2120 196608 70.3054 28.2349 653.701 832.28 1584.72 1584.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 559.5 6.4e-05 2048 0.1 2120 193536 70.6015 28.0328 528.955 829.282 1457.07 1457.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 559.5 6.4e-05 2048 0.1 2120 197120 71.0527 28.4262 1434.54 837.307 2371.52 2371.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 559.5 6.4e-05 2048 0.1 2120 197120 70.9042 28.3898 902.913 837.443 1839.86 1840.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 559.5 6.4e-05 2048 0.1 2120 193536 71.8527 28.3798 720.752 837.506 1658.69 1658.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 559.5 6.4e-05 2048 0.1 2120 196608 70.6862 28.2808 1330.35 835.139 2264.66 2264.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 559.5 6.4e-05 2048 0.1 2120 196608 70.7068 28.3224 843.2 835.887 1778.32 1778.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 559.5 6.4e-05 2048 0.1 2120 190464 70.756 27.9736 664.797 825.07 1588.79 1588.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 559.5 6.4e-05 2048 0.1 2120 195840 71.0628 28.3396 1360.36 834.464 2294.43 2294.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 559.5 6.4e-05 2048 0.1 2120 193536 70.6104 28.0138 875.638 828.489 1802.95 1803.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 559.5 6.4e-05 2048 0.1 2120 193536 71.6806 28.4283 771.135 834.889 1706.33 1706.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 559.5 6.4e-05 2048 0.1 2120 184320 71.1845 27.6628 654.178 816.635 1569.86 1570.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 559.5 6.4e-05 2048 0.1 2120 197120 70.9676 28.5422 1284.96 838.566 2223.24 2223.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 559.5 6.4e-05 2048 0.1 2120 194560 71.4679 28.3275 860.209 838.166 1798.36 1798.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 559.5 6.4e-05 2048 0.1 2120 192000 70.4222 27.9712 713.642 824.916 1637.15 1637.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 559.5 6.4e-05 2048 0.1 2120 184320 72.3449 28.0022 674.764 824.744 1600.06 1600.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 559.5 6.4e-05 2048 0.1 2120 196608 70.2802 28.1682 1204.05 833.202 2135.91 2136.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 559.5 6.4e-05 2048 0.1 2120 190464 70.7843 27.9409 833.075 824.393 1756.39 1756.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 559.5 6.4e-05 2048 0.1 2120 184320 71.1708 27.7033 666.137 816.641 1581.86 1582.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 559.5 6.4e-05 2048 0.1 2120 184320 72.3708 28.0592 627.108 824.815 1552.55 1552.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 559.5 6.4e-05 2048 0.1 2120 195200 71.1055 28.3932 1241.11 832.698 2173.51 2173.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 559.5 6.4e-05 2048 0.1 2120 192000 70.5548 27.9854 835.029 825.22 1759 1759.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 559.5 6.4e-05 2048 0.1 2120 192000 70.6354 27.9859 724.518 825.423 1648.76 1648.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 559.5 6.4e-05 2048 0.1 2120 192000 70.463 27.9368 664.999 825.847 1589.44 1589.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 559.5 6.4e-05 2048 0.1 2112 197632 70.7073 28.3238 1034.73 838.819 1972.78 1972.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 559.5 6.4e-05 2048 0.1 2112 196608 70.7049 28.3399 661.792 835.1 1596.14 1596.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 559.5 6.4e-05 2048 0.1 2112 193536 71.0206 28.2007 540.269 833.188 1472.88 1473.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 559.5 6.4e-05 2048 0.1 2112 197120 71.1711 28.3811 993.785 845.867 1939.41 1939.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 559.5 6.4e-05 2048 0.1 2112 197120 70.9672 28.3853 655.631 837.938 1593.12 1593.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 559.5 6.4e-05 2048 0.1 2112 195840 71.1176 28.3285 532.21 834.604 1466.46 1466.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 559.5 6.4e-05 2048 0.1 2112 196608 70.9704 28.3704 1390.87 837.266 2327.68 2327.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 559.5 6.4e-05 2048 0.1 2112 193536 71.0403 28.1895 861.646 833.183 1794.26 1794.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 559.5 6.4e-05 2048 0.1 2112 193536 70.5796 28.0084 695.064 828.52 1622.37 1622.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 559.5 6.4e-05 2048 0.1 2112 190464 70.7323 28.3215 579.629 825.295 1504.17 1504.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 559.5 6.4e-05 2048 0.1 2112 197120 71.0912 28.4444 1289.09 836.35 2225.17 2225.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 559.5 6.4e-05 2048 0.1 2112 197120 70.8857 28.3416 815.624 837.25 1752.3 1752.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 559.5 6.4e-05 2048 0.1 2112 193536 71.8571 28.4728 657.532 836.795 1594.85 1594.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 559.5 6.4e-05 2048 0.1 2112 193536 70.3926 27.9327 593.704 828.053 1520.28 1520.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 559.5 6.4e-05 2048 0.1 2112 196608 70.7051 28.3238 1243.4 835.854 2178.48 2178.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 559.5 6.4e-05 2048 0.1 2112 196608 70.7206 28.2726 805.964 836.021 1741.18 1741.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 559.5 6.4e-05 2048 0.1 2112 190464 70.7654 27.9122 650.945 824.525 1574.34 1574.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 559.5 6.4e-05 2048 0.1 2112 196608 70.7605 28.3221 592.505 836.434 1528.22 1528.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 559.5 6.4e-05 2048 0.1 2112 195840 71.0826 28.3341 1214.28 834.459 2148.35 2148.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 559.5 6.4e-05 2048 0.1 2112 193536 70.6099 28.0344 837.071 829.277 1765.19 1765.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 559.5 6.4e-05 2048 0.1 2112 193536 71.6472 28.3443 708.547 835.585 1644.32 1644.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 559.5 6.4e-05 2048 0.1 2112 184320 71.1827 27.7752 677.761 817.092 1594.01 1594.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 559.5 6.4e-05 2048 0.1 2112 197120 71.0198 28.345 1212.96 838.637 2151.16 2151.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 559.5 6.4e-05 2048 0.1 2112 194560 71.4867 28.3319 857.155 838.858 1796.03 1796.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 559.5 6.4e-05 2048 0.1 2112 192000 70.4322 27.948 699.25 824.636 1622.46 1622.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 559.5 6.4e-05 2048 0.1 2112 184320 72.3184 27.9042 627.548 825.458 1553.43 1553.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 559.5 6.4e-05 2048 0.1 2100 196608 71.0291 28.4285 1061.16 838.061 1998.88 1999.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 559.5 6.4e-05 2048 0.1 2100 194560 71.2076 28.2921 672.27 835.151 1607.11 1607.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 559.5 6.4e-05 2048 0.1 2100 193536 71.0396 28.2249 549.512 832.498 1481.47 1481.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 559.5 6.4e-05 2048 0.1 2100 197120 71.1018 28.4122 991.426 837.842 1928.98 1929.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 559.5 6.4e-05 2048 0.1 2100 197120 70.9796 28.3348 640.698 838.737 1578.95 1579.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 559.5 6.4e-05 2048 0.1 2100 195840 71.1414 28.3367 532.232 834.741 1466.65 1466.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 559.5 6.4e-05 2048 0.1 2100 194560 71.4644 28.3725 454.725 838.065 1392.82 1392.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 559.5 6.4e-05 2048 0.1 2100 196608 71.0009 28.3238 1357.65 837.113 2294.29 2294.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 559.5 6.4e-05 2048 0.1 2100 193536 71.0355 28.2071 833.732 833.096 1766.28 1766.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 559.5 6.4e-05 2048 0.1 2100 193536 70.5871 28.0187 680.42 836.635 1615.86 1616.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 559.5 6.4e-05 2048 0.1 2100 190464 70.794 27.9052 569.468 825.276 1493.65 1493.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 559.5 6.4e-05 2048 0.1 2100 195328 71.461 28.4329 1240.62 836.486 2177.19 2177.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 559.5 6.4e-05 2048 0.1 2100 193536 71.7051 28.3546 780.975 837.347 1718.58 1718.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 559.5 6.4e-05 2048 0.1 2100 193536 71.8092 28.364 639.005 837.608 1576.99 1577.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 559.5 6.4e-05 2048 0.1 2100 186368 72.1094 27.9882 556.169 828.142 1484.61 1484.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 559.5 6.4e-05 2048 0.1 2100 194560 71.2074 28.2856 1222 835.147 2156.84 2157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 559.5 6.4e-05 2048 0.1 2100 192512 71.6324 28.3047 781.672 835.328 1717.14 1717.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 559.5 6.4e-05 2048 0.1 2100 190464 70.7567 27.9018 656.878 824.62 1580.35 1580.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 559.5 6.4e-05 2048 0.1 2100 188416 72.8202 28.3173 571.912 835.8 1509.04 1509.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 559.5 6.4e-05 2048 0.1 2100 195840 71.0956 28.3509 1259.69 842.661 2202 2202.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 559.5 6.4e-05 2048 0.1 2100 193536 70.6079 28.0102 887.403 829.112 1815.33 1815.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 559.5 6.4e-05 2048 0.1 2100 193536 71.6699 28.3551 731.27 835.49 1666.98 1667.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 559.5 6.4e-05 2048 0.1 2100 184320 71.1798 27.678 664.018 816.467 1579.54 1579.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 559.5 6.4e-05 2048 0.1 2100 195840 71.0832 28.463 642.568 835.257 1577.58 1577.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 559.5 6.4e-05 2048 0.1 2100 197120 70.9809 28.3425 1228.81 838.634 2166.96 2167.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 559.5 6.4e-05 2048 0.1 2100 194560 71.4915 28.3398 838.116 838.725 1776.88 1777.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 559.5 6.4e-05 2048 0.1 2100 192000 70.4188 27.9532 700.295 825.316 1624.19 1624.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 559.5 6.4e-05 2048 0.1 2100 184320 72.2991 27.9327 621.816 824.848 1547.1 1547.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 559.5 6.4e-05 2048 0.1 2100 192000 70.4534 28.1425 623.256 825.794 1547.85 1548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 559.5 6.4e-05 2048 0.1 2100 198656 70.4372 28.3525 997.511 838.412 1934.91 1935.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 559.5 6.4e-05 2048 0.1 2100 196608 70.7172 28.3013 652.12 835.274 1586.61 1586.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 559.5 6.4e-05 2048 0.1 2100 196608 70.3018 28.2373 527.178 832.31 1458.23 1458.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 559.5 6.4e-05 2048 0.1 2100 196608 70.7184 28.3134 458.215 836.021 1393.46 1393.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 559.5 6.4e-05 2048 0.1 2100 198400 70.7966 28.3868 1386.34 838.634 2324.35 2324.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 559.5 6.4e-05 2048 0.1 2100 197120 70.9841 28.3259 857.485 838.755 1795.75 1795.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 559.5 6.4e-05 2048 0.1 2100 195840 71.1108 28.3322 693.712 834.735 1628.09 1628.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 559.5 6.4e-05 2048 0.1 2100 194560 71.4763 28.3589 584.694 839.029 1523.76 1523.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 559.5 6.4e-05 2048 0.1 2100 198144 70.6833 28.4096 1270.18 837.304 2206.78 2206.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 559.5 6.4e-05 2048 0.1 2100 196608 70.3178 28.1995 792.331 833.28 1724.34 1724.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 559.5 6.4e-05 2048 0.1 2100 193536 70.5973 28.0477 641.698 828.275 1568.82 1568.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 559.5 6.4e-05 2048 0.1 2100 190464 70.7691 27.9158 570.715 824.625 1494.22 1494.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 559.5 6.4e-05 2048 0.1 2100 192000 70.4377 27.9777 498.747 824.735 1422.09 1422.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 559.5 6.4e-05 2048 0.1 2100 198912 70.6973 28.3806 1217.32 837.301 2153.9 2154.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 559.5 6.4e-05 2048 0.1 2100 197120 70.8932 28.3404 769.275 837.274 1705.98 1706.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 559.5 6.4e-05 2048 0.1 2100 198912 70.6813 28.3872 650.188 836.818 1586.28 1586.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 559.5 6.4e-05 2048 0.1 2100 193536 70.3695 28.1526 557.013 827.909 1483.64 1483.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 559.5 6.4e-05 2048 0.1 2100 188160 70.5856 27.8949 479.833 817.895 1396.4 1396.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 559.5 6.4e-05 2048 0.1 2100 196608 70.6808 28.3567 1141.31 835.938 2076.49 2076.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 559.5 6.4e-05 2048 0.1 2100 196608 70.7234 28.2971 773.675 835.32 1708.21 1708.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 559.5 6.4e-05 2048 0.1 2100 190464 70.7793 27.9449 623.757 824.345 1547.02 1547.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 559.5 6.4e-05 2048 0.1 2100 196608 70.7661 28.4705 593.236 836.345 1529.01 1529.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 559.5 6.4e-05 2048 0.1 2100 184320 72.3259 27.9037 507.119 824.872 1432.42 1432.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 559.5 6.4e-05 2048 0.1 2112 199680 70.2747 28.3376 990.832 838.612 1928.25 1928.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 559.5 6.4e-05 2048 0.1 2112 198656 70.2452 28.418 636.55 835.137 1570.56 1570.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 559.5 6.4e-05 2048 0.1 2112 196608 70.3244 28.2235 520.201 833.258 1452.19 1452.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 559.5 6.4e-05 2048 0.1 2112 196608 70.7204 28.2747 449.678 836.116 1384.99 1385.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 559.5 6.4e-05 2048 0.1 2112 199680 70.5272 28.3782 1345.53 838.611 2283.24 2283.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 559.5 6.4e-05 2048 0.1 2112 199680 70.4358 28.3895 822.521 838.057 1759.6 1759.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 559.5 6.4e-05 2048 0.1 2112 195840 71.1429 28.323 664.804 835.403 1599.87 1600.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 559.5 6.4e-05 2048 0.1 2112 199680 70.3323 28.3391 582.619 838.741 1520.22 1520.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 559.5 6.4e-05 2048 0.1 2112 192000 70.5851 27.9552 512.507 825.279 1436.52 1436.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 559.5 6.4e-05 2048 0.1 2112 199680 70.2292 28.3692 1241.05 836.354 2176.2 2176.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 559.5 6.4e-05 2048 0.1 2112 193536 70.5965 28.0228 617.704 828.493 1545.01 1545.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 559.5 6.4e-05 2048 0.1 2112 190464 70.7644 27.9418 541.249 825.258 1465.41 1465.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 559.5 6.4e-05 2048 0.1 2112 192000 70.41 28.2451 480.604 824.648 1404.1 1404.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 559.5 6.4e-05 2048 0.1 2112 198912 70.6718 28.3601 1161.82 837.295 2098.35 2098.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 559.5 6.4e-05 2048 0.1 2112 197120 70.9033 28.3355 729.816 836.773 1666.02 1666.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 559.5 6.4e-05 2048 0.1 2112 198912 70.6814 28.4447 623.524 837.539 1560.38 1560.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 559.5 6.4e-05 2048 0.1 2112 193536 70.3584 27.9532 534.372 827.941 1460.82 1460.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 559.5 6.4e-05 2048 0.1 2112 188160 70.6356 27.7432 461.573 818.482 1378.63 1378.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 559.5 6.4e-05 2048 0.1 2112 198656 70.2724 28.2726 1141.84 835.777 2076.36 2076.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 559.5 6.4e-05 2048 0.1 2112 196608 70.7283 28.3355 757.627 835.3 1692.19 1692.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 559.5 6.4e-05 2048 0.1 2112 190464 70.7535 27.8982 608.061 825.303 1532.21 1532.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 559.5 6.4e-05 2048 0.1 2112 196608 70.7646 28.3033 576.76 835.625 1511.66 1511.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 559.5 6.4e-05 2048 0.1 2112 194560 69.8151 27.9442 526.578 825.518 1450.05 1450.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 559.5 6.4e-05 2048 0.1 2112 184320 72.3652 27.9548 472.98 825.807 1399.3 1399.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 559.5 6.4e-05 2048 0.1 2176 190976 72.5556 28.378 1152.59 837.766 2091.5 2091.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 559.5 6.4e-05 2048 0.1 2176 190464 72.3626 28.4752 1100.88 838.609 2040.52 2040.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 559.5 6.4e-05 2048 0.1 2176 188416 72.7571 28.3423 706.37 835.856 1643.52 1643.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 559.5 6.4e-05 2048 0.1 2176 187392 72.6035 28.1817 572.666 832.478 1506.12 1506.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 559.5 6.4e-05 2048 0.1 2176 188416 72.7821 28.2735 513.149 836.005 1450.41 1450.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 559.5 6.4e-05 2048 0.1 2176 189440 72.7511 28.4631 476.391 838.285 1416.08 1416.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 559.5 6.4e-05 2048 0.1 2176 184320 72.2669 27.9133 429.284 825.198 1354.86 1355.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 559.5 6.4e-05 2048 0.1 2176 186368 72.0892 27.9717 407.175 827.267 1334.7 1334.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 559.5 6.4e-05 2048 0.1 2176 188416 72.8047 28.2798 392.932 836.377 1330.59 1330.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 559.5 6.4e-05 2048 0.1 2100 193536 70.5098 28.0494 699.269 828.151 1626.18 1626.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 559.5 6.4e-05 2048 0.1 2112 193536 70.5199 27.9684 678.511 828.046 1605.25 1605.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 559.5 6.4e-05 2048 0.1 2100 188160 70.766 27.732 661.002 818.657 1578.36 1578.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 559.5 6.4e-05 2048 0.1 2112 188160 70.7658 27.8139 670.747 818.665 1588.19 1588.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 559.5 6.4e-05 2048 0.1 2112 200704 69.9403 28.2726 744.908 835.929 1679.25 1679.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 559.5 6.4e-05 2048 0.1 2112 184320 72.3393 27.9722 620.458 825.392 1546.35 1546.51
