abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c1908.blif
Line 7: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 8: Skipping line ".default_output_required 0.00 0.00 ".
Line 9: Skipping line ".default_input_drive 0.10 0.10 ".
Line 10: Skipping line ".default_output_load 2.00 ".
Line 11: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc1908                         :[0m i/o =   33/   25  lat =    0  nd =   288  edge =    689  area =758.00  delay =37.30  lev = 25
--------------- round 1 ---------------
seed = 932378467
[95380] is replaced by [95410] with estimated error 0
error = 0
area = 756
delay = 37.3
#gates = 289
output circuit result/c1908_1_0_756_37.3.blif
time = 2169415 us
--------------- round 2 ---------------
seed = 3902258365
[95450] is replaced by [95466] with estimated error 0
error = 0
area = 754
delay = 37.3
#gates = 288
output circuit result/c1908_2_0_754_37.3.blif
time = 4204068 us
--------------- round 3 ---------------
seed = 2943234355
[95292] is replaced by [95278] with estimated error 0
error = 0
area = 752
delay = 37.3
#gates = 287
output circuit result/c1908_3_0_752_37.3.blif
time = 6235403 us
--------------- round 4 ---------------
seed = 2380149681
[95158] is replaced by [95150] with estimated error 0
error = 0
area = 750
delay = 37.3
#gates = 286
output circuit result/c1908_4_0_750_37.3.blif
time = 8256219 us
--------------- round 5 ---------------
seed = 572632365
[95350] is replaced by [95364] with estimated error 0
error = 0
area = 748
delay = 37.3
#gates = 285
output circuit result/c1908_5_0_748_37.3.blif
time = 10270275 us
--------------- round 6 ---------------
seed = 3559624384
[96034] is replaced by [96028] with estimated error 0
error = 0
area = 746
delay = 37.3
#gates = 284
output circuit result/c1908_6_0_746_37.3.blif
time = 12271519 us
--------------- round 7 ---------------
seed = 1302867094
[96037] is replaced by [96028] with estimated error 0
error = 0
area = 744
delay = 37.3
#gates = 283
output circuit result/c1908_7_0_744_37.3.blif
time = 14271621 us
--------------- round 8 ---------------
seed = 2619325365
[95394] is replaced by [95484] with estimated error 0
error = 0
area = 742
delay = 37.3
#gates = 282
output circuit result/c1908_8_0_742_37.3.blif
time = 16250752 us
--------------- round 9 ---------------
seed = 1612647045
[96675] is replaced by [96830] with estimated error 0
error = 0
area = 741
delay = 37.3
#gates = 281
output circuit result/c1908_9_0_741_37.3.blif
time = 18228459 us
--------------- round 10 ---------------
seed = 128773758
[95140] is replaced by [96852] with estimated error 0.00015
error = 0.00015
area = 738
delay = 37.3
#gates = 280
output circuit result/c1908_10_0.00015_738_37.3.blif
time = 20189704 us
--------------- round 11 ---------------
seed = 1815189238
[95116] is replaced by one with estimated error 0.00119
error = 0.00119
area = 725
delay = 37.3
#gates = 276
output circuit result/c1908_11_0.00119_725_37.3.blif
time = 22144631 us
--------------- round 12 ---------------
seed = 3567656984
[95915] is replaced by [96028] with estimated error 0.0013
error = 0.0013
area = 722
delay = 37.3
#gates = 275
output circuit result/c1908_12_0.0013_722_37.3.blif
time = 24057935 us
--------------- round 13 ---------------
seed = 3688481900
G877 is replaced by zero with estimated error 0.00245
error = 0.00245
area = 715
delay = 37.3
#gates = 272
output circuit result/c1908_13_0.00245_715_37.3.blif
time = 25961252 us
--------------- round 14 ---------------
seed = 1156407415
[95163] is replaced by [95322] with estimated error 0.00265
error = 0.00265
area = 712
delay = 37.3
#gates = 271
output circuit result/c1908_14_0.00265_712_37.3.blif
time = 27836479 us
--------------- round 15 ---------------
seed = 3756934767
[96066] is replaced by G871 with estimated error 0.00735
error = 0.00735
area = 686
delay = 37.3
#gates = 263
output circuit result/c1908_15_0.00735_686_37.3.blif
time = 29708245 us
--------------- round 16 ---------------
seed = 2034210416
[96004] is replaced by one with estimated error 0.00885
error = 0.00885
area = 680
delay = 37.3
#gates = 261
output circuit result/c1908_16_0.00885_680_37.3.blif
time = 31489625 us
--------------- round 17 ---------------
seed = 3517256566
G24 is replaced by [95863] with inverter with estimated error 0.00921
error = 0.00921
area = 676
delay = 37.3
#gates = 260
output circuit result/c1908_17_0.00921_676_37.3.blif
time = 33221891 us
--------------- round 18 ---------------
seed = 3438082367
[95983] is replaced by one with estimated error 0.01042
error = 0.01042
area = 668
delay = 37.3
#gates = 257
output circuit result/c1908_18_0.01042_668_37.3.blif
time = 34943866 us
--------------- round 19 ---------------
seed = 114223270
G45 is replaced by [95856] with inverter with estimated error 0.01046
error = 0.01046
area = 664
delay = 37.3
#gates = 256
output circuit result/c1908_19_0.01046_664_37.3.blif
time = 36608687 us
--------------- round 20 ---------------
seed = 1960247328
G871 is replaced by zero with estimated error 0.01127
error = 0.01127
area = 660
delay = 37.3
#gates = 255
output circuit result/c1908_20_0.01127_660_37.3.blif
time = 38268398 us
--------------- round 21 ---------------
seed = 266500030
[96021] is replaced by one with estimated error 0.01297
error = 0.01297
area = 654
delay = 37.3
#gates = 253
output circuit result/c1908_21_0.01297_654_37.3.blif
time = 39923799 us
--------------- round 22 ---------------
seed = 423698501
G39 is replaced by [95925] with inverter with estimated error 0.01397
error = 0.01397
area = 650
delay = 37.3
#gates = 252
output circuit result/c1908_22_0.01397_650_37.3.blif
time = 41518352 us
--------------- round 23 ---------------
seed = 3256880852
[96008] is replaced by one with estimated error 0.01437
error = 0.01437
area = 644
delay = 37.3
#gates = 250
output circuit result/c1908_23_0.01437_644_37.3.blif
time = 43105613 us
--------------- round 24 ---------------
seed = 1745559407
G27 is replaced by [95854] with inverter with estimated error 0.01498
error = 0.01498
area = 640
delay = 37.3
#gates = 249
output circuit result/c1908_24_0.01498_640_37.3.blif
time = 44643932 us
--------------- round 25 ---------------
seed = 4009134584
[95970] is replaced by one with estimated error 0.01584
error = 0.01584
area = 634
delay = 37.3
#gates = 247
output circuit result/c1908_25_0.01584_634_37.3.blif
time = 46173330 us
--------------- round 26 ---------------
seed = 2648865992
G12 is replaced by [95862] with inverter with estimated error 0.01664
error = 0.01664
area = 630
delay = 37.3
#gates = 246
output circuit result/c1908_26_0.01664_630_37.3.blif
time = 47655690 us
--------------- round 27 ---------------
seed = 2896021661
[96025] is replaced by one with estimated error 0.01822
error = 0.01822
area = 621
delay = 37.3
#gates = 243
output circuit result/c1908_27_0.01822_621_37.3.blif
time = 49138080 us
--------------- round 28 ---------------
seed = 1046454173
G42 is replaced by [95908] with inverter with estimated error 0.01847
error = 0.01847
area = 617
delay = 37.3
#gates = 242
output circuit result/c1908_28_0.01847_617_37.3.blif
time = 50557533 us
--------------- round 29 ---------------
seed = 2583276085
[96739] is replaced by [96596] with estimated error 0.01908
error = 0.01908
area = 610
delay = 37.3
#gates = 239
output circuit result/c1908_29_0.01908_610_37.3.blif
time = 51968800 us
--------------- round 30 ---------------
seed = 440454726
[95987] is replaced by one with estimated error 0.01988
error = 0.01988
area = 606
delay = 37.3
#gates = 238
output circuit result/c1908_30_0.01988_606_37.3.blif
time = 53362785 us
--------------- round 31 ---------------
seed = 135085575
G48 is replaced by [95857] with inverter with estimated error 0.01961
error = 0.01961
area = 602
delay = 37.3
#gates = 237
output circuit result/c1908_31_0.01961_602_37.3.blif
time = 54714623 us
--------------- round 32 ---------------
seed = 1448821119
[95978] is replaced by one with estimated error 0.0222
error = 0.0222
area = 596
delay = 37.3
#gates = 235
output circuit result/c1908_32_0.0222_596_37.3.blif
time = 56060714 us
--------------- round 33 ---------------
seed = 1584702507
[96076] is replaced by zero with estimated error 0.0222
error = 0.0222
area = 592
delay = 37.3
#gates = 234
output circuit result/c1908_33_0.0222_592_37.3.blif
time = 57349637 us
--------------- round 34 ---------------
seed = 2343183924
G30 is replaced by [95855] with inverter with estimated error 0.02232
error = 0.02232
area = 588
delay = 37.3
#gates = 233
output circuit result/c1908_34_0.02232_588_37.3.blif
time = 58651272 us
--------------- round 35 ---------------
seed = 1272602088
[96000] is replaced by one with estimated error 0.02391
error = 0.02391
area = 579
delay = 37.3
#gates = 230
output circuit result/c1908_35_0.02391_579_37.3.blif
time = 59928758 us
--------------- round 36 ---------------
seed = 2538498917
G21 is replaced by [95867] with inverter with estimated error 0.02364
error = 0.02364
area = 575
delay = 37.3
#gates = 229
output circuit result/c1908_36_0.02364_575_37.3.blif
time = 61148553 us
--------------- round 37 ---------------
seed = 1887630529
[96093] is replaced by one with estimated error 0.02326
error = 0.02326
area = 572
delay = 37.3
#gates = 228
output circuit result/c1908_37_0.02326_572_37.3.blif
time = 62362871 us
--------------- round 38 ---------------
seed = 3705051892
[96489] is replaced by G425 with inverter with estimated error 0.02603
error = 0.02603
area = 560
delay = 34.4
#gates = 224
output circuit result/c1908_38_0.02603_560_34.4.blif
time = 63553543 us
--------------- round 39 ---------------
seed = 2782743714
[96087] is replaced by [96085] with estimated error 0.02605
error = 0.02605
area = 557
delay = 34.4
#gates = 223
output circuit result/c1908_39_0.02605_557_34.4.blif
time = 64679792 us
--------------- round 40 ---------------
seed = 160374225
[97000] is replaced by [96069] with estimated error 0.02639
error = 0.02639
area = 554
delay = 32.7
#gates = 222
output circuit result/c1908_40_0.02639_554_32.7.blif
time = 65793824 us
--------------- round 41 ---------------
seed = 1405526143
[96871] is replaced by [96069] with estimated error 0.02715
error = 0.02715
area = 553
delay = 32.7
#gates = 221
output circuit result/c1908_41_0.02715_553_32.7.blif
time = 66898400 us
--------------- round 42 ---------------
seed = 2858474396
[96080] is replaced by [96017] with inverter with estimated error 0.02693
error = 0.02693
area = 547
delay = 31.5
#gates = 220
output circuit result/c1908_42_0.02693_547_31.5.blif
time = 67994821 us
--------------- round 43 ---------------
seed = 3527093449
G33 is replaced by G131 with estimated error 0.0273
error = 0.0273
area = 538
delay = 31.5
#gates = 217
output circuit result/c1908_43_0.0273_538_31.5.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 69080026 us
--------------- round 44 ---------------
seed = 1033967319
[96101] is replaced by [96017] with estimated error 0.02786
error = 0.02786
area = 536
delay = 31.5
#gates = 216
output circuit result/c1908_44_0.02786_536_31.5.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 70118049 us
--------------- round 45 ---------------
seed = 1428540816
n359 is replaced by [97042] with estimated error 0.02752
error = 0.02752
area = 535
delay = 31.5
#gates = 215
output circuit result/c1908_45_0.02752_535_31.5.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 71136832 us
--------------- round 46 ---------------
seed = 65938539
[96017] is replaced by one with estimated error 0.02672
error = 0.02672
area = 526
delay = 31.5
#gates = 211
output circuit result/c1908_46_0.02672_526_31.5.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 72149691 us
--------------- round 47 ---------------
seed = 813125870
G36 is replaced by [95891] with inverter with estimated error 0.02808
error = 0.02808
area = 522
delay = 31.5
#gates = 210
output circuit result/c1908_47_0.02808_522_31.5.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 73074275 us
--------------- round 48 ---------------
seed = 111810741
G887 is replaced by [96858] with estimated error 0.02813
error = 0.02813
area = 519
delay = 31.5
#gates = 209
output circuit result/c1908_48_0.02813_519_31.5.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 73997674 us
--------------- round 49 ---------------
seed = 758764815
[97042] is replaced by zero with estimated error 0.0277
error = 0.0277
area = 518
delay = 31.5
#gates = 208
output circuit result/c1908_49_0.0277_518_31.5.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 74912530 us
--------------- round 50 ---------------
seed = 1794720824
[95954] is replaced by one with estimated error 0.02872
error = 0.02872
area = 511
delay = 31.5
#gates = 205
output circuit result/c1908_50_0.02872_511_31.5.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 75826221 us
--------------- round 51 ---------------
seed = 243693557
G3 is replaced by [95844] with inverter with estimated error 0.02893
error = 0.02893
area = 507
delay = 31.5
#gates = 204
output circuit result/c1908_51_0.02893_507_31.5.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 76686080 us
--------------- round 52 ---------------
seed = 3471057595
[96091] is replaced by one with estimated error 0.02918
error = 0.02918
area = 504
delay = 31.5
#gates = 203
output circuit result/c1908_52_0.02918_504_31.5.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 77540405 us
--------------- round 53 ---------------
seed = 3087937028
[96085] is replaced by [96089] with estimated error 0.02953
error = 0.02953
area = 501
delay = 31.5
#gates = 202
output circuit result/c1908_53_0.02953_501_31.5.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 78374690 us
--------------- round 54 ---------------
seed = 124237644
[96430] is replaced by [95866] with estimated error 0.02993
error = 0.02993
area = 499
delay = 31.5
#gates = 201
output circuit result/c1908_54_0.02993_499_31.5.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 79193766 us
--------------- round 55 ---------------
seed = 3197123778
[95996] is replaced by one with estimated error 0.02998
error = 0.02998
area = 495
delay = 31.5
#gates = 200
output circuit result/c1908_55_0.02998_495_31.5.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 79997054 us
--------------- round 56 ---------------
seed = 2923205648
exceed error bound
