Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct 19 03:34:56 2025
| Host         : DESKTOP-1B7BM48 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cordic_timing_summary_routed.rpt -pb cordic_timing_summary_routed.pb -rpx cordic_timing_summary_routed.rpx -warn_on_violation
| Design       : cordic
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 99 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.564        0.000                      0                  853        0.064        0.000                      0                  853        1.358        0.000                       0                   951  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
sys_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             0.564        0.000                      0                  853        0.064        0.000                      0                  853        1.358        0.000                       0                   951  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_y_eq_list_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_x_eq_list_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 1.613ns (51.146%)  route 1.541ns (48.854%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 8.557 - 4.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     0.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.906     0.906 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.205    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         1.811     5.109    CORDIC_PIPE[9].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X27Y48         FDCE                                         r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_y_eq_list_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDCE (Prop_fdce_C_Q)         0.223     5.332 f  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_y_eq_list_reg[0]/Q
                         net (fo=4, routed)           0.486     5.817    CORDIC_PIPE[9].u_cordic_stage/signal_cordic_shift_y[10][0]
    SLICE_X29Y52         LUT1 (Prop_lut1_I0_O)        0.053     5.870 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[7]_i_11__9/O
                         net (fo=1, routed)           0.190     6.060    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[7]_i_11__9_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.379     6.439 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[7]_i_10__8/CO[3]
                         net (fo=1, routed)           0.000     6.439    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[7]_i_10__8_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.492 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[11]_i_10__8/CO[3]
                         net (fo=1, routed)           0.000     6.492    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[11]_i_10__8_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.545 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]_i_10__8/CO[3]
                         net (fo=1, routed)           0.000     6.545    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]_i_10__8_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.711 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[19]_i_10__8/O[1]
                         net (fo=2, routed)           0.416     7.127    CORDIC_PIPE[9].u_cordic_stage/CORDIC_PIPE[10].u_cordic_stage/signal_cordic_stage_signed_y_mode00[14]
    SLICE_X30Y51         LUT5 (Prop_lut5_I4_O)        0.123     7.250 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[15]_i_7__9/O
                         net (fo=1, routed)           0.449     7.699    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[15]_i_7__9_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I1_O)        0.043     7.742 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[15]_i_3__8/O
                         net (fo=1, routed)           0.000     7.742    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[15]_i_3__8_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.937 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.937    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]_i_1__9_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.990 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[19]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.990    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[19]_i_1__9_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.043 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[23]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     8.043    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[23]_i_1__9_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.096 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[27]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     8.096    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[27]_i_1__9_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.262 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[31]_i_1__9/O[1]
                         net (fo=1, routed)           0.000     8.262    CORDIC_PIPE[10].u_cordic_stage/D[29]
    SLICE_X31Y59         FDCE                                         r  CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_x_eq_list_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    4.000     4.000 r  
    AD12                                              0.000     4.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     4.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.803     4.803 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           2.173     6.976    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.059 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         1.498     8.557    CORDIC_PIPE[10].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X31Y59         FDCE                                         r  CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_x_eq_list_reg[29]/C
                         clock pessimism              0.255     8.813    
                         clock uncertainty           -0.035     8.777    
    SLICE_X31Y59         FDCE (Setup_fdce_C_D)        0.049     8.826    CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_x_eq_list_reg[29]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_y_eq_list_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_x_eq_list_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 1.596ns (50.882%)  route 1.541ns (49.118%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 8.557 - 4.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     0.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.906     0.906 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.205    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         1.811     5.109    CORDIC_PIPE[9].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X27Y48         FDCE                                         r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_y_eq_list_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDCE (Prop_fdce_C_Q)         0.223     5.332 f  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_y_eq_list_reg[0]/Q
                         net (fo=4, routed)           0.486     5.817    CORDIC_PIPE[9].u_cordic_stage/signal_cordic_shift_y[10][0]
    SLICE_X29Y52         LUT1 (Prop_lut1_I0_O)        0.053     5.870 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[7]_i_11__9/O
                         net (fo=1, routed)           0.190     6.060    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[7]_i_11__9_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.379     6.439 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[7]_i_10__8/CO[3]
                         net (fo=1, routed)           0.000     6.439    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[7]_i_10__8_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.492 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[11]_i_10__8/CO[3]
                         net (fo=1, routed)           0.000     6.492    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[11]_i_10__8_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.545 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]_i_10__8/CO[3]
                         net (fo=1, routed)           0.000     6.545    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]_i_10__8_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.711 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[19]_i_10__8/O[1]
                         net (fo=2, routed)           0.416     7.127    CORDIC_PIPE[9].u_cordic_stage/CORDIC_PIPE[10].u_cordic_stage/signal_cordic_stage_signed_y_mode00[14]
    SLICE_X30Y51         LUT5 (Prop_lut5_I4_O)        0.123     7.250 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[15]_i_7__9/O
                         net (fo=1, routed)           0.449     7.699    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[15]_i_7__9_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I1_O)        0.043     7.742 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[15]_i_3__8/O
                         net (fo=1, routed)           0.000     7.742    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[15]_i_3__8_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.937 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.937    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]_i_1__9_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.990 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[19]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.990    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[19]_i_1__9_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.043 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[23]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     8.043    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[23]_i_1__9_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.096 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[27]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     8.096    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[27]_i_1__9_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.245 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[31]_i_1__9/O[3]
                         net (fo=1, routed)           0.000     8.245    CORDIC_PIPE[10].u_cordic_stage/D[31]
    SLICE_X31Y59         FDCE                                         r  CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_x_eq_list_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    4.000     4.000 r  
    AD12                                              0.000     4.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     4.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.803     4.803 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           2.173     6.976    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.059 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         1.498     8.557    CORDIC_PIPE[10].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X31Y59         FDCE                                         r  CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_x_eq_list_reg[31]/C
                         clock pessimism              0.255     8.813    
                         clock uncertainty           -0.035     8.777    
    SLICE_X31Y59         FDCE (Setup_fdce_C_D)        0.049     8.826    CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_x_eq_list_reg[31]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -8.245    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_y_eq_list_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            CORDIC_PIPE[5].u_cordic_stage/o_cordic_stage_x_eq_list_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 1.536ns (48.851%)  route 1.608ns (51.149%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.564ns = ( 8.564 - 4.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     0.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.906     0.906 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.205    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         1.816     5.114    CORDIC_PIPE[4].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X12Y47         FDCE                                         r  CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_y_eq_list_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.259     5.373 f  CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_y_eq_list_reg[0]/Q
                         net (fo=4, routed)           0.283     5.656    CORDIC_PIPE[4].u_cordic_stage/signal_cordic_shift_y[5][0]
    SLICE_X14Y46         LUT1 (Prop_lut1_I0_O)        0.043     5.699 r  CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list[7]_i_11__4/O
                         net (fo=1, routed)           0.387     6.086    CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list[7]_i_11__4_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     6.373 r  CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list_reg[7]_i_10__3/CO[3]
                         net (fo=1, routed)           0.000     6.373    CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list_reg[7]_i_10__3_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.426 r  CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list_reg[11]_i_10__3/CO[3]
                         net (fo=1, routed)           0.000     6.426    CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list_reg[11]_i_10__3_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.479 r  CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]_i_10__3/CO[3]
                         net (fo=1, routed)           0.000     6.479    CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]_i_10__3_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.532 r  CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list_reg[19]_i_10__3/CO[3]
                         net (fo=1, routed)           0.000     6.532    CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list_reg[19]_i_10__3_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.698 r  CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list_reg[23]_i_10__3/O[1]
                         net (fo=2, routed)           0.473     7.170    CORDIC_PIPE[4].u_cordic_stage/CORDIC_PIPE[5].u_cordic_stage/signal_cordic_stage_signed_y_mode00[18]
    SLICE_X16Y60         LUT5 (Prop_lut5_I4_O)        0.123     7.293 r  CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list[19]_i_7__4/O
                         net (fo=1, routed)           0.466     7.759    CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list[19]_i_7__4_n_0
    SLICE_X16Y54         LUT6 (Prop_lut6_I1_O)        0.043     7.802 r  CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list[19]_i_3__3/O
                         net (fo=1, routed)           0.000     7.802    CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list[19]_i_3__3_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     7.985 r  CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list_reg[19]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.985    CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list_reg[19]_i_1__4_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.039 r  CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list_reg[23]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.039    CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list_reg[23]_i_1__4_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.093 r  CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list_reg[27]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.093    CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list_reg[27]_i_1__4_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.258 r  CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list_reg[31]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     8.258    CORDIC_PIPE[5].u_cordic_stage/D[29]
    SLICE_X16Y57         FDCE                                         r  CORDIC_PIPE[5].u_cordic_stage/o_cordic_stage_x_eq_list_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    4.000     4.000 r  
    AD12                                              0.000     4.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     4.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.803     4.803 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           2.173     6.976    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.059 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         1.505     8.564    CORDIC_PIPE[5].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X16Y57         FDCE                                         r  CORDIC_PIPE[5].u_cordic_stage/o_cordic_stage_x_eq_list_reg[29]/C
                         clock pessimism              0.255     8.820    
                         clock uncertainty           -0.035     8.784    
    SLICE_X16Y57         FDCE (Setup_fdce_C_D)        0.076     8.860    CORDIC_PIPE[5].u_cordic_stage/o_cordic_stage_x_eq_list_reg[29]
  -------------------------------------------------------------------
                         required time                          8.860    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_y_eq_list_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            CORDIC_PIPE[5].u_cordic_stage/o_cordic_stage_x_eq_list_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 1.522ns (48.622%)  route 1.608ns (51.378%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.564ns = ( 8.564 - 4.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     0.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.906     0.906 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.205    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         1.816     5.114    CORDIC_PIPE[4].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X12Y47         FDCE                                         r  CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_y_eq_list_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.259     5.373 f  CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_y_eq_list_reg[0]/Q
                         net (fo=4, routed)           0.283     5.656    CORDIC_PIPE[4].u_cordic_stage/signal_cordic_shift_y[5][0]
    SLICE_X14Y46         LUT1 (Prop_lut1_I0_O)        0.043     5.699 r  CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list[7]_i_11__4/O
                         net (fo=1, routed)           0.387     6.086    CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list[7]_i_11__4_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     6.373 r  CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list_reg[7]_i_10__3/CO[3]
                         net (fo=1, routed)           0.000     6.373    CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list_reg[7]_i_10__3_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.426 r  CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list_reg[11]_i_10__3/CO[3]
                         net (fo=1, routed)           0.000     6.426    CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list_reg[11]_i_10__3_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.479 r  CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]_i_10__3/CO[3]
                         net (fo=1, routed)           0.000     6.479    CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]_i_10__3_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.532 r  CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list_reg[19]_i_10__3/CO[3]
                         net (fo=1, routed)           0.000     6.532    CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list_reg[19]_i_10__3_n_0
    SLICE_X17Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.698 r  CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list_reg[23]_i_10__3/O[1]
                         net (fo=2, routed)           0.473     7.170    CORDIC_PIPE[4].u_cordic_stage/CORDIC_PIPE[5].u_cordic_stage/signal_cordic_stage_signed_y_mode00[18]
    SLICE_X16Y60         LUT5 (Prop_lut5_I4_O)        0.123     7.293 r  CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list[19]_i_7__4/O
                         net (fo=1, routed)           0.466     7.759    CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list[19]_i_7__4_n_0
    SLICE_X16Y54         LUT6 (Prop_lut6_I1_O)        0.043     7.802 r  CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list[19]_i_3__3/O
                         net (fo=1, routed)           0.000     7.802    CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list[19]_i_3__3_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     7.985 r  CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list_reg[19]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     7.985    CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list_reg[19]_i_1__4_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.039 r  CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list_reg[23]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.039    CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list_reg[23]_i_1__4_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.093 r  CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list_reg[27]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.093    CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list_reg[27]_i_1__4_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.244 r  CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_x_eq_list_reg[31]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     8.244    CORDIC_PIPE[5].u_cordic_stage/D[31]
    SLICE_X16Y57         FDCE                                         r  CORDIC_PIPE[5].u_cordic_stage/o_cordic_stage_x_eq_list_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    4.000     4.000 r  
    AD12                                              0.000     4.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     4.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.803     4.803 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           2.173     6.976    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.059 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         1.505     8.564    CORDIC_PIPE[5].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X16Y57         FDCE                                         r  CORDIC_PIPE[5].u_cordic_stage/o_cordic_stage_x_eq_list_reg[31]/C
                         clock pessimism              0.255     8.820    
                         clock uncertainty           -0.035     8.784    
    SLICE_X16Y57         FDCE (Setup_fdce_C_D)        0.076     8.860    CORDIC_PIPE[5].u_cordic_stage/o_cordic_stage_x_eq_list_reg[31]
  -------------------------------------------------------------------
                         required time                          8.860    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_y_eq_list_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_x_eq_list_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 1.560ns (50.311%)  route 1.541ns (49.689%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 8.557 - 4.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     0.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.906     0.906 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.205    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         1.811     5.109    CORDIC_PIPE[9].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X27Y48         FDCE                                         r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_y_eq_list_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDCE (Prop_fdce_C_Q)         0.223     5.332 f  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_y_eq_list_reg[0]/Q
                         net (fo=4, routed)           0.486     5.817    CORDIC_PIPE[9].u_cordic_stage/signal_cordic_shift_y[10][0]
    SLICE_X29Y52         LUT1 (Prop_lut1_I0_O)        0.053     5.870 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[7]_i_11__9/O
                         net (fo=1, routed)           0.190     6.060    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[7]_i_11__9_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.379     6.439 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[7]_i_10__8/CO[3]
                         net (fo=1, routed)           0.000     6.439    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[7]_i_10__8_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.492 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[11]_i_10__8/CO[3]
                         net (fo=1, routed)           0.000     6.492    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[11]_i_10__8_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.545 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]_i_10__8/CO[3]
                         net (fo=1, routed)           0.000     6.545    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]_i_10__8_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.711 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[19]_i_10__8/O[1]
                         net (fo=2, routed)           0.416     7.127    CORDIC_PIPE[9].u_cordic_stage/CORDIC_PIPE[10].u_cordic_stage/signal_cordic_stage_signed_y_mode00[14]
    SLICE_X30Y51         LUT5 (Prop_lut5_I4_O)        0.123     7.250 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[15]_i_7__9/O
                         net (fo=1, routed)           0.449     7.699    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[15]_i_7__9_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I1_O)        0.043     7.742 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[15]_i_3__8/O
                         net (fo=1, routed)           0.000     7.742    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[15]_i_3__8_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.937 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.937    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]_i_1__9_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.990 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[19]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.990    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[19]_i_1__9_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.043 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[23]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     8.043    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[23]_i_1__9_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.209 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[27]_i_1__9/O[1]
                         net (fo=1, routed)           0.000     8.209    CORDIC_PIPE[10].u_cordic_stage/D[25]
    SLICE_X31Y58         FDCE                                         r  CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_x_eq_list_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    4.000     4.000 r  
    AD12                                              0.000     4.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     4.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.803     4.803 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           2.173     6.976    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.059 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         1.498     8.557    CORDIC_PIPE[10].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X31Y58         FDCE                                         r  CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_x_eq_list_reg[25]/C
                         clock pessimism              0.255     8.813    
                         clock uncertainty           -0.035     8.777    
    SLICE_X31Y58         FDCE (Setup_fdce_C_D)        0.049     8.826    CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_x_eq_list_reg[25]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -8.209    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_y_eq_list_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_x_eq_list_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 1.558ns (50.279%)  route 1.541ns (49.721%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 8.557 - 4.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     0.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.906     0.906 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.205    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         1.811     5.109    CORDIC_PIPE[9].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X27Y48         FDCE                                         r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_y_eq_list_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDCE (Prop_fdce_C_Q)         0.223     5.332 f  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_y_eq_list_reg[0]/Q
                         net (fo=4, routed)           0.486     5.817    CORDIC_PIPE[9].u_cordic_stage/signal_cordic_shift_y[10][0]
    SLICE_X29Y52         LUT1 (Prop_lut1_I0_O)        0.053     5.870 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[7]_i_11__9/O
                         net (fo=1, routed)           0.190     6.060    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[7]_i_11__9_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.379     6.439 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[7]_i_10__8/CO[3]
                         net (fo=1, routed)           0.000     6.439    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[7]_i_10__8_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.492 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[11]_i_10__8/CO[3]
                         net (fo=1, routed)           0.000     6.492    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[11]_i_10__8_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.545 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]_i_10__8/CO[3]
                         net (fo=1, routed)           0.000     6.545    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]_i_10__8_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.711 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[19]_i_10__8/O[1]
                         net (fo=2, routed)           0.416     7.127    CORDIC_PIPE[9].u_cordic_stage/CORDIC_PIPE[10].u_cordic_stage/signal_cordic_stage_signed_y_mode00[14]
    SLICE_X30Y51         LUT5 (Prop_lut5_I4_O)        0.123     7.250 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[15]_i_7__9/O
                         net (fo=1, routed)           0.449     7.699    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[15]_i_7__9_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I1_O)        0.043     7.742 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[15]_i_3__8/O
                         net (fo=1, routed)           0.000     7.742    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[15]_i_3__8_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.937 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.937    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]_i_1__9_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.990 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[19]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.990    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[19]_i_1__9_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.043 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[23]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     8.043    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[23]_i_1__9_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.096 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[27]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     8.096    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[27]_i_1__9_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.207 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[31]_i_1__9/O[0]
                         net (fo=1, routed)           0.000     8.207    CORDIC_PIPE[10].u_cordic_stage/D[28]
    SLICE_X31Y59         FDCE                                         r  CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_x_eq_list_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    4.000     4.000 r  
    AD12                                              0.000     4.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     4.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.803     4.803 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           2.173     6.976    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.059 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         1.498     8.557    CORDIC_PIPE[10].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X31Y59         FDCE                                         r  CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_x_eq_list_reg[28]/C
                         clock pessimism              0.255     8.813    
                         clock uncertainty           -0.035     8.777    
    SLICE_X31Y59         FDCE (Setup_fdce_C_D)        0.049     8.826    CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_x_eq_list_reg[28]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_y_eq_list_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_x_eq_list_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 1.558ns (50.279%)  route 1.541ns (49.721%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 8.557 - 4.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     0.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.906     0.906 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.205    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         1.811     5.109    CORDIC_PIPE[9].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X27Y48         FDCE                                         r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_y_eq_list_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDCE (Prop_fdce_C_Q)         0.223     5.332 f  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_y_eq_list_reg[0]/Q
                         net (fo=4, routed)           0.486     5.817    CORDIC_PIPE[9].u_cordic_stage/signal_cordic_shift_y[10][0]
    SLICE_X29Y52         LUT1 (Prop_lut1_I0_O)        0.053     5.870 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[7]_i_11__9/O
                         net (fo=1, routed)           0.190     6.060    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[7]_i_11__9_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.379     6.439 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[7]_i_10__8/CO[3]
                         net (fo=1, routed)           0.000     6.439    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[7]_i_10__8_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.492 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[11]_i_10__8/CO[3]
                         net (fo=1, routed)           0.000     6.492    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[11]_i_10__8_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.545 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]_i_10__8/CO[3]
                         net (fo=1, routed)           0.000     6.545    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]_i_10__8_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.711 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[19]_i_10__8/O[1]
                         net (fo=2, routed)           0.416     7.127    CORDIC_PIPE[9].u_cordic_stage/CORDIC_PIPE[10].u_cordic_stage/signal_cordic_stage_signed_y_mode00[14]
    SLICE_X30Y51         LUT5 (Prop_lut5_I4_O)        0.123     7.250 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[15]_i_7__9/O
                         net (fo=1, routed)           0.449     7.699    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[15]_i_7__9_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I1_O)        0.043     7.742 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[15]_i_3__8/O
                         net (fo=1, routed)           0.000     7.742    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[15]_i_3__8_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.937 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.937    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]_i_1__9_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.990 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[19]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.990    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[19]_i_1__9_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.043 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[23]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     8.043    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[23]_i_1__9_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.096 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[27]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     8.096    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[27]_i_1__9_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     8.207 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[31]_i_1__9/O[2]
                         net (fo=1, routed)           0.000     8.207    CORDIC_PIPE[10].u_cordic_stage/D[30]
    SLICE_X31Y59         FDCE                                         r  CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_x_eq_list_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    4.000     4.000 r  
    AD12                                              0.000     4.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     4.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.803     4.803 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           2.173     6.976    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.059 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         1.498     8.557    CORDIC_PIPE[10].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X31Y59         FDCE                                         r  CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_x_eq_list_reg[30]/C
                         clock pessimism              0.255     8.813    
                         clock uncertainty           -0.035     8.777    
    SLICE_X31Y59         FDCE (Setup_fdce_C_D)        0.049     8.826    CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_x_eq_list_reg[30]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_x_eq_list_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            CORDIC_PIPE[8].u_cordic_stage/o_cordic_stage_y_eq_list_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 1.511ns (48.921%)  route 1.578ns (51.079%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.560ns = ( 8.560 - 4.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     0.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.906     0.906 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.205    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         1.814     5.112    CORDIC_PIPE[7].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X23Y45         FDCE                                         r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_x_eq_list_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDCE (Prop_fdce_C_Q)         0.223     5.335 f  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_x_eq_list_reg[0]/Q
                         net (fo=4, routed)           0.458     5.793    CORDIC_PIPE[7].u_cordic_stage/signal_cordic_shift_x[8][0]
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.043     5.836 r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list[7]_i_11__7/O
                         net (fo=1, routed)           0.299     6.135    CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list[7]_i_11__7_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     6.422 r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[7]_i_10__7/CO[3]
                         net (fo=1, routed)           0.000     6.422    CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[7]_i_10__7_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.475 r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[11]_i_10__7/CO[3]
                         net (fo=1, routed)           0.000     6.475    CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[11]_i_10__7_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.528 r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[15]_i_10__7/CO[3]
                         net (fo=1, routed)           0.000     6.528    CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[15]_i_10__7_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.581 r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[19]_i_10__7/CO[3]
                         net (fo=1, routed)           0.000     6.581    CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[19]_i_10__7_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.634 r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[23]_i_10__7/CO[3]
                         net (fo=1, routed)           0.001     6.634    CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[23]_i_10__7_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.800 r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[27]_i_10__7/O[1]
                         net (fo=2, routed)           0.435     7.235    CORDIC_PIPE[7].u_cordic_stage/CORDIC_PIPE[8].u_cordic_stage/signal_cordic_stage_signed_x_mode00[22]
    SLICE_X25Y44         LUT5 (Prop_lut5_I2_O)        0.123     7.358 r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list[23]_i_7__7/O
                         net (fo=1, routed)           0.385     7.743    CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list[23]_i_7__7_n_0
    SLICE_X25Y50         LUT6 (Prop_lut6_I1_O)        0.043     7.786 r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list[23]_i_3__7/O
                         net (fo=1, routed)           0.000     7.786    CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list[23]_i_3__7_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.981 r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[23]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     7.981    CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[23]_i_1__7_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.034 r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[27]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     8.034    CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[27]_i_1__7_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.200 r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[31]_i_1__7/O[1]
                         net (fo=1, routed)           0.000     8.200    CORDIC_PIPE[8].u_cordic_stage/o_cordic_stage_y_eq_list_reg[30]_0[29]
    SLICE_X25Y52         FDCE                                         r  CORDIC_PIPE[8].u_cordic_stage/o_cordic_stage_y_eq_list_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    4.000     4.000 r  
    AD12                                              0.000     4.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     4.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.803     4.803 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           2.173     6.976    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.059 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         1.501     8.560    CORDIC_PIPE[8].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X25Y52         FDCE                                         r  CORDIC_PIPE[8].u_cordic_stage/o_cordic_stage_y_eq_list_reg[29]/C
                         clock pessimism              0.255     8.816    
                         clock uncertainty           -0.035     8.780    
    SLICE_X25Y52         FDCE (Setup_fdce_C_D)        0.049     8.829    CORDIC_PIPE[8].u_cordic_stage/o_cordic_stage_y_eq_list_reg[29]
  -------------------------------------------------------------------
                         required time                          8.829    
                         arrival time                          -8.200    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_y_eq_list_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_x_eq_list_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 1.543ns (50.037%)  route 1.541ns (49.963%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 8.557 - 4.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     0.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.906     0.906 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.205    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         1.811     5.109    CORDIC_PIPE[9].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X27Y48         FDCE                                         r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_y_eq_list_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDCE (Prop_fdce_C_Q)         0.223     5.332 f  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_y_eq_list_reg[0]/Q
                         net (fo=4, routed)           0.486     5.817    CORDIC_PIPE[9].u_cordic_stage/signal_cordic_shift_y[10][0]
    SLICE_X29Y52         LUT1 (Prop_lut1_I0_O)        0.053     5.870 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[7]_i_11__9/O
                         net (fo=1, routed)           0.190     6.060    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[7]_i_11__9_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.379     6.439 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[7]_i_10__8/CO[3]
                         net (fo=1, routed)           0.000     6.439    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[7]_i_10__8_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.492 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[11]_i_10__8/CO[3]
                         net (fo=1, routed)           0.000     6.492    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[11]_i_10__8_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.545 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]_i_10__8/CO[3]
                         net (fo=1, routed)           0.000     6.545    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]_i_10__8_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.711 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[19]_i_10__8/O[1]
                         net (fo=2, routed)           0.416     7.127    CORDIC_PIPE[9].u_cordic_stage/CORDIC_PIPE[10].u_cordic_stage/signal_cordic_stage_signed_y_mode00[14]
    SLICE_X30Y51         LUT5 (Prop_lut5_I4_O)        0.123     7.250 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[15]_i_7__9/O
                         net (fo=1, routed)           0.449     7.699    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[15]_i_7__9_n_0
    SLICE_X31Y55         LUT6 (Prop_lut6_I1_O)        0.043     7.742 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[15]_i_3__8/O
                         net (fo=1, routed)           0.000     7.742    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list[15]_i_3__8_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.937 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.937    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]_i_1__9_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.990 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[19]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     7.990    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[19]_i_1__9_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.043 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[23]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     8.043    CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[23]_i_1__9_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.192 r  CORDIC_PIPE[9].u_cordic_stage/o_cordic_stage_x_eq_list_reg[27]_i_1__9/O[3]
                         net (fo=1, routed)           0.000     8.192    CORDIC_PIPE[10].u_cordic_stage/D[27]
    SLICE_X31Y58         FDCE                                         r  CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_x_eq_list_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    4.000     4.000 r  
    AD12                                              0.000     4.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     4.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.803     4.803 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           2.173     6.976    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.059 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         1.498     8.557    CORDIC_PIPE[10].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X31Y58         FDCE                                         r  CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_x_eq_list_reg[27]/C
                         clock pessimism              0.255     8.813    
                         clock uncertainty           -0.035     8.777    
    SLICE_X31Y58         FDCE (Setup_fdce_C_D)        0.049     8.826    CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_x_eq_list_reg[27]
  -------------------------------------------------------------------
                         required time                          8.826    
                         arrival time                          -8.192    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_x_eq_list_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            CORDIC_PIPE[8].u_cordic_stage/o_cordic_stage_y_eq_list_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (sys_clk rise@4.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 1.494ns (48.638%)  route 1.578ns (51.362%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.560ns = ( 8.560 - 4.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     0.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.906     0.906 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.205    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         1.814     5.112    CORDIC_PIPE[7].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X23Y45         FDCE                                         r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_x_eq_list_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDCE (Prop_fdce_C_Q)         0.223     5.335 f  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_x_eq_list_reg[0]/Q
                         net (fo=4, routed)           0.458     5.793    CORDIC_PIPE[7].u_cordic_stage/signal_cordic_shift_x[8][0]
    SLICE_X28Y45         LUT1 (Prop_lut1_I0_O)        0.043     5.836 r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list[7]_i_11__7/O
                         net (fo=1, routed)           0.299     6.135    CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list[7]_i_11__7_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     6.422 r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[7]_i_10__7/CO[3]
                         net (fo=1, routed)           0.000     6.422    CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[7]_i_10__7_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.475 r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[11]_i_10__7/CO[3]
                         net (fo=1, routed)           0.000     6.475    CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[11]_i_10__7_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.528 r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[15]_i_10__7/CO[3]
                         net (fo=1, routed)           0.000     6.528    CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[15]_i_10__7_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.581 r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[19]_i_10__7/CO[3]
                         net (fo=1, routed)           0.000     6.581    CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[19]_i_10__7_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.634 r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[23]_i_10__7/CO[3]
                         net (fo=1, routed)           0.001     6.634    CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[23]_i_10__7_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.800 r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[27]_i_10__7/O[1]
                         net (fo=2, routed)           0.435     7.235    CORDIC_PIPE[7].u_cordic_stage/CORDIC_PIPE[8].u_cordic_stage/signal_cordic_stage_signed_x_mode00[22]
    SLICE_X25Y44         LUT5 (Prop_lut5_I2_O)        0.123     7.358 r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list[23]_i_7__7/O
                         net (fo=1, routed)           0.385     7.743    CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list[23]_i_7__7_n_0
    SLICE_X25Y50         LUT6 (Prop_lut6_I1_O)        0.043     7.786 r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list[23]_i_3__7/O
                         net (fo=1, routed)           0.000     7.786    CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list[23]_i_3__7_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.981 r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[23]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     7.981    CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[23]_i_1__7_n_0
    SLICE_X25Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.034 r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[27]_i_1__7/CO[3]
                         net (fo=1, routed)           0.000     8.034    CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[27]_i_1__7_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.183 r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[31]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     8.183    CORDIC_PIPE[8].u_cordic_stage/o_cordic_stage_y_eq_list_reg[30]_0[31]
    SLICE_X25Y52         FDCE                                         r  CORDIC_PIPE[8].u_cordic_stage/o_cordic_stage_y_eq_list_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    4.000     4.000 r  
    AD12                                              0.000     4.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     4.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.803     4.803 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           2.173     6.976    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.059 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         1.501     8.560    CORDIC_PIPE[8].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X25Y52         FDCE                                         r  CORDIC_PIPE[8].u_cordic_stage/o_cordic_stage_y_eq_list_reg[31]/C
                         clock pessimism              0.255     8.816    
                         clock uncertainty           -0.035     8.780    
    SLICE_X25Y52         FDCE (Setup_fdce_C_D)        0.049     8.829    CORDIC_PIPE[8].u_cordic_stage/o_cordic_stage_y_eq_list_reg[31]
  -------------------------------------------------------------------
                         required time                          8.829    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  0.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_y_eq_list_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.193ns (45.901%)  route 0.227ns (54.099%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     0.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.388     0.388 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.471    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         0.694     2.191    CORDIC_PIPE[6].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X20Y55         FDCE                                         r  CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_y_eq_list_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDCE (Prop_fdce_C_Q)         0.118     2.309 r  CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_y_eq_list_reg[13]/Q
                         net (fo=5, routed)           0.227     2.537    CORDIC_PIPE[6].u_cordic_stage/signal_cordic_shift_y[7][13]
    SLICE_X22Y48         LUT6 (Prop_lut6_I0_O)        0.028     2.565 r  CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_y_eq_list[15]_i_4__6/O
                         net (fo=1, routed)           0.000     2.565    CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_y_eq_list[15]_i_4__6_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     2.612 r  CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_y_eq_list_reg[15]_i_1__6/O[1]
                         net (fo=1, routed)           0.000     2.612    CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[30]_0[13]
    SLICE_X22Y48         FDCE                                         r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     0.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.470     0.470 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.624    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         1.006     2.660    CORDIC_PIPE[7].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X22Y48         FDCE                                         r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[13]/C
                         clock pessimism             -0.204     2.455    
    SLICE_X22Y48         FDCE (Hold_fdce_C_D)         0.092     2.547    CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 CORDIC_PIPE[3].u_cordic_stage/o_cordic_stage_y_eq_list_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_y_eq_list_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.178ns (41.643%)  route 0.249ns (58.357%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     0.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.388     0.388 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.471    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         0.696     2.193    CORDIC_PIPE[3].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X11Y54         FDCE                                         r  CORDIC_PIPE[3].u_cordic_stage/o_cordic_stage_y_eq_list_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDCE (Prop_fdce_C_Q)         0.100     2.293 r  CORDIC_PIPE[3].u_cordic_stage/o_cordic_stage_y_eq_list_reg[8]/Q
                         net (fo=5, routed)           0.249     2.543    CORDIC_PIPE[3].u_cordic_stage/signal_cordic_shift_y[4][8]
    SLICE_X12Y49         LUT6 (Prop_lut6_I0_O)        0.028     2.571 r  CORDIC_PIPE[3].u_cordic_stage/o_cordic_stage_y_eq_list[11]_i_5__3/O
                         net (fo=1, routed)           0.000     2.571    CORDIC_PIPE[3].u_cordic_stage/o_cordic_stage_y_eq_list[11]_i_5__3_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     2.621 r  CORDIC_PIPE[3].u_cordic_stage/o_cordic_stage_y_eq_list_reg[11]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     2.621    CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_y_eq_list_reg[30]_0[8]
    SLICE_X12Y49         FDCE                                         r  CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_y_eq_list_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     0.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.470     0.470 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.624    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         1.009     2.663    CORDIC_PIPE[4].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X12Y49         FDCE                                         r  CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_y_eq_list_reg[8]/C
                         clock pessimism             -0.204     2.458    
    SLICE_X12Y49         FDCE (Hold_fdce_C_D)         0.092     2.550    CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_y_eq_list_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 CORDIC_PIPE[3].u_cordic_stage/o_cordic_stage_y_eq_list_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_y_eq_list_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.205ns (45.110%)  route 0.249ns (54.890%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     0.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.388     0.388 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.471    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         0.696     2.193    CORDIC_PIPE[3].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X11Y54         FDCE                                         r  CORDIC_PIPE[3].u_cordic_stage/o_cordic_stage_y_eq_list_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDCE (Prop_fdce_C_Q)         0.100     2.293 r  CORDIC_PIPE[3].u_cordic_stage/o_cordic_stage_y_eq_list_reg[8]/Q
                         net (fo=5, routed)           0.249     2.543    CORDIC_PIPE[3].u_cordic_stage/signal_cordic_shift_y[4][8]
    SLICE_X12Y49         LUT6 (Prop_lut6_I0_O)        0.028     2.571 r  CORDIC_PIPE[3].u_cordic_stage/o_cordic_stage_y_eq_list[11]_i_5__3/O
                         net (fo=1, routed)           0.000     2.571    CORDIC_PIPE[3].u_cordic_stage/o_cordic_stage_y_eq_list[11]_i_5__3_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.077     2.648 r  CORDIC_PIPE[3].u_cordic_stage/o_cordic_stage_y_eq_list_reg[11]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     2.648    CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_y_eq_list_reg[30]_0[9]
    SLICE_X12Y49         FDCE                                         r  CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_y_eq_list_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     0.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.470     0.470 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.624    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         1.009     2.663    CORDIC_PIPE[4].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X12Y49         FDCE                                         r  CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_y_eq_list_reg[9]/C
                         clock pessimism             -0.204     2.458    
    SLICE_X12Y49         FDCE (Hold_fdce_C_D)         0.092     2.550    CORDIC_PIPE[4].u_cordic_stage/o_cordic_stage_y_eq_list_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_y_eq_list_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.192ns (41.827%)  route 0.267ns (58.173%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     0.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.388     0.388 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.471    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         0.694     2.191    CORDIC_PIPE[6].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X20Y54         FDCE                                         r  CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_y_eq_list_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDCE (Prop_fdce_C_Q)         0.118     2.309 r  CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_y_eq_list_reg[11]/Q
                         net (fo=5, routed)           0.267     2.576    CORDIC_PIPE[6].u_cordic_stage/signal_cordic_shift_y[7][11]
    SLICE_X22Y47         LUT6 (Prop_lut6_I0_O)        0.028     2.604 r  CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_y_eq_list[11]_i_2__6/O
                         net (fo=1, routed)           0.000     2.604    CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_y_eq_list[11]_i_2__6_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.650 r  CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_y_eq_list_reg[11]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     2.650    CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[30]_0[11]
    SLICE_X22Y47         FDCE                                         r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     0.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.470     0.470 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.624    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         1.006     2.660    CORDIC_PIPE[7].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X22Y47         FDCE                                         r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[11]/C
                         clock pessimism             -0.204     2.455    
    SLICE_X22Y47         FDCE (Hold_fdce_C_D)         0.092     2.547    CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_x_eq_list_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_x_eq_list_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.219ns (50.014%)  route 0.219ns (49.986%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     0.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.388     0.388 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.471    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         0.696     2.193    CORDIC_PIPE[6].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X19Y51         FDCE                                         r  CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_x_eq_list_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y51         FDCE (Prop_fdce_C_Q)         0.100     2.293 r  CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_x_eq_list_reg[13]/Q
                         net (fo=5, routed)           0.219     2.512    CORDIC_PIPE[6].u_cordic_stage/signal_cordic_shift_x[7][13]
    SLICE_X23Y48         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.119     2.631 r  CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]_i_1__6/O[2]
                         net (fo=1, routed)           0.000     2.631    CORDIC_PIPE[7].u_cordic_stage/D[14]
    SLICE_X23Y48         FDCE                                         r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_x_eq_list_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     0.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.470     0.470 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.624    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         1.006     2.660    CORDIC_PIPE[7].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X23Y48         FDCE                                         r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_x_eq_list_reg[14]/C
                         clock pessimism             -0.204     2.455    
    SLICE_X23Y48         FDCE (Hold_fdce_C_D)         0.071     2.526    CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_x_eq_list_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_x_eq_list_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_x_eq_list_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.219ns (49.590%)  route 0.223ns (50.410%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     0.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.388     0.388 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.471    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         0.696     2.193    CORDIC_PIPE[6].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X19Y50         FDCE                                         r  CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_x_eq_list_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDCE (Prop_fdce_C_Q)         0.100     2.293 r  CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_x_eq_list_reg[9]/Q
                         net (fo=5, routed)           0.223     2.516    CORDIC_PIPE[6].u_cordic_stage/signal_cordic_shift_x[7][9]
    SLICE_X23Y47         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.119     2.635 r  CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_x_eq_list_reg[11]_i_1__6/O[2]
                         net (fo=1, routed)           0.000     2.635    CORDIC_PIPE[7].u_cordic_stage/D[10]
    SLICE_X23Y47         FDCE                                         r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_x_eq_list_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     0.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.470     0.470 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.624    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         1.006     2.660    CORDIC_PIPE[7].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X23Y47         FDCE                                         r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_x_eq_list_reg[10]/C
                         clock pessimism             -0.204     2.455    
    SLICE_X23Y47         FDCE (Hold_fdce_C_D)         0.071     2.526    CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_x_eq_list_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_y_eq_list_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.192ns (41.207%)  route 0.274ns (58.793%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     0.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.388     0.388 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.471    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         0.694     2.191    CORDIC_PIPE[6].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X20Y55         FDCE                                         r  CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_y_eq_list_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDCE (Prop_fdce_C_Q)         0.118     2.309 r  CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_y_eq_list_reg[15]/Q
                         net (fo=5, routed)           0.274     2.583    CORDIC_PIPE[6].u_cordic_stage/signal_cordic_shift_y[7][15]
    SLICE_X22Y48         LUT6 (Prop_lut6_I0_O)        0.028     2.611 r  CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_y_eq_list[15]_i_2__6/O
                         net (fo=1, routed)           0.000     2.611    CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_y_eq_list[15]_i_2__6_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.657 r  CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_y_eq_list_reg[15]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     2.657    CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[30]_0[15]
    SLICE_X22Y48         FDCE                                         r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     0.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.470     0.470 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.624    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         1.006     2.660    CORDIC_PIPE[7].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X22Y48         FDCE                                         r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[15]/C
                         clock pessimism             -0.204     2.455    
    SLICE_X22Y48         FDCE (Hold_fdce_C_D)         0.092     2.547    CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_y_eq_list_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_x_eq_list_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.233ns (51.563%)  route 0.219ns (48.437%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     0.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.388     0.388 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.471    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         0.696     2.193    CORDIC_PIPE[6].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X19Y51         FDCE                                         r  CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_x_eq_list_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y51         FDCE (Prop_fdce_C_Q)         0.100     2.293 r  CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_x_eq_list_reg[13]/Q
                         net (fo=5, routed)           0.219     2.512    CORDIC_PIPE[6].u_cordic_stage/signal_cordic_shift_x[7][13]
    SLICE_X23Y48         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.133     2.645 r  CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     2.645    CORDIC_PIPE[7].u_cordic_stage/D[15]
    SLICE_X23Y48         FDCE                                         r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     0.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.470     0.470 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.624    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         1.006     2.660    CORDIC_PIPE[7].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X23Y48         FDCE                                         r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]/C
                         clock pessimism             -0.204     2.455    
    SLICE_X23Y48         FDCE (Hold_fdce_C_D)         0.071     2.526    CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_x_eq_list_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_x_eq_list_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            CORDIC_PIPE[8].u_cordic_stage/o_cordic_stage_x_eq_list_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.177ns (39.098%)  route 0.276ns (60.902%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     0.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.388     0.388 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.471    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         0.694     2.191    CORDIC_PIPE[7].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X23Y50         FDCE                                         r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_x_eq_list_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDCE (Prop_fdce_C_Q)         0.100     2.291 r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_x_eq_list_reg[21]/Q
                         net (fo=5, routed)           0.276     2.567    CORDIC_PIPE[7].u_cordic_stage/signal_cordic_shift_x[8][21]
    SLICE_X26Y49         LUT6 (Prop_lut6_I0_O)        0.028     2.595 r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_x_eq_list[23]_i_4__6/O
                         net (fo=1, routed)           0.000     2.595    CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_x_eq_list[23]_i_4__6_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.644 r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_x_eq_list_reg[23]_i_1__7/O[1]
                         net (fo=1, routed)           0.000     2.644    CORDIC_PIPE[8].u_cordic_stage/D[21]
    SLICE_X26Y49         FDCE                                         r  CORDIC_PIPE[8].u_cordic_stage/o_cordic_stage_x_eq_list_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     0.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.470     0.470 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.624    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         1.003     2.657    CORDIC_PIPE[8].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X26Y49         FDCE                                         r  CORDIC_PIPE[8].u_cordic_stage/o_cordic_stage_x_eq_list_reg[21]/C
                         clock pessimism             -0.204     2.452    
    SLICE_X26Y49         FDCE (Hold_fdce_C_D)         0.071     2.523    CORDIC_PIPE[8].u_cordic_stage/o_cordic_stage_x_eq_list_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_x_eq_list_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_x_eq_list_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.233ns (51.139%)  route 0.223ns (48.861%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     0.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.388     0.388 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.471    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         0.696     2.193    CORDIC_PIPE[6].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X19Y50         FDCE                                         r  CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_x_eq_list_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDCE (Prop_fdce_C_Q)         0.100     2.293 r  CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_x_eq_list_reg[9]/Q
                         net (fo=5, routed)           0.223     2.516    CORDIC_PIPE[6].u_cordic_stage/signal_cordic_shift_x[7][9]
    SLICE_X23Y47         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.133     2.649 r  CORDIC_PIPE[6].u_cordic_stage/o_cordic_stage_x_eq_list_reg[11]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     2.649    CORDIC_PIPE[7].u_cordic_stage/D[11]
    SLICE_X23Y47         FDCE                                         r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_x_eq_list_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_cordic_clk (IN)
                         net (fo=0)                   0.000     0.000    i_cordic_clk
    AD12                 IBUF (Prop_ibuf_I_O)         0.470     0.470 r  i_cordic_clk_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.624    i_cordic_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  i_cordic_clk_IBUF_BUFG_inst/O
                         net (fo=950, routed)         1.006     2.660    CORDIC_PIPE[7].u_cordic_stage/i_cordic_clk_IBUF_BUFG
    SLICE_X23Y47         FDCE                                         r  CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_x_eq_list_reg[11]/C
                         clock pessimism             -0.204     2.455    
    SLICE_X23Y47         FDCE (Hold_fdce_C_D)         0.071     2.526    CORDIC_PIPE[7].u_cordic_stage/o_cordic_stage_x_eq_list_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_cordic_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         4.000       2.592      BUFGCTRL_X0Y0  i_cordic_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            0.750         4.000       3.250      SLICE_X11Y41   CORDIC_PIPE[12].u_cordic_stage/o_cordic_stage_z_eq_list_reg[12]/C
Min Period        n/a     FDCE/C      n/a            0.750         4.000       3.250      SLICE_X11Y44   CORDIC_PIPE[12].u_cordic_stage/o_cordic_stage_z_eq_list_reg[14]/C
Min Period        n/a     FDCE/C      n/a            0.750         4.000       3.250      SLICE_X11Y44   CORDIC_PIPE[12].u_cordic_stage/o_cordic_stage_z_eq_list_reg[16]/C
Min Period        n/a     FDCE/C      n/a            0.750         4.000       3.250      SLICE_X11Y44   CORDIC_PIPE[12].u_cordic_stage/o_cordic_stage_z_eq_list_reg[18]/C
Min Period        n/a     FDCE/C      n/a            0.750         4.000       3.250      SLICE_X9Y43    CORDIC_PIPE[12].u_cordic_stage/o_cordic_stage_z_eq_list_reg[20]/C
Min Period        n/a     FDCE/C      n/a            0.750         4.000       3.250      SLICE_X11Y45   CORDIC_PIPE[12].u_cordic_stage/o_cordic_stage_z_eq_list_reg[22]/C
Min Period        n/a     FDCE/C      n/a            0.750         4.000       3.250      SLICE_X8Y45    CORDIC_PIPE[12].u_cordic_stage/o_cordic_stage_z_eq_list_reg[24]/C
Min Period        n/a     FDCE/C      n/a            0.750         4.000       3.250      SLICE_X12Y46   CORDIC_PIPE[12].u_cordic_stage/o_cordic_stage_z_eq_list_reg[26]/C
Min Period        n/a     FDCE/C      n/a            0.750         4.000       3.250      SLICE_X11Y45   CORDIC_PIPE[12].u_cordic_stage/o_cordic_stage_z_eq_list_reg[28]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         2.000       1.358      SLICE_X6Y45    CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_z_eq_list_reg[22]_srl11_CORDIC_PIPE_c_9/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         2.000       1.358      SLICE_X6Y45    CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_z_eq_list_reg[23]_srl11_CORDIC_PIPE_c_9/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         2.000       1.358      SLICE_X6Y45    CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_z_eq_list_reg[24]_srl11_CORDIC_PIPE_c_9/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         2.000       1.358      SLICE_X6Y45    CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_z_eq_list_reg[28]_srl11_CORDIC_PIPE_c_9/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         2.000       1.358      SLICE_X10Y47   CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_z_eq_list_reg[30]_srl11_CORDIC_PIPE_c_9/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         2.000       1.358      SLICE_X10Y39   CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_z_eq_list_reg[0]_srl11_CORDIC_PIPE_c_9/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         2.000       1.358      SLICE_X10Y43   CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_z_eq_list_reg[17]_srl11_CORDIC_PIPE_c_9/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         2.000       1.358      SLICE_X8Y39    CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_z_eq_list_reg[19]_srl11_CORDIC_PIPE_c_9/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         2.000       1.358      SLICE_X10Y39   CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_z_eq_list_reg[1]_srl11_CORDIC_PIPE_c_9/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         2.000       1.358      SLICE_X8Y39    CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_z_eq_list_reg[20]_srl11_CORDIC_PIPE_c_9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.642         2.000       1.358      SLICE_X8Y39    CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_z_eq_list_reg[19]_srl11_CORDIC_PIPE_c_9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.642         2.000       1.358      SLICE_X8Y39    CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_z_eq_list_reg[20]_srl11_CORDIC_PIPE_c_9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.642         2.000       1.358      SLICE_X6Y45    CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_z_eq_list_reg[22]_srl11_CORDIC_PIPE_c_9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.642         2.000       1.358      SLICE_X6Y45    CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_z_eq_list_reg[23]_srl11_CORDIC_PIPE_c_9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.642         2.000       1.358      SLICE_X6Y45    CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_z_eq_list_reg[24]_srl11_CORDIC_PIPE_c_9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.642         2.000       1.358      SLICE_X6Y45    CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_z_eq_list_reg[28]_srl11_CORDIC_PIPE_c_9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.642         2.000       1.358      SLICE_X8Y39    CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_z_eq_list_reg[7]_srl11_CORDIC_PIPE_c_9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.642         2.000       1.358      SLICE_X8Y39    CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_z_eq_list_reg[9]_srl11_CORDIC_PIPE_c_9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.642         2.000       1.358      SLICE_X10Y39   CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_z_eq_list_reg[0]_srl11_CORDIC_PIPE_c_9/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.642         2.000       1.358      SLICE_X10Y40   CORDIC_PIPE[10].u_cordic_stage/o_cordic_stage_z_eq_list_reg[10]_srl11_CORDIC_PIPE_c_9/CLK



