[general]
   block=vlib/design/skid_buff
;

[path]
   vlib/design/base_reg=project
;

[rtl]
   design:
      top=skid_buff
   child:
      vlib/design/base_reg=rtl
   file:
      rtl/skid_buff.v
;
