<tr>

<td>[C7]</td>

<td>Jing Li, Swaroop Ghosh and Kaushik Roy,

&ldquo; A generic and reconfigurable test paradigm using low-cost integrated poly-Si TFTs &rdquo;,

IEEE International Test Conference, 2007.

[Acceptance Rate: ?? %]

</td>

<td>

<a href="https://doi.org/10.1109/TEST.2007.4437622" class="button special small">Link</a>

</td>

</tr>


<tr>

<td>[C7]</td>

<td>Swaroop Ghosh, Pooja Batra, Keejong Kim and Kaushik Roy,

&ldquo; Process-tolerant low-power adaptive pipeline under scaled-Vdd &rdquo;,

IEEE Custom Integrated Circuits Conference, 2007.

[Acceptance Rate: ?? %]

</td>

<td>

<a href="https://doi.org/10.1109/CICC.2007.4405835" class="button special small">Link</a>

</td>

</tr>


<tr>

<td>[C7]</td>

<td>Swaroop Ghosh, Patrick NDai, Swarup Bhunia and Kaushik Roy,

&ldquo; Tolerance to small delay defects by adaptive clock stretching &rdquo;,

IEEE International On-Line Testing Symposium (IOLTS 2007), 2007.

[Acceptance Rate: ?? %]

</td>

<td>

<a href="https://doi.org/10.1109/IOLTS.2007.67" class="button special small">Link</a>

</td>

</tr>


<tr>

<td>[C7]</td>

<td>Swaroop Ghosh, Swarup Bhunia and Kaushik Roy,

&ldquo; Low-overhead circuit synthesis for temperature adaptation using dynamic voltage scheduling &rdquo;,

Conference on Design, automation and test in Europe (DATE), 2007.

[Acceptance Rate: 22 %]

</td>

<td>

<a href="https://dl.acm.org/citation.cfm?id=1266702" class="button special small">Link</a>

</td>

</tr>


<tr>

<td>[C7]</td>

<td>Swaroop Ghosh, Swarup Bhunia and Kaushik Roy,

&ldquo; A new paradigm for low-power, variation-tolerant circuit synthesis using critical path isolation &rdquo;,

IEEE/ACM international conference on Computer-aided design (ICCAD), 2006.

[Acceptance Rate: 23 %]

</td>

<td>

<a href="https://doi.org/10.1145/1233501.1233628" class="button special small">Link</a>

</td>

</tr>


<tr>

<td>[C7]</td>

<td>Saibal Mukhopadhyay, Swaroop Ghosh, Keejong Kim and Kaushik Roy,

&ldquo; Low-power and process variation tolerant memories in sub-90nm technologies &rdquo;,

IEEE International SOC Conference, 2006.

[Acceptance Rate: ?? %]

</td>

<td>

<a href="https://doi.org/10.1109/SOCC.2006.283871" class="button special small">Link</a>

</td>

</tr>


<tr>

<td>[C7]</td>

<td>Swaroop Ghosh, Saibal Mukhopadhyay, Keejong Kim and Kaushik Roy,

&ldquo; Self-calibration technique for reduction of hold failures in low-power nano-scaled SRAM &rdquo;,

Annual Design Automation Conference (DAC), 2006.

[Acceptance Rate: 22 %]

</td>

<td>

<a href="https://doi.org/10.1145/1146909.1147155" class="button special small">Link</a>

</td>

</tr>


<tr>

<td>[C7]</td>

<td>Swaroop Ghosh, Swarup Bhunia, Arijit Raychowdhury and Kaushik Roy,

&ldquo; Delay fault localization in test-per-scan BIST using built-in delay sensor &rdquo;,

IEEE International On-Line Testing Symposium (IOLTS'06), 2006.

[Acceptance Rate: ?? %]

</td>

<td>

<a href="https://doi.org/10.1109/IOLTS.2006.19" class="button special small">Link</a>

</td>

</tr>


<tr>

<td>[C7]</td>

<td>Swaroop Ghosh, Swarup Bhunia and Kaushik Roy,

&ldquo; Shannon expansion based supply-gated logic for improved power and testability &rdquo;,

Asian Test Symposium (ATS'05), 2005.

[Acceptance Rate: ?? %]

</td>

<td>

<a href="https://doi.org/10.1109/ATS.2005.98" class="button special small">Link</a>

</td>

</tr>


<tr>

<td>[C7]</td>

<td>Arijit Raychowdhury, Swaroop Ghosh and Kaushik Roy,

&ldquo; A novel on-chip delay measurement hardware for efficient speed-binning &rdquo;,

IEEE International On-Line Testing Symposium (IOLTS), 2005.

[Acceptance Rate: ?? %]

</td>

<td>

<a href="https://doi.org/10.1109/IOLTS.2005.10" class="button special small">Link</a>

</td>

</tr>


<tr>

<td>[C7]</td>

<td>Arijit Raychowdhury, Swaroop Ghosh, Swarup Bhunia, Debjyoti Ghosh and Kaushik Roy,

&ldquo; A novel delay fault testing methodology using on-chip low-overhead delay measurement hardware at strategic probe points &rdquo;,

European Test Symposium (ETS'05), 2005.

[Acceptance Rate: xx %]

</td>

<td>

<a href="https://doi.org/10.1109/ETS.2005.2" class="button special small">Link</a>

</td>

</tr>


<tr>

<td>[C7]</td>

<td>Swaroop Ghosh, KW Lai, Wen-Ben Jone and Shih-Chieh Chang,

&ldquo; Scan chain fault identification using weight-based codes for SoC circuits &rdquo;,

Asian Test Symposium, 2004.

[Acceptance Rate: ?? %]

</td>

<td>

<a href="https://doi.org/10.1109/ATS.2004.77" class="button special small">Link</a>

</td>

</tr>
















