Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Wed May 22 10:29:55 2024


Cell Usage:
GTP_CLKBUFG                   2 uses
GTP_DDC_E1                    5 uses
GTP_DFF                      45 uses
GTP_DFF_C                  2299 uses
GTP_DFF_CE                 2446 uses
GTP_DFF_E                   190 uses
GTP_DFF_P                    97 uses
GTP_DFF_PE                  296 uses
GTP_DLL                       1 use
GTP_DRM18K                   17 uses
GTP_GRS                       1 use
GTP_INV                      19 uses
GTP_IOCLKBUF                  2 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  16 uses
GTP_ISERDES                  21 uses
GTP_LUT1                     57 uses
GTP_LUT2                    584 uses
GTP_LUT3                    842 uses
GTP_LUT4                   1156 uses
GTP_LUT5                   1510 uses
GTP_LUT5CARRY              1764 uses
GTP_LUT5M                   643 uses
GTP_MUX2LUT6                 84 uses
GTP_MUX2LUT7                 21 uses
GTP_OSERDES                  51 uses
GTP_PLL_E3                    3 uses
GTP_RAM16X1DP                72 uses

I/O ports: 91
GTP_INBUF                   8 uses
GTP_IOBUF                  19 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                  8 uses
GTP_OUTBUFT                53 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 6628 of 22560 (29.38%)
	LUTs as dram: 72 of 7568 (0.95%)
	LUTs as logic: 6556
Total Registers: 5373 of 33840 (15.88%)
Total Latches: 0

DRM18K:
Total DRM18K = 17.0 of 60 (28.33%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 94 of 226 (41.59%)


Overview of Control Sets:

Number of unique control sets : 215

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 0                 1
  [2, 4)      | 36       | 1                 35
  [4, 6)      | 29       | 0                 29
  [6, 8)      | 11       | 0                 11
  [8, 10)     | 36       | 0                 36
  [10, 12)    | 8        | 0                 8
  [12, 14)    | 6        | 0                 6
  [14, 16)    | 19       | 1                 18
  [16, Inf)   | 69       | 6                 63
--------------------------------------------------------------
  The maximum fanout: 1238
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 45
  NO              NO                YES                2396
  NO              YES               NO                 0
  YES             NO                NO                 190
  YES             NO                YES                2742
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file eth_ddr3_lcd_controlsets.txt.


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                   | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| eth_ddr3_lcd                                       | 6628     | 5373     | 72                  | 0       | 17      | 0       | 0        | 0           | 1       | 5        | 0             | 0         | 0         | 0        | 94     | 1           | 0           | 2            | 0        | 1764          | 84           | 21           | 0            | 0       | 0        | 3       | 0        | 0          | 0             | 1         | 0        | 2        
| + u_clk_wiz_0                                      | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ddr3_ctrl_top                                  | 4173     | 3657     | 72                  | 0       | 16      | 0       | 0        | 0           | 1       | 5        | 0             | 0         | 0         | 0        | 48     | 1           | 0           | 2            | 0        | 780           | 25           | 1            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 2        
|   + u_aq_axi_master                                | 139      | 98       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 71            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ctrl_fifo                                    | 242      | 235      | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 96            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rd_fifo                                    | 111      | 108      | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_rd_fifo                        | 111      | 108      | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                         | 111      | 108      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                            | 0        | 0        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_wr_fifo                                    | 129      | 110      | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_wr_fifo                        | 129      | 110      | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                         | 129      | 110      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                            | 0        | 0        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddr3_ip                                      | 3666     | 3242     | 72                  | 0       | 0       | 0       | 0        | 0           | 1       | 5        | 0             | 0         | 0         | 0        | 48     | 1           | 0           | 2            | 0        | 522           | 25           | 1            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 2        
|     + u_ddrp_rstn_sync                             | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_top                                 | 2232     | 1816     | 0                   | 0       | 0       | 0       | 0        | 0           | 1       | 5        | 0             | 0         | 0         | 0        | 48     | 0           | 0           | 0            | 0        | 377           | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_calib_top                           | 785      | 545      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 77            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + calib_mux                                | 30       | 23       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_init                              | 136      | 92       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_main_ctrl                         | 13       | 11       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_wrlvl                             | 44       | 38       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rdcal                                    | 337      | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + upcal                                    | 224      | 307      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_dfi                                 | 353      | 385      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 31            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_dll_update_ctrl                     | 11       | 12       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_gate_update_ctrl                    | 41       | 50       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + drift_dqs_group[0].ddrphy_drift_ctrl     | 21       | 26       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + drift_dqs_group[1].ddrphy_drift_ctrl     | 19       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_info                                | 97       | 60       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_reset_ctrl                          | 75       | 58       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_pll_lock_debounce                 | 45       | 22       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ddrphy_rstn_sync                       | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_dll_rst_sync                           | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_slice_top                           | 864      | 698      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 5        | 0             | 0         | 0         | 0        | 48     | 0           | 0           | 0            | 0        | 211           | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[0].u_ddrphy_data_slice       | 460      | 294      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11     | 0           | 0           | 0            | 0        | 105           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                | 171      | 82       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 22            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                  | 75       | 34       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                              | 96       | 48       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                       | 56       | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                       | 55       | 80       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                          | 169      | 84       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                         | 9        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[1].u_ddrphy_data_slice       | 395      | 271      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11     | 0           | 0           | 0            | 0        | 106           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                | 121      | 67       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 23            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                  | 31       | 26       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                              | 90       | 41       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                       | 56       | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                       | 55       | 80       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                          | 158      | 81       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                         | 5        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_control_path_adj                       | 0        | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_slice_rddata_align                     | 3        | 130      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_training_ctrl                       | 6        | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrc_top                             | 1433     | 1424     | 72                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 145           | 21           | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_calib_delay                           | 0        | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_cfg_apb                               | 12       | 9        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_top                               | 158      | 143      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_bm                              | 108      | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mcdq_dcd_rowaddr                       | 17       | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_sm                              | 50       | 69       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_top                               | 821      | 584      | 70                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 71            | 5            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_back_ctrl                       | 537      | 388      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 4             | 5            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[0].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[1].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[2].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[3].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[4].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[5].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[6].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[7].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[0].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[1].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[2].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[3].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[4].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[5].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[6].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[7].trc_timing                 | 4        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[0].trda2act_timing       | 8        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[1].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[2].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[3].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[4].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[5].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[6].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[7].trda2act_timing       | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[0].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[1].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[2].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[3].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[4].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[5].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[6].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[7].twra2act_timing       | 9        | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mcdq_timing_rd_pass                    | 10       | 7        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + tfaw_timing                            | 24       | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[0].mcdq_tfaw               | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[1].mcdq_tfaw               | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[2].mcdq_tfaw               | 7        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_act_pass                        | 27       | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 4             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_prea_pass                       | 16       | 12       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_ref_pass                        | 19       | 7        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_wr_pass                         | 9        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_buf                             | 234      | 148      | 70                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 67            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + A_ipsxb_distributed_fifo               | 77       | 15       | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0| 77       | 15       | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0| 35       | 0        | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr       | 41       | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + B_ipsxb_distributed_fifo               | 77       | 15       | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0| 77       | 15       | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0| 35       | 0        | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr       | 41       | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_out                             | 50       | 48       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dfi                                   | 74       | 83       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_ui_axi                                | 208      | 308      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 42            | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_reg_fifo2                           | 83       | 57       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_user_cmd_fifo                          | 25       | 96       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdatapath                             | 160      | 254      | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ipsxb_distributed_fifo                   | 27       | 14       | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0| 27       | 14       | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0| 2        | 0        | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr         | 24       | 14       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mc3q_wdp_dcp                             | 0        | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_wdp_align                           | 132      | 232      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrphy_pll                           | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddr3_rw_ctrl                                 | 124      | 79       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 91            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_eth_top                                        | 2123     | 1612     | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 6      | 0           | 0           | 0            | 0        | 763           | 58           | 20           | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + sync_fifo_2048x8b_inst                         | 61       | 48       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_sync_fifo_2048x8b                | 61       | 48       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                           | 61       | 48       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                              | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_arp                                          | 429      | 424      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 5             | 16           | 6            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_arp_rx                                     | 221      | 278      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_arp_tx                                     | 154      | 114      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 5             | 14           | 6            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_crc32_d8                                   | 54       | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_eth_ctrl                                     | 26       | 27       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_gmii_to_rgmii                                | 0        | 27       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 6      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rgmii_rx                                   | 0        | 9        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_pll_phase_shift                          | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rgmii_tx                                   | 0        | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 6      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_icmp                                         | 938      | 628      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 426           | 22           | 8            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_crc32_d8                                   | 55       | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_icmp_rx                                    | 284      | 284      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 128           | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_icmp_tx                                    | 599      | 312      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 298           | 21           | 8            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_udp                                          | 669      | 458      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 296           | 20           | 6            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_crc32_d8                                   | 57       | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_udp_rx                                     | 142      | 168      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_udp_tx                                     | 470      | 258      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 246           | 20           | 6            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_lcd_rgb_top                                    | 288      | 68       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 204           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_clk_div                                      | 19       | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_lcd_display                                  | 39       | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_lcd_driver                                   | 219      | 53       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 179           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rd_id                                        | 10       | 11       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_picture_tailor                                 | 30       | 19       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_udp_data                                       | 4        | 17       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                                                                                                                                                                                                                                                                                                         
********************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************
                                                                                                                                                                                                                                                                                                                                                           Clock   Non-clock                                                                            
 Clock                                                                                                                                                                                 Period       Waveform            Type                                                                                                                               Loads       Loads  Sources                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 eth_rxc                                                                                                                                                                               8.0000       {0.0000 4.0000}     Declared                                                                                                                               0           2  {eth_rxc}                                                                 
   eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred                                                                                            8.0000       {2.6000 6.6000}     Generated (eth_rxc)                                                                                                                    2           0  {u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1} 
   eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred                                                                                            8.0000       {4.0000 8.0000}     Generated (eth_rxc)                                                                                                                 1729           0  {u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0} 
 sys_clk                                                                                                                                                                               20.0000      {0.0000 10.0000}    Declared                                                                                                                               0           1  {sys_clk}                                                                 
   sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred                                                                                                                                       20.0000      {0.0000 10.0000}    Generated (sys_clk)                                                                                                                  194           3  {u_clk_wiz_0/u_pll_e3/CLKOUT0}                                            
     sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred                                                              10.0000      {0.0000 5.0000}     Generated (sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred)                                                                              1           0  {u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1}           
     sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred                                                              2.5000       {0.0000 1.2500}     Generated (sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred)                                                                             21           2  {u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0}           
       sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred  10.0000      {0.0000 5.0000}     Generated (sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred)    3641           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT}                        
========================================================================================================================================================================================================================================================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                            50.0000 MHz     81.2546 MHz        20.0000        12.3070          7.693
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                           125.0000 MHz    148.1921 MHz         8.0000         6.7480          1.252
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                           400.0000 MHz    708.2153 MHz         2.5000         1.4120          1.088
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                           100.0000 MHz    120.9629 MHz        10.0000         8.2670          1.733
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     7.693       0.000              0            348
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     3.915       0.000              0             46
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
                                                    10.058       0.000              0              1
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     1.252       0.000              0           3372
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.751       0.000              0             37
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                    -1.861     -20.471             11             11
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                     1.088       0.000              0             48
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     1.733       0.000              0           5923
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                    10.607       0.000              0             17
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     4.043       0.000              0             14
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                    -0.002      -0.002              1            348
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     3.288       0.000              0             46
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
                                                    -0.402      -0.402              1              1
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.650       0.000              0           3372
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.451       0.000              0             37
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     3.542       0.000              0             11
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                     1.193       0.000              0             48
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     0.542       0.000              0           5923
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                    -3.535     -49.702             17             17
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                    -2.362     -33.068             14             14
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                    16.777       0.000              0             65
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     3.742       0.000              0             98
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
                                                     8.164       0.000              0              1
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                    -0.316      -1.108              5              5
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                    -0.809      -3.573              5              5
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     9.260       0.000              0           1478
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     6.606       0.000              0           1911
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     1.250       0.000              0             65
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     5.299       0.000              0             98
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
                                                     1.245       0.000              0              1
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                    -0.030      -0.060              2              5
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                     2.684       0.000              0              5
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                    -1.595     -43.653             54           1478
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     1.047       0.000              0           1911
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred
                                                     2.483       0.000              0              2
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred       9.102       0.000              0            194
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
                                                     4.380       0.000              0              1
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.483       0.000              0           1729
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.397       0.000              0             21
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     3.100       0.000              0           3641
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/h_back[1]/CLK (GTP_DFF)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.297
  Launch Clock Delay      :  4.297
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       3.339 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=114)      0.958       4.297         lcd_clk          
                                                                           r       u_lcd_rgb_top/u_lcd_driver/h_back[1]/CLK (GTP_DFF)

                                   tco                   0.329       4.626 r       u_lcd_rgb_top/u_lcd_driver/h_back[1]/Q (GTP_DFF)
                                   net (fanout=36)       0.958       5.584         u_lcd_rgb_top/u_lcd_driver/h_back [1]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N0_1_2/I1 (GTP_LUT5CARRY)
                                   td                    0.285       5.869 f       u_lcd_rgb_top/u_lcd_driver/N0_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.869         u_lcd_rgb_top/u_lcd_driver/_N4942
                                                                                   u_lcd_rgb_top/u_lcd_driver/N0_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.899 r       u_lcd_rgb_top/u_lcd_driver/N0_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.899         u_lcd_rgb_top/u_lcd_driver/_N4943
                                                                                   u_lcd_rgb_top/u_lcd_driver/N0_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.929 r       u_lcd_rgb_top/u_lcd_driver/N0_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.929         u_lcd_rgb_top/u_lcd_driver/_N4944
                                                                                   u_lcd_rgb_top/u_lcd_driver/N0_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.959 r       u_lcd_rgb_top/u_lcd_driver/N0_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.959         u_lcd_rgb_top/u_lcd_driver/_N4945
                                                                                   u_lcd_rgb_top/u_lcd_driver/N0_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.195 r       u_lcd_rgb_top/u_lcd_driver/N0_1_6/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       6.836         u_lcd_rgb_top/u_lcd_driver/N0 [6]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N4_1_2/I2 (GTP_LUT5CARRY)
                                   td                    0.233       7.069 f       u_lcd_rgb_top/u_lcd_driver/N4_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.069         u_lcd_rgb_top/u_lcd_driver/_N4951
                                                                                   u_lcd_rgb_top/u_lcd_driver/N4_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.305 r       u_lcd_rgb_top/u_lcd_driver/N4_1_3/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605       7.910         u_lcd_rgb_top/u_lcd_driver/N4 [7]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N42_1.fsub_7/I1 (GTP_LUT5CARRY)
                                   td                    0.233       8.143 f       u_lcd_rgb_top/u_lcd_driver/N42_1.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.143         u_lcd_rgb_top/u_lcd_driver/N42_1.co [7]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N42_1.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.173 r       u_lcd_rgb_top/u_lcd_driver/N42_1.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.173         u_lcd_rgb_top/u_lcd_driver/N42_1.co [8]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N42_1.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.409 r       u_lcd_rgb_top/u_lcd_driver/N42_1.fsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.873         u_lcd_rgb_top/u_lcd_driver/N42 [9]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N43.lt_4/I2 (GTP_LUT5CARRY)
                                   td                    0.233       9.106 f       u_lcd_rgb_top/u_lcd_driver/N43.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.106         u_lcd_rgb_top/u_lcd_driver/N43.co [8]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N43.lt_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.342 r       u_lcd_rgb_top/u_lcd_driver/N43.lt_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.806         u_lcd_rgb_top/u_lcd_driver/N43
                                                                                   u_lcd_rgb_top/u_lcd_driver/N52_5/I3 (GTP_LUT4)
                                   td                    0.185       9.991 r       u_lcd_rgb_top/u_lcd_driver/N52_5/Z (GTP_LUT4)
                                   net (fanout=21)       0.853      10.844         u_lcd_rgb_top/data_req_small
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      11.077 f       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.077         u_lcd_rgb_top/u_lcd_driver/N72_2.co [1]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.107 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.107         u_lcd_rgb_top/u_lcd_driver/N72_2.co [2]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.137 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.137         u_lcd_rgb_top/u_lcd_driver/N72_2.co [3]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.167 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.167         u_lcd_rgb_top/u_lcd_driver/N72_2.co [4]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.197 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.197         u_lcd_rgb_top/u_lcd_driver/N72_2.co [5]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.227 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.227         u_lcd_rgb_top/u_lcd_driver/N72_2.co [6]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.257 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.257         u_lcd_rgb_top/u_lcd_driver/N72_2.co [7]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.287 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.287         u_lcd_rgb_top/u_lcd_driver/N72_2.co [8]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.317 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.317         u_lcd_rgb_top/u_lcd_driver/N72_2.co [9]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.347 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.347         u_lcd_rgb_top/u_lcd_driver/N72_2.co [10]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.377 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.377         u_lcd_rgb_top/u_lcd_driver/N72_2.co [11]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.613 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_12/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      12.166         u_lcd_rgb_top/pixel_ypos [11]
                                                                                   u_lcd_rgb_top/u_lcd_display/N38.lt_5/I1 (GTP_LUT5CARRY)
                                   td                    0.233      12.399 f       u_lcd_rgb_top/u_lcd_display/N38.lt_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      12.952         u_lcd_rgb_top/u_lcd_display/N39
                                                                                   u_lcd_rgb_top/N2/I3 (GTP_LUT5M)
                                   td                    0.358      13.310 f       u_lcd_rgb_top/N2/Z (GTP_LUT5M)
                                   net (fanout=10)       0.758      14.068         rdata_req        
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      14.269 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.269         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4582
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.299 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.299         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4583
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.329 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.329         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4584
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.359 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.359         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4585
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.389 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.389         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4586
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.419 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.419         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4587
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.449 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.449         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4588
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.479 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.479         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4589
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.509 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.509         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4590
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.539 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.539         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4591
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.569 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.569         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4592
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.599 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.599         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4593
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236      14.835 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_13/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      15.476         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94 [12]
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N95[12]/I2 (GTP_LUT3)
                                   td                    0.185      15.661 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N95[12]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      16.125         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rrptr [12]
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_6/I1 (GTP_LUT5CARRY)
                                   td                    0.363      16.488 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.488         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)

 Data arrival time                                                  16.488         Logic Levels: 17 
                                                                                   Logic: 5.237ns(42.958%), Route: 6.954ns(57.042%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250      23.339 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=114)      0.958      24.297         lcd_clk          
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      24.297                          
 clock uncertainty                                      -0.150      24.147                          

 Setup time                                              0.034      24.181                          

 Data required time                                                 24.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.181                          
 Data arrival time                                                  16.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.693                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/h_back[1]/CLK (GTP_DFF)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/D (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.297
  Launch Clock Delay      :  4.297
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       3.339 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=114)      0.958       4.297         lcd_clk          
                                                                           r       u_lcd_rgb_top/u_lcd_driver/h_back[1]/CLK (GTP_DFF)

                                   tco                   0.329       4.626 r       u_lcd_rgb_top/u_lcd_driver/h_back[1]/Q (GTP_DFF)
                                   net (fanout=36)       0.958       5.584         u_lcd_rgb_top/u_lcd_driver/h_back [1]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N0_1_2/I1 (GTP_LUT5CARRY)
                                   td                    0.285       5.869 f       u_lcd_rgb_top/u_lcd_driver/N0_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.869         u_lcd_rgb_top/u_lcd_driver/_N4942
                                                                                   u_lcd_rgb_top/u_lcd_driver/N0_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.899 r       u_lcd_rgb_top/u_lcd_driver/N0_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.899         u_lcd_rgb_top/u_lcd_driver/_N4943
                                                                                   u_lcd_rgb_top/u_lcd_driver/N0_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.929 r       u_lcd_rgb_top/u_lcd_driver/N0_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.929         u_lcd_rgb_top/u_lcd_driver/_N4944
                                                                                   u_lcd_rgb_top/u_lcd_driver/N0_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.959 r       u_lcd_rgb_top/u_lcd_driver/N0_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.959         u_lcd_rgb_top/u_lcd_driver/_N4945
                                                                                   u_lcd_rgb_top/u_lcd_driver/N0_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.195 r       u_lcd_rgb_top/u_lcd_driver/N0_1_6/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       6.836         u_lcd_rgb_top/u_lcd_driver/N0 [6]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N4_1_2/I2 (GTP_LUT5CARRY)
                                   td                    0.233       7.069 f       u_lcd_rgb_top/u_lcd_driver/N4_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.069         u_lcd_rgb_top/u_lcd_driver/_N4951
                                                                                   u_lcd_rgb_top/u_lcd_driver/N4_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.305 r       u_lcd_rgb_top/u_lcd_driver/N4_1_3/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605       7.910         u_lcd_rgb_top/u_lcd_driver/N4 [7]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N42_1.fsub_7/I1 (GTP_LUT5CARRY)
                                   td                    0.233       8.143 f       u_lcd_rgb_top/u_lcd_driver/N42_1.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.143         u_lcd_rgb_top/u_lcd_driver/N42_1.co [7]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N42_1.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.173 r       u_lcd_rgb_top/u_lcd_driver/N42_1.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.173         u_lcd_rgb_top/u_lcd_driver/N42_1.co [8]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N42_1.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.409 r       u_lcd_rgb_top/u_lcd_driver/N42_1.fsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.873         u_lcd_rgb_top/u_lcd_driver/N42 [9]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N43.lt_4/I2 (GTP_LUT5CARRY)
                                   td                    0.233       9.106 f       u_lcd_rgb_top/u_lcd_driver/N43.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.106         u_lcd_rgb_top/u_lcd_driver/N43.co [8]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N43.lt_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.342 r       u_lcd_rgb_top/u_lcd_driver/N43.lt_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.806         u_lcd_rgb_top/u_lcd_driver/N43
                                                                                   u_lcd_rgb_top/u_lcd_driver/N52_5/I3 (GTP_LUT4)
                                   td                    0.185       9.991 r       u_lcd_rgb_top/u_lcd_driver/N52_5/Z (GTP_LUT4)
                                   net (fanout=21)       0.853      10.844         u_lcd_rgb_top/data_req_small
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      11.077 f       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.077         u_lcd_rgb_top/u_lcd_driver/N72_2.co [1]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.107 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.107         u_lcd_rgb_top/u_lcd_driver/N72_2.co [2]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.137 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.137         u_lcd_rgb_top/u_lcd_driver/N72_2.co [3]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.167 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.167         u_lcd_rgb_top/u_lcd_driver/N72_2.co [4]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.197 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.197         u_lcd_rgb_top/u_lcd_driver/N72_2.co [5]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.227 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.227         u_lcd_rgb_top/u_lcd_driver/N72_2.co [6]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.257 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.257         u_lcd_rgb_top/u_lcd_driver/N72_2.co [7]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.287 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.287         u_lcd_rgb_top/u_lcd_driver/N72_2.co [8]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.317 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.317         u_lcd_rgb_top/u_lcd_driver/N72_2.co [9]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.347 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.347         u_lcd_rgb_top/u_lcd_driver/N72_2.co [10]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.377 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.377         u_lcd_rgb_top/u_lcd_driver/N72_2.co [11]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.613 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_12/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      12.166         u_lcd_rgb_top/pixel_ypos [11]
                                                                                   u_lcd_rgb_top/u_lcd_display/N38.lt_5/I1 (GTP_LUT5CARRY)
                                   td                    0.233      12.399 f       u_lcd_rgb_top/u_lcd_display/N38.lt_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      12.952         u_lcd_rgb_top/u_lcd_display/N39
                                                                                   u_lcd_rgb_top/N2/I3 (GTP_LUT5M)
                                   td                    0.358      13.310 f       u_lcd_rgb_top/N2/Z (GTP_LUT5M)
                                   net (fanout=10)       0.758      14.068         rdata_req        
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      14.269 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.269         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4582
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.299 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.299         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4583
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.329 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.329         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4584
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.359 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.359         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4585
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.389 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.389         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4586
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.419 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.419         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4587
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.449 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.449         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4588
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.479 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.479         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4589
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.509 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.509         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4590
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.539 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.539         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4591
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.569 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.569         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4592
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.599 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.599         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4593
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.629 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.629         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4594
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_14/CIN (GTP_LUT5CARRY)
                                   td                    0.236      14.865 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_14/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605      15.470         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94 [13]
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N99_12/I3 (GTP_LUT5)
                                   td                    0.258      15.728 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N99_12/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      15.728         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rgnext [12]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/D (GTP_DFF_C)

 Data arrival time                                                  15.728         Logic Levels: 16 
                                                                                   Logic: 4.977ns(43.539%), Route: 6.454ns(56.461%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250      23.339 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=114)      0.958      24.297         lcd_clk          
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.297                          
 clock uncertainty                                      -0.150      24.147                          

 Setup time                                              0.034      24.181                          

 Data required time                                                 24.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.181                          
 Data arrival time                                                  15.728                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/h_back[1]/CLK (GTP_DFF)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/D (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.297
  Launch Clock Delay      :  4.297
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       3.339 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=114)      0.958       4.297         lcd_clk          
                                                                           r       u_lcd_rgb_top/u_lcd_driver/h_back[1]/CLK (GTP_DFF)

                                   tco                   0.329       4.626 r       u_lcd_rgb_top/u_lcd_driver/h_back[1]/Q (GTP_DFF)
                                   net (fanout=36)       0.958       5.584         u_lcd_rgb_top/u_lcd_driver/h_back [1]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N0_1_2/I1 (GTP_LUT5CARRY)
                                   td                    0.285       5.869 f       u_lcd_rgb_top/u_lcd_driver/N0_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.869         u_lcd_rgb_top/u_lcd_driver/_N4942
                                                                                   u_lcd_rgb_top/u_lcd_driver/N0_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.899 r       u_lcd_rgb_top/u_lcd_driver/N0_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.899         u_lcd_rgb_top/u_lcd_driver/_N4943
                                                                                   u_lcd_rgb_top/u_lcd_driver/N0_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.929 r       u_lcd_rgb_top/u_lcd_driver/N0_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.929         u_lcd_rgb_top/u_lcd_driver/_N4944
                                                                                   u_lcd_rgb_top/u_lcd_driver/N0_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.959 r       u_lcd_rgb_top/u_lcd_driver/N0_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.959         u_lcd_rgb_top/u_lcd_driver/_N4945
                                                                                   u_lcd_rgb_top/u_lcd_driver/N0_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.195 r       u_lcd_rgb_top/u_lcd_driver/N0_1_6/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       6.836         u_lcd_rgb_top/u_lcd_driver/N0 [6]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N4_1_2/I2 (GTP_LUT5CARRY)
                                   td                    0.233       7.069 f       u_lcd_rgb_top/u_lcd_driver/N4_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.069         u_lcd_rgb_top/u_lcd_driver/_N4951
                                                                                   u_lcd_rgb_top/u_lcd_driver/N4_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.305 r       u_lcd_rgb_top/u_lcd_driver/N4_1_3/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605       7.910         u_lcd_rgb_top/u_lcd_driver/N4 [7]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N42_1.fsub_7/I1 (GTP_LUT5CARRY)
                                   td                    0.233       8.143 f       u_lcd_rgb_top/u_lcd_driver/N42_1.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.143         u_lcd_rgb_top/u_lcd_driver/N42_1.co [7]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N42_1.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.173 r       u_lcd_rgb_top/u_lcd_driver/N42_1.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.173         u_lcd_rgb_top/u_lcd_driver/N42_1.co [8]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N42_1.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.409 r       u_lcd_rgb_top/u_lcd_driver/N42_1.fsub_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.873         u_lcd_rgb_top/u_lcd_driver/N42 [9]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N43.lt_4/I2 (GTP_LUT5CARRY)
                                   td                    0.233       9.106 f       u_lcd_rgb_top/u_lcd_driver/N43.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.106         u_lcd_rgb_top/u_lcd_driver/N43.co [8]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N43.lt_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.342 r       u_lcd_rgb_top/u_lcd_driver/N43.lt_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.806         u_lcd_rgb_top/u_lcd_driver/N43
                                                                                   u_lcd_rgb_top/u_lcd_driver/N52_5/I3 (GTP_LUT4)
                                   td                    0.185       9.991 r       u_lcd_rgb_top/u_lcd_driver/N52_5/Z (GTP_LUT4)
                                   net (fanout=21)       0.853      10.844         u_lcd_rgb_top/data_req_small
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      11.077 f       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.077         u_lcd_rgb_top/u_lcd_driver/N72_2.co [1]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.107 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.107         u_lcd_rgb_top/u_lcd_driver/N72_2.co [2]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.137 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.137         u_lcd_rgb_top/u_lcd_driver/N72_2.co [3]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.167 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.167         u_lcd_rgb_top/u_lcd_driver/N72_2.co [4]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.197 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.197         u_lcd_rgb_top/u_lcd_driver/N72_2.co [5]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.227 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.227         u_lcd_rgb_top/u_lcd_driver/N72_2.co [6]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.257 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.257         u_lcd_rgb_top/u_lcd_driver/N72_2.co [7]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.287 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.287         u_lcd_rgb_top/u_lcd_driver/N72_2.co [8]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.317 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.317         u_lcd_rgb_top/u_lcd_driver/N72_2.co [9]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.347 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.347         u_lcd_rgb_top/u_lcd_driver/N72_2.co [10]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.377 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.377         u_lcd_rgb_top/u_lcd_driver/N72_2.co [11]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.613 r       u_lcd_rgb_top/u_lcd_driver/N72_2.fsub_12/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      12.166         u_lcd_rgb_top/pixel_ypos [11]
                                                                                   u_lcd_rgb_top/u_lcd_display/N38.lt_5/I1 (GTP_LUT5CARRY)
                                   td                    0.233      12.399 f       u_lcd_rgb_top/u_lcd_display/N38.lt_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      12.952         u_lcd_rgb_top/u_lcd_display/N39
                                                                                   u_lcd_rgb_top/N2/I3 (GTP_LUT5M)
                                   td                    0.358      13.310 f       u_lcd_rgb_top/N2/Z (GTP_LUT5M)
                                   net (fanout=10)       0.758      14.068         rdata_req        
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      14.269 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.269         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4582
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.299 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.299         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4583
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.329 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.329         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4584
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.359 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.359         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4585
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.389 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.389         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4586
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.419 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.419         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4587
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.449 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.449         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4588
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.479 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.479         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4589
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.509 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.509         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4590
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.539 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.539         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4591
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.569 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.569         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4592
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_12/CIN (GTP_LUT5CARRY)
                                   td                    0.236      14.805 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_12/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      15.446         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94 [11]
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N99_11/I3 (GTP_LUT5)
                                   td                    0.258      15.704 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N99_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      15.704         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rgnext [11]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/D (GTP_DFF_C)

 Data arrival time                                                  15.704         Logic Levels: 15 
                                                                                   Logic: 4.917ns(43.105%), Route: 6.490ns(56.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250      23.339 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=114)      0.958      24.297         lcd_clk          
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.297                          
 clock uncertainty                                      -0.150      24.147                          

 Setup time                                              0.034      24.181                          

 Data required time                                                 24.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.181                          
 Data arrival time                                                  15.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.477                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[13]/CLK (GTP_DFF_CE)
Endpoint    : u_lcd_rgb_top/u_lcd_driver/h_disp[9]/D (GTP_DFF)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.297
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                           r       u_lcd_rgb_top/u_rd_id/lcd_id[13]/CLK (GTP_DFF_CE)

                                   tco                   0.323       3.412 f       u_lcd_rgb_top/u_rd_id/lcd_id[13]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       4.053         lcd_id[13]       
                                                                                   u_lcd_rgb_top/u_clk_div/N19_9/I3 (GTP_LUT5)
                                   td                    0.281       4.334 r       u_lcd_rgb_top/u_clk_div/N19_9/Z (GTP_LUT5)
                                   net (fanout=6)        0.000       4.334         u_lcd_rgb_top/u_clk_div/N45
                                                                           r       u_lcd_rgb_top/u_lcd_driver/h_disp[9]/D (GTP_DFF)

 Data arrival time                                                   4.334         Logic Levels: 1  
                                                                                   Logic: 0.604ns(48.514%), Route: 0.641ns(51.486%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       3.339 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=114)      0.958       4.297         lcd_clk          
                                                                           r       u_lcd_rgb_top/u_lcd_driver/h_disp[9]/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.297                          
 clock uncertainty                                       0.000       4.297                          

 Hold time                                               0.039       4.336                          

 Data required time                                                  4.336                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.336                          
 Data arrival time                                                   4.334                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.002                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)
Endpoint    : u_lcd_rgb_top/u_lcd_driver/h_back[2]/D (GTP_DFF)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.297
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                           r       u_lcd_rgb_top/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)

                                   tco                   0.323       3.412 f       u_lcd_rgb_top/u_rd_id/lcd_id[1]/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.693       4.105         lcd_id[1]        
                                                                                   u_lcd_rgb_top/u_clk_div/N39_12/I0 (GTP_LUT4)
                                   td                    0.281       4.386 r       u_lcd_rgb_top/u_clk_div/N39_12/Z (GTP_LUT4)
                                   net (fanout=5)        0.000       4.386         u_lcd_rgb_top/u_clk_div/N39
                                                                           r       u_lcd_rgb_top/u_lcd_driver/h_back[2]/D (GTP_DFF)

 Data arrival time                                                   4.386         Logic Levels: 1  
                                                                                   Logic: 0.604ns(46.569%), Route: 0.693ns(53.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       3.339 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=114)      0.958       4.297         lcd_clk          
                                                                           r       u_lcd_rgb_top/u_lcd_driver/h_back[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.297                          
 clock uncertainty                                       0.000       4.297                          

 Hold time                                               0.039       4.336                          

 Data required time                                                  4.336                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.336                          
 Data arrival time                                                   4.386                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.050                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)
Endpoint    : u_lcd_rgb_top/u_lcd_driver/h_sync[1]/D (GTP_DFF)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.297
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                           r       u_lcd_rgb_top/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)

                                   tco                   0.323       3.412 f       u_lcd_rgb_top/u_rd_id/lcd_id[1]/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.693       4.105         lcd_id[1]        
                                                                                   u_lcd_rgb_top/u_clk_div/N42_13/I0 (GTP_LUT4)
                                   td                    0.281       4.386 r       u_lcd_rgb_top/u_clk_div/N42_13/Z (GTP_LUT4)
                                   net (fanout=5)        0.000       4.386         u_lcd_rgb_top/u_clk_div/N42
                                                                           r       u_lcd_rgb_top/u_lcd_driver/h_sync[1]/D (GTP_DFF)

 Data arrival time                                                   4.386         Logic Levels: 1  
                                                                                   Logic: 0.604ns(46.569%), Route: 0.693ns(53.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       3.339 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=114)      0.958       4.297         lcd_clk          
                                                                           r       u_lcd_rgb_top/u_lcd_driver/h_sync[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.297                          
 clock uncertainty                                       0.000       4.297                          

 Hold time                                               0.039       4.336                          

 Data required time                                                  4.336                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.336                          
 Data arrival time                                                   4.386                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.050                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.285
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      13.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      17.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)

                                   tco                   0.329      18.097 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713      18.810         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/I0 (GTP_LUT2)
                                   td                    0.217      19.027 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/Z (GTP_LUT2)
                                   net (fanout=6)        0.693      19.720         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
                                                                                   _N6713_inv/I0 (GTP_LUT5)
                                   td                    0.185      19.905 r       _N6713_inv/Z (GTP_LUT5)
                                   net (fanout=8)        0.730      20.635         _N6713           
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      20.868 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.868         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4724
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.898 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.898         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4725
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.928 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.928         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4726
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.958 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.958         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4727
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.988 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.988         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4728
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      21.018 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.018         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4729
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.236      21.254 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.254         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N235 [7]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/D (GTP_DFF_CE)

 Data arrival time                                                  21.254         Logic Levels: 4  
                                                                                   Logic: 1.350ns(38.726%), Route: 2.136ns(61.274%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.285                          
 clock uncertainty                                      -0.150      25.135                          

 Setup time                                              0.034      25.169                          

 Data required time                                                 25.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.169                          
 Data arrival time                                                  21.254                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.915                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.285
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      13.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      17.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)

                                   tco                   0.329      18.097 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713      18.810         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/I0 (GTP_LUT2)
                                   td                    0.217      19.027 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/Z (GTP_LUT2)
                                   net (fanout=6)        0.693      19.720         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
                                                                                   _N6713_inv/I0 (GTP_LUT5)
                                   td                    0.185      19.905 r       _N6713_inv/Z (GTP_LUT5)
                                   net (fanout=8)        0.730      20.635         _N6713           
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      20.868 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.868         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4724
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.898 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.898         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4725
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.928 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.928         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4726
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.958 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.958         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4727
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.988 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.988         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4728
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236      21.224 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_6/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.224         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N235 [6]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/D (GTP_DFF_CE)

 Data arrival time                                                  21.224         Logic Levels: 4  
                                                                                   Logic: 1.320ns(38.194%), Route: 2.136ns(61.806%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.285                          
 clock uncertainty                                      -0.150      25.135                          

 Setup time                                              0.034      25.169                          

 Data required time                                                 25.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.169                          
 Data arrival time                                                  21.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.945                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[5]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.285
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      13.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      17.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)

                                   tco                   0.329      18.097 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713      18.810         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/I0 (GTP_LUT2)
                                   td                    0.217      19.027 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/Z (GTP_LUT2)
                                   net (fanout=6)        0.693      19.720         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
                                                                                   _N6713_inv/I0 (GTP_LUT5)
                                   td                    0.185      19.905 r       _N6713_inv/Z (GTP_LUT5)
                                   net (fanout=8)        0.730      20.635         _N6713           
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      20.868 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.868         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4724
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.898 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.898         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4725
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.928 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.928         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4726
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.958 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.958         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4727
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      21.194 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N29_1_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      21.194         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N235 [5]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[5]/D (GTP_DFF_CE)

 Data arrival time                                                  21.194         Logic Levels: 4  
                                                                                   Logic: 1.290ns(37.653%), Route: 2.136ns(62.347%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[5]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.285                          
 clock uncertainty                                      -0.150      25.135                          

 Setup time                                              0.034      25.169                          

 Data required time                                                 25.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.169                          
 Data arrival time                                                  21.194                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.975                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.285
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      24.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      24.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      27.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/CLK (GTP_DFF_C)

                                   tco                   0.323      28.091 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      28.555         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/wrlvl_error_tmp [0]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N9/I0 (GTP_LUT2)
                                   td                    0.215      28.770 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N9/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      28.770         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/wrlvl_error
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/D (GTP_DFF_C)

 Data arrival time                                                  28.770         Logic Levels: 1  
                                                                                   Logic: 0.538ns(53.693%), Route: 0.464ns(46.307%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      25.285                          
 clock uncertainty                                       0.150      25.435                          

 Hold time                                               0.047      25.482                          

 Data required time                                                 25.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.482                          
 Data arrival time                                                  28.770                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.288                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.285
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      24.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      24.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      27.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)

                                   tco                   0.323      28.091 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713      28.804         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_fsm[3:0]_60/I2 (GTP_LUT5)
                                   td                    0.215      29.019 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_fsm[3:0]_60/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      29.019         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N21
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/D (GTP_DFF_CE)

 Data arrival time                                                  29.019         Logic Levels: 1  
                                                                                   Logic: 0.538ns(43.006%), Route: 0.713ns(56.994%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.285                          
 clock uncertainty                                       0.150      25.435                          

 Hold time                                               0.047      25.482                          

 Data required time                                                 25.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.482                          
 Data arrival time                                                  29.019                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.537                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.285
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      24.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      24.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      27.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/CLK (GTP_DFF_C)

                                   tco                   0.323      28.091 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713      28.804         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_fsm[3:0]_67_3/I3 (GTP_LUT5)
                                   td                    0.215      29.019 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_fsm[3:0]_67_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      29.019         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N26
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/D (GTP_DFF_CE)

 Data arrival time                                                  29.019         Logic Levels: 1  
                                                                                   Logic: 0.538ns(43.006%), Route: 0.713ns(56.994%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.285                          
 clock uncertainty                                       0.150      25.435                          

 Hold time                                               0.047      25.482                          

 Data required time                                                 25.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.482                          
 Data arrival time                                                  29.019                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.537                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/D (GTP_DFF_P)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.387  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.672
  Launch Clock Delay      :  5.285
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/CLK (GTP_DFF_CE)

                                   tco                   0.329       5.614 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.670       6.284         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N235_9/I0 (GTP_LUT2)
                                   td                    0.214       6.498 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N235_9/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       6.498         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N133
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/D (GTP_DFF_P)

 Data arrival time                                                   6.498         Logic Levels: 1  
                                                                                   Logic: 0.543ns(44.765%), Route: 0.670ns(55.235%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      13.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      14.012 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      14.476         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      14.476 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        2.196      16.672         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      16.672                          
 clock uncertainty                                      -0.150      16.522                          

 Setup time                                              0.034      16.556                          

 Data required time                                                 16.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.556                          
 Data arrival time                                                   6.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.058                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/D (GTP_DFF_P)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.387  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.672
  Launch Clock Delay      :  5.285
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/CLK (GTP_DFF_CE)

                                   tco                   0.323       5.608 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       6.249         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N235_9/I1 (GTP_LUT2)
                                   td                    0.218       6.467 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N235_9/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       6.467         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N133
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/D (GTP_DFF_P)

 Data arrival time                                                   6.467         Logic Levels: 1  
                                                                                   Logic: 0.541ns(45.770%), Route: 0.641ns(54.230%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.012 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       4.476         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.476 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        2.196       6.672         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       6.672                          
 clock uncertainty                                       0.150       6.822                          

 Hold time                                               0.047       6.869                          

 Data required time                                                  6.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.869                          
 Data arrival time                                                   6.467                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.402                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_udp/u_udp_tx/tx_data_num[7]/CLK (GTP_DFF_CE)
Endpoint    : u_eth_top/u_udp/u_udp_tx/data_cnt[0]/CE (GTP_DFF_CE)
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.816
  Launch Clock Delay      :  4.816
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       6.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1729)     2.420       8.816         gmii_rx_clk      
                                                                           r       u_eth_top/u_udp/u_udp_tx/tx_data_num[7]/CLK (GTP_DFF_CE)

                                   tco                   0.329       9.145 r       u_eth_top/u_udp/u_udp_tx/tx_data_num[7]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.670       9.815         u_eth_top/u_udp/u_udp_tx/tx_data_num [7]
                                                                                   u_eth_top/u_udp/u_udp_tx/N3_mux14_8/I0 (GTP_LUT4)
                                   td                    0.290      10.105 f       u_eth_top/u_udp/u_udp_tx/N3_mux14_8/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      10.569         u_eth_top/u_udp/u_udp_tx/_N48941
                                                                                   u_eth_top/u_udp/u_udp_tx/N3_mux14_11/I0 (GTP_LUT5)
                                   td                    0.185      10.754 r       u_eth_top/u_udp/u_udp_tx/N3_mux14_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      11.218         u_eth_top/u_udp/u_udp_tx/_N48944
                                                                                   u_eth_top/u_udp/u_udp_tx/N3_mux14_12/I0 (GTP_LUT5)
                                   td                    0.185      11.403 r       u_eth_top/u_udp/u_udp_tx/N3_mux14_12/Z (GTP_LUT5)
                                   net (fanout=16)       0.819      12.222         u_eth_top/u_udp/u_udp_tx/N3
                                                                                   u_eth_top/u_udp/u_udp_tx/N5_0[1]/I0 (GTP_LUT2)
                                   td                    0.185      12.407 r       u_eth_top/u_udp/u_udp_tx/N5_0[1]/Z (GTP_LUT2)
                                   net (fanout=1)        0.464      12.871         u_eth_top/u_udp/u_udp_tx/N307 [1]
                                                                                   u_eth_top/u_udp/u_udp_tx/N308.lt_0/I2 (GTP_LUT5CARRY)
                                   td                    0.233      13.104 f       u_eth_top/u_udp/u_udp_tx/N308.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.104         u_eth_top/u_udp/u_udp_tx/N308.co [0]
                                                                                   u_eth_top/u_udp/u_udp_tx/N308.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.134 r       u_eth_top/u_udp/u_udp_tx/N308.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.134         u_eth_top/u_udp/u_udp_tx/N308.co [2]
                                                                                   u_eth_top/u_udp/u_udp_tx/N308.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.164 r       u_eth_top/u_udp/u_udp_tx/N308.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.164         u_eth_top/u_udp/u_udp_tx/N308.co [4]
                                                                                   u_eth_top/u_udp/u_udp_tx/N308.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.194 r       u_eth_top/u_udp/u_udp_tx/N308.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.194         u_eth_top/u_udp/u_udp_tx/N308.co [6]
                                                                                   u_eth_top/u_udp/u_udp_tx/N308.lt_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.224 r       u_eth_top/u_udp/u_udp_tx/N308.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.224         u_eth_top/u_udp/u_udp_tx/N308.co [8]
                                                                                   u_eth_top/u_udp/u_udp_tx/N308.lt_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.254 r       u_eth_top/u_udp/u_udp_tx/N308.lt_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.254         u_eth_top/u_udp/u_udp_tx/N308.co [10]
                                                                                   u_eth_top/u_udp/u_udp_tx/N308.lt_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.284 r       u_eth_top/u_udp/u_udp_tx/N308.lt_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.284         u_eth_top/u_udp/u_udp_tx/N308.co [12]
                                                                                   u_eth_top/u_udp/u_udp_tx/N308.lt_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.314 r       u_eth_top/u_udp/u_udp_tx/N308.lt_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=9)        0.745      14.059         u_eth_top/u_udp/u_udp_tx/N308
                                                                                   u_eth_top/u_udp/u_udp_tx/N1021_3/I2 (GTP_LUT4)
                                   td                    0.172      14.231 f       u_eth_top/u_udp/u_udp_tx/N1021_3/Z (GTP_LUT4)
                                   net (fanout=16)       0.641      14.872         u_eth_top/u_udp/u_udp_tx/N1021
                                                                           f       u_eth_top/u_udp/u_udp_tx/data_cnt[0]/CE (GTP_DFF_CE)

 Data arrival time                                                  14.872         Logic Levels: 7  
                                                                                   Logic: 1.789ns(29.541%), Route: 4.267ns(70.459%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 eth_rxc                                                 0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      12.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      14.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1729)     2.420      16.816         gmii_rx_clk      
                                                                           r       u_eth_top/u_udp/u_udp_tx/data_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      16.816                          
 clock uncertainty                                      -0.150      16.666                          

 Setup time                                             -0.542      16.124                          

 Data required time                                                 16.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.124                          
 Data arrival time                                                  14.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_udp/u_udp_tx/tx_data_num[7]/CLK (GTP_DFF_CE)
Endpoint    : u_eth_top/u_udp/u_udp_tx/data_cnt[1]/CE (GTP_DFF_CE)
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.816
  Launch Clock Delay      :  4.816
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       6.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1729)     2.420       8.816         gmii_rx_clk      
                                                                           r       u_eth_top/u_udp/u_udp_tx/tx_data_num[7]/CLK (GTP_DFF_CE)

                                   tco                   0.329       9.145 r       u_eth_top/u_udp/u_udp_tx/tx_data_num[7]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.670       9.815         u_eth_top/u_udp/u_udp_tx/tx_data_num [7]
                                                                                   u_eth_top/u_udp/u_udp_tx/N3_mux14_8/I0 (GTP_LUT4)
                                   td                    0.290      10.105 f       u_eth_top/u_udp/u_udp_tx/N3_mux14_8/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      10.569         u_eth_top/u_udp/u_udp_tx/_N48941
                                                                                   u_eth_top/u_udp/u_udp_tx/N3_mux14_11/I0 (GTP_LUT5)
                                   td                    0.185      10.754 r       u_eth_top/u_udp/u_udp_tx/N3_mux14_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      11.218         u_eth_top/u_udp/u_udp_tx/_N48944
                                                                                   u_eth_top/u_udp/u_udp_tx/N3_mux14_12/I0 (GTP_LUT5)
                                   td                    0.185      11.403 r       u_eth_top/u_udp/u_udp_tx/N3_mux14_12/Z (GTP_LUT5)
                                   net (fanout=16)       0.819      12.222         u_eth_top/u_udp/u_udp_tx/N3
                                                                                   u_eth_top/u_udp/u_udp_tx/N5_0[1]/I0 (GTP_LUT2)
                                   td                    0.185      12.407 r       u_eth_top/u_udp/u_udp_tx/N5_0[1]/Z (GTP_LUT2)
                                   net (fanout=1)        0.464      12.871         u_eth_top/u_udp/u_udp_tx/N307 [1]
                                                                                   u_eth_top/u_udp/u_udp_tx/N308.lt_0/I2 (GTP_LUT5CARRY)
                                   td                    0.233      13.104 f       u_eth_top/u_udp/u_udp_tx/N308.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.104         u_eth_top/u_udp/u_udp_tx/N308.co [0]
                                                                                   u_eth_top/u_udp/u_udp_tx/N308.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.134 r       u_eth_top/u_udp/u_udp_tx/N308.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.134         u_eth_top/u_udp/u_udp_tx/N308.co [2]
                                                                                   u_eth_top/u_udp/u_udp_tx/N308.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.164 r       u_eth_top/u_udp/u_udp_tx/N308.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.164         u_eth_top/u_udp/u_udp_tx/N308.co [4]
                                                                                   u_eth_top/u_udp/u_udp_tx/N308.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.194 r       u_eth_top/u_udp/u_udp_tx/N308.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.194         u_eth_top/u_udp/u_udp_tx/N308.co [6]
                                                                                   u_eth_top/u_udp/u_udp_tx/N308.lt_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.224 r       u_eth_top/u_udp/u_udp_tx/N308.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.224         u_eth_top/u_udp/u_udp_tx/N308.co [8]
                                                                                   u_eth_top/u_udp/u_udp_tx/N308.lt_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.254 r       u_eth_top/u_udp/u_udp_tx/N308.lt_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.254         u_eth_top/u_udp/u_udp_tx/N308.co [10]
                                                                                   u_eth_top/u_udp/u_udp_tx/N308.lt_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.284 r       u_eth_top/u_udp/u_udp_tx/N308.lt_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.284         u_eth_top/u_udp/u_udp_tx/N308.co [12]
                                                                                   u_eth_top/u_udp/u_udp_tx/N308.lt_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.314 r       u_eth_top/u_udp/u_udp_tx/N308.lt_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=9)        0.745      14.059         u_eth_top/u_udp/u_udp_tx/N308
                                                                                   u_eth_top/u_udp/u_udp_tx/N1021_3/I2 (GTP_LUT4)
                                   td                    0.172      14.231 f       u_eth_top/u_udp/u_udp_tx/N1021_3/Z (GTP_LUT4)
                                   net (fanout=16)       0.641      14.872         u_eth_top/u_udp/u_udp_tx/N1021
                                                                           f       u_eth_top/u_udp/u_udp_tx/data_cnt[1]/CE (GTP_DFF_CE)

 Data arrival time                                                  14.872         Logic Levels: 7  
                                                                                   Logic: 1.789ns(29.541%), Route: 4.267ns(70.459%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 eth_rxc                                                 0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      12.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      14.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1729)     2.420      16.816         gmii_rx_clk      
                                                                           r       u_eth_top/u_udp/u_udp_tx/data_cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      16.816                          
 clock uncertainty                                      -0.150      16.666                          

 Setup time                                             -0.542      16.124                          

 Data required time                                                 16.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.124                          
 Data arrival time                                                  14.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_udp/u_udp_tx/tx_data_num[7]/CLK (GTP_DFF_CE)
Endpoint    : u_eth_top/u_udp/u_udp_tx/data_cnt[2]/CE (GTP_DFF_CE)
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.816
  Launch Clock Delay      :  4.816
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       6.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1729)     2.420       8.816         gmii_rx_clk      
                                                                           r       u_eth_top/u_udp/u_udp_tx/tx_data_num[7]/CLK (GTP_DFF_CE)

                                   tco                   0.329       9.145 r       u_eth_top/u_udp/u_udp_tx/tx_data_num[7]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.670       9.815         u_eth_top/u_udp/u_udp_tx/tx_data_num [7]
                                                                                   u_eth_top/u_udp/u_udp_tx/N3_mux14_8/I0 (GTP_LUT4)
                                   td                    0.290      10.105 f       u_eth_top/u_udp/u_udp_tx/N3_mux14_8/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      10.569         u_eth_top/u_udp/u_udp_tx/_N48941
                                                                                   u_eth_top/u_udp/u_udp_tx/N3_mux14_11/I0 (GTP_LUT5)
                                   td                    0.185      10.754 r       u_eth_top/u_udp/u_udp_tx/N3_mux14_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      11.218         u_eth_top/u_udp/u_udp_tx/_N48944
                                                                                   u_eth_top/u_udp/u_udp_tx/N3_mux14_12/I0 (GTP_LUT5)
                                   td                    0.185      11.403 r       u_eth_top/u_udp/u_udp_tx/N3_mux14_12/Z (GTP_LUT5)
                                   net (fanout=16)       0.819      12.222         u_eth_top/u_udp/u_udp_tx/N3
                                                                                   u_eth_top/u_udp/u_udp_tx/N5_0[1]/I0 (GTP_LUT2)
                                   td                    0.185      12.407 r       u_eth_top/u_udp/u_udp_tx/N5_0[1]/Z (GTP_LUT2)
                                   net (fanout=1)        0.464      12.871         u_eth_top/u_udp/u_udp_tx/N307 [1]
                                                                                   u_eth_top/u_udp/u_udp_tx/N308.lt_0/I2 (GTP_LUT5CARRY)
                                   td                    0.233      13.104 f       u_eth_top/u_udp/u_udp_tx/N308.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.104         u_eth_top/u_udp/u_udp_tx/N308.co [0]
                                                                                   u_eth_top/u_udp/u_udp_tx/N308.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.134 r       u_eth_top/u_udp/u_udp_tx/N308.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.134         u_eth_top/u_udp/u_udp_tx/N308.co [2]
                                                                                   u_eth_top/u_udp/u_udp_tx/N308.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.164 r       u_eth_top/u_udp/u_udp_tx/N308.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.164         u_eth_top/u_udp/u_udp_tx/N308.co [4]
                                                                                   u_eth_top/u_udp/u_udp_tx/N308.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.194 r       u_eth_top/u_udp/u_udp_tx/N308.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.194         u_eth_top/u_udp/u_udp_tx/N308.co [6]
                                                                                   u_eth_top/u_udp/u_udp_tx/N308.lt_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.224 r       u_eth_top/u_udp/u_udp_tx/N308.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.224         u_eth_top/u_udp/u_udp_tx/N308.co [8]
                                                                                   u_eth_top/u_udp/u_udp_tx/N308.lt_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.254 r       u_eth_top/u_udp/u_udp_tx/N308.lt_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.254         u_eth_top/u_udp/u_udp_tx/N308.co [10]
                                                                                   u_eth_top/u_udp/u_udp_tx/N308.lt_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.284 r       u_eth_top/u_udp/u_udp_tx/N308.lt_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.284         u_eth_top/u_udp/u_udp_tx/N308.co [12]
                                                                                   u_eth_top/u_udp/u_udp_tx/N308.lt_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.314 r       u_eth_top/u_udp/u_udp_tx/N308.lt_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=9)        0.745      14.059         u_eth_top/u_udp/u_udp_tx/N308
                                                                                   u_eth_top/u_udp/u_udp_tx/N1021_3/I2 (GTP_LUT4)
                                   td                    0.172      14.231 f       u_eth_top/u_udp/u_udp_tx/N1021_3/Z (GTP_LUT4)
                                   net (fanout=16)       0.641      14.872         u_eth_top/u_udp/u_udp_tx/N1021
                                                                           f       u_eth_top/u_udp/u_udp_tx/data_cnt[2]/CE (GTP_DFF_CE)

 Data arrival time                                                  14.872         Logic Levels: 7  
                                                                                   Logic: 1.789ns(29.541%), Route: 4.267ns(70.459%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 eth_rxc                                                 0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      12.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      14.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1729)     2.420      16.816         gmii_rx_clk      
                                                                           r       u_eth_top/u_udp/u_udp_tx/data_cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      16.816                          
 clock uncertainty                                      -0.150      16.666                          

 Setup time                                             -0.542      16.124                          

 Data required time                                                 16.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.124                          
 Data arrival time                                                  14.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_udp_data/picture_data[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.330
  Launch Clock Delay      :  4.816
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       6.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1729)     2.420       8.816         gmii_rx_clk      
                                                                           r       u_udp_data/picture_data[0]/CLK (GTP_DFF_CE)

                                   tco                   0.323       9.139 f       u_udp_data/picture_data[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.978      10.117         picture_data[0]  
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                  10.117         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       6.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1729)     2.934       9.330         gmii_rx_clk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       9.330                          
 clock uncertainty                                       0.000       9.330                          

 Hold time                                               0.137       9.467                          

 Data required time                                                  9.467                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.467                          
 Data arrival time                                                  10.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : u_udp_data/picture_data[1]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.330
  Launch Clock Delay      :  4.816
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       6.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1729)     2.420       8.816         gmii_rx_clk      
                                                                           r       u_udp_data/picture_data[1]/CLK (GTP_DFF_CE)

                                   tco                   0.323       9.139 f       u_udp_data/picture_data[1]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.978      10.117         picture_data[1]  
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)

 Data arrival time                                                  10.117         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       6.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1729)     2.934       9.330         gmii_rx_clk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       9.330                          
 clock uncertainty                                       0.000       9.330                          

 Hold time                                               0.137       9.467                          

 Data required time                                                  9.467                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.467                          
 Data arrival time                                                  10.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : u_udp_data/picture_data[2]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.330
  Launch Clock Delay      :  4.816
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       6.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1729)     2.420       8.816         gmii_rx_clk      
                                                                           r       u_udp_data/picture_data[2]/CLK (GTP_DFF_CE)

                                   tco                   0.323       9.139 f       u_udp_data/picture_data[2]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.978      10.117         picture_data[2]  
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                  10.117         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       6.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1729)     2.934       9.330         gmii_rx_clk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       9.330                          
 clock uncertainty                                       0.000       9.330                          

 Hold time                                               0.137       9.467                          

 Data required time                                                  9.467                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.467                          
 Data arrival time                                                  10.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[13]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.727  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.816
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                           r       u_lcd_rgb_top/u_rd_id/lcd_id[13]/CLK (GTP_DFF_CE)

                                   tco                   0.329       3.418 r       u_lcd_rgb_top/u_rd_id/lcd_id[13]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       4.059         lcd_id[13]       
                                                                                   N69_13/I3 (GTP_LUT5)
                                   td                    0.313       4.372 f       N69_13/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       4.372         _N49501          
                                                                                   N69_14/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.372 f       N69_14/Z (GTP_MUX2LUT6)
                                   net (fanout=3)        0.605       4.977         _N48479          
                                                                                   N69_11/I4 (GTP_LUT5)
                                   td                    0.185       5.162 r       N69_11/Z (GTP_LUT5)
                                   net (fanout=24)       0.870       6.032         ddr3_addr_max[13]
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[1]/I4 (GTP_LUT5M)
                                   td                    0.185       6.217 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       6.681         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [1]
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_0/I1 (GTP_LUT5CARRY)
                                   td                    0.233       6.914 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.914         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [0]
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.944 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.944         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [2]
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.974 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.974         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [4]
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.004 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.004         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [6]
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.034 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.034         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [8]
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.064 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.064         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [10]
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.300 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       7.764         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N174/I0 (GTP_LUT3)
                                   td                    0.185       7.949 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N174/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       7.949         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N174
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   7.949         Logic Levels: 7  
                                                                                   Logic: 1.816ns(37.366%), Route: 3.044ns(62.634%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       6.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1729)     2.420       8.816         gmii_rx_clk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.816                          
 clock uncertainty                                      -0.150       8.666                          

 Setup time                                              0.034       8.700                          

 Data required time                                                  8.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.700                          
 Data arrival time                                                   7.949                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.751                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[13]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/D (GTP_DFF_C)
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.727  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.816
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                           r       u_lcd_rgb_top/u_rd_id/lcd_id[13]/CLK (GTP_DFF_CE)

                                   tco                   0.329       3.418 r       u_lcd_rgb_top/u_rd_id/lcd_id[13]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       4.059         lcd_id[13]       
                                                                                   N69_13/I3 (GTP_LUT5)
                                   td                    0.313       4.372 f       N69_13/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       4.372         _N49501          
                                                                                   N69_14/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.372 f       N69_14/Z (GTP_MUX2LUT6)
                                   net (fanout=3)        0.605       4.977         _N48479          
                                                                                   N69_11/I4 (GTP_LUT5)
                                   td                    0.185       5.162 r       N69_11/Z (GTP_LUT5)
                                   net (fanout=24)       0.870       6.032         ddr3_addr_max[13]
                                                                                   u_udp_data/N2/I1 (GTP_LUT3)
                                   td                    0.300       6.332 f       u_udp_data/N2/Z (GTP_LUT3)
                                   net (fanout=21)       0.853       7.185         picture_data_vld 
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N7_1/ID (GTP_LUT5M)
                                   td                    0.265       7.450 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N7_1/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       7.450         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wgnext [1]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/D (GTP_DFF_C)

 Data arrival time                                                   7.450         Logic Levels: 5  
                                                                                   Logic: 1.392ns(31.919%), Route: 2.969ns(68.081%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       6.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1729)     2.420       8.816         gmii_rx_clk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.816                          
 clock uncertainty                                      -0.150       8.666                          

 Setup time                                              0.034       8.700                          

 Data required time                                                  8.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.700                          
 Data arrival time                                                   7.450                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[13]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/D (GTP_DFF_C)
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.727  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.816
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                           r       u_lcd_rgb_top/u_rd_id/lcd_id[13]/CLK (GTP_DFF_CE)

                                   tco                   0.329       3.418 r       u_lcd_rgb_top/u_rd_id/lcd_id[13]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       4.059         lcd_id[13]       
                                                                                   N69_13/I3 (GTP_LUT5)
                                   td                    0.313       4.372 f       N69_13/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       4.372         _N49501          
                                                                                   N69_14/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.372 f       N69_14/Z (GTP_MUX2LUT6)
                                   net (fanout=3)        0.605       4.977         _N48479          
                                                                                   N69_11/I4 (GTP_LUT5)
                                   td                    0.185       5.162 r       N69_11/Z (GTP_LUT5)
                                   net (fanout=24)       0.870       6.032         ddr3_addr_max[13]
                                                                                   u_udp_data/N2/I1 (GTP_LUT3)
                                   td                    0.300       6.332 f       u_udp_data/N2/Z (GTP_LUT3)
                                   net (fanout=21)       0.853       7.185         picture_data_vld 
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N7_2/ID (GTP_LUT5M)
                                   td                    0.265       7.450 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N7_2/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       7.450         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wgnext [2]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/D (GTP_DFF_C)

 Data arrival time                                                   7.450         Logic Levels: 5  
                                                                                   Logic: 1.392ns(31.919%), Route: 2.969ns(68.081%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 eth_rxc                                                 0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       4.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       5.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       6.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1729)     2.420       8.816         gmii_rx_clk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       8.816                          
 clock uncertainty                                      -0.150       8.666                          

 Setup time                                              0.034       8.700                          

 Data required time                                                  8.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.700                          
 Data arrival time                                                   7.450                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/D (GTP_DFF_C)
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.727  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.816
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                           r       u_lcd_rgb_top/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)

                                   tco                   0.323      23.412 f       u_lcd_rgb_top/u_rd_id/lcd_id[1]/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.693      24.105         lcd_id[1]        
                                                                                   N69_11_cpy/I0 (GTP_LUT5)
                                   td                    0.317      24.422 r       N69_11_cpy/Z (GTP_LUT5)
                                   net (fanout=24)       0.870      25.292         ddr3_addr_max[13]_cpy
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[13]/I4 (GTP_LUT5M)
                                   td                    0.172      25.464 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[13]/Z (GTP_LUT5M)
                                   net (fanout=3)        0.000      25.464         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [13]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/D (GTP_DFF_C)

 Data arrival time                                                  25.464         Logic Levels: 2  
                                                                                   Logic: 0.812ns(34.189%), Route: 1.563ns(65.811%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 eth_rxc                                                 0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      20.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1729)     2.420      24.816         gmii_rx_clk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.816                          
 clock uncertainty                                       0.150      24.966                          

 Hold time                                               0.047      25.013                          

 Data required time                                                 25.013                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.013                          
 Data arrival time                                                  25.464                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.451                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/D (GTP_DFF_CE)
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.727  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.816
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                           r       u_lcd_rgb_top/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)

                                   tco                   0.323      23.412 f       u_lcd_rgb_top/u_rd_id/lcd_id[1]/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.693      24.105         lcd_id[1]        
                                                                                   N69_11_cpy/I0 (GTP_LUT5)
                                   td                    0.317      24.422 r       N69_11_cpy/Z (GTP_LUT5)
                                   net (fanout=24)       0.870      25.292         ddr3_addr_max[13]_cpy
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_0[0]/I1 (GTP_LUT4)
                                   td                    0.281      25.573 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_0[0]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      25.573         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [0]
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/D (GTP_DFF_CE)

 Data arrival time                                                  25.573         Logic Levels: 2  
                                                                                   Logic: 0.921ns(37.077%), Route: 1.563ns(62.923%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 eth_rxc                                                 0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      20.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1729)     2.420      24.816         gmii_rx_clk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.816                          
 clock uncertainty                                       0.150      24.966                          

 Hold time                                               0.039      25.005                          

 Data required time                                                 25.005                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.005                          
 Data arrival time                                                  25.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.568                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/D (GTP_DFF_CE)
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.727  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.816
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                           r       u_lcd_rgb_top/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)

                                   tco                   0.323      23.412 f       u_lcd_rgb_top/u_rd_id/lcd_id[1]/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.693      24.105         lcd_id[1]        
                                                                                   N69_11_cpy/I0 (GTP_LUT5)
                                   td                    0.317      24.422 r       N69_11_cpy/Z (GTP_LUT5)
                                   net (fanout=24)       0.870      25.292         ddr3_addr_max[13]_cpy
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_0[1]/I1 (GTP_LUT5)
                                   td                    0.420      25.712 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_0[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      25.712         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [1]
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/D (GTP_DFF_CE)

 Data arrival time                                                  25.712         Logic Levels: 2  
                                                                                   Logic: 1.060ns(40.412%), Route: 1.563ns(59.588%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 eth_rxc                                                 0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      20.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1729)     2.420      24.816         gmii_rx_clk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.816                          
 clock uncertainty                                       0.150      24.966                          

 Hold time                                               0.039      25.005                          

 Data required time                                                 25.005                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.005                          
 Data arrival time                                                  25.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.707                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.952  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.816
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      13.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      17.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.329      18.097 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      18.561         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [0]
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                  18.561         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 eth_rxc                                                 0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      12.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      14.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1729)     2.420      16.816         gmii_rx_clk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.816                          
 clock uncertainty                                      -0.150      16.666                          

 Setup time                                              0.034      16.700                          

 Data required time                                                 16.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.700                          
 Data arrival time                                                  18.561                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.861                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.952  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.816
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      13.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      17.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.329      18.097 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      18.561         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [1]
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                  18.561         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 eth_rxc                                                 0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      12.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      14.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1729)     2.420      16.816         gmii_rx_clk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.816                          
 clock uncertainty                                      -0.150      16.666                          

 Setup time                                              0.034      16.700                          

 Data required time                                                 16.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.700                          
 Data arrival time                                                  18.561                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.861                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.952  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.816
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      13.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      17.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.329      18.097 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      18.561         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [2]
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                  18.561         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 eth_rxc                                                 0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      12.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      14.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1729)     2.420      16.816         gmii_rx_clk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.816                          
 clock uncertainty                                      -0.150      16.666                          

 Setup time                                              0.034      16.700                          

 Data required time                                                 16.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.700                          
 Data arrival time                                                  18.561                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.861                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.952  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.816
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      24.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      24.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      27.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323      28.091 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      28.555         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [0]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                  28.555         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 eth_rxc                                                 0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      20.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1729)     2.420      24.816         gmii_rx_clk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.816                          
 clock uncertainty                                       0.150      24.966                          

 Hold time                                               0.047      25.013                          

 Data required time                                                 25.013                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.013                          
 Data arrival time                                                  28.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.542                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.952  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.816
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      24.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      24.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      27.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323      28.091 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      28.555         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [1]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                  28.555         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 eth_rxc                                                 0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      20.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1729)     2.420      24.816         gmii_rx_clk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.816                          
 clock uncertainty                                       0.150      24.966                          

 Hold time                                               0.047      25.013                          

 Data required time                                                 25.013                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.013                          
 Data arrival time                                                  28.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.542                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.952  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.816
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      24.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      24.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      27.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323      28.091 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      28.555         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [2]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                  28.555         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 eth_rxc                                                 0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      20.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1729)     2.420      24.816         gmii_rx_clk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.816                          
 clock uncertainty                                       0.150      24.966                          

 Hold time                                               0.047      25.013                          

 Data required time                                                 25.013                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.013                          
 Data arrival time                                                  28.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.542                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.769
  Launch Clock Delay      :  5.769
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.928 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       5.769         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.233 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.963         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.963         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.802         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.896 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       5.589         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.589 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       6.423         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.517 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       7.122         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.428 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       8.269         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.269                          
 clock uncertainty                                      -0.150       8.119                          

 Setup time                                             -0.068       8.051                          

 Data required time                                                  8.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.051                          
 Data arrival time                                                   6.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.769
  Launch Clock Delay      :  5.769
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.928 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       5.769         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.233 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.963         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.963         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.802         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.896 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       5.589         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.589 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       6.423         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.517 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       7.122         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.428 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       8.269         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.269                          
 clock uncertainty                                      -0.150       8.119                          

 Setup time                                             -0.068       8.051                          

 Data required time                                                  8.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.051                          
 Data arrival time                                                   6.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.769
  Launch Clock Delay      :  5.769
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.928 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       5.769         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.233 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.963         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.963         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.802         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.896 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       5.589         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.589 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       6.423         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.517 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       7.122         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.428 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       8.269         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       8.269                          
 clock uncertainty                                      -0.150       8.119                          

 Setup time                                             -0.068       8.051                          

 Data required time                                                  8.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.051                          
 Data arrival time                                                   6.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.769
  Launch Clock Delay      :  5.769
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.928 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       5.769         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.233 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.963         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.963         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.928 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       5.769         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       5.769                          
 clock uncertainty                                       0.000       5.769                          

 Hold time                                               0.001       5.770                          

 Data required time                                                  5.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.770                          
 Data arrival time                                                   6.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.769
  Launch Clock Delay      :  5.769
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.928 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       5.769         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.233 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.963         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.963         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.928 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       5.769         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       5.769                          
 clock uncertainty                                       0.000       5.769                          

 Hold time                                               0.001       5.770                          

 Data required time                                                  5.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.770                          
 Data arrival time                                                   6.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.769
  Launch Clock Delay      :  5.769
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.928 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       5.769         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       6.233 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.963         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.963         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.928 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       5.769         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       5.769                          
 clock uncertainty                                       0.000       5.769                          

 Hold time                                               0.001       5.770                          

 Data required time                                                  5.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.770                          
 Data arrival time                                                   6.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.768
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146       7.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)

                                   tco                   0.329       8.097 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/Q (GTP_DFF_CE)
                                   net (fanout=18)       0.834       8.931         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/coarse_slip_step [3]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/I0 (GTP_LUT4)
                                   td                    0.274       9.205 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       9.758         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/I2 (GTP_LUT5)
                                   td                    0.185       9.943 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.407         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11254
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/I2 (GTP_LUT3)
                                   td                    0.185      10.592 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/Z (GTP_LUT3)
                                   net (fanout=4)        0.641      11.233         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_next [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/I3 (GTP_LUT5)
                                   td                    0.185      11.418 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/Z (GTP_LUT5)
                                   net (fanout=9)        0.745      12.163         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_2/I0 (GTP_LUT2)
                                   td                    0.185      12.348 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_2/Z (GTP_LUT2)
                                   net (fanout=10)       0.758      13.106         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/I0 (GTP_LUT4)
                                   td                    0.185      13.291 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/Z (GTP_LUT4)
                                   net (fanout=11)       0.771      14.062         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11188
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/I1 (GTP_LUT2)
                                   td                    0.185      14.247 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.464      14.711         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11217
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      14.944 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.944         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [1]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.974 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.974         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.004 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.004         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [3]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.034 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.034         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [4]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      15.270 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      15.734         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11227
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_51[5]/I2 (GTP_LUT3)
                                   td                    0.185      15.919 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_51[5]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      15.919         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389 [5]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/D (GTP_DFF_CE)

 Data arrival time                                                  15.919         Logic Levels: 10 
                                                                                   Logic: 2.457ns(30.144%), Route: 5.694ns(69.856%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      13.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      17.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      17.768                          
 clock uncertainty                                      -0.150      17.618                          

 Setup time                                              0.034      17.652                          

 Data required time                                                 17.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.652                          
 Data arrival time                                                  15.919                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.733                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.768
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146       7.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)

                                   tco                   0.329       8.097 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/Q (GTP_DFF_CE)
                                   net (fanout=18)       0.834       8.931         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/coarse_slip_step [3]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/I0 (GTP_LUT4)
                                   td                    0.273       9.204 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       9.757         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/I1 (GTP_LUT5)
                                   td                    0.185       9.942 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.406         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11173
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/I2 (GTP_LUT3)
                                   td                    0.185      10.591 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/Z (GTP_LUT3)
                                   net (fanout=4)        0.641      11.232         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_next [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/I3 (GTP_LUT5)
                                   td                    0.185      11.417 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/Z (GTP_LUT5)
                                   net (fanout=9)        0.745      12.162         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_3/I0 (GTP_LUT2)
                                   td                    0.185      12.347 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_3/Z (GTP_LUT2)
                                   net (fanout=10)       0.758      13.105         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/I0 (GTP_LUT4)
                                   td                    0.185      13.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/Z (GTP_LUT4)
                                   net (fanout=11)       0.771      14.061         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11107
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/I1 (GTP_LUT2)
                                   td                    0.185      14.246 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.464      14.710         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11136
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      14.943 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.943         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [1]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.973 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.973         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.003 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.003         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [3]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.033 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.033         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [4]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      15.269 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      15.733         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11146
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_51[5]/I2 (GTP_LUT3)
                                   td                    0.185      15.918 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_51[5]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      15.918         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389 [5]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/D (GTP_DFF_CE)

 Data arrival time                                                  15.918         Logic Levels: 10 
                                                                                   Logic: 2.456ns(30.135%), Route: 5.694ns(69.865%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      13.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      17.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      17.768                          
 clock uncertainty                                      -0.150      17.618                          

 Setup time                                              0.034      17.652                          

 Data required time                                                 17.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.652                          
 Data arrival time                                                  15.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.734                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/D (GTP_DFF_CE)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.768
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146       7.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/CLK (GTP_DFF_CE)

                                   tco                   0.329       8.097 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/Q (GTP_DFF_CE)
                                   net (fanout=18)       0.834       8.931         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/coarse_slip_step [3]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/I0 (GTP_LUT4)
                                   td                    0.274       9.205 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       9.758         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/I2 (GTP_LUT5)
                                   td                    0.185       9.943 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.407         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11254
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/I2 (GTP_LUT3)
                                   td                    0.185      10.592 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/Z (GTP_LUT3)
                                   net (fanout=4)        0.641      11.233         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_next [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/I3 (GTP_LUT5)
                                   td                    0.185      11.418 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/Z (GTP_LUT5)
                                   net (fanout=9)        0.745      12.163         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_2/I0 (GTP_LUT2)
                                   td                    0.185      12.348 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_2/Z (GTP_LUT2)
                                   net (fanout=10)       0.758      13.106         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/I0 (GTP_LUT4)
                                   td                    0.185      13.291 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/Z (GTP_LUT4)
                                   net (fanout=11)       0.771      14.062         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11188
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/I1 (GTP_LUT2)
                                   td                    0.185      14.247 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.464      14.711         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11217
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      14.944 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.944         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [1]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.974 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.974         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [2]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      15.004 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.004         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [3]
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.236      15.240 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      15.704         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11226
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_51[4]/I2 (GTP_LUT3)
                                   td                    0.185      15.889 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_51[4]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      15.889         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389 [4]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/D (GTP_DFF_CE)

 Data arrival time                                                  15.889         Logic Levels: 9  
                                                                                   Logic: 2.427ns(29.885%), Route: 5.694ns(70.115%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      13.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      17.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      17.768                          
 clock uncertainty                                      -0.150      17.618                          

 Setup time                                              0.034      17.652                          

 Data required time                                                 17.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.652                          
 Data arrival time                                                  15.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.763                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.768
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146       7.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)

                                   tco                   0.323       8.091 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       8.644         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [10]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)

 Data arrival time                                                   8.644         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146       7.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       7.768                          
 clock uncertainty                                       0.000       7.768                          

 Hold time                                               0.334       8.102                          

 Data required time                                                  8.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.102                          
 Data arrival time                                                   8.644                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.542                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/DI (GTP_RAM16X1DP)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.768
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146       7.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/CLK (GTP_DFF_CE)

                                   tco                   0.323       8.091 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       8.644         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [11]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/DI (GTP_RAM16X1DP)

 Data arrival time                                                   8.644         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146       7.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       7.768                          
 clock uncertainty                                       0.000       7.768                          

 Hold time                                               0.334       8.102                          

 Data required time                                                  8.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.102                          
 Data arrival time                                                   8.644                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.542                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/DI (GTP_RAM16X1DP)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.768
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146       7.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/CLK (GTP_DFF_CE)

                                   tco                   0.323       8.091 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       8.644         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [12]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/DI (GTP_RAM16X1DP)

 Data arrival time                                                   8.644         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146       7.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       7.768                          
 clock uncertainty                                       0.000       7.768                          

 Hold time                                               0.334       8.102                          

 Data required time                                                  8.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.102                          
 Data arrival time                                                   8.644                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.542                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/h_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/D (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.471  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.768
  Launch Clock Delay      :  4.297
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       3.339 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=114)      0.958       4.297         lcd_clk          
                                                                           r       u_lcd_rgb_top/u_lcd_driver/h_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.626 r       u_lcd_rgb_top/u_lcd_driver/h_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       5.384         u_lcd_rgb_top/u_lcd_driver/h_cnt [0]
                                                                                   u_lcd_rgb_top/u_lcd_driver/N21_mux4_3/I0 (GTP_LUT5)
                                   td                    0.316       5.700 f       u_lcd_rgb_top/u_lcd_driver/N21_mux4_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.164         u_lcd_rgb_top/u_lcd_driver/_N1166
                                                                                   u_lcd_rgb_top/u_lcd_driver/N28_11/I4 (GTP_LUT5)
                                   td                    0.232       6.396 f       u_lcd_rgb_top/u_lcd_driver/N28_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.860         u_lcd_rgb_top/u_lcd_driver/_N47097
                                                                                   u_lcd_rgb_top/u_lcd_driver/N28_12/I1 (GTP_LUT5)
                                   td                    0.185       7.045 r       u_lcd_rgb_top/u_lcd_driver/N28_12/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.045         rd_vsync         
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/D (GTP_DFF_C)

 Data arrival time                                                   7.045         Logic Levels: 3  
                                                                                   Logic: 1.062ns(38.646%), Route: 1.686ns(61.354%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      13.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      17.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.768                          
 clock uncertainty                                      -0.150      17.618                          

 Setup time                                              0.034      17.652                          

 Data required time                                                 17.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.652                          
 Data arrival time                                                   7.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.607                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[13]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[9]/D (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.768
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                           r       u_lcd_rgb_top/u_rd_id/lcd_id[13]/CLK (GTP_DFF_CE)

                                   tco                   0.329       3.418 r       u_lcd_rgb_top/u_rd_id/lcd_id[13]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       4.059         lcd_id[13]       
                                                                                   N69_13/I3 (GTP_LUT5)
                                   td                    0.313       4.372 f       N69_13/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       4.372         _N49501          
                                                                                   N69_14/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.372 f       N69_14/Z (GTP_MUX2LUT6)
                                   net (fanout=3)        0.605       4.977         _N48479          
                                                                                   N69_11_cpy/I4 (GTP_LUT5)
                                   td                    0.185       5.162 r       N69_11_cpy/Z (GTP_LUT5)
                                   net (fanout=24)       0.000       5.162         ddr3_addr_max[13]_cpy
                                                                           r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[9]/D (GTP_DFF_C)

 Data arrival time                                                   5.162         Logic Levels: 3  
                                                                                   Logic: 0.827ns(39.894%), Route: 1.246ns(60.106%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      13.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      17.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.768                          
 clock uncertainty                                      -0.150      17.618                          

 Setup time                                              0.034      17.652                          

 Data required time                                                 17.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.652                          
 Data arrival time                                                   5.162                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.490                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[13]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[18]/D (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.768
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                           r       u_lcd_rgb_top/u_rd_id/lcd_id[13]/CLK (GTP_DFF_CE)

                                   tco                   0.329       3.418 r       u_lcd_rgb_top/u_rd_id/lcd_id[13]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       4.059         lcd_id[13]       
                                                                                   N69_13/I3 (GTP_LUT5)
                                   td                    0.313       4.372 f       N69_13/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       4.372         _N49501          
                                                                                   N69_14/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.372 f       N69_14/Z (GTP_MUX2LUT6)
                                   net (fanout=3)        0.605       4.977         _N48479          
                                                                                   N69_inv/I4 (GTP_LUT5)
                                   td                    0.185       5.162 r       N69_inv/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.162         ddr3_addr_max[18]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[18]/D (GTP_DFF_C)

 Data arrival time                                                   5.162         Logic Levels: 3  
                                                                                   Logic: 0.827ns(39.894%), Route: 1.246ns(60.106%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      13.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      17.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[18]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.768                          
 clock uncertainty                                      -0.150      17.618                          

 Setup time                                              0.034      17.652                          

 Data required time                                                 17.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.652                          
 Data arrival time                                                   5.162                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.490                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[9]/D (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.768
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                           r       u_lcd_rgb_top/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)

                                   tco                   0.323       3.412 f       u_lcd_rgb_top/u_rd_id/lcd_id[1]/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.693       4.105         lcd_id[1]        
                                                                                   N69_11_cpy/I0 (GTP_LUT5)
                                   td                    0.317       4.422 r       N69_11_cpy/Z (GTP_LUT5)
                                   net (fanout=24)       0.000       4.422         ddr3_addr_max[13]_cpy
                                                                           r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[9]/D (GTP_DFF_C)

 Data arrival time                                                   4.422         Logic Levels: 1  
                                                                                   Logic: 0.640ns(48.012%), Route: 0.693ns(51.988%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146       7.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.768                          
 clock uncertainty                                       0.150       7.918                          

 Hold time                                               0.039       7.957                          

 Data required time                                                  7.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.957                          
 Data arrival time                                                   4.422                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.535                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[18]/D (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.679  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.768
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                           r       u_lcd_rgb_top/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)

                                   tco                   0.323       3.412 f       u_lcd_rgb_top/u_rd_id/lcd_id[1]/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.693       4.105         lcd_id[1]        
                                                                                   N69_inv/I0 (GTP_LUT5)
                                   td                    0.317       4.422 r       N69_inv/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       4.422         ddr3_addr_max[18]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[18]/D (GTP_DFF_C)

 Data arrival time                                                   4.422         Logic Levels: 1  
                                                                                   Logic: 0.640ns(48.012%), Route: 0.693ns(51.988%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146       7.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[18]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.768                          
 clock uncertainty                                       0.150       7.918                          

 Hold time                                               0.039       7.957                          

 Data required time                                                  7.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.957                          
 Data arrival time                                                   4.422                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.535                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.471  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.768
  Launch Clock Delay      :  4.297
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       3.339 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=114)      0.958       4.297         lcd_clk          
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.620 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.084         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [0]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.084         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146       7.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.768                          
 clock uncertainty                                       0.150       7.918                          

 Hold time                                               0.047       7.965                          

 Data required time                                                  7.965                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.965                          
 Data arrival time                                                   5.084                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.881                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.952  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.768
  Launch Clock Delay      :  4.816
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        28.000      28.000 r                        
 eth_rxc                                                 0.000      28.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      28.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      29.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      30.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      30.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1729)     2.420      32.816         gmii_rx_clk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.329      33.145 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      33.609         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [0]
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                  33.609         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        30.000      30.000 r                        
 sys_clk                                                 0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      31.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      32.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      32.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      33.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      33.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      33.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      34.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      34.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      34.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      37.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      37.768                          
 clock uncertainty                                      -0.150      37.618                          

 Setup time                                              0.034      37.652                          

 Data required time                                                 37.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.652                          
 Data arrival time                                                  33.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.043                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.952  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.768
  Launch Clock Delay      :  4.816
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        28.000      28.000 r                        
 eth_rxc                                                 0.000      28.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      28.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      29.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      30.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      30.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1729)     2.420      32.816         gmii_rx_clk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.329      33.145 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      33.609         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [1]
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                  33.609         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        30.000      30.000 r                        
 sys_clk                                                 0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      31.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      32.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      32.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      33.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      33.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      33.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      34.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      34.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      34.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      37.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      37.768                          
 clock uncertainty                                      -0.150      37.618                          

 Setup time                                              0.034      37.652                          

 Data required time                                                 37.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.652                          
 Data arrival time                                                  33.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.043                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.952  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.768
  Launch Clock Delay      :  4.816
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        28.000      28.000 r                        
 eth_rxc                                                 0.000      28.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      28.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      29.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      30.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      30.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1729)     2.420      32.816         gmii_rx_clk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.329      33.145 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      33.609         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [2]
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                  33.609         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        30.000      30.000 r                        
 sys_clk                                                 0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      31.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      32.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      32.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      33.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      33.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      33.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      34.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      34.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      34.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      37.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      37.768                          
 clock uncertainty                                      -0.150      37.618                          

 Setup time                                              0.034      37.652                          

 Data required time                                                 37.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 37.652                          
 Data arrival time                                                  33.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.043                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.952  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.768
  Launch Clock Delay      :  4.816
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 eth_rxc                                                 0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      20.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1729)     2.420      24.816         gmii_rx_clk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323      25.139 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      25.603         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [0]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                  25.603         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      24.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      24.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      27.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      27.768                          
 clock uncertainty                                       0.150      27.918                          

 Hold time                                               0.047      27.965                          

 Data required time                                                 27.965                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.965                          
 Data arrival time                                                  25.603                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.362                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.952  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.768
  Launch Clock Delay      :  4.816
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 eth_rxc                                                 0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      20.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1729)     2.420      24.816         gmii_rx_clk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323      25.139 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      25.603         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [1]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                  25.603         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      24.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      24.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      27.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      27.768                          
 clock uncertainty                                       0.150      27.918                          

 Hold time                                               0.047      27.965                          

 Data required time                                                 27.965                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.965                          
 Data arrival time                                                  25.603                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.362                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.952  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.768
  Launch Clock Delay      :  4.816
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 eth_rxc                                                 0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000      20.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1729)     2.420      24.816         gmii_rx_clk      
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323      25.139 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      25.603         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [2]
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                  25.603         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      24.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      24.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      27.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      27.768                          
 clock uncertainty                                       0.150      27.918                          

 Hold time                                               0.047      27.965                          

 Data required time                                                 27.965                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.965                          
 Data arrival time                                                  25.603                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.362                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.285
  Launch Clock Delay      :  5.285
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.614 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.614         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       5.614 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1470)     2.202       7.816         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   7.816         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.999%), Route: 2.202ns(87.001%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.285                          
 clock uncertainty                                      -0.150      25.135                          

 Recovery time                                          -0.542      24.593                          

 Data required time                                                 24.593                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.593                          
 Data arrival time                                                   7.816                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.777                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.285
  Launch Clock Delay      :  5.285
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.614 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.614         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       5.614 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1470)     2.202       7.816         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   7.816         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.999%), Route: 2.202ns(87.001%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.285                          
 clock uncertainty                                      -0.150      25.135                          

 Recovery time                                          -0.542      24.593                          

 Data required time                                                 24.593                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.593                          
 Data arrival time                                                   7.816                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.777                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.285
  Launch Clock Delay      :  5.285
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.614 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.614         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       5.614 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1470)     2.202       7.816         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   7.816         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.999%), Route: 2.202ns(87.001%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196      25.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      25.285                          
 clock uncertainty                                      -0.150      25.135                          

 Recovery time                                          -0.542      24.593                          

 Data required time                                                 24.593                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.593                          
 Data arrival time                                                   7.816                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.777                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.285
  Launch Clock Delay      :  5.285
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       5.614 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.614         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       5.614 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=20)       0.670       6.284         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   6.284         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.933%), Route: 0.670ns(67.067%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.285                          
 clock uncertainty                                       0.000       5.285                          

 Removal time                                           -0.251       5.034                          

 Data required time                                                  5.034                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.034                          
 Data arrival time                                                   6.284                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.285
  Launch Clock Delay      :  5.285
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       5.614 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.614         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       5.614 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=20)       0.670       6.284         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   6.284         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.933%), Route: 0.670ns(67.067%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.285                          
 clock uncertainty                                       0.000       5.285                          

 Removal time                                           -0.251       5.034                          

 Data required time                                                  5.034                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.034                          
 Data arrival time                                                   6.284                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.285
  Launch Clock Delay      :  5.285
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       5.614 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.614         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       5.614 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=20)       0.670       6.284         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   6.284         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.933%), Route: 0.670ns(67.067%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.285                          
 clock uncertainty                                       0.000       5.285                          

 Removal time                                           -0.251       5.034                          

 Data required time                                                  5.034                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.034                          
 Data arrival time                                                   6.284                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_lcd_rgb_top/u_lcd_driver/h_cnt[0]/C (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.471  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.297
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      13.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      17.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.329      18.097 r       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641      18.738         u_ddr3_ctrl_top/ddr3_init_done
                                                                                   u_ddr3_ctrl_top/u_aq_axi_master/N15/I2 (GTP_LUT3)
                                   td                    0.172      18.910 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/Z (GTP_LUT3)
                                   net (fanout=137)      0.953      19.863         u_ddr3_ctrl_top/u_aq_axi_master/N15
                                                                           f       u_lcd_rgb_top/u_lcd_driver/h_cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                  19.863         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.914%), Route: 1.594ns(76.086%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250      23.339 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=114)      0.958      24.297         lcd_clk          
                                                                           r       u_lcd_rgb_top/u_lcd_driver/h_cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.297                          
 clock uncertainty                                      -0.150      24.147                          

 Recovery time                                          -0.542      23.605                          

 Data required time                                                 23.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.605                          
 Data arrival time                                                  19.863                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.742                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_lcd_rgb_top/u_lcd_driver/h_cnt[1]/C (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.471  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.297
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      13.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      17.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.329      18.097 r       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641      18.738         u_ddr3_ctrl_top/ddr3_init_done
                                                                                   u_ddr3_ctrl_top/u_aq_axi_master/N15/I2 (GTP_LUT3)
                                   td                    0.172      18.910 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/Z (GTP_LUT3)
                                   net (fanout=137)      0.953      19.863         u_ddr3_ctrl_top/u_aq_axi_master/N15
                                                                           f       u_lcd_rgb_top/u_lcd_driver/h_cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                  19.863         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.914%), Route: 1.594ns(76.086%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250      23.339 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=114)      0.958      24.297         lcd_clk          
                                                                           r       u_lcd_rgb_top/u_lcd_driver/h_cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.297                          
 clock uncertainty                                      -0.150      24.147                          

 Recovery time                                          -0.542      23.605                          

 Data required time                                                 23.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.605                          
 Data arrival time                                                  19.863                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.742                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)
Endpoint    : u_lcd_rgb_top/u_lcd_driver/h_cnt[2]/C (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.471  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.297
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      13.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      17.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/ddr3_init_done/CLK (GTP_DFF_C)

                                   tco                   0.329      18.097 r       u_ddr3_ctrl_top/ddr3_init_done/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641      18.738         u_ddr3_ctrl_top/ddr3_init_done
                                                                                   u_ddr3_ctrl_top/u_aq_axi_master/N15/I2 (GTP_LUT3)
                                   td                    0.172      18.910 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/Z (GTP_LUT3)
                                   net (fanout=137)      0.953      19.863         u_ddr3_ctrl_top/u_aq_axi_master/N15
                                                                           f       u_lcd_rgb_top/u_lcd_driver/h_cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                  19.863         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.914%), Route: 1.594ns(76.086%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250      23.339 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=114)      0.958      24.297         lcd_clk          
                                                                           r       u_lcd_rgb_top/u_lcd_driver/h_cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.297                          
 clock uncertainty                                      -0.150      24.147                          

 Recovery time                                          -0.542      23.605                          

 Data required time                                                 23.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.605                          
 Data arrival time                                                  19.863                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.742                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.957  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.811
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      24.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      24.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      27.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323      28.091 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      28.555         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/N21/I1 (GTP_LUT2)
                                   td                    0.172      28.727 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/Z (GTP_LUT2)
                                   net (fanout=124)      1.507      30.234         u_ddr3_ctrl_top/u_ctrl_fifo/N21
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  30.234         Logic Levels: 1  
                                                                                   Logic: 0.495ns(20.073%), Route: 1.971ns(79.927%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250      23.339 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=114)      1.472      24.811         lcd_clk          
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      24.811                          
 clock uncertainty                                       0.150      24.961                          

 Removal time                                           -0.026      24.935                          

 Data required time                                                 24.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.935                          
 Data arrival time                                                  30.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.299                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.957  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.811
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      24.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      24.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      27.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323      28.091 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      28.555         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/N21/I1 (GTP_LUT2)
                                   td                    0.172      28.727 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/Z (GTP_LUT2)
                                   net (fanout=124)      1.507      30.234         u_ddr3_ctrl_top/u_ctrl_fifo/N21
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  30.234         Logic Levels: 1  
                                                                                   Logic: 0.495ns(20.073%), Route: 1.971ns(79.927%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250      23.339 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=114)      1.472      24.811         lcd_clk          
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      24.811                          
 clock uncertainty                                       0.150      24.961                          

 Removal time                                           -0.026      24.935                          

 Data required time                                                 24.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.935                          
 Data arrival time                                                  30.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.299                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.957  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.811
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      23.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      23.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      24.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      24.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      27.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/CLK (GTP_DFF_C)

                                   tco                   0.323      28.091 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      28.555         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
                                                                                   u_ddr3_ctrl_top/u_ctrl_fifo/N21/I1 (GTP_LUT2)
                                   td                    0.172      28.727 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/Z (GTP_LUT2)
                                   net (fanout=124)      1.507      30.234         u_ddr3_ctrl_top/u_ctrl_fifo/N21
                                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  30.234         Logic Levels: 1  
                                                                                   Logic: 0.495ns(20.073%), Route: 1.971ns(79.927%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      22.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      22.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      23.089         clk_50m          
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250      23.339 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=114)      1.472      24.811         lcd_clk          
                                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      24.811                          
 clock uncertainty                                       0.150      24.961                          

 Removal time                                           -0.026      24.935                          

 Data required time                                                 24.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.935                          
 Data arrival time                                                  30.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.299                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/P (GTP_DFF_P)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    1.387  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.672
  Launch Clock Delay      :  5.285
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.614 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.614         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       5.614 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1470)     2.202       7.816         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/P (GTP_DFF_P)

 Data arrival time                                                   7.816         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.999%), Route: 2.202ns(87.001%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      13.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      14.012 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      14.476         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      14.476 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        2.196      16.672         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      16.672                          
 clock uncertainty                                      -0.150      16.522                          

 Recovery time                                          -0.542      15.980                          

 Data required time                                                 15.980                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.980                          
 Data arrival time                                                   7.816                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.164                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/P (GTP_DFF_P)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.387  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.672
  Launch Clock Delay      :  5.285
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.614 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.614         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       5.614 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1470)     2.202       7.816         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/P (GTP_DFF_P)

 Data arrival time                                                   7.816         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.999%), Route: 2.202ns(87.001%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.012 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       4.476         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.476 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=1)        2.196       6.672         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       6.672                          
 clock uncertainty                                       0.150       6.822                          

 Removal time                                           -0.251       6.571                          

 Data required time                                                  6.571                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.571                          
 Data arrival time                                                   7.816                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/CLK (GTP_DFF_P)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST (GTP_DDC_E1)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.630
  Launch Clock Delay      :  5.285
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/CLK (GTP_DFF_P)

                                   tco                   0.329       5.614 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/Q (GTP_DFF_P)
                                   net (fanout=67)       1.114       6.728         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST (GTP_DDC_E1)

 Data arrival time                                                   6.728         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.800%), Route: 1.114ns(77.200%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         1.250       1.250 f                        
 sys_clk                                                 0.000       1.250 f       sys_clk (port)   
                                   net (fanout=1)        0.000       1.250         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       2.562 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       3.653         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       3.745 f       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       4.438         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.438 f       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       5.272         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       5.364 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.969         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.275 f       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=3)        0.605       6.880         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA (GTP_DDC_E1)
 clock pessimism                                         0.000       6.880                          
 clock uncertainty                                      -0.150       6.730                          

 Recovery time                                          -0.318       6.412                          

 Data required time                                                  6.412                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.412                          
 Data arrival time                                                   6.728                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/CLK (GTP_DFF_P)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST (GTP_DDC_E1)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.630
  Launch Clock Delay      :  5.285
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/CLK (GTP_DFF_P)

                                   tco                   0.329       5.614 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/Q (GTP_DFF_P)
                                   net (fanout=67)       1.114       6.728         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST (GTP_DDC_E1)

 Data arrival time                                                   6.728         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.800%), Route: 1.114ns(77.200%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         1.250       1.250 f                        
 sys_clk                                                 0.000       1.250 f       sys_clk (port)   
                                   net (fanout=1)        0.000       1.250         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       2.562 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       3.653         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       3.745 f       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       4.438         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.438 f       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       5.272         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       5.364 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.969         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.275 f       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=3)        0.605       6.880         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA (GTP_DDC_E1)
 clock pessimism                                         0.000       6.880                          
 clock uncertainty                                      -0.150       6.730                          

 Recovery time                                          -0.318       6.412                          

 Data required time                                                  6.412                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.412                          
 Data arrival time                                                   6.728                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/CLK (GTP_DFF_P)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST (GTP_DDC_E1)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.630
  Launch Clock Delay      :  5.285
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/CLK (GTP_DFF_P)

                                   tco                   0.329       5.614 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/Q (GTP_DFF_P)
                                   net (fanout=67)       1.114       6.728         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST (GTP_DDC_E1)

 Data arrival time                                                   6.728         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.800%), Route: 1.114ns(77.200%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         1.250       1.250 f                        
 sys_clk                                                 0.000       1.250 f       sys_clk (port)   
                                   net (fanout=1)        0.000       1.250         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       2.562 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       3.653         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       3.745 f       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       4.438         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.438 f       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       5.272         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       5.364 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       5.969         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.275 f       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=3)        0.605       6.880         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKA (GTP_DDC_E1)
 clock pessimism                                         0.000       6.880                          
 clock uncertainty                                      -0.150       6.730                          

 Recovery time                                          -0.318       6.412                          

 Data required time                                                  6.412                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.412                          
 Data arrival time                                                   6.728                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/CLK (GTP_DFF_P)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/RST (GTP_DDC_E1)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.484  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.769
  Launch Clock Delay      :  5.285
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/CLK (GTP_DFF_P)

                                   tco                   0.323       5.608 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/Q (GTP_DFF_P)
                                   net (fanout=67)       1.114       6.722         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/RST (GTP_DDC_E1)

 Data arrival time                                                   6.722         Logic Levels: 0  
                                                                                   Logic: 0.323ns(22.477%), Route: 1.114ns(77.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.928 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       5.769         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
 clock pessimism                                         0.000       5.769                          
 clock uncertainty                                       0.150       5.919                          

 Removal time                                            0.833       6.752                          

 Data required time                                                  6.752                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.752                          
 Data arrival time                                                   6.722                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.030                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/CLK (GTP_DFF_P)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/RST (GTP_DDC_E1)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.484  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.769
  Launch Clock Delay      :  5.285
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/CLK (GTP_DFF_P)

                                   tco                   0.323       5.608 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/Q (GTP_DFF_P)
                                   net (fanout=67)       1.114       6.722         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/RST (GTP_DDC_E1)

 Data arrival time                                                   6.722         Logic Levels: 0  
                                                                                   Logic: 0.323ns(22.477%), Route: 1.114ns(77.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.928 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       5.769         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
 clock pessimism                                         0.000       5.769                          
 clock uncertainty                                       0.150       5.919                          

 Removal time                                            0.833       6.752                          

 Data required time                                                  6.752                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.752                          
 Data arrival time                                                   6.722                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.030                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/CLK (GTP_DFF_P)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST (GTP_DDC_E1)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.533
  Launch Clock Delay      :  5.285
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/CLK (GTP_DFF_P)

                                   tco                   0.323       5.608 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/Q (GTP_DFF_P)
                                   net (fanout=67)       1.114       6.722         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST (GTP_DDC_E1)

 Data arrival time                                                   6.722         Logic Levels: 0  
                                                                                   Logic: 0.323ns(22.477%), Route: 1.114ns(77.523%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.928 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=3)        0.605       5.533         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA (GTP_DDC_E1)
 clock pessimism                                         0.000       5.533                          
 clock uncertainty                                       0.150       5.683                          

 Removal time                                            0.833       6.516                          

 Data required time                                                  6.516                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.516                          
 Data arrival time                                                   6.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.206                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.533
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146       7.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       8.097 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713       8.810         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   8.810         Logic Levels: 0  
                                                                                   Logic: 0.329ns(31.574%), Route: 0.713ns(68.426%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.802         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.896 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       5.589         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.589 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       6.423         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.517 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       7.122         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.428 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=3)        0.605       8.033         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA (GTP_DDC_E1)
 clock pessimism                                         0.000       8.033                          
 clock uncertainty                                      -0.150       7.883                          

 Recovery time                                           0.118       8.001                          

 Data required time                                                  8.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.001                          
 Data arrival time                                                   8.810                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.809                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.533
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146       7.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       8.097 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713       8.810         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   8.810         Logic Levels: 0  
                                                                                   Logic: 0.329ns(31.574%), Route: 0.713ns(68.426%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.802         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.896 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       5.589         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.589 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       6.423         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.517 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       7.122         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.428 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=3)        0.605       8.033         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA (GTP_DDC_E1)
 clock pessimism                                         0.000       8.033                          
 clock uncertainty                                      -0.150       7.883                          

 Recovery time                                           0.118       8.001                          

 Data required time                                                  8.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.001                          
 Data arrival time                                                   8.810                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.809                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.533
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146       7.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       8.097 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713       8.810         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   8.810         Logic Levels: 0  
                                                                                   Logic: 0.329ns(31.574%), Route: 0.713ns(68.426%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.802         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.896 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       5.589         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       5.589 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       6.423         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       6.517 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       7.122         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       7.428 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=3)        0.605       8.033         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKA (GTP_DDC_E1)
 clock pessimism                                         0.000       8.033                          
 clock uncertainty                                      -0.150       7.883                          

 Recovery time                                           0.118       8.001                          

 Data required time                                                  8.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.001                          
 Data arrival time                                                   8.810                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.809                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.999  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.769
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146       7.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       8.091 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713       8.804         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   8.804         Logic Levels: 0  
                                                                                   Logic: 0.323ns(31.178%), Route: 0.713ns(68.822%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.928 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       5.769         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
 clock pessimism                                         0.000       5.769                          
 clock uncertainty                                       0.150       5.919                          

 Removal time                                            0.201       6.120                          

 Data required time                                                  6.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.120                          
 Data arrival time                                                   8.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.684                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.999  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.769
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146       7.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       8.091 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713       8.804         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   8.804         Logic Levels: 0  
                                                                                   Logic: 0.323ns(31.178%), Route: 0.713ns(68.822%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.928 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       5.769         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
 clock pessimism                                         0.000       5.769                          
 clock uncertainty                                       0.150       5.919                          

 Removal time                                            0.201       6.120                          

 Data required time                                                  6.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.120                          
 Data arrival time                                                   8.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.684                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.533
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146       7.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       8.091 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713       8.804         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   8.804         Logic Levels: 0  
                                                                                   Logic: 0.323ns(31.178%), Route: 0.713ns(68.822%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.928 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=3)        0.605       5.533         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA (GTP_DDC_E1)
 clock pessimism                                         0.000       5.533                          
 clock uncertainty                                       0.150       5.683                          

 Removal time                                            0.201       5.884                          

 Data required time                                                  5.884                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.884                          
 Data arrival time                                                   8.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.920                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[0]/C (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.768
  Launch Clock Delay      :  5.285
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.614 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.614         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       5.614 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1470)     2.202       7.816         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[0]/C (GTP_DFF_C)

 Data arrival time                                                   7.816         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.999%), Route: 2.202ns(87.001%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      13.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      17.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.768                          
 clock uncertainty                                      -0.150      17.618                          

 Recovery time                                          -0.542      17.076                          

 Data required time                                                 17.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.076                          
 Data arrival time                                                   7.816                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[1]/C (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.768
  Launch Clock Delay      :  5.285
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.614 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.614         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       5.614 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1470)     2.202       7.816         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[1]/C (GTP_DFF_C)

 Data arrival time                                                   7.816         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.999%), Route: 2.202ns(87.001%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      13.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      17.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.768                          
 clock uncertainty                                      -0.150      17.618                          

 Recovery time                                          -0.542      17.076                          

 Data required time                                                 17.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.076                          
 Data arrival time                                                   7.816                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[2]/C (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.768
  Launch Clock Delay      :  5.285
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.614 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.614         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       5.614 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1470)     2.202       7.816         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[2]/C (GTP_DFF_C)

 Data arrival time                                                   7.816         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.999%), Route: 2.202ns(87.001%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      13.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      17.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_l[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.768                          
 clock uncertainty                                      -0.150      17.618                          

 Recovery time                                          -0.542      17.076                          

 Data required time                                                 17.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.076                          
 Data arrival time                                                   7.816                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/CLK (GTP_DFF_P)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/P (GTP_DFF_P)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.768
  Launch Clock Delay      :  5.285
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/CLK (GTP_DFF_P)

                                   tco                   0.323       5.608 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/Q (GTP_DFF_P)
                                   net (fanout=2)        0.464       6.072         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/P (GTP_DFF_P)

 Data arrival time                                                   6.072         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146       7.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       7.768                          
 clock uncertainty                                       0.150       7.918                          

 Removal time                                           -0.251       7.667                          

 Data required time                                                  7.667                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.667                          
 Data arrival time                                                   6.072                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.595                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/CLK (GTP_DFF_P)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r2[0]/P (GTP_DFF_P)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.768
  Launch Clock Delay      :  5.285
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/CLK (GTP_DFF_P)

                                   tco                   0.323       5.608 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/Q (GTP_DFF_P)
                                   net (fanout=2)        0.464       6.072         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r2[0]/P (GTP_DFF_P)

 Data arrival time                                                   6.072         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146       7.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r2[0]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       7.768                          
 clock uncertainty                                       0.150       7.918                          

 Removal time                                           -0.251       7.667                          

 Data required time                                                  7.667                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.667                          
 Data arrival time                                                   6.072                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.595                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/C (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    2.483  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.768
  Launch Clock Delay      :  5.285
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       2.196       5.285         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/CLK (GTP_DFF_C)

                                   tco                   0.329       5.614 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.614         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/N0/I (GTP_INV)
                                   td                    0.000       5.614 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/N0/Z (GTP_INV)
                                   net (fanout=2)        0.464       6.078         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/C (GTP_DFF_C)

 Data arrival time                                                   6.078         Logic Levels: 1  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146       7.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.768                          
 clock uncertainty                                       0.150       7.918                          

 Removal time                                           -0.251       7.667                          

 Data required time                                                  7.667                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.667                          
 Data arrival time                                                   6.078                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.589                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.768
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146       7.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       8.097 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       8.097         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       8.097 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=1743)     2.373      10.470         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)

 Data arrival time                                                  10.470         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.176%), Route: 2.373ns(87.824%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      13.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      17.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.768                          
 clock uncertainty                                      -0.150      17.618                          

 Recovery time                                          -0.542      17.076                          

 Data required time                                                 17.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.076                          
 Data arrival time                                                  10.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.606                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.768
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146       7.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       8.097 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       8.097         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       8.097 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=1743)     2.373      10.470         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)

 Data arrival time                                                  10.470         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.176%), Route: 2.373ns(87.824%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      13.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      17.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.768                          
 clock uncertainty                                      -0.150      17.618                          

 Recovery time                                          -0.542      17.076                          

 Data required time                                                 17.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.076                          
 Data arrival time                                                  10.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.606                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.768
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146       7.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       8.097 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       8.097         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       8.097 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=1743)     2.373      10.470         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)

 Data arrival time                                                  10.470         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.176%), Route: 2.373ns(87.824%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693      13.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      13.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834      13.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      14.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      14.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      14.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146      17.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      17.768                          
 clock uncertainty                                      -0.150      17.618                          

 Recovery time                                          -0.542      17.076                          

 Data required time                                                 17.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.076                          
 Data arrival time                                                  10.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.606                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.768
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146       7.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       8.091 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713       8.804         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   8.804         Logic Levels: 0  
                                                                                   Logic: 0.323ns(31.178%), Route: 0.713ns(68.822%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146       7.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       7.768                          
 clock uncertainty                                       0.000       7.768                          

 Removal time                                           -0.011       7.757                          

 Data required time                                                  7.757                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.757                          
 Data arrival time                                                   8.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.047                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.768
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146       7.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       8.091 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713       8.804         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   8.804         Logic Levels: 0  
                                                                                   Logic: 0.323ns(31.178%), Route: 0.713ns(68.822%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146       7.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       7.768                          
 clock uncertainty                                       0.000       7.768                          

 Removal time                                           -0.011       7.757                          

 Data required time                                                  7.757                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.757                          
 Data arrival time                                                   8.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.047                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.768
  Launch Clock Delay      :  7.768
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146       7.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       8.091 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713       8.804         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   8.804         Logic Levels: 0  
                                                                                   Logic: 0.323ns(31.178%), Route: 0.713ns(68.822%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146       7.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       7.768                          
 clock uncertainty                                       0.000       7.768                          

 Removal time                                           -0.011       7.757                          

 Data required time                                                  7.757                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.757                          
 Data arrival time                                                   8.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.047                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.089 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=68)       0.834       3.923         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.017 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       4.622         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_ioclk_source
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.622 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3641)     3.146       7.768         u_ddr3_ctrl_top/ui_clk
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       8.097 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=314)      2.067      10.164         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/calib_done
                                                                                   u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N44/I0 (GTP_LUT2)
                                   td                    0.172      10.336 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N44/Z (GTP_LUT2)
                                   net (fanout=1)        1.091      11.427         nt_mem_rst_n     
                                                                                   mem_rst_n_obuf/I (GTP_OUTBUF)
                                   td                    2.803      14.230 f       mem_rst_n_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      14.230         mem_rst_n        
 mem_rst_n                                                                 f       mem_rst_n (port) 

 Data arrival time                                                  14.230         Logic Levels: 2  
                                                                                   Logic: 3.304ns(51.130%), Route: 3.158ns(48.870%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[2]/CLK (GTP_DFF_CE)
Endpoint    : lcd_pclk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_clk_wiz_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=16)       0.693       3.089         clk_50m          
                                                                           r       u_lcd_rgb_top/u_rd_id/lcd_id[2]/CLK (GTP_DFF_CE)

                                   tco                   0.329       3.418 r       u_lcd_rgb_top/u_rd_id/lcd_id[2]/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.693       4.111         lcd_id[2]        
                                                                                   u_lcd_rgb_top/u_clk_div/N39_10/I0 (GTP_LUT4)
                                   td                    0.284       4.395 f       u_lcd_rgb_top/u_clk_div/N39_10/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       4.859         u_lcd_rgb_top/u_clk_div/_N48490
                                                                                   u_lcd_rgb_top/u_clk_div/N39_12/I3 (GTP_LUT4)
                                   td                    0.258       5.117 f       u_lcd_rgb_top/u_clk_div/N39_12/Z (GTP_LUT4)
                                   net (fanout=5)        0.670       5.787         u_lcd_rgb_top/u_clk_div/N39
                                                                                   u_lcd_rgb_top/u_clk_div/N19_2/I0 (GTP_LUT2)
                                   td                    0.217       6.004 r       u_lcd_rgb_top/u_clk_div/N19_2/Z (GTP_LUT2)
                                   net (fanout=4)        0.641       6.645         u_lcd_rgb_top/u_clk_div/N46
                                                                                   u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/I2 (GTP_LUT5)
                                   td                    0.258       6.903 f       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=114)      1.585       8.488         lcd_clk          
                                                                                   lcd_pclk_obuf/I (GTP_OUTBUF)
                                   td                    2.803      11.291 f       lcd_pclk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      11.291         lcd_pclk         
 lcd_pclk                                                                  f       lcd_pclk (port)  

 Data arrival time                                                  11.291         Logic Levels: 5  
                                                                                   Logic: 4.149ns(50.585%), Route: 4.053ns(49.415%)
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr1/RCLK (GTP_OSERDES)
Endpoint    : eth_tx_ctl (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 eth_rxc                                                 0.000       0.000 f       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.403         nt_eth_rxc       
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       2.495 f       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1729)     3.047       5.542         gmii_rx_clk      
                                                                           f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr1/RCLK (GTP_OSERDES)

                                   tco                   0.682       6.224 f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr1/DO (GTP_OSERDES)
                                   net (fanout=1)        1.091       7.315         u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/stx_ctr
                                                                                   u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft1/I (GTP_OUTBUFT)
                                   td                    2.803      10.118 f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft1/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000      10.118         eth_tx_ctl       
 eth_tx_ctl                                                                f       eth_tx_ctl (port)

 Data arrival time                                                  10.118         Logic Levels: 1  
                                                                                   Logic: 3.485ns(76.158%), Route: 1.091ns(23.842%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[0] (port)
Endpoint    : u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr1/DI (GTP_ISERDES)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 eth_rxd[0]                                              0.000       0.000 r       eth_rxd[0] (port)
                                   net (fanout=1)        0.000       0.000         eth_rxd[0]       
                                                                                   eth_rxd_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxd_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxd[0]    
                                                                           r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr1/DI (GTP_ISERDES)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr2/DI (GTP_ISERDES)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 eth_rxd[1]                                              0.000       0.000 r       eth_rxd[1] (port)
                                   net (fanout=1)        0.000       0.000         eth_rxd[1]       
                                                                                   eth_rxd_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxd_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxd[1]    
                                                                           r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr2/DI (GTP_ISERDES)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[2] (port)
Endpoint    : u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr3/DI (GTP_ISERDES)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 eth_rxd[2]                                              0.000       0.000 r       eth_rxd[2] (port)
                                   net (fanout=1)        0.000       0.000         eth_rxd[2]       
                                                                                   eth_rxd_ibuf[2]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxd_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxd[2]    
                                                                           r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr3/DI (GTP_ISERDES)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

{eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           High Pulse Width                          u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr6/RCLK
 2.483       4.000           1.517           Low Pulse Width                           u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr6/RCLK
 3.272       4.000           0.728           High Pulse Width                          u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr6/SERCLK
====================================================================================================

{sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width                          u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 9.102       10.000          0.898           Low Pulse Width                           u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 9.102       10.000          0.898           High Pulse Width                          u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB
====================================================================================================

{sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.380       5.000           0.620           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
 4.380       5.000           0.620           Low Pulse Width                           u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
====================================================================================================

{eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           Low Pulse Width                           u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr1/RCLK
 2.483       4.000           1.517           High Pulse Width                          u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr1/RCLK
 2.483       4.000           1.517           High Pulse Width                          u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr2/RCLK
====================================================================================================

{sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
====================================================================================================

{sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           Low Pulse Width                           u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           High Pulse Width                          u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/WCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                             
+-----------------------------------------------------------------------------------------------------+
| Input      | C:/Users/VIDEO/Desktop/53_eth_ddr_lcd/prj/compile/eth_ddr3_lcd_comp.adf               
|            | C:/Users/VIDEO/Desktop/53_eth_ddr_lcd/prj/eth_ddr_lcd.fdc                             
| Output     | C:/Users/VIDEO/Desktop/53_eth_ddr_lcd/prj/synthesize/eth_ddr3_lcd_syn.adf             
|            | C:/Users/VIDEO/Desktop/53_eth_ddr_lcd/prj/synthesize/eth_ddr3_lcd_syn.vm              
|            | C:/Users/VIDEO/Desktop/53_eth_ddr_lcd/prj/synthesize/eth_ddr3_lcd_controlsets.txt     
|            | C:/Users/VIDEO/Desktop/53_eth_ddr_lcd/prj/synthesize/snr.db                           
|            | C:/Users/VIDEO/Desktop/53_eth_ddr_lcd/prj/synthesize/eth_ddr3_lcd.snr                 
+-----------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 467 MB
Total CPU time to synthesize completion : 0h:0m:47s
Process Total CPU time to synthesize completion : 0h:0m:52s
Total real time to synthesize completion : 0h:0m:56s
