// Seed: 2019731030
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    output supply0 id_2,
    input wire id_3,
    input tri1 id_4,
    input tri0 id_5,
    input wand id_6,
    input supply1 id_7,
    input tri1 id_8,
    output tri0 id_9,
    input tri id_10
    , id_18,
    input tri0 id_11,
    input wand id_12,
    output wor id_13,
    input tri id_14,
    output wand id_15,
    output supply1 id_16
);
  uwire id_19;
  assign id_16 = 1 && id_19 == 1;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input wand id_2,
    output tri1 id_3,
    input wire id_4,
    input wor id_5,
    input wire id_6,
    output tri0 id_7
);
  wire id_9;
  wire id_10;
  module_0(
      id_6,
      id_7,
      id_7,
      id_1,
      id_4,
      id_5,
      id_6,
      id_1,
      id_1,
      id_7,
      id_1,
      id_2,
      id_2,
      id_7,
      id_4,
      id_3,
      id_7
  );
endmodule
