set_max_delay 4.0 -rise_from clk* -through net1 -fall_to and1 -ignore_clock_latency -probe -reset_path
