{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1548884668571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548884668587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 30 16:44:28 2019 " "Processing started: Wed Jan 30 16:44:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548884668587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548884668587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegisterFile -c RegisterFile " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegisterFile -c RegisterFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548884668587 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1548884669399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1548884669399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "d_flip_flop.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/d_flip_flop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548884701349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548884701349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548884701349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548884701349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/Register.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548884701349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548884701349 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegisterFile " "Elaborating entity \"RegisterFile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1548884701381 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Out2 RegisterFile.v(24) " "Output port \"Out2\" at RegisterFile.v(24) has no driver" {  } { { "RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1548884701412 "|RegisterFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:r0 " "Elaborating entity \"Register\" for hierarchy \"Register:r0\"" {  } { { "RegisterFile.v" "r0" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548884701444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop Register:r0\|d_flip_flop:ff_0 " "Elaborating entity \"d_flip_flop\" for hierarchy \"Register:r0\|d_flip_flop:ff_0\"" {  } { { "Register.v" "ff_0" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/Register.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548884701444 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Out2\[0\] GND " "Pin \"Out2\[0\]\" is stuck at GND" {  } { { "RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548884702358 "|RegisterFile|Out2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out2\[1\] GND " "Pin \"Out2\[1\]\" is stuck at GND" {  } { { "RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548884702358 "|RegisterFile|Out2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out2\[2\] GND " "Pin \"Out2\[2\]\" is stuck at GND" {  } { { "RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548884702358 "|RegisterFile|Out2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out2\[3\] GND " "Pin \"Out2\[3\]\" is stuck at GND" {  } { { "RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548884702358 "|RegisterFile|Out2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out2\[4\] GND " "Pin \"Out2\[4\]\" is stuck at GND" {  } { { "RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548884702358 "|RegisterFile|Out2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out2\[5\] GND " "Pin \"Out2\[5\]\" is stuck at GND" {  } { { "RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548884702358 "|RegisterFile|Out2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out2\[6\] GND " "Pin \"Out2\[6\]\" is stuck at GND" {  } { { "RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548884702358 "|RegisterFile|Out2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out2\[7\] GND " "Pin \"Out2\[7\]\" is stuck at GND" {  } { { "RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548884702358 "|RegisterFile|Out2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out2\[8\] GND " "Pin \"Out2\[8\]\" is stuck at GND" {  } { { "RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548884702358 "|RegisterFile|Out2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out2\[9\] GND " "Pin \"Out2\[9\]\" is stuck at GND" {  } { { "RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548884702358 "|RegisterFile|Out2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out2\[10\] GND " "Pin \"Out2\[10\]\" is stuck at GND" {  } { { "RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548884702358 "|RegisterFile|Out2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out2\[11\] GND " "Pin \"Out2\[11\]\" is stuck at GND" {  } { { "RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548884702358 "|RegisterFile|Out2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out2\[12\] GND " "Pin \"Out2\[12\]\" is stuck at GND" {  } { { "RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548884702358 "|RegisterFile|Out2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out2\[13\] GND " "Pin \"Out2\[13\]\" is stuck at GND" {  } { { "RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548884702358 "|RegisterFile|Out2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out2\[14\] GND " "Pin \"Out2\[14\]\" is stuck at GND" {  } { { "RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548884702358 "|RegisterFile|Out2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out2\[15\] GND " "Pin \"Out2\[15\]\" is stuck at GND" {  } { { "RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1548884702358 "|RegisterFile|Out2[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1548884702358 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1548884702655 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1548884703280 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548884703280 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DR\[0\] " "No output dependent on input pin \"DR\[0\]\"" {  } { { "RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1548884703451 "|RegisterFile|DR[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DR\[1\] " "No output dependent on input pin \"DR\[1\]\"" {  } { { "RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1548884703451 "|RegisterFile|DR[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DR\[2\] " "No output dependent on input pin \"DR\[2\]\"" {  } { { "RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1548884703451 "|RegisterFile|DR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SR1\[0\] " "No output dependent on input pin \"SR1\[0\]\"" {  } { { "RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1548884703451 "|RegisterFile|SR1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SR1\[1\] " "No output dependent on input pin \"SR1\[1\]\"" {  } { { "RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1548884703451 "|RegisterFile|SR1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SR1\[2\] " "No output dependent on input pin \"SR1\[2\]\"" {  } { { "RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1548884703451 "|RegisterFile|SR1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SR2\[0\] " "No output dependent on input pin \"SR2\[0\]\"" {  } { { "RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1548884703451 "|RegisterFile|SR2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SR2\[1\] " "No output dependent on input pin \"SR2\[1\]\"" {  } { { "RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1548884703451 "|RegisterFile|SR2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SR2\[2\] " "No output dependent on input pin \"SR2\[2\]\"" {  } { { "RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1548884703451 "|RegisterFile|SR2[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1548884703451 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1548884703451 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1548884703451 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1548884703451 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1548884703451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548884703498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 30 16:45:03 2019 " "Processing ended: Wed Jan 30 16:45:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548884703498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548884703498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548884703498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1548884703498 ""}
