
---------- Begin Simulation Statistics ----------
final_tick                                26068458000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 211259                       # Simulator instruction rate (inst/s)
host_mem_usage                                 695716                       # Number of bytes of host memory used
host_op_rate                                   211335                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    47.34                       # Real time elapsed on the host
host_tick_rate                              550711241                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10003706                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.026068                       # Number of seconds simulated
sim_ticks                                 26068458000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.558815                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   61236                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                64082                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               869                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             64259                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                163                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             371                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              208                       # Number of indirect misses.
system.cpu.branchPred.lookups                   66379                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     599                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          109                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10003706                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.606846                       # CPI: cycles per instruction
system.cpu.discardedOps                          2652                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4947327                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           3686600                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1308719                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        14331742                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.383605                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         26068458                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5007137     50.05%     50.05% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::MemRead                3686523     36.85%     86.91% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1309937     13.09%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10003706                       # Class of committed instruction
system.cpu.tickCycles                        11736716                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       116152                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        265313                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           36                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       148104                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          240                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       297470                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            241                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  26068458000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                602                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       115808                       # Transaction distribution
system.membus.trans_dist::CleanEvict              344                       # Transaction distribution
system.membus.trans_dist::ReadExReq            148559                       # Transaction distribution
system.membus.trans_dist::ReadExResp           148559                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           602                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       414474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 414474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     16958016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16958016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            149161                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  149161    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              149161                       # Request fanout histogram
system.membus.respLayer1.occupancy          785346750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           728545000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  26068458000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               808                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       263362                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          438                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             696                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           148559                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          148559                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           678                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          130                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       445043                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                446837                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        71424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     18959552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               19030976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          116393                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7411712                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           265760                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001050                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.032500                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 265482     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    277      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             265760                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          593454000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         446069997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2034000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  26068458000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  188                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   15                       # number of demand (read+write) hits
system.l2.demand_hits::total                      203                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 188                       # number of overall hits
system.l2.overall_hits::.cpu.data                  15                       # number of overall hits
system.l2.overall_hits::total                     203                       # number of overall hits
system.l2.demand_misses::.cpu.inst                490                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             148674                       # number of demand (read+write) misses
system.l2.demand_misses::total                 149164                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               490                       # number of overall misses
system.l2.overall_misses::.cpu.data            148674                       # number of overall misses
system.l2.overall_misses::total                149164                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     47656000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14859896000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14907552000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     47656000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14859896000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14907552000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              678                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           148689                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               149367                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             678                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          148689                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              149367                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.722714                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999899                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998641                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.722714                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999899                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998641                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97257.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99949.527153                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99940.682738                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97257.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99949.527153                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99940.682738                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              115808                       # number of writebacks
system.l2.writebacks::total                    115808                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           490                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        148671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            149161                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          490                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       148671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           149161                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     37856000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  11886220000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11924076000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     37856000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  11886220000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11924076000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.722714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999879                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998621                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.722714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999879                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998621                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77257.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79949.822090                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79940.976529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77257.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79949.822090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79940.976529                       # average overall mshr miss latency
system.l2.replacements                         116393                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       147554                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           147554                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       147554                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       147554                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          416                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              416                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          416                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          416                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data          148559                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              148559                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14848275000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14848275000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        148559                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            148559                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99948.673591                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99948.673591                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       148559                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         148559                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11877095000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11877095000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79948.673591                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79948.673591                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            188                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                188                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          490                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              490                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     47656000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47656000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          678                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            678                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.722714                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.722714                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97257.142857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97257.142857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          490                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          490                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     37856000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     37856000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.722714                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.722714                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77257.142857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77257.142857                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            15                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                15                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     11621000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11621000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          130                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           130                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.884615                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.884615                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101052.173913                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101052.173913                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9125000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9125000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.861538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.861538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81473.214286                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81473.214286                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  26068458000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 29301.961374                       # Cycle average of tags in use
system.l2.tags.total_refs                      297431                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    149161                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.994027                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        97.796223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     29204.165151                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.002985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.891240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.894225                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          511                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        27099                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2528633                       # Number of tag accesses
system.l2.tags.data_accesses                  2528633                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26068458000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          31360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        9514944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9546304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        31360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         31360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7411712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7411712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          148671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              149161                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       115808                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             115808                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1202986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         364998344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             366201330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1202986                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1202986                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      284317239                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            284317239                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      284317239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1202986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        364998344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            650518569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    115808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    148671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001382055250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6427                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6427                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              415771                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             109423                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      149161                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     115808                       # Number of write requests accepted
system.mem_ctrls.readBursts                    149161                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   115808                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7172                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1480543250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  745805000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4277312000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9925.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28675.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   132908                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  102837                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                149161                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               115808                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  149077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29191                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    580.860676                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   388.941961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   411.510962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1445      4.95%      4.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10179     34.87%     39.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          968      3.32%     43.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1035      3.55%     46.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1093      3.74%     50.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          833      2.85%     53.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1083      3.71%     56.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1496      5.12%     62.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11059     37.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29191                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6427                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.205695                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.060104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    387.304614                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         6425     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6427                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.013848                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.012986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.175431                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               18      0.28%      0.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.02%      0.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6282     97.74%     98.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              126      1.96%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6427                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9546304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7409600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9546304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7411712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       366.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       284.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    366.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    284.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   26068393000                       # Total gap between requests
system.mem_ctrls.avgGap                      98382.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        31360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      9514944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7409600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1202986.383007387631                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 364998343.975696623325                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 284236221.413633286953                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          490                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       148671                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       115808                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12711500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   4264600500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 494213625000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25941.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28684.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4267525.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            103994100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             55274175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           532122780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          301543740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2057814720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6125258760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4852239360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        14028247635                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.131087                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  12444583250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    870299250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  12753575500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            104429640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             55505670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           532886760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          302801760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2057814720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6121620450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4855297920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        14030356920                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        538.212000                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12452284750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    870313000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  12745860250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     26068458000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26068458000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       601698                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           601698                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       601698                       # number of overall hits
system.cpu.icache.overall_hits::total          601698                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          678                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            678                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          678                       # number of overall misses
system.cpu.icache.overall_misses::total           678                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55035000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55035000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55035000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55035000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       602376                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       602376                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       602376                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       602376                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001126                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001126                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001126                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001126                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81172.566372                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81172.566372                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81172.566372                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81172.566372                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          438                       # number of writebacks
system.cpu.icache.writebacks::total               438                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          678                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          678                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          678                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          678                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53679000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53679000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53679000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53679000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001126                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001126                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001126                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001126                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79172.566372                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79172.566372                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79172.566372                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79172.566372                       # average overall mshr miss latency
system.cpu.icache.replacements                    438                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       601698                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          601698                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          678                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           678                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55035000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55035000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       602376                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       602376                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001126                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001126                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81172.566372                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81172.566372                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          678                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          678                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53679000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53679000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001126                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001126                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79172.566372                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79172.566372                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26068458000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           239.743837                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              602376                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               678                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            888.460177                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   239.743837                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.936499                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.936499                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          240                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          240                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1205430                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1205430                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26068458000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26068458000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26068458000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4580709                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4580709                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4580748                       # number of overall hits
system.cpu.dcache.overall_hits::total         4580748                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       297211                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         297211                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       297229                       # number of overall misses
system.cpu.dcache.overall_misses::total        297229                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  29616591000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29616591000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  29616591000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29616591000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4877920                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4877920                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4877977                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4877977                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.060930                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060930                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.060933                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060933                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 99648.367658                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 99648.367658                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 99642.333016                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 99642.333016                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       147554                       # number of writebacks
system.cpu.dcache.writebacks::total            147554                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       148538                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       148538                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       148538                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       148538                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       148673                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       148673                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       148689                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       148689                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  15304653000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15304653000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15306312000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15306312000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030479                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030479                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030482                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030482                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 102941.711003                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102941.711003                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 102941.791256                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102941.791256                       # average overall mshr miss latency
system.cpu.dcache.replacements                 147665                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3567961                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3567961                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11468000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11468000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3568081                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3568081                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000034                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 95566.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 95566.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10699000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10699000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 93850.877193                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 93850.877193                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1012748                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1012748                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       297091                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       297091                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  29605123000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  29605123000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1309839                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1309839                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.226815                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.226815                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 99650.016325                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 99650.016325                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       148532                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       148532                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       148559                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       148559                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15293954000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15293954000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.113418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.113418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102948.687054                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102948.687054                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           39                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            39                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           18                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           18                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.315789                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.315789                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           16                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           16                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1659000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1659000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.280702                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.280702                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 103687.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 103687.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26068458000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.311459                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4729465                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            148689                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.807767                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.311459                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994445                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994445                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9904699                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9904699                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26068458000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26068458000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
