<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed&lt;35, 13>' to 'sqrt_fixed_35_13_s'." projectName="Math" solutionName="solution3" date="2020-05-19T14:40:09.109+0530" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR." projectName="Math" solutionName="solution3" date="2020-05-19T14:40:03.596+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'." projectName="Math" solutionName="solution3" date="2020-05-19T14:39:07.009+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'." projectName="Math" solutionName="solution3" date="2020-05-19T14:39:06.125+0530" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'pow_generic&lt;double>' to 'pow_generic_double_s'." projectName="Math" solutionName="solution2" date="2020-05-19T11:04:40.757+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic&lt;double>' to 'pow_generic&lt;double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)" projectName="Math" solutionName="solution2" date="2020-05-19T11:04:40.668+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'." projectName="Math" solutionName="solution2" date="2020-05-19T11:03:50.572+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'." projectName="Math" solutionName="solution2" date="2020-05-19T11:03:49.831+0530" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'pow_generic&lt;double>' to 'pow_generic_double_s'." projectName="Math" solutionName="solution1" date="2020-05-19T10:59:52.696+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic&lt;double>' to 'pow_generic&lt;double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:320)" projectName="Math" solutionName="solution1" date="2020-05-19T10:59:52.487+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'." projectName="Math" solutionName="solution1" date="2020-05-19T10:58:43.145+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'." projectName="Math" solutionName="solution1" date="2020-05-19T10:58:42.100+0530" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set agg_group [add_wave_group agg(wire) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_distFix_top/AESL_inst_distFix/ap_return -into $agg_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set y2_group [add_wave_group y2(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_distFix_top/AESL_inst_distFix/y2_V -into $y2_group -radix hex&#xD;&#xA;## set x2_group [add_wave_group x2(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_distFix_top/AESL_inst_distFix/x2_V -into $x2_group -radix hex&#xD;&#xA;## set y1_group [add_wave_group y1(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_distFix_top/AESL_inst_distFix/y1_V -into $y1_group -radix hex&#xD;&#xA;## set x1_group [add_wave_group x1(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_distFix_top/AESL_inst_distFix/x1_V -into $x1_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_distFix_top/AESL_inst_distFix/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_distFix_top/AESL_inst_distFix/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_distFix_top/AESL_inst_distFix/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_distFix_top/AESL_inst_distFix/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_distFix_top/AESL_inst_distFix/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_distFix_top/AESL_inst_distFix/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_distFix_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_distFix_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_distFix_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_distFix_top/LENGTH_x1_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_distFix_top/LENGTH_y1_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_distFix_top/LENGTH_x2_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_distFix_top/LENGTH_y2_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_distFix_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_agg_group [add_wave_group agg(wire) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_distFix_top/ap_return -into $tb_agg_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_y2_group [add_wave_group y2(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_distFix_top/y2_V -into $tb_y2_group -radix hex&#xD;&#xA;## set tb_x2_group [add_wave_group x2(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_distFix_top/x2_V -into $tb_x2_group -radix hex&#xD;&#xA;## set tb_y1_group [add_wave_group y1(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_distFix_top/y1_V -into $tb_y1_group -radix hex&#xD;&#xA;## set tb_x1_group [add_wave_group x1(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_distFix_top/x1_V -into $tb_x1_group -radix hex&#xD;&#xA;## save_wave_config distFix.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;295000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 335 ns : File &quot;E:/Vivado/Math/Math/solution3/sim/verilog/distFix.autotb.v&quot; Line 440&#xD;&#xA;## quit" projectName="Math" solutionName="solution3" date="2020-05-19T15:23:02.620+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'." projectName="Math" solutionName="solution3" date="2020-05-19T15:21:28.873+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'." projectName="Math" solutionName="solution3" date="2020-05-19T15:21:28.167+0530" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
