/// Auto-generated bit field definitions for DACC
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::dacc {

using namespace alloy::hal::bitfields;

// ============================================================================
// DACC Bit Field Definitions
// ============================================================================

/// CR - Control Register
namespace cr {
    /// Software Reset
    /// Position: 0, Width: 1
    /// Access: write-only
    using SWRST = BitField<0, 1>;
    constexpr uint32_t SWRST_Pos = 0;
    constexpr uint32_t SWRST_Msk = SWRST::mask;

}  // namespace cr

/// MR - Mode Register
namespace mr {
    /// Trigger Enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using TRGEN = BitField<0, 1>;
    constexpr uint32_t TRGEN_Pos = 0;
    constexpr uint32_t TRGEN_Msk = TRGEN::mask;
    /// Enumerated values for TRGEN
    namespace trgen {
        constexpr uint32_t DIS = 0;
        constexpr uint32_t EN = 1;
    }

    /// Trigger Selection
    /// Position: 1, Width: 3
    /// Access: read-write
    using TRGSEL = BitField<1, 3>;
    constexpr uint32_t TRGSEL_Pos = 1;
    constexpr uint32_t TRGSEL_Msk = TRGSEL::mask;

    /// Word Transfer
    /// Position: 4, Width: 1
    /// Access: read-write
    using WORD = BitField<4, 1>;
    constexpr uint32_t WORD_Pos = 4;
    constexpr uint32_t WORD_Msk = WORD::mask;
    /// Enumerated values for WORD
    namespace word {
        constexpr uint32_t HALF = 0;
        constexpr uint32_t WORD = 1;
    }

    /// Sleep Mode
    /// Position: 5, Width: 1
    /// Access: read-write
    using SLEEP = BitField<5, 1>;
    constexpr uint32_t SLEEP_Pos = 5;
    constexpr uint32_t SLEEP_Msk = SLEEP::mask;

    /// Fast Wake up Mode
    /// Position: 6, Width: 1
    /// Access: read-write
    using FASTWKUP = BitField<6, 1>;
    constexpr uint32_t FASTWKUP_Pos = 6;
    constexpr uint32_t FASTWKUP_Msk = FASTWKUP::mask;

    /// Refresh Period
    /// Position: 8, Width: 8
    /// Access: read-write
    using REFRESH = BitField<8, 8>;
    constexpr uint32_t REFRESH_Pos = 8;
    constexpr uint32_t REFRESH_Msk = REFRESH::mask;

    /// User Channel Selection
    /// Position: 16, Width: 2
    /// Access: read-write
    using USER_SEL = BitField<16, 2>;
    constexpr uint32_t USER_SEL_Pos = 16;
    constexpr uint32_t USER_SEL_Msk = USER_SEL::mask;
    /// Enumerated values for USER_SEL
    namespace user_sel {
        constexpr uint32_t CHANNEL0 = 0;
        constexpr uint32_t CHANNEL1 = 1;
    }

    /// Tag Selection Mode
    /// Position: 20, Width: 1
    /// Access: read-write
    using TAG = BitField<20, 1>;
    constexpr uint32_t TAG_Pos = 20;
    constexpr uint32_t TAG_Msk = TAG::mask;
    /// Enumerated values for TAG
    namespace tag {
        constexpr uint32_t DIS = 0;
        constexpr uint32_t EN = 1;
    }

    /// Max Speed Mode
    /// Position: 21, Width: 1
    /// Access: read-write
    using MAXS = BitField<21, 1>;
    constexpr uint32_t MAXS_Pos = 21;
    constexpr uint32_t MAXS_Msk = MAXS::mask;
    /// Enumerated values for MAXS
    namespace maxs {
        constexpr uint32_t NORMAL = 0;
        constexpr uint32_t MAXIMUM = 1;
    }

    /// Startup Time Selection
    /// Position: 24, Width: 6
    /// Access: read-write
    using STARTUP = BitField<24, 6>;
    constexpr uint32_t STARTUP_Pos = 24;
    constexpr uint32_t STARTUP_Msk = STARTUP::mask;
    /// Enumerated values for STARTUP
    namespace startup {
        constexpr uint32_t 0 = 0;
        constexpr uint32_t 8 = 1;
        constexpr uint32_t 16 = 2;
        constexpr uint32_t 24 = 3;
        constexpr uint32_t 64 = 4;
        constexpr uint32_t 80 = 5;
        constexpr uint32_t 96 = 6;
        constexpr uint32_t 112 = 7;
        constexpr uint32_t 512 = 8;
        constexpr uint32_t 576 = 9;
        constexpr uint32_t 640 = 10;
        constexpr uint32_t 704 = 11;
        constexpr uint32_t 768 = 12;
        constexpr uint32_t 832 = 13;
        constexpr uint32_t 896 = 14;
        constexpr uint32_t 960 = 15;
        constexpr uint32_t 1024 = 16;
        constexpr uint32_t 1088 = 17;
        constexpr uint32_t 1152 = 18;
        constexpr uint32_t 1216 = 19;
        constexpr uint32_t 1280 = 20;
        constexpr uint32_t 1344 = 21;
        constexpr uint32_t 1408 = 22;
        constexpr uint32_t 1472 = 23;
        constexpr uint32_t 1536 = 24;
        constexpr uint32_t 1600 = 25;
        constexpr uint32_t 1664 = 26;
        constexpr uint32_t 1728 = 27;
        constexpr uint32_t 1792 = 28;
        constexpr uint32_t 1856 = 29;
        constexpr uint32_t 1920 = 30;
        constexpr uint32_t 1984 = 31;
    }

}  // namespace mr

/// CHER - Channel Enable Register
namespace cher {
    /// Channel 0 Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using CH0 = BitField<0, 1>;
    constexpr uint32_t CH0_Pos = 0;
    constexpr uint32_t CH0_Msk = CH0::mask;

    /// Channel 1 Enable
    /// Position: 1, Width: 1
    /// Access: write-only
    using CH1 = BitField<1, 1>;
    constexpr uint32_t CH1_Pos = 1;
    constexpr uint32_t CH1_Msk = CH1::mask;

}  // namespace cher

/// CHDR - Channel Disable Register
namespace chdr {
    /// Channel 0 Disable
    /// Position: 0, Width: 1
    /// Access: write-only
    using CH0 = BitField<0, 1>;
    constexpr uint32_t CH0_Pos = 0;
    constexpr uint32_t CH0_Msk = CH0::mask;

    /// Channel 1 Disable
    /// Position: 1, Width: 1
    /// Access: write-only
    using CH1 = BitField<1, 1>;
    constexpr uint32_t CH1_Pos = 1;
    constexpr uint32_t CH1_Msk = CH1::mask;

}  // namespace chdr

/// CHSR - Channel Status Register
namespace chsr {
    /// Channel 0 Status
    /// Position: 0, Width: 1
    /// Access: read-only
    using CH0 = BitField<0, 1>;
    constexpr uint32_t CH0_Pos = 0;
    constexpr uint32_t CH0_Msk = CH0::mask;

    /// Channel 1 Status
    /// Position: 1, Width: 1
    /// Access: read-only
    using CH1 = BitField<1, 1>;
    constexpr uint32_t CH1_Pos = 1;
    constexpr uint32_t CH1_Msk = CH1::mask;

}  // namespace chsr

/// CDR - Conversion Data Register
namespace cdr {
    /// Data to Convert
    /// Position: 0, Width: 32
    /// Access: write-only
    using DATA = BitField<0, 32>;
    constexpr uint32_t DATA_Pos = 0;
    constexpr uint32_t DATA_Msk = DATA::mask;

}  // namespace cdr

/// IER - Interrupt Enable Register
namespace ier {
    /// Transmit Ready Interrupt Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using TXRDY = BitField<0, 1>;
    constexpr uint32_t TXRDY_Pos = 0;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// End of Conversion Interrupt Enable
    /// Position: 1, Width: 1
    /// Access: write-only
    using EOC = BitField<1, 1>;
    constexpr uint32_t EOC_Pos = 1;
    constexpr uint32_t EOC_Msk = EOC::mask;

    /// End of Transmit Buffer Interrupt Enable
    /// Position: 2, Width: 1
    /// Access: write-only
    using ENDTX = BitField<2, 1>;
    constexpr uint32_t ENDTX_Pos = 2;
    constexpr uint32_t ENDTX_Msk = ENDTX::mask;

    /// Transmit Buffer Empty Interrupt Enable
    /// Position: 3, Width: 1
    /// Access: write-only
    using TXBUFE = BitField<3, 1>;
    constexpr uint32_t TXBUFE_Pos = 3;
    constexpr uint32_t TXBUFE_Msk = TXBUFE::mask;

}  // namespace ier

/// IDR - Interrupt Disable Register
namespace idr {
    /// Transmit Ready Interrupt Disable.
    /// Position: 0, Width: 1
    /// Access: write-only
    using TXRDY = BitField<0, 1>;
    constexpr uint32_t TXRDY_Pos = 0;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// End of Conversion Interrupt Disable
    /// Position: 1, Width: 1
    /// Access: write-only
    using EOC = BitField<1, 1>;
    constexpr uint32_t EOC_Pos = 1;
    constexpr uint32_t EOC_Msk = EOC::mask;

    /// End of Transmit Buffer Interrupt Disable
    /// Position: 2, Width: 1
    /// Access: write-only
    using ENDTX = BitField<2, 1>;
    constexpr uint32_t ENDTX_Pos = 2;
    constexpr uint32_t ENDTX_Msk = ENDTX::mask;

    /// Transmit Buffer Empty Interrupt Disable
    /// Position: 3, Width: 1
    /// Access: write-only
    using TXBUFE = BitField<3, 1>;
    constexpr uint32_t TXBUFE_Pos = 3;
    constexpr uint32_t TXBUFE_Msk = TXBUFE::mask;

}  // namespace idr

/// IMR - Interrupt Mask Register
namespace imr {
    /// Transmit Ready Interrupt Mask
    /// Position: 0, Width: 1
    /// Access: read-only
    using TXRDY = BitField<0, 1>;
    constexpr uint32_t TXRDY_Pos = 0;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// End of Conversion Interrupt Mask
    /// Position: 1, Width: 1
    /// Access: read-only
    using EOC = BitField<1, 1>;
    constexpr uint32_t EOC_Pos = 1;
    constexpr uint32_t EOC_Msk = EOC::mask;

    /// End of Transmit Buffer Interrupt Mask
    /// Position: 2, Width: 1
    /// Access: read-only
    using ENDTX = BitField<2, 1>;
    constexpr uint32_t ENDTX_Pos = 2;
    constexpr uint32_t ENDTX_Msk = ENDTX::mask;

    /// Transmit Buffer Empty Interrupt Mask
    /// Position: 3, Width: 1
    /// Access: read-only
    using TXBUFE = BitField<3, 1>;
    constexpr uint32_t TXBUFE_Pos = 3;
    constexpr uint32_t TXBUFE_Msk = TXBUFE::mask;

}  // namespace imr

/// ISR - Interrupt Status Register
namespace isr {
    /// Transmit Ready Interrupt Flag
    /// Position: 0, Width: 1
    /// Access: read-only
    using TXRDY = BitField<0, 1>;
    constexpr uint32_t TXRDY_Pos = 0;
    constexpr uint32_t TXRDY_Msk = TXRDY::mask;

    /// End of Conversion Interrupt Flag
    /// Position: 1, Width: 1
    /// Access: read-only
    using EOC = BitField<1, 1>;
    constexpr uint32_t EOC_Pos = 1;
    constexpr uint32_t EOC_Msk = EOC::mask;

    /// End of DMA Interrupt Flag
    /// Position: 2, Width: 1
    /// Access: read-only
    using ENDTX = BitField<2, 1>;
    constexpr uint32_t ENDTX_Pos = 2;
    constexpr uint32_t ENDTX_Msk = ENDTX::mask;

    /// Transmit Buffer Empty
    /// Position: 3, Width: 1
    /// Access: read-only
    using TXBUFE = BitField<3, 1>;
    constexpr uint32_t TXBUFE_Pos = 3;
    constexpr uint32_t TXBUFE_Msk = TXBUFE::mask;

}  // namespace isr

/// ACR - Analog Current Register
namespace acr {
    /// Analog Output Current Control
    /// Position: 0, Width: 2
    /// Access: read-write
    using IBCTLCH0 = BitField<0, 2>;
    constexpr uint32_t IBCTLCH0_Pos = 0;
    constexpr uint32_t IBCTLCH0_Msk = IBCTLCH0::mask;

    /// Analog Output Current Control
    /// Position: 2, Width: 2
    /// Access: read-write
    using IBCTLCH1 = BitField<2, 2>;
    constexpr uint32_t IBCTLCH1_Pos = 2;
    constexpr uint32_t IBCTLCH1_Msk = IBCTLCH1::mask;

    /// Bias Current Control for DAC Core
    /// Position: 8, Width: 2
    /// Access: read-write
    using IBCTLDACCORE = BitField<8, 2>;
    constexpr uint32_t IBCTLDACCORE_Pos = 8;
    constexpr uint32_t IBCTLDACCORE_Msk = IBCTLDACCORE::mask;

}  // namespace acr

/// WPMR - Write Protect Mode register
namespace wpmr {
    /// Write Protect Enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using WPEN = BitField<0, 1>;
    constexpr uint32_t WPEN_Pos = 0;
    constexpr uint32_t WPEN_Msk = WPEN::mask;

    /// Write Protect KEY
    /// Position: 8, Width: 24
    /// Access: read-write
    using WPKEY = BitField<8, 24>;
    constexpr uint32_t WPKEY_Pos = 8;
    constexpr uint32_t WPKEY_Msk = WPKEY::mask;

}  // namespace wpmr

/// WPSR - Write Protect Status register
namespace wpsr {
    /// Write protection error
    /// Position: 0, Width: 1
    /// Access: read-only
    using WPROTERR = BitField<0, 1>;
    constexpr uint32_t WPROTERR_Pos = 0;
    constexpr uint32_t WPROTERR_Msk = WPROTERR::mask;

    /// Write protection error address
    /// Position: 8, Width: 8
    /// Access: read-only
    using WPROTADDR = BitField<8, 8>;
    constexpr uint32_t WPROTADDR_Pos = 8;
    constexpr uint32_t WPROTADDR_Msk = WPROTADDR::mask;

}  // namespace wpsr

/// TPR - Transmit Pointer Register
namespace tpr {
    /// Transmit Counter Register
    /// Position: 0, Width: 32
    /// Access: read-write
    using TXPTR = BitField<0, 32>;
    constexpr uint32_t TXPTR_Pos = 0;
    constexpr uint32_t TXPTR_Msk = TXPTR::mask;

}  // namespace tpr

/// TCR - Transmit Counter Register
namespace tcr {
    /// Transmit Counter Register
    /// Position: 0, Width: 16
    /// Access: read-write
    using TXCTR = BitField<0, 16>;
    constexpr uint32_t TXCTR_Pos = 0;
    constexpr uint32_t TXCTR_Msk = TXCTR::mask;

}  // namespace tcr

/// TNPR - Transmit Next Pointer Register
namespace tnpr {
    /// Transmit Next Pointer
    /// Position: 0, Width: 32
    /// Access: read-write
    using TXNPTR = BitField<0, 32>;
    constexpr uint32_t TXNPTR_Pos = 0;
    constexpr uint32_t TXNPTR_Msk = TXNPTR::mask;

}  // namespace tnpr

/// TNCR - Transmit Next Counter Register
namespace tncr {
    /// Transmit Counter Next
    /// Position: 0, Width: 16
    /// Access: read-write
    using TXNCTR = BitField<0, 16>;
    constexpr uint32_t TXNCTR_Pos = 0;
    constexpr uint32_t TXNCTR_Msk = TXNCTR::mask;

}  // namespace tncr

/// PTCR - Transfer Control Register
namespace ptcr {
    /// Receiver Transfer Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using RXTEN = BitField<0, 1>;
    constexpr uint32_t RXTEN_Pos = 0;
    constexpr uint32_t RXTEN_Msk = RXTEN::mask;

    /// Receiver Transfer Disable
    /// Position: 1, Width: 1
    /// Access: write-only
    using RXTDIS = BitField<1, 1>;
    constexpr uint32_t RXTDIS_Pos = 1;
    constexpr uint32_t RXTDIS_Msk = RXTDIS::mask;

    /// Transmitter Transfer Enable
    /// Position: 8, Width: 1
    /// Access: write-only
    using TXTEN = BitField<8, 1>;
    constexpr uint32_t TXTEN_Pos = 8;
    constexpr uint32_t TXTEN_Msk = TXTEN::mask;

    /// Transmitter Transfer Disable
    /// Position: 9, Width: 1
    /// Access: write-only
    using TXTDIS = BitField<9, 1>;
    constexpr uint32_t TXTDIS_Pos = 9;
    constexpr uint32_t TXTDIS_Msk = TXTDIS::mask;

}  // namespace ptcr

/// PTSR - Transfer Status Register
namespace ptsr {
    /// Receiver Transfer Enable
    /// Position: 0, Width: 1
    /// Access: read-only
    using RXTEN = BitField<0, 1>;
    constexpr uint32_t RXTEN_Pos = 0;
    constexpr uint32_t RXTEN_Msk = RXTEN::mask;

    /// Transmitter Transfer Enable
    /// Position: 8, Width: 1
    /// Access: read-only
    using TXTEN = BitField<8, 1>;
    constexpr uint32_t TXTEN_Pos = 8;
    constexpr uint32_t TXTEN_Msk = TXTEN::mask;

}  // namespace ptsr

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::dacc
