{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "src/pll/pll_25.v src/pll/pll_25.BAK.v " "Backing up file \"src/pll/pll_25.v\" to \"src/pll/pll_25.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1698474148166 ""}
{ "Info" "IIPMAN_IPRGEN_START" "altera_pll src/pll/pll_25.v " "Started upgrading IP component altera_pll with file \"src/pll/pll_25.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1698474148167 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "altera_pll src/pll/pll_25.v " "Completed upgrading IP component altera_pll with file \"src/pll/pll_25.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1698474171422 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/jachm/intelFPGA_lite/22.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /home/jachm/intelFPGA_lite/22.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1698474171461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "599 " "Peak virtual memory: 599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698474171461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 28 00:22:51 2023 " "Processing ended: Sat Oct 28 00:22:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698474171461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698474171461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698474171461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1698474171461 ""}
