<def f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1157' ll='1160' type='bool llvm::MachineInstr::killsRegister(unsigned int Reg, const llvm::TargetRegisterInfo * TRI = nullptr) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1154'>/// Return true if the MachineInstr kills the specified register.
  /// If TargetRegisterInfo is passed, then it also checks if there is
  /// a kill of a super-register.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='1037' u='c' c='_ZL14clearKillFlagsPN4llvm12MachineInstrERNS_17MachineBasicBlockERNS_15SmallVectorImplIjEERNS_12LiveRegUnitsEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='450' u='c' c='_ZL15isPlainlyKilledPN4llvm12MachineInstrEjPNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='1406' u='c' c='_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='1409' u='c' c='_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='901' u='c' c='_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20promoteLoadFromStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='975' u='c' c='_ZN12_GLOBAL__N_119AArch64LoadStoreOpt20promoteLoadFromStoreEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES4_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='559' u='c' c='_ZN12_GLOBAL__N_115ARMLoadStoreOpt17UpdateBaseRegUsesERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8Debu6282416'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='897' u='c' c='_ZN12_GLOBAL__N_115ARMLoadStoreOpt14MergeOpsUpdateERKNS0_14MergeCandidateE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp' l='291' u='c' c='_ZN12_GLOBAL__N_120HexagonCopyToCombine20isSafeToMoveTogetherERN4llvm12MachineInstrES3_jjRb'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp' l='368' u='c' c='_ZN12_GLOBAL__N_120HexagonCopyToCombine20isSafeToMoveTogetherERN4llvm12MachineInstrES3_jjRb'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp' l='368' u='c' c='_ZN12_GLOBAL__N_120HexagonCopyToCombine20isSafeToMoveTogetherERN4llvm12MachineInstrES3_jjRb'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp' l='372' u='c' c='_ZN12_GLOBAL__N_120HexagonCopyToCombine20isSafeToMoveTogetherERN4llvm12MachineInstrES3_jjRb'/>
<use f='llvm/llvm/lib/Target/Mips/CheriAddressingModeFolder.cpp' l='343' u='c' c='_ZN12_GLOBAL__N_125CheriAddressingModeFolder19foldMachineFunctionERN4llvm15MachineFunctionERNS1_15MachineLoopInfoERNS1_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/Mips/CheriAddressingModeFolder.cpp' l='349' u='c' c='_ZN12_GLOBAL__N_125CheriAddressingModeFolder19foldMachineFunctionERN4llvm15MachineFunctionERNS1_15MachineLoopInfoERNS1_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/X86/X86FloatingPoint.cpp' l='1026' u='c' c='_ZN12_GLOBAL__N_13FPS12handleReturnERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/X86/X86FloatingPoint.cpp' l='1456' u='c' c='_ZN12_GLOBAL__N_13FPS15handleSpecialFPERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='4372' u='c' c='_ZNK4llvm12X86InstrInfo25breakPartialRegDependencyERNS_12MachineInstrEjPKNS_18TargetRegisterInfoE'/>
