// Seed: 1223979652
module module_0;
  assign id_1 = 1;
  supply1 id_2;
  assign id_1 = id_1;
  assign id_2 = 1;
  wire id_3, id_4;
  initial id_2 = 1;
endmodule
module module_1 (
    input  wire  id_0,
    output uwire id_1,
    input  tri0  id_2
    , id_5,
    input  tri0  id_3
);
  always
    if (1) disable id_6;
    else;
  assign id_6 = id_3;
  wire id_7 = id_7;
  logic [7:0] id_8;
  module_0 modCall_1 ();
  always_ff if (1 - $display) @(posedge ~1) id_8[1] <= 1;
  wire id_9, id_10, id_11, id_12;
  xnor primCall (id_1, id_2, id_3, id_5, id_6, id_7, id_8);
endmodule
