Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\myDevices\system10_pwm\hps_gmii.qsys --block-symbol-file --output-directory=C:\myDevices\system10_pwm\hps_gmii --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading system10_pwm/hps_gmii.qsys
Progress: Reading input file
Progress: Adding gmii_to_rgmii_adapter_0 [altera_gmii_to_rgmii_adapter 17.0]
Progress: Parameterizing module gmii_to_rgmii_adapter_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\myDevices\system10_pwm\hps_gmii.qsys --synthesis=VERILOG --output-directory=C:\myDevices\system10_pwm\hps_gmii\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading system10_pwm/hps_gmii.qsys
Progress: Reading input file
Progress: Adding gmii_to_rgmii_adapter_0 [altera_gmii_to_rgmii_adapter 17.0]
Progress: Parameterizing module gmii_to_rgmii_adapter_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: hps_gmii: Generating hps_gmii "hps_gmii" for QUARTUS_SYNTH
Info: gmii_to_rgmii_adapter_0: "hps_gmii" instantiated altera_gmii_to_rgmii_adapter "gmii_to_rgmii_adapter_0"
Info: u_altera_gmii_to_rgmii_adapter_core: "gmii_to_rgmii_adapter_0" instantiated altera_gmii_to_rgmii_adapter_core "u_altera_gmii_to_rgmii_adapter_core"
Info: hps_gmii: Done "hps_gmii" with 3 modules, 14 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
