{
  "design": {
    "design_info": {
      "boundary_crc": "0x96E5E681A2D76F3F",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../ShiftRegTest.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "ShiftRegTest_0": "",
      "clk_wiz": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "DelayedClock": {
        "direction": "O"
      }
    },
    "components": {
      "ShiftRegTest_0": {
        "vlnv": "xilinx.com:module_ref:ShiftRegTest:1.0",
        "xci_name": "design_1_ShiftRegTest_0_0",
        "xci_path": "ip\\design_1_ShiftRegTest_0_0\\design_1_ShiftRegTest_0_0.xci",
        "inst_hier_path": "ShiftRegTest_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ShiftRegTest",
          "boundary_crc": "0x0"
        },
        "ports": {
          "ClkIn": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "ToDelayClock": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "5000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "DelayedClock": {
            "direction": "O"
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0",
        "xci_path": "ip\\design_1_clk_wiz_0\\design_1_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "157.673"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "122.096"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "50.000"
          },
          "CLKOUT2_JITTER": {
            "value": "249.501"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "122.096"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "5.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "5.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "12.500"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "125"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      }
    },
    "nets": {
      "ShiftRegTest_0_DelayedClock": {
        "ports": [
          "ShiftRegTest_0/DelayedClock",
          "DelayedClock"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "ShiftRegTest_0/ClkIn"
        ]
      },
      "clk_wiz_clk_out2": {
        "ports": [
          "clk_wiz/clk_out2",
          "ShiftRegTest_0/ToDelayClock"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz/clk_in1"
        ]
      }
    }
  }
}