Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sat Dec 20 16:47:47 2025
| Host         : thePC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ternary_nanocore_top_control_sets_placed.rpt
| Design       : ternary_nanocore_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             110 |           30 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             354 |           80 |
| Yes          | Yes                   | No                     |              36 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                 Enable Signal                |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+----------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  clk_BUFG    | controller/done_i_1_n_0                      | controller/FSM_sequential_state[1]_i_3_n_0 |                1 |              1 |         1.00 |
|  clk_BUFG    | controller/predicted_class[3]_i_1_n_0        | controller/FSM_sequential_state[1]_i_3_n_0 |                1 |              4 |         4.00 |
|  clk_BUFG    | controller/search_idx[3]_i_2_n_0             | controller/search_idx[3]_i_1_n_0           |                2 |              4 |         2.00 |
|  clk_BUFG    | controller/FSM_sequential_state[1]_i_1_n_0   | controller/FSM_sequential_state[1]_i_3_n_0 |                3 |              5 |         1.67 |
|  clk_BUFG    | controller/loop_idx[7]_i_1_n_0               | controller/FSM_sequential_state[1]_i_3_n_0 |                4 |              8 |         2.00 |
|  clk_BUFG    | controller/addr_weights[7]_i_1_n_0           | controller/FSM_sequential_state[1]_i_3_n_0 |                4 |             16 |         4.00 |
|  clk_BUFG    | controller/max_val_found[20]_i_2_n_0         | controller/max_val_found[20]_i_1_n_0       |                8 |             32 |         4.00 |
|  clk_BUFG    |                                              |                                            |               30 |            110 |         3.67 |
|  clk_BUFG    | controller/neuron_accumulator[0][31]_i_1_n_0 | controller/FSM_sequential_state[1]_i_3_n_0 |               67 |            320 |         4.78 |
+--------------+----------------------------------------------+--------------------------------------------+------------------+----------------+--------------+


