{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1477514404653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1477514404654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 26 16:40:04 2016 " "Processing started: Wed Oct 26 16:40:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1477514404654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1477514404654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off the_project -c the_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off the_project -c the_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1477514404655 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1477514404953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_decoder " "Found entity 1: lab4_decoder" {  } { { "lab4_decoder.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477514405087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477514405087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_regfile " "Found entity 1: lab4_regfile" {  } { { "lab4_regfile.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477514405091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477514405091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_de2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_de2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_de2 " "Found entity 1: lab4_de2" {  } { { "lab4_de2.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_de2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477514405097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477514405097 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lab4_control_unit.v(15) " "Verilog HDL warning at lab4_control_unit.v(15): extended using \"x\" or \"z\"" {  } { { "lab4_control_unit.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_control_unit.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1477514405102 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lab4_control_unit.v(22) " "Verilog HDL warning at lab4_control_unit.v(22): extended using \"x\" or \"z\"" {  } { { "lab4_control_unit.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_control_unit.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1477514405102 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lab4_control_unit.v(31) " "Verilog HDL warning at lab4_control_unit.v(31): extended using \"x\" or \"z\"" {  } { { "lab4_control_unit.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_control_unit.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1477514405103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_control_unit " "Found entity 1: lab4_control_unit" {  } { { "lab4_control_unit.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477514405103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1477514405103 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4_de2 " "Elaborating entity \"lab4_de2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1477514405345 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab4_testbench.v 1 1 " "Using design file lab4_testbench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_testbench " "Found entity 1: lab4_testbench" {  } { { "lab4_testbench.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1477514405390 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1477514405390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_testbench lab4_testbench:my_system " "Elaborating entity \"lab4_testbench\" for hierarchy \"lab4_testbench:my_system\"" {  } { { "lab4_de2.v" "my_system" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_de2.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1477514405391 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "my_system system " "Node instance \"my_system\" instantiates undefined entity \"system\"" {  } { { "lab4_testbench.v" "my_system" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v" 19 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1 1477514405415 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "334 " "Peak virtual memory: 334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1477514405536 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 26 16:40:05 2016 " "Processing ended: Wed Oct 26 16:40:05 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1477514405536 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1477514405536 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1477514405536 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1477514405536 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1477514406104 ""}
