{
  "sha": "5fbe0f28ae6dec9736e504cf79cdb76a9fa09dc9",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6NWZiZTBmMjhhZTZkZWM5NzM2ZTUwNGNmNzljZGI3NmE5ZmEwOWRjOQ==",
  "commit": {
    "author": {
      "name": "Jan Beulich",
      "email": "jbeulich@suse.com",
      "date": "2021-07-22T11:09:21Z"
    },
    "committer": {
      "name": "Jan Beulich",
      "email": "jbeulich@suse.com",
      "date": "2021-07-22T11:09:21Z"
    },
    "message": "x86: drop dq{b,d}_mode\n\nTheir sole use is for {,V}EXTRACTPS / {,V}P{EXT,INS}RB respectively; for\nconsistency also limit use of dqw_mode to Jdqw. 64-bit disassembly\nreflecting REX.W / VEX.W is not in line with the assembler's opcode\ntable having NoRex64 / VexWIG in all respective templates, i.e. assembly\ninput isn't being honored there either. Obviously the 0FC5 encodings of\n{,V}PEXTRW then also need adjustment for consistency reasons.",
    "tree": {
      "sha": "d450d20185ff54500524e11e6fd4c8d1928f298b",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/d450d20185ff54500524e11e6fd4c8d1928f298b"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/5fbe0f28ae6dec9736e504cf79cdb76a9fa09dc9",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/5fbe0f28ae6dec9736e504cf79cdb76a9fa09dc9",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/5fbe0f28ae6dec9736e504cf79cdb76a9fa09dc9",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/5fbe0f28ae6dec9736e504cf79cdb76a9fa09dc9/comments",
  "author": {
    "login": "jbeulich",
    "id": 5610135,
    "node_id": "MDQ6VXNlcjU2MTAxMzU=",
    "avatar_url": "https://avatars.githubusercontent.com/u/5610135?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/jbeulich",
    "html_url": "https://github.com/jbeulich",
    "followers_url": "https://api.github.com/users/jbeulich/followers",
    "following_url": "https://api.github.com/users/jbeulich/following{/other_user}",
    "gists_url": "https://api.github.com/users/jbeulich/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/jbeulich/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/jbeulich/subscriptions",
    "organizations_url": "https://api.github.com/users/jbeulich/orgs",
    "repos_url": "https://api.github.com/users/jbeulich/repos",
    "events_url": "https://api.github.com/users/jbeulich/events{/privacy}",
    "received_events_url": "https://api.github.com/users/jbeulich/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "jbeulich",
    "id": 5610135,
    "node_id": "MDQ6VXNlcjU2MTAxMzU=",
    "avatar_url": "https://avatars.githubusercontent.com/u/5610135?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/jbeulich",
    "html_url": "https://github.com/jbeulich",
    "followers_url": "https://api.github.com/users/jbeulich/followers",
    "following_url": "https://api.github.com/users/jbeulich/following{/other_user}",
    "gists_url": "https://api.github.com/users/jbeulich/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/jbeulich/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/jbeulich/subscriptions",
    "organizations_url": "https://api.github.com/users/jbeulich/orgs",
    "repos_url": "https://api.github.com/users/jbeulich/repos",
    "events_url": "https://api.github.com/users/jbeulich/events{/privacy}",
    "received_events_url": "https://api.github.com/users/jbeulich/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "eb34d29be8766b7466becebdd94e8121e88a44d4",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/eb34d29be8766b7466becebdd94e8121e88a44d4",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/eb34d29be8766b7466becebdd94e8121e88a44d4"
    }
  ],
  "stats": {
    "total": 211,
    "additions": 97,
    "deletions": 114
  },
  "files": [
    {
      "sha": "2144746bdf0f0e15330417d2935e237336cf2bb9",
      "filename": "gas/testsuite/gas/i386/x86-64-avx-wig.d",
      "status": "modified",
      "additions": 6,
      "deletions": 6,
      "changes": 12,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/5fbe0f28ae6dec9736e504cf79cdb76a9fa09dc9/gas/testsuite/gas/i386/x86-64-avx-wig.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/5fbe0f28ae6dec9736e504cf79cdb76a9fa09dc9/gas/testsuite/gas/i386/x86-64-avx-wig.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-avx-wig.d?ref=5fbe0f28ae6dec9736e504cf79cdb76a9fa09dc9",
      "patch": "@@ -58,7 +58,7 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tc4 e1 ca 5e d4       \tvdivss %xmm4,%xmm6,%xmm2\n  +[a-f0-9]+:\tc4 e3 c9 41 d4 07    \tvdppd  \\$0x7,%xmm4,%xmm6,%xmm2\n  +[a-f0-9]+:\tc4 e3 cd 40 d4 07    \tvdpps  \\$0x7,%ymm4,%ymm6,%ymm2\n- +[a-f0-9]+:\tc4 e3 f9 17 e1 07    \tvextractps \\$0x7,%xmm4,%rcx\n+ +[a-f0-9]+:\tc4 e3 f9 17 e1 07    \tvextractps \\$0x7,%xmm4,%ecx\n  +[a-f0-9]+:\tc4 e1 cd 7c d4       \tvhaddpd %ymm4,%ymm6,%ymm2\n  +[a-f0-9]+:\tc4 e1 cf 7c d4       \tvhaddps %ymm4,%ymm6,%ymm2\n  +[a-f0-9]+:\tc4 e1 cd 7d d4       \tvhsubpd %ymm4,%ymm6,%ymm2\n@@ -157,10 +157,10 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tc4 e1 c9 65 d4       \tvpcmpgtw %xmm4,%xmm6,%xmm2\n  +[a-f0-9]+:\tc4 e3 f9 63 f4 07    \tvpcmpistri \\$0x7,%xmm4,%xmm6\n  +[a-f0-9]+:\tc4 e3 f9 62 f4 07    \tvpcmpistrm \\$0x7,%xmm4,%xmm6\n- +[a-f0-9]+:\tc4 e3 f9 14 c0 00    \tvpextrb \\$0x0,%xmm0,%rax\n+ +[a-f0-9]+:\tc4 e3 f9 14 c0 00    \tvpextrb \\$0x0,%xmm0,%eax\n  +[a-f0-9]+:\tc4 e3 f9 14 00 00    \tvpextrb \\$0x0,%xmm0,\\(%rax\\)\n- +[a-f0-9]+:\tc4 e1 f9 c5 c0 00    \tvpextrw \\$0x0,%xmm0,%rax\n- +[a-f0-9]+:\tc4 e3 f9 15 c0 00    \tvpextrw \\$0x0,%xmm0,%rax\n+ +[a-f0-9]+:\tc4 e1 f9 c5 c0 00    \tvpextrw \\$0x0,%xmm0,%eax\n+ +[a-f0-9]+:\tc4 e3 f9 15 c0 00    \tvpextrw \\$0x0,%xmm0,%eax\n  +[a-f0-9]+:\tc4 e3 f9 15 00 00    \tvpextrw \\$0x0,%xmm0,\\(%rax\\)\n  +[a-f0-9]+:\tc4 e2 c9 02 d4       \tvphaddd %xmm4,%xmm6,%xmm2\n  +[a-f0-9]+:\tc4 e2 c9 03 d4       \tvphaddsw %xmm4,%xmm6,%xmm2\n@@ -169,9 +169,9 @@ Disassembly of section .text:\n  +[a-f0-9]+:\tc4 e2 c9 06 d4       \tvphsubd %xmm4,%xmm6,%xmm2\n  +[a-f0-9]+:\tc4 e2 c9 07 d4       \tvphsubsw %xmm4,%xmm6,%xmm2\n  +[a-f0-9]+:\tc4 e2 c9 05 d4       \tvphsubw %xmm4,%xmm6,%xmm2\n- +[a-f0-9]+:\tc4 e3 f9 20 c0 00    \tvpinsrb \\$0x0,%rax,%xmm0,%xmm0\n+ +[a-f0-9]+:\tc4 e3 f9 20 c0 00    \tvpinsrb \\$0x0,%eax,%xmm0,%xmm0\n  +[a-f0-9]+:\tc4 e3 f9 20 00 00    \tvpinsrb \\$0x0,\\(%rax\\),%xmm0,%xmm0\n- +[a-f0-9]+:\tc4 e1 f9 c4 c0 00    \tvpinsrw \\$0x0,%rax,%xmm0,%xmm0\n+ +[a-f0-9]+:\tc4 e1 f9 c4 c0 00    \tvpinsrw \\$0x0,%eax,%xmm0,%xmm0\n  +[a-f0-9]+:\tc4 e1 f9 c4 00 00    \tvpinsrw \\$0x0,\\(%rax\\),%xmm0,%xmm0\n  +[a-f0-9]+:\tc4 e2 c9 04 d4       \tvpmaddubsw %xmm4,%xmm6,%xmm2\n  +[a-f0-9]+:\tc4 e1 c9 f5 d4       \tvpmaddwd %xmm4,%xmm6,%xmm2"
    },
    {
      "sha": "3a1141866aa948477d52ec9eae60e4f1d0acf6f1",
      "filename": "gas/testsuite/gas/i386/x86-64-avx512bw-wig1-intel.d",
      "status": "modified",
      "additions": 28,
      "deletions": 28,
      "changes": 56,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/5fbe0f28ae6dec9736e504cf79cdb76a9fa09dc9/gas/testsuite/gas/i386/x86-64-avx512bw-wig1-intel.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/5fbe0f28ae6dec9736e504cf79cdb76a9fa09dc9/gas/testsuite/gas/i386/x86-64-avx512bw-wig1-intel.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-avx512bw-wig1-intel.d?ref=5fbe0f28ae6dec9736e504cf79cdb76a9fa09dc9",
      "patch": "@@ -159,9 +159,9 @@ Disassembly of section \\.text:\n [ \t]*[a-f0-9]+:[ \t]*62 f1 8d 40 65 aa 00 20 00 00[ \t]*vpcmpgtw k5,zmm30,ZMMWORD PTR \\[rdx\\+0x2000\\]\n [ \t]*[a-f0-9]+:[ \t]*62 f1 8d 40 65 6a 80[ \t]*vpcmpgtw k5,zmm30,ZMMWORD PTR \\[rdx-0x2000\\]\n [ \t]*[a-f0-9]+:[ \t]*62 f1 8d 40 65 aa c0 df ff ff[ \t]*vpcmpgtw k5,zmm30,ZMMWORD PTR \\[rdx-0x2040\\]\n-[ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 14 e8 ab[ \t]*vpextrb rax,xmm29,0xab\n-[ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 14 e8 7b[ \t]*vpextrb rax,xmm29,0x7b\n-[ \t]*[a-f0-9]+:[ \t]*62 43 fd 08 14 e8 7b[ \t]*vpextrb r8,xmm29,0x7b\n+[ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 14 e8 ab[ \t]*vpextrb eax,xmm29,0xab\n+[ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 14 e8 7b[ \t]*vpextrb eax,xmm29,0x7b\n+[ \t]*[a-f0-9]+:[ \t]*62 43 fd 08 14 e8 7b[ \t]*vpextrb r8d,xmm29,0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 14 29 7b[ \t]*vpextrb BYTE PTR \\[rcx\\],xmm29,0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 23 fd 08 14 ac f0 23 01 00 00 7b[ \t]*vpextrb BYTE PTR \\[rax\\+r14\\*8\\+0x123\\],xmm29,0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 14 6a 7f 7b[ \t]*vpextrb BYTE PTR \\[rdx\\+0x7f\\],xmm29,0x7b\n@@ -174,23 +174,23 @@ Disassembly of section \\.text:\n [ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 15 aa 00 01 00 00 7b[ \t]*vpextrw WORD PTR \\[rdx\\+0x100\\],xmm29,0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 15 6a 80 7b[ \t]*vpextrw WORD PTR \\[rdx-0x100\\],xmm29,0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 15 aa fe fe ff ff 7b[ \t]*vpextrw WORD PTR \\[rdx-0x102\\],xmm29,0x7b\n-[ \t]*[a-f0-9]+:[ \t]*62 91 fd 08 c5 c6 ab[ \t]*vpextrw rax,xmm30,0xab\n-[ \t]*[a-f0-9]+:[ \t]*62 91 fd 08 c5 c6 7b[ \t]*vpextrw rax,xmm30,0x7b\n-[ \t]*[a-f0-9]+:[ \t]*62 11 fd 08 c5 c6 7b[ \t]*vpextrw r8,xmm30,0x7b\n-[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f0 ab[ \t]*vpinsrb xmm30,xmm29,rax,0xab\n-[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f0 7b[ \t]*vpinsrb xmm30,xmm29,rax,0x7b\n-[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f5 7b[ \t]*vpinsrb xmm30,xmm29,rbp,0x7b\n-[ \t]*[a-f0-9]+:[ \t]*62 43 95 00 20 f5 7b[ \t]*vpinsrb xmm30,xmm29,r13,0x7b\n+[ \t]*[a-f0-9]+:[ \t]*62 91 fd 08 c5 c6 ab[ \t]*vpextrw eax,xmm30,0xab\n+[ \t]*[a-f0-9]+:[ \t]*62 91 fd 08 c5 c6 7b[ \t]*vpextrw eax,xmm30,0x7b\n+[ \t]*[a-f0-9]+:[ \t]*62 11 fd 08 c5 c6 7b[ \t]*vpextrw r8d,xmm30,0x7b\n+[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f0 ab[ \t]*vpinsrb xmm30,xmm29,eax,0xab\n+[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f0 7b[ \t]*vpinsrb xmm30,xmm29,eax,0x7b\n+[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f5 7b[ \t]*vpinsrb xmm30,xmm29,ebp,0x7b\n+[ \t]*[a-f0-9]+:[ \t]*62 43 95 00 20 f5 7b[ \t]*vpinsrb xmm30,xmm29,r13d,0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 31 7b[ \t]*vpinsrb xmm30,xmm29,BYTE PTR \\[rcx\\],0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 23 95 00 20 b4 f0 23 01 00 00 7b[ \t]*vpinsrb xmm30,xmm29,BYTE PTR \\[rax\\+r14\\*8\\+0x123\\],0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 72 7f 7b[ \t]*vpinsrb xmm30,xmm29,BYTE PTR \\[rdx\\+0x7f\\],0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 b2 80 00 00 00 7b[ \t]*vpinsrb xmm30,xmm29,BYTE PTR \\[rdx\\+0x80\\],0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 72 80 7b[ \t]*vpinsrb xmm30,xmm29,BYTE PTR \\[rdx-0x80\\],0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 b2 7f ff ff ff 7b[ \t]*vpinsrb xmm30,xmm29,BYTE PTR \\[rdx-0x81\\],0x7b\n-[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f0 ab[ \t]*vpinsrw xmm30,xmm29,rax,0xab\n-[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f0 7b[ \t]*vpinsrw xmm30,xmm29,rax,0x7b\n-[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f5 7b[ \t]*vpinsrw xmm30,xmm29,rbp,0x7b\n-[ \t]*[a-f0-9]+:[ \t]*62 41 95 00 c4 f5 7b[ \t]*vpinsrw xmm30,xmm29,r13,0x7b\n+[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f0 ab[ \t]*vpinsrw xmm30,xmm29,eax,0xab\n+[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f0 7b[ \t]*vpinsrw xmm30,xmm29,eax,0x7b\n+[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f5 7b[ \t]*vpinsrw xmm30,xmm29,ebp,0x7b\n+[ \t]*[a-f0-9]+:[ \t]*62 41 95 00 c4 f5 7b[ \t]*vpinsrw xmm30,xmm29,r13d,0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 31 7b[ \t]*vpinsrw xmm30,xmm29,WORD PTR \\[rcx\\],0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 21 95 00 c4 b4 f0 23 01 00 00 7b[ \t]*vpinsrw xmm30,xmm29,WORD PTR \\[rax\\+r14\\*8\\+0x123\\],0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 72 7f 7b[ \t]*vpinsrw xmm30,xmm29,WORD PTR \\[rdx\\+0xfe\\],0x7b\n@@ -690,9 +690,9 @@ Disassembly of section \\.text:\n [ \t]*[a-f0-9]+:[ \t]*62 f1 8d 40 65 aa 00 20 00 00[ \t]*vpcmpgtw k5,zmm30,ZMMWORD PTR \\[rdx\\+0x2000\\]\n [ \t]*[a-f0-9]+:[ \t]*62 f1 8d 40 65 6a 80[ \t]*vpcmpgtw k5,zmm30,ZMMWORD PTR \\[rdx-0x2000\\]\n [ \t]*[a-f0-9]+:[ \t]*62 f1 8d 40 65 aa c0 df ff ff[ \t]*vpcmpgtw k5,zmm30,ZMMWORD PTR \\[rdx-0x2040\\]\n-[ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 14 e8 ab[ \t]*vpextrb rax,xmm29,0xab\n-[ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 14 e8 7b[ \t]*vpextrb rax,xmm29,0x7b\n-[ \t]*[a-f0-9]+:[ \t]*62 43 fd 08 14 e8 7b[ \t]*vpextrb r8,xmm29,0x7b\n+[ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 14 e8 ab[ \t]*vpextrb eax,xmm29,0xab\n+[ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 14 e8 7b[ \t]*vpextrb eax,xmm29,0x7b\n+[ \t]*[a-f0-9]+:[ \t]*62 43 fd 08 14 e8 7b[ \t]*vpextrb r8d,xmm29,0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 14 29 7b[ \t]*vpextrb BYTE PTR \\[rcx\\],xmm29,0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 23 fd 08 14 ac f0 34 12 00 00 7b[ \t]*vpextrb BYTE PTR \\[rax\\+r14\\*8\\+0x1234\\],xmm29,0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 14 6a 7f 7b[ \t]*vpextrb BYTE PTR \\[rdx\\+0x7f\\],xmm29,0x7b\n@@ -705,23 +705,23 @@ Disassembly of section \\.text:\n [ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 15 aa 00 01 00 00 7b[ \t]*vpextrw WORD PTR \\[rdx\\+0x100\\],xmm29,0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 15 6a 80 7b[ \t]*vpextrw WORD PTR \\[rdx-0x100\\],xmm29,0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 15 aa fe fe ff ff 7b[ \t]*vpextrw WORD PTR \\[rdx-0x102\\],xmm29,0x7b\n-[ \t]*[a-f0-9]+:[ \t]*62 91 fd 08 c5 c6 ab[ \t]*vpextrw rax,xmm30,0xab\n-[ \t]*[a-f0-9]+:[ \t]*62 91 fd 08 c5 c6 7b[ \t]*vpextrw rax,xmm30,0x7b\n-[ \t]*[a-f0-9]+:[ \t]*62 11 fd 08 c5 c6 7b[ \t]*vpextrw r8,xmm30,0x7b\n-[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f0 ab[ \t]*vpinsrb xmm30,xmm29,rax,0xab\n-[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f0 7b[ \t]*vpinsrb xmm30,xmm29,rax,0x7b\n-[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f5 7b[ \t]*vpinsrb xmm30,xmm29,rbp,0x7b\n-[ \t]*[a-f0-9]+:[ \t]*62 43 95 00 20 f5 7b[ \t]*vpinsrb xmm30,xmm29,r13,0x7b\n+[ \t]*[a-f0-9]+:[ \t]*62 91 fd 08 c5 c6 ab[ \t]*vpextrw eax,xmm30,0xab\n+[ \t]*[a-f0-9]+:[ \t]*62 91 fd 08 c5 c6 7b[ \t]*vpextrw eax,xmm30,0x7b\n+[ \t]*[a-f0-9]+:[ \t]*62 11 fd 08 c5 c6 7b[ \t]*vpextrw r8d,xmm30,0x7b\n+[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f0 ab[ \t]*vpinsrb xmm30,xmm29,eax,0xab\n+[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f0 7b[ \t]*vpinsrb xmm30,xmm29,eax,0x7b\n+[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f5 7b[ \t]*vpinsrb xmm30,xmm29,ebp,0x7b\n+[ \t]*[a-f0-9]+:[ \t]*62 43 95 00 20 f5 7b[ \t]*vpinsrb xmm30,xmm29,r13d,0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 31 7b[ \t]*vpinsrb xmm30,xmm29,BYTE PTR \\[rcx\\],0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 23 95 00 20 b4 f0 34 12 00 00 7b[ \t]*vpinsrb xmm30,xmm29,BYTE PTR \\[rax\\+r14\\*8\\+0x1234\\],0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 72 7f 7b[ \t]*vpinsrb xmm30,xmm29,BYTE PTR \\[rdx\\+0x7f\\],0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 b2 80 00 00 00 7b[ \t]*vpinsrb xmm30,xmm29,BYTE PTR \\[rdx\\+0x80\\],0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 72 80 7b[ \t]*vpinsrb xmm30,xmm29,BYTE PTR \\[rdx-0x80\\],0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 b2 7f ff ff ff 7b[ \t]*vpinsrb xmm30,xmm29,BYTE PTR \\[rdx-0x81\\],0x7b\n-[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f0 ab[ \t]*vpinsrw xmm30,xmm29,rax,0xab\n-[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f0 7b[ \t]*vpinsrw xmm30,xmm29,rax,0x7b\n-[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f5 7b[ \t]*vpinsrw xmm30,xmm29,rbp,0x7b\n-[ \t]*[a-f0-9]+:[ \t]*62 41 95 00 c4 f5 7b[ \t]*vpinsrw xmm30,xmm29,r13,0x7b\n+[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f0 ab[ \t]*vpinsrw xmm30,xmm29,eax,0xab\n+[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f0 7b[ \t]*vpinsrw xmm30,xmm29,eax,0x7b\n+[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f5 7b[ \t]*vpinsrw xmm30,xmm29,ebp,0x7b\n+[ \t]*[a-f0-9]+:[ \t]*62 41 95 00 c4 f5 7b[ \t]*vpinsrw xmm30,xmm29,r13d,0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 31 7b[ \t]*vpinsrw xmm30,xmm29,WORD PTR \\[rcx\\],0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 21 95 00 c4 b4 f0 34 12 00 00 7b[ \t]*vpinsrw xmm30,xmm29,WORD PTR \\[rax\\+r14\\*8\\+0x1234\\],0x7b\n [ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 72 7f 7b[ \t]*vpinsrw xmm30,xmm29,WORD PTR \\[rdx\\+0xfe\\],0x7b"
    },
    {
      "sha": "d2687009a24b06d3771b854926280ee82648b634",
      "filename": "gas/testsuite/gas/i386/x86-64-avx512bw-wig1.d",
      "status": "modified",
      "additions": 28,
      "deletions": 28,
      "changes": 56,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/5fbe0f28ae6dec9736e504cf79cdb76a9fa09dc9/gas/testsuite/gas/i386/x86-64-avx512bw-wig1.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/5fbe0f28ae6dec9736e504cf79cdb76a9fa09dc9/gas/testsuite/gas/i386/x86-64-avx512bw-wig1.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-avx512bw-wig1.d?ref=5fbe0f28ae6dec9736e504cf79cdb76a9fa09dc9",
      "patch": "@@ -159,9 +159,9 @@ Disassembly of section \\.text:\n [ \t]*[a-f0-9]+:[ \t]*62 f1 8d 40 65 aa 00 20 00 00[ \t]*vpcmpgtw 0x2000\\(%rdx\\),%zmm30,%k5\n [ \t]*[a-f0-9]+:[ \t]*62 f1 8d 40 65 6a 80[ \t]*vpcmpgtw -0x2000\\(%rdx\\),%zmm30,%k5\n [ \t]*[a-f0-9]+:[ \t]*62 f1 8d 40 65 aa c0 df ff ff[ \t]*vpcmpgtw -0x2040\\(%rdx\\),%zmm30,%k5\n-[ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 14 e8 ab[ \t]*vpextrb \\$0xab,%xmm29,%rax\n-[ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 14 e8 7b[ \t]*vpextrb \\$0x7b,%xmm29,%rax\n-[ \t]*[a-f0-9]+:[ \t]*62 43 fd 08 14 e8 7b[ \t]*vpextrb \\$0x7b,%xmm29,%r8\n+[ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 14 e8 ab[ \t]*vpextrb \\$0xab,%xmm29,%eax\n+[ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 14 e8 7b[ \t]*vpextrb \\$0x7b,%xmm29,%eax\n+[ \t]*[a-f0-9]+:[ \t]*62 43 fd 08 14 e8 7b[ \t]*vpextrb \\$0x7b,%xmm29,%r8d\n [ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 14 29 7b[ \t]*vpextrb \\$0x7b,%xmm29,\\(%rcx\\)\n [ \t]*[a-f0-9]+:[ \t]*62 23 fd 08 14 ac f0 23 01 00 00 7b[ \t]*vpextrb \\$0x7b,%xmm29,0x123\\(%rax,%r14,8\\)\n [ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 14 6a 7f 7b[ \t]*vpextrb \\$0x7b,%xmm29,0x7f\\(%rdx\\)\n@@ -174,23 +174,23 @@ Disassembly of section \\.text:\n [ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 15 aa 00 01 00 00 7b[ \t]*vpextrw \\$0x7b,%xmm29,0x100\\(%rdx\\)\n [ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 15 6a 80 7b[ \t]*vpextrw \\$0x7b,%xmm29,-0x100\\(%rdx\\)\n [ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 15 aa fe fe ff ff 7b[ \t]*vpextrw \\$0x7b,%xmm29,-0x102\\(%rdx\\)\n-[ \t]*[a-f0-9]+:[ \t]*62 91 fd 08 c5 c6 ab[ \t]*vpextrw \\$0xab,%xmm30,%rax\n-[ \t]*[a-f0-9]+:[ \t]*62 91 fd 08 c5 c6 7b[ \t]*vpextrw \\$0x7b,%xmm30,%rax\n-[ \t]*[a-f0-9]+:[ \t]*62 11 fd 08 c5 c6 7b[ \t]*vpextrw \\$0x7b,%xmm30,%r8\n-[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f0 ab[ \t]*vpinsrb \\$0xab,%rax,%xmm29,%xmm30\n-[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f0 7b[ \t]*vpinsrb \\$0x7b,%rax,%xmm29,%xmm30\n-[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f5 7b[ \t]*vpinsrb \\$0x7b,%rbp,%xmm29,%xmm30\n-[ \t]*[a-f0-9]+:[ \t]*62 43 95 00 20 f5 7b[ \t]*vpinsrb \\$0x7b,%r13,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:[ \t]*62 91 fd 08 c5 c6 ab[ \t]*vpextrw \\$0xab,%xmm30,%eax\n+[ \t]*[a-f0-9]+:[ \t]*62 91 fd 08 c5 c6 7b[ \t]*vpextrw \\$0x7b,%xmm30,%eax\n+[ \t]*[a-f0-9]+:[ \t]*62 11 fd 08 c5 c6 7b[ \t]*vpextrw \\$0x7b,%xmm30,%r8d\n+[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f0 ab[ \t]*vpinsrb \\$0xab,%eax,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f0 7b[ \t]*vpinsrb \\$0x7b,%eax,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f5 7b[ \t]*vpinsrb \\$0x7b,%ebp,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:[ \t]*62 43 95 00 20 f5 7b[ \t]*vpinsrb \\$0x7b,%r13d,%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 31 7b[ \t]*vpinsrb \\$0x7b,\\(%rcx\\),%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 23 95 00 20 b4 f0 23 01 00 00 7b[ \t]*vpinsrb \\$0x7b,0x123\\(%rax,%r14,8\\),%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 72 7f 7b[ \t]*vpinsrb \\$0x7b,0x7f\\(%rdx\\),%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 b2 80 00 00 00 7b[ \t]*vpinsrb \\$0x7b,0x80\\(%rdx\\),%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 72 80 7b[ \t]*vpinsrb \\$0x7b,-0x80\\(%rdx\\),%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 b2 7f ff ff ff 7b[ \t]*vpinsrb \\$0x7b,-0x81\\(%rdx\\),%xmm29,%xmm30\n-[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f0 ab[ \t]*vpinsrw \\$0xab,%rax,%xmm29,%xmm30\n-[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f0 7b[ \t]*vpinsrw \\$0x7b,%rax,%xmm29,%xmm30\n-[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f5 7b[ \t]*vpinsrw \\$0x7b,%rbp,%xmm29,%xmm30\n-[ \t]*[a-f0-9]+:[ \t]*62 41 95 00 c4 f5 7b[ \t]*vpinsrw \\$0x7b,%r13,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f0 ab[ \t]*vpinsrw \\$0xab,%eax,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f0 7b[ \t]*vpinsrw \\$0x7b,%eax,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f5 7b[ \t]*vpinsrw \\$0x7b,%ebp,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:[ \t]*62 41 95 00 c4 f5 7b[ \t]*vpinsrw \\$0x7b,%r13d,%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 31 7b[ \t]*vpinsrw \\$0x7b,\\(%rcx\\),%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 21 95 00 c4 b4 f0 23 01 00 00 7b[ \t]*vpinsrw \\$0x7b,0x123\\(%rax,%r14,8\\),%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 72 7f 7b[ \t]*vpinsrw \\$0x7b,0xfe\\(%rdx\\),%xmm29,%xmm30\n@@ -690,9 +690,9 @@ Disassembly of section \\.text:\n [ \t]*[a-f0-9]+:[ \t]*62 f1 8d 40 65 aa 00 20 00 00[ \t]*vpcmpgtw 0x2000\\(%rdx\\),%zmm30,%k5\n [ \t]*[a-f0-9]+:[ \t]*62 f1 8d 40 65 6a 80[ \t]*vpcmpgtw -0x2000\\(%rdx\\),%zmm30,%k5\n [ \t]*[a-f0-9]+:[ \t]*62 f1 8d 40 65 aa c0 df ff ff[ \t]*vpcmpgtw -0x2040\\(%rdx\\),%zmm30,%k5\n-[ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 14 e8 ab[ \t]*vpextrb \\$0xab,%xmm29,%rax\n-[ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 14 e8 7b[ \t]*vpextrb \\$0x7b,%xmm29,%rax\n-[ \t]*[a-f0-9]+:[ \t]*62 43 fd 08 14 e8 7b[ \t]*vpextrb \\$0x7b,%xmm29,%r8\n+[ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 14 e8 ab[ \t]*vpextrb \\$0xab,%xmm29,%eax\n+[ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 14 e8 7b[ \t]*vpextrb \\$0x7b,%xmm29,%eax\n+[ \t]*[a-f0-9]+:[ \t]*62 43 fd 08 14 e8 7b[ \t]*vpextrb \\$0x7b,%xmm29,%r8d\n [ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 14 29 7b[ \t]*vpextrb \\$0x7b,%xmm29,\\(%rcx\\)\n [ \t]*[a-f0-9]+:[ \t]*62 23 fd 08 14 ac f0 34 12 00 00 7b[ \t]*vpextrb \\$0x7b,%xmm29,0x1234\\(%rax,%r14,8\\)\n [ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 14 6a 7f 7b[ \t]*vpextrb \\$0x7b,%xmm29,0x7f\\(%rdx\\)\n@@ -705,23 +705,23 @@ Disassembly of section \\.text:\n [ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 15 aa 00 01 00 00 7b[ \t]*vpextrw \\$0x7b,%xmm29,0x100\\(%rdx\\)\n [ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 15 6a 80 7b[ \t]*vpextrw \\$0x7b,%xmm29,-0x100\\(%rdx\\)\n [ \t]*[a-f0-9]+:[ \t]*62 63 fd 08 15 aa fe fe ff ff 7b[ \t]*vpextrw \\$0x7b,%xmm29,-0x102\\(%rdx\\)\n-[ \t]*[a-f0-9]+:[ \t]*62 91 fd 08 c5 c6 ab[ \t]*vpextrw \\$0xab,%xmm30,%rax\n-[ \t]*[a-f0-9]+:[ \t]*62 91 fd 08 c5 c6 7b[ \t]*vpextrw \\$0x7b,%xmm30,%rax\n-[ \t]*[a-f0-9]+:[ \t]*62 11 fd 08 c5 c6 7b[ \t]*vpextrw \\$0x7b,%xmm30,%r8\n-[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f0 ab[ \t]*vpinsrb \\$0xab,%rax,%xmm29,%xmm30\n-[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f0 7b[ \t]*vpinsrb \\$0x7b,%rax,%xmm29,%xmm30\n-[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f5 7b[ \t]*vpinsrb \\$0x7b,%rbp,%xmm29,%xmm30\n-[ \t]*[a-f0-9]+:[ \t]*62 43 95 00 20 f5 7b[ \t]*vpinsrb \\$0x7b,%r13,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:[ \t]*62 91 fd 08 c5 c6 ab[ \t]*vpextrw \\$0xab,%xmm30,%eax\n+[ \t]*[a-f0-9]+:[ \t]*62 91 fd 08 c5 c6 7b[ \t]*vpextrw \\$0x7b,%xmm30,%eax\n+[ \t]*[a-f0-9]+:[ \t]*62 11 fd 08 c5 c6 7b[ \t]*vpextrw \\$0x7b,%xmm30,%r8d\n+[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f0 ab[ \t]*vpinsrb \\$0xab,%eax,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f0 7b[ \t]*vpinsrb \\$0x7b,%eax,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 f5 7b[ \t]*vpinsrb \\$0x7b,%ebp,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:[ \t]*62 43 95 00 20 f5 7b[ \t]*vpinsrb \\$0x7b,%r13d,%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 31 7b[ \t]*vpinsrb \\$0x7b,\\(%rcx\\),%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 23 95 00 20 b4 f0 34 12 00 00 7b[ \t]*vpinsrb \\$0x7b,0x1234\\(%rax,%r14,8\\),%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 72 7f 7b[ \t]*vpinsrb \\$0x7b,0x7f\\(%rdx\\),%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 b2 80 00 00 00 7b[ \t]*vpinsrb \\$0x7b,0x80\\(%rdx\\),%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 72 80 7b[ \t]*vpinsrb \\$0x7b,-0x80\\(%rdx\\),%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 63 95 00 20 b2 7f ff ff ff 7b[ \t]*vpinsrb \\$0x7b,-0x81\\(%rdx\\),%xmm29,%xmm30\n-[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f0 ab[ \t]*vpinsrw \\$0xab,%rax,%xmm29,%xmm30\n-[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f0 7b[ \t]*vpinsrw \\$0x7b,%rax,%xmm29,%xmm30\n-[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f5 7b[ \t]*vpinsrw \\$0x7b,%rbp,%xmm29,%xmm30\n-[ \t]*[a-f0-9]+:[ \t]*62 41 95 00 c4 f5 7b[ \t]*vpinsrw \\$0x7b,%r13,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f0 ab[ \t]*vpinsrw \\$0xab,%eax,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f0 7b[ \t]*vpinsrw \\$0x7b,%eax,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 f5 7b[ \t]*vpinsrw \\$0x7b,%ebp,%xmm29,%xmm30\n+[ \t]*[a-f0-9]+:[ \t]*62 41 95 00 c4 f5 7b[ \t]*vpinsrw \\$0x7b,%r13d,%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 31 7b[ \t]*vpinsrw \\$0x7b,\\(%rcx\\),%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 21 95 00 c4 b4 f0 34 12 00 00 7b[ \t]*vpinsrw \\$0x7b,0x1234\\(%rax,%r14,8\\),%xmm29,%xmm30\n [ \t]*[a-f0-9]+:[ \t]*62 61 95 00 c4 72 7f 7b[ \t]*vpinsrw \\$0x7b,0xfe\\(%rdx\\),%xmm29,%xmm30"
    },
    {
      "sha": "e1abc7ecb35f351648e911097878138d696dbc9e",
      "filename": "gas/testsuite/gas/i386/x86-64-evex-wig1-intel.d",
      "status": "modified",
      "additions": 11,
      "deletions": 11,
      "changes": 22,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/5fbe0f28ae6dec9736e504cf79cdb76a9fa09dc9/gas/testsuite/gas/i386/x86-64-evex-wig1-intel.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/5fbe0f28ae6dec9736e504cf79cdb76a9fa09dc9/gas/testsuite/gas/i386/x86-64-evex-wig1-intel.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-evex-wig1-intel.d?ref=5fbe0f28ae6dec9736e504cf79cdb76a9fa09dc9",
      "patch": "@@ -9,23 +9,23 @@\n Disassembly of section .text:\n \n 0+ <_start>:\n-[ \t]*[a-f0-9]+:\t62 63 fd 08 17 e8 ab \tvextractps rax,xmm29,0xab\n-[ \t]*[a-f0-9]+:\t62 63 fd 08 17 e8 7b \tvextractps rax,xmm29,0x7b\n-[ \t]*[a-f0-9]+:\t62 43 fd 08 17 e8 7b \tvextractps r8,xmm29,0x7b\n+[ \t]*[a-f0-9]+:\t62 63 fd 08 17 e8 ab \tvextractps eax,xmm29,0xab\n+[ \t]*[a-f0-9]+:\t62 63 fd 08 17 e8 7b \tvextractps eax,xmm29,0x7b\n+[ \t]*[a-f0-9]+:\t62 43 fd 08 17 e8 7b \tvextractps r8d,xmm29,0x7b\n [ \t]*[a-f0-9]+:\t62 63 fd 08 17 29 7b \tvextractps DWORD PTR \\[rcx\\],xmm29,0x7b\n [ \t]*[a-f0-9]+:\t62 23 fd 08 17 ac f0 23 01 00 00 7b \tvextractps DWORD PTR \\[rax\\+r14\\*8\\+0x123\\],xmm29,0x7b\n [ \t]*[a-f0-9]+:\t62 63 fd 08 17 6a 7f 7b \tvextractps DWORD PTR \\[rdx\\+0x1fc\\],xmm29,0x7b\n [ \t]*[a-f0-9]+:\t62 63 fd 08 17 aa 00 02 00 00 7b \tvextractps DWORD PTR \\[rdx\\+0x200\\],xmm29,0x7b\n [ \t]*[a-f0-9]+:\t62 63 fd 08 17 6a 80 7b \tvextractps DWORD PTR \\[rdx-0x200\\],xmm29,0x7b\n [ \t]*[a-f0-9]+:\t62 63 fd 08 17 aa fc fd ff ff 7b \tvextractps DWORD PTR \\[rdx-0x204\\],xmm29,0x7b\n-[ \t]*[a-f0-9]+:\t62 f3 fd 08 14 c0 00 \tvpextrb rax,xmm0,0x0\n+[ \t]*[a-f0-9]+:\t62 f3 fd 08 14 c0 00 \tvpextrb eax,xmm0,0x0\n [ \t]*[a-f0-9]+:\t62 f3 fd 08 14 00 00 \tvpextrb BYTE PTR \\[rax\\],xmm0,0x0\n-[ \t]*[a-f0-9]+:\t62 f1 fd 08 c5 c0 00 \tvpextrw rax,xmm0,0x0\n-[ \t]*[a-f0-9]+:\t62 f3 fd 08 15 c0 00 \tvpextrw rax,xmm0,0x0\n+[ \t]*[a-f0-9]+:\t62 f1 fd 08 c5 c0 00 \tvpextrw eax,xmm0,0x0\n+[ \t]*[a-f0-9]+:\t62 f3 fd 08 15 c0 00 \tvpextrw eax,xmm0,0x0\n [ \t]*[a-f0-9]+:\t62 f3 fd 08 15 00 00 \tvpextrw WORD PTR \\[rax\\],xmm0,0x0\n-[ \t]*[a-f0-9]+:\t62 f3 fd 08 20 c0 00 \tvpinsrb xmm0,xmm0,rax,0x0\n+[ \t]*[a-f0-9]+:\t62 f3 fd 08 20 c0 00 \tvpinsrb xmm0,xmm0,eax,0x0\n [ \t]*[a-f0-9]+:\t62 f3 fd 08 20 00 00 \tvpinsrb xmm0,xmm0,BYTE PTR \\[rax\\],0x0\n-[ \t]*[a-f0-9]+:\t62 f1 fd 08 c4 c0 00 \tvpinsrw xmm0,xmm0,rax,0x0\n+[ \t]*[a-f0-9]+:\t62 f1 fd 08 c4 c0 00 \tvpinsrw xmm0,xmm0,eax,0x0\n [ \t]*[a-f0-9]+:\t62 f1 fd 08 c4 00 00 \tvpinsrw xmm0,xmm0,WORD PTR \\[rax\\],0x0\n [ \t]*[a-f0-9]+:\t62 02 fd 4f 21 f5    \tvpmovsxbd zmm30\\{k7\\},xmm29\n [ \t]*[a-f0-9]+:\t62 02 fd cf 21 f5    \tvpmovsxbd zmm30\\{k7\\}\\{z\\},xmm29\n@@ -91,9 +91,9 @@ Disassembly of section .text:\n [ \t]*[a-f0-9]+:\t62 62 fd 4f 34 b2 00 08 00 00 \tvpmovzxwq zmm30\\{k7\\},XMMWORD PTR \\[rdx\\+0x800\\]\n [ \t]*[a-f0-9]+:\t62 62 fd 4f 34 72 80 \tvpmovzxwq zmm30\\{k7\\},XMMWORD PTR \\[rdx-0x800\\]\n [ \t]*[a-f0-9]+:\t62 62 fd 4f 34 b2 f0 f7 ff ff \tvpmovzxwq zmm30\\{k7\\},XMMWORD PTR \\[rdx-0x810\\]\n-[ \t]*[a-f0-9]+:\t62 63 fd 08 17 e8 ab \tvextractps rax,xmm29,0xab\n-[ \t]*[a-f0-9]+:\t62 63 fd 08 17 e8 7b \tvextractps rax,xmm29,0x7b\n-[ \t]*[a-f0-9]+:\t62 43 fd 08 17 e8 7b \tvextractps r8,xmm29,0x7b\n+[ \t]*[a-f0-9]+:\t62 63 fd 08 17 e8 ab \tvextractps eax,xmm29,0xab\n+[ \t]*[a-f0-9]+:\t62 63 fd 08 17 e8 7b \tvextractps eax,xmm29,0x7b\n+[ \t]*[a-f0-9]+:\t62 43 fd 08 17 e8 7b \tvextractps r8d,xmm29,0x7b\n [ \t]*[a-f0-9]+:\t62 63 fd 08 17 29 7b \tvextractps DWORD PTR \\[rcx\\],xmm29,0x7b\n [ \t]*[a-f0-9]+:\t62 23 fd 08 17 ac f0 34 12 00 00 7b \tvextractps DWORD PTR \\[rax\\+r14\\*8\\+0x1234\\],xmm29,0x7b\n [ \t]*[a-f0-9]+:\t62 63 fd 08 17 6a 7f 7b \tvextractps DWORD PTR \\[rdx\\+0x1fc\\],xmm29,0x7b"
    },
    {
      "sha": "e62e8f4405f65e924e6978ad788795fe686de3ed",
      "filename": "gas/testsuite/gas/i386/x86-64-evex-wig1.d",
      "status": "modified",
      "additions": 11,
      "deletions": 11,
      "changes": 22,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/5fbe0f28ae6dec9736e504cf79cdb76a9fa09dc9/gas/testsuite/gas/i386/x86-64-evex-wig1.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/5fbe0f28ae6dec9736e504cf79cdb76a9fa09dc9/gas/testsuite/gas/i386/x86-64-evex-wig1.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-evex-wig1.d?ref=5fbe0f28ae6dec9736e504cf79cdb76a9fa09dc9",
      "patch": "@@ -9,23 +9,23 @@\n Disassembly of section .text:\n \n 0+ <_start>:\n-[ \t]*[a-f0-9]+:\t62 63 fd 08 17 e8 ab \tvextractps \\$0xab,%xmm29,%rax\n-[ \t]*[a-f0-9]+:\t62 63 fd 08 17 e8 7b \tvextractps \\$0x7b,%xmm29,%rax\n-[ \t]*[a-f0-9]+:\t62 43 fd 08 17 e8 7b \tvextractps \\$0x7b,%xmm29,%r8\n+[ \t]*[a-f0-9]+:\t62 63 fd 08 17 e8 ab \tvextractps \\$0xab,%xmm29,%eax\n+[ \t]*[a-f0-9]+:\t62 63 fd 08 17 e8 7b \tvextractps \\$0x7b,%xmm29,%eax\n+[ \t]*[a-f0-9]+:\t62 43 fd 08 17 e8 7b \tvextractps \\$0x7b,%xmm29,%r8d\n [ \t]*[a-f0-9]+:\t62 63 fd 08 17 29 7b \tvextractps \\$0x7b,%xmm29,\\(%rcx\\)\n [ \t]*[a-f0-9]+:\t62 23 fd 08 17 ac f0 23 01 00 00 7b \tvextractps \\$0x7b,%xmm29,0x123\\(%rax,%r14,8\\)\n [ \t]*[a-f0-9]+:\t62 63 fd 08 17 6a 7f 7b \tvextractps \\$0x7b,%xmm29,0x1fc\\(%rdx\\)\n [ \t]*[a-f0-9]+:\t62 63 fd 08 17 aa 00 02 00 00 7b \tvextractps \\$0x7b,%xmm29,0x200\\(%rdx\\)\n [ \t]*[a-f0-9]+:\t62 63 fd 08 17 6a 80 7b \tvextractps \\$0x7b,%xmm29,-0x200\\(%rdx\\)\n [ \t]*[a-f0-9]+:\t62 63 fd 08 17 aa fc fd ff ff 7b \tvextractps \\$0x7b,%xmm29,-0x204\\(%rdx\\)\n-[ \t]*[a-f0-9]+:\t62 f3 fd 08 14 c0 00 \tvpextrb \\$0x0,%xmm0,%rax\n+[ \t]*[a-f0-9]+:\t62 f3 fd 08 14 c0 00 \tvpextrb \\$0x0,%xmm0,%eax\n [ \t]*[a-f0-9]+:\t62 f3 fd 08 14 00 00 \tvpextrb \\$0x0,%xmm0,\\(%rax\\)\n-[ \t]*[a-f0-9]+:\t62 f1 fd 08 c5 c0 00 \tvpextrw \\$0x0,%xmm0,%rax\n-[ \t]*[a-f0-9]+:\t62 f3 fd 08 15 c0 00 \tvpextrw \\$0x0,%xmm0,%rax\n+[ \t]*[a-f0-9]+:\t62 f1 fd 08 c5 c0 00 \tvpextrw \\$0x0,%xmm0,%eax\n+[ \t]*[a-f0-9]+:\t62 f3 fd 08 15 c0 00 \tvpextrw \\$0x0,%xmm0,%eax\n [ \t]*[a-f0-9]+:\t62 f3 fd 08 15 00 00 \tvpextrw \\$0x0,%xmm0,\\(%rax\\)\n-[ \t]*[a-f0-9]+:\t62 f3 fd 08 20 c0 00 \tvpinsrb \\$0x0,%rax,%xmm0,%xmm0\n+[ \t]*[a-f0-9]+:\t62 f3 fd 08 20 c0 00 \tvpinsrb \\$0x0,%eax,%xmm0,%xmm0\n [ \t]*[a-f0-9]+:\t62 f3 fd 08 20 00 00 \tvpinsrb \\$0x0,\\(%rax\\),%xmm0,%xmm0\n-[ \t]*[a-f0-9]+:\t62 f1 fd 08 c4 c0 00 \tvpinsrw \\$0x0,%rax,%xmm0,%xmm0\n+[ \t]*[a-f0-9]+:\t62 f1 fd 08 c4 c0 00 \tvpinsrw \\$0x0,%eax,%xmm0,%xmm0\n [ \t]*[a-f0-9]+:\t62 f1 fd 08 c4 00 00 \tvpinsrw \\$0x0,\\(%rax\\),%xmm0,%xmm0\n [ \t]*[a-f0-9]+:\t62 02 fd 4f 21 f5    \tvpmovsxbd %xmm29,%zmm30\\{%k7\\}\n [ \t]*[a-f0-9]+:\t62 02 fd cf 21 f5    \tvpmovsxbd %xmm29,%zmm30\\{%k7\\}\\{z\\}\n@@ -91,9 +91,9 @@ Disassembly of section .text:\n [ \t]*[a-f0-9]+:\t62 62 fd 4f 34 b2 00 08 00 00 \tvpmovzxwq 0x800\\(%rdx\\),%zmm30\\{%k7\\}\n [ \t]*[a-f0-9]+:\t62 62 fd 4f 34 72 80 \tvpmovzxwq -0x800\\(%rdx\\),%zmm30\\{%k7\\}\n [ \t]*[a-f0-9]+:\t62 62 fd 4f 34 b2 f0 f7 ff ff \tvpmovzxwq -0x810\\(%rdx\\),%zmm30\\{%k7\\}\n-[ \t]*[a-f0-9]+:\t62 63 fd 08 17 e8 ab \tvextractps \\$0xab,%xmm29,%rax\n-[ \t]*[a-f0-9]+:\t62 63 fd 08 17 e8 7b \tvextractps \\$0x7b,%xmm29,%rax\n-[ \t]*[a-f0-9]+:\t62 43 fd 08 17 e8 7b \tvextractps \\$0x7b,%xmm29,%r8\n+[ \t]*[a-f0-9]+:\t62 63 fd 08 17 e8 ab \tvextractps \\$0xab,%xmm29,%eax\n+[ \t]*[a-f0-9]+:\t62 63 fd 08 17 e8 7b \tvextractps \\$0x7b,%xmm29,%eax\n+[ \t]*[a-f0-9]+:\t62 43 fd 08 17 e8 7b \tvextractps \\$0x7b,%xmm29,%r8d\n [ \t]*[a-f0-9]+:\t62 63 fd 08 17 29 7b \tvextractps \\$0x7b,%xmm29,\\(%rcx\\)\n [ \t]*[a-f0-9]+:\t62 23 fd 08 17 ac f0 34 12 00 00 7b \tvextractps \\$0x7b,%xmm29,0x1234\\(%rax,%r14,8\\)\n [ \t]*[a-f0-9]+:\t62 63 fd 08 17 6a 7f 7b \tvextractps \\$0x7b,%xmm29,0x1fc\\(%rdx\\)"
    },
    {
      "sha": "521d68993386d9abe3410d9de10b10e23b673a55",
      "filename": "opcodes/i386-dis.c",
      "status": "modified",
      "additions": 13,
      "deletions": 30,
      "changes": 43,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/5fbe0f28ae6dec9736e504cf79cdb76a9fa09dc9/opcodes/i386-dis.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/5fbe0f28ae6dec9736e504cf79cdb76a9fa09dc9/opcodes/i386-dis.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-dis.c?ref=5fbe0f28ae6dec9736e504cf79cdb76a9fa09dc9",
      "patch": "@@ -240,11 +240,8 @@ fetch_data (struct disassemble_info *info, bfd_byte *addr)\n #define EvS { OP_E, v_swap_mode }\n #define Ed { OP_E, d_mode }\n #define Edq { OP_E, dq_mode }\n-#define Edqw { OP_E, dqw_mode }\n-#define Edqb { OP_E, dqb_mode }\n #define Edb { OP_E, db_mode }\n #define Edw { OP_E, dw_mode }\n-#define Edqd { OP_E, dqd_mode }\n #define Eq { OP_E, q_mode }\n #define indirEv { OP_indirE, indir_v_mode }\n #define indirEp { OP_indirE, f_mode }\n@@ -509,8 +506,7 @@ enum\n   v_bndmk_mode,\n   /* operand size depends on REX.W / VEX.W.  */\n   dq_mode,\n-  /* registers like dq_mode, memory like w_mode, displacements like\n-     v_mode without considering Intel64 ISA.  */\n+  /* Displacements like v_mode without considering Intel64 ISA.  */\n   dqw_mode,\n   /* bounds operand */\n   bnd_mode,\n@@ -527,14 +523,10 @@ enum\n   z_mode,\n   /* 16-byte operand */\n   o_mode,\n-  /* registers like dq_mode, memory like b_mode.  */\n-  dqb_mode,\n   /* registers like d_mode, memory like b_mode.  */\n   db_mode,\n   /* registers like d_mode, memory like w_mode.  */\n   dw_mode,\n-  /* registers like dq_mode, memory like d_mode.  */\n-  dqd_mode,\n \n   /* Operand size depends on the VEX.W bit, with VSIB dword indices.  */\n   vex_vsib_d_w_dq_mode,\n@@ -2182,8 +2174,8 @@ static const struct dis386 dis386_twobyte[] = {\n   { \"xaddS\",\t\t{ Evh1, Gv }, 0 },\n   { PREFIX_TABLE (PREFIX_0FC2) },\n   { MOD_TABLE (MOD_0FC3) },\n-  { \"pinsrw\",\t\t{ MX, Edqw, Ib }, PREFIX_OPCODE },\n-  { \"pextrw\",\t\t{ Gdq, MS, Ib }, PREFIX_OPCODE },\n+  { \"pinsrw\",\t\t{ MX, Edw, Ib }, PREFIX_OPCODE },\n+  { \"pextrw\",\t\t{ Gd, MS, Ib }, PREFIX_OPCODE },\n   { \"shufpX\",\t\t{ XM, EXx, Ib }, PREFIX_OPCODE },\n   { REG_TABLE (REG_0FC7) },\n   /* c8 */\n@@ -4687,10 +4679,10 @@ static const struct dis386 three_byte_table[][256] = {\n     { Bad_Opcode },\n     { Bad_Opcode },\n     { Bad_Opcode },\n-    { \"pextrb\",\t{ Edqb, XM, Ib }, PREFIX_DATA },\n-    { \"pextrw\",\t{ Edqw, XM, Ib }, PREFIX_DATA },\n+    { \"pextrb\",\t{ Edb, XM, Ib }, PREFIX_DATA },\n+    { \"pextrw\",\t{ Edw, XM, Ib }, PREFIX_DATA },\n     { \"pextrK\",\t{ Edq, XM, Ib }, PREFIX_DATA },\n-    { \"extractps\", { Edqd, XM, Ib }, PREFIX_DATA },\n+    { \"extractps\", { Ed, XM, Ib }, PREFIX_DATA },\n     /* 18 */\n     { Bad_Opcode },\n     { Bad_Opcode },\n@@ -4701,7 +4693,7 @@ static const struct dis386 three_byte_table[][256] = {\n     { Bad_Opcode },\n     { Bad_Opcode },\n     /* 20 */\n-    { \"pinsrb\",\t{ XM, Edqb, Ib }, PREFIX_DATA },\n+    { \"pinsrb\",\t{ XM, Edb, Ib }, PREFIX_DATA },\n     { \"insertps\", { XM, EXd, Ib }, PREFIX_DATA },\n     { \"pinsrK\",\t{ XM, Edq, Ib }, PREFIX_DATA },\n     { Bad_Opcode },\n@@ -6850,12 +6842,12 @@ static const struct dis386 vex_len_table[][2] = {\n \n   /* VEX_LEN_0FC4 */\n   {\n-    { \"vpinsrw\",\t{ XM, Vex, Edqw, Ib }, PREFIX_DATA },\n+    { \"vpinsrw\",\t{ XM, Vex, Edw, Ib }, PREFIX_DATA },\n   },\n \n   /* VEX_LEN_0FC5 */\n   {\n-    { \"vpextrw\",\t{ Gdq, XS, Ib }, PREFIX_DATA },\n+    { \"vpextrw\",\t{ Gd, XS, Ib }, PREFIX_DATA },\n   },\n \n   /* VEX_LEN_0FD6 */\n@@ -7012,12 +7004,12 @@ static const struct dis386 vex_len_table[][2] = {\n \n   /* VEX_LEN_0F3A14 */\n   {\n-    { \"vpextrb\",\t{ Edqb, XM, Ib }, PREFIX_DATA },\n+    { \"vpextrb\",\t{ Edb, XM, Ib }, PREFIX_DATA },\n   },\n \n   /* VEX_LEN_0F3A15 */\n   {\n-    { \"vpextrw\",\t{ Edqw, XM, Ib }, PREFIX_DATA },\n+    { \"vpextrw\",\t{ Edw, XM, Ib }, PREFIX_DATA },\n   },\n \n   /* VEX_LEN_0F3A16  */\n@@ -7027,7 +7019,7 @@ static const struct dis386 vex_len_table[][2] = {\n \n   /* VEX_LEN_0F3A17 */\n   {\n-    { \"vextractps\",\t{ Edqd, XM, Ib }, PREFIX_DATA },\n+    { \"vextractps\",\t{ Ed, XM, Ib }, PREFIX_DATA },\n   },\n \n   /* VEX_LEN_0F3A18 */\n@@ -7044,7 +7036,7 @@ static const struct dis386 vex_len_table[][2] = {\n \n   /* VEX_LEN_0F3A20 */\n   {\n-    { \"vpinsrb\",\t{ XM, Vex, Edqb, Ib }, PREFIX_DATA },\n+    { \"vpinsrb\",\t{ XM, Vex, Edb, Ib }, PREFIX_DATA },\n   },\n \n   /* VEX_LEN_0F3A21 */\n@@ -10957,13 +10949,11 @@ intel_operand_size (int bytemode, int sizeflag)\n     {\n     case b_mode:\n     case b_swap_mode:\n-    case dqb_mode:\n     case db_mode:\n       oappend (\"BYTE PTR \");\n       break;\n     case w_mode:\n     case dw_mode:\n-    case dqw_mode:\n       oappend (\"WORD PTR \");\n       break;\n     case indir_v_mode:\n@@ -11020,7 +11010,6 @@ intel_operand_size (int bytemode, int sizeflag)\n       break;\n     case d_mode:\n     case d_swap_mode:\n-    case dqd_mode:\n       oappend (\"DWORD PTR \");\n       break;\n     case q_mode:\n@@ -11263,9 +11252,6 @@ print_register (unsigned int reg, unsigned int rexmask, int bytemode, int sizefl\n     case v_mode:\n     case v_swap_mode:\n     case dq_mode:\n-    case dqb_mode:\n-    case dqd_mode:\n-    case dqw_mode:\n       USED_REX (REX_W);\n       if (rex & REX_W)\n \tnames = names64;\n@@ -11340,20 +11326,17 @@ OP_E_memory (int bytemode, int sizeflag)\n \t}\n       switch (bytemode)\n \t{\n-\tcase dqw_mode:\n \tcase dw_mode:\n \tcase w_mode:\n \t  shift = 1;\n \t  break;\n-\tcase dqb_mode:\n \tcase db_mode:\n \tcase b_mode:\n \t  shift = 0;\n \t  break;\n \tcase dq_mode:\n \t  if (address_mode != mode_64bit)\n \t    {\n-\tcase dqd_mode:\n \tcase d_mode:\n \tcase d_swap_mode:\n \t      shift = 2;"
    }
  ]
}