<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3633" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3633{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_3633{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3633{left:712px;bottom:1076px;letter-spacing:0.26px;word-spacing:0.56px;}
#t4_3633{left:134px;bottom:1051px;letter-spacing:0.23px;word-spacing:0.58px;}
#t5_3633{left:434px;bottom:1027px;letter-spacing:0.23px;word-spacing:0.57px;}
#t6_3633{left:440px;bottom:968px;letter-spacing:-0.13px;}
#t7_3633{left:123px;bottom:947px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t8_3633{left:123px;bottom:930px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#t9_3633{left:123px;bottom:914px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ta_3633{left:123px;bottom:897px;letter-spacing:-0.14px;}
#tb_3633{left:69px;bottom:851px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_3633{left:69px;bottom:834px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_3633{left:69px;bottom:817px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_3633{left:69px;bottom:800px;letter-spacing:-0.14px;}
#tf_3633{left:69px;bottom:774px;}
#tg_3633{left:95px;bottom:778px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#th_3633{left:95px;bottom:761px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ti_3633{left:95px;bottom:744px;letter-spacing:-0.15px;word-spacing:-0.7px;}
#tj_3633{left:95px;bottom:727px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tk_3633{left:95px;bottom:710px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tl_3633{left:69px;bottom:684px;}
#tm_3633{left:95px;bottom:687px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_3633{left:95px;bottom:671px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_3633{left:69px;bottom:644px;}
#tp_3633{left:95px;bottom:648px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#tq_3633{left:69px;bottom:621px;}
#tr_3633{left:95px;bottom:625px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_3633{left:95px;bottom:608px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tt_3633{left:69px;bottom:582px;}
#tu_3633{left:95px;bottom:585px;letter-spacing:-0.15px;word-spacing:-1.31px;}
#tv_3633{left:95px;bottom:568px;letter-spacing:-0.19px;word-spacing:-0.39px;}
#tw_3633{left:69px;bottom:500px;letter-spacing:0.16px;}
#tx_3633{left:150px;bottom:500px;letter-spacing:0.2px;word-spacing:0.01px;}
#ty_3633{left:69px;bottom:475px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tz_3633{left:69px;bottom:449px;}
#t10_3633{left:95px;bottom:452px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t11_3633{left:299px;bottom:452px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t12_3633{left:95px;bottom:435px;letter-spacing:-0.15px;}
#t13_3633{left:69px;bottom:409px;}
#t14_3633{left:95px;bottom:412px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t15_3633{left:333px;bottom:412px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t16_3633{left:69px;bottom:386px;}
#t17_3633{left:95px;bottom:389px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t18_3633{left:495px;bottom:389px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t19_3633{left:69px;bottom:363px;}
#t1a_3633{left:95px;bottom:367px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1b_3633{left:335px;bottom:367px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1c_3633{left:95px;bottom:350px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1d_3633{left:69px;bottom:323px;}
#t1e_3633{left:95px;bottom:327px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1f_3633{left:341px;bottom:327px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1g_3633{left:95px;bottom:310px;letter-spacing:-0.18px;}
#t1h_3633{left:69px;bottom:284px;}
#t1i_3633{left:95px;bottom:287px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1j_3633{left:249px;bottom:287px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1k_3633{left:95px;bottom:270px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1l_3633{left:69px;bottom:244px;}
#t1m_3633{left:95px;bottom:247px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1n_3633{left:380px;bottom:247px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1o_3633{left:69px;bottom:221px;}
#t1p_3633{left:95px;bottom:224px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1q_3633{left:353px;bottom:224px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1r_3633{left:95px;bottom:208px;letter-spacing:-0.13px;}
#t1s_3633{left:69px;bottom:181px;}
#t1t_3633{left:95px;bottom:185px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#t1u_3633{left:345px;bottom:185px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#t1v_3633{left:95px;bottom:168px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1w_3633{left:95px;bottom:151px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1x_3633{left:95px;bottom:134px;letter-spacing:-0.14px;word-spacing:-0.52px;}

.s1_3633{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3633{font-size:24px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s3_3633{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3633{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3633{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3633{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3633{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3633" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3633Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3633" style="-webkit-user-select: none;"><object width="935" height="1210" data="3633/3633.svg" type="image/svg+xml" id="pdf3633" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3633" class="t s1_3633">Vol. 3B </span><span id="t2_3633" class="t s1_3633">18-1 </span>
<span id="t3_3633" class="t s2_3633">CHAPTER 18 </span>
<span id="t4_3633" class="t s2_3633">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR </span>
<span id="t5_3633" class="t s2_3633">TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t6_3633" class="t s3_3633">NOTE </span>
<span id="t7_3633" class="t s4_3633">This chapter makes numerous references to last-branch recording (LBR) facilities. Unless noted </span>
<span id="t8_3633" class="t s4_3633">otherwise, all such references in this chapter are to an earlier non-architectural form of the feature. </span>
<span id="t9_3633" class="t s4_3633">Chapter 19 defines an architectural form of last-branch recording that is supported on newer </span>
<span id="ta_3633" class="t s4_3633">processors. </span>
<span id="tb_3633" class="t s4_3633">Intel 64 and IA-32 architectures provide debug facilities for use in debugging code and monitoring performance. </span>
<span id="tc_3633" class="t s4_3633">These facilities are valuable for debugging application software, system software, and multitasking operating </span>
<span id="td_3633" class="t s4_3633">systems. Debug support is accessed using debug registers (DR0 through DR7) and model-specific registers </span>
<span id="te_3633" class="t s4_3633">(MSRs): </span>
<span id="tf_3633" class="t s5_3633">• </span><span id="tg_3633" class="t s4_3633">Debug registers hold the addresses of memory and I/O locations called breakpoints. Breakpoints are user- </span>
<span id="th_3633" class="t s4_3633">selected locations in a program, a data-storage area in memory, or specific I/O ports. They are set where a </span>
<span id="ti_3633" class="t s4_3633">programmer or system designer wishes to halt execution of a program and examine the state of the processor </span>
<span id="tj_3633" class="t s4_3633">by invoking debugger software. A debug exception (#DB) is generated when a memory or I/O access is made </span>
<span id="tk_3633" class="t s4_3633">to a breakpoint address. </span>
<span id="tl_3633" class="t s5_3633">• </span><span id="tm_3633" class="t s4_3633">MSRs monitor branches, interrupts, and exceptions; they record addresses of the last branch, interrupt or </span>
<span id="tn_3633" class="t s4_3633">exception taken and the last branch taken before an interrupt or exception. </span>
<span id="to_3633" class="t s5_3633">• </span><span id="tp_3633" class="t s4_3633">Time stamp counter is described in Section 18.17, “Time-Stamp Counter.” </span>
<span id="tq_3633" class="t s5_3633">• </span><span id="tr_3633" class="t s4_3633">Features which allow monitoring of shared platform resources such as the L3 cache are described in Section </span>
<span id="ts_3633" class="t s4_3633">18.18, “Intel® Resource Director Technology (Intel® RDT) Monitoring Features.” </span>
<span id="tt_3633" class="t s5_3633">• </span><span id="tu_3633" class="t s4_3633">Features which enable control over shared platform resources are described in Section 18.19, “Intel® Resource </span>
<span id="tv_3633" class="t s4_3633">Director Technology (Intel® RDT) Allocation Features.” </span>
<span id="tw_3633" class="t s6_3633">18.1 </span><span id="tx_3633" class="t s6_3633">OVERVIEW OF DEBUG SUPPORT FACILITIES </span>
<span id="ty_3633" class="t s4_3633">The following processor facilities support debugging and performance monitoring: </span>
<span id="tz_3633" class="t s5_3633">• </span><span id="t10_3633" class="t s7_3633">Debug exception (#DB) — </span><span id="t11_3633" class="t s4_3633">Transfers program control to a debug procedure or task when a debug event </span>
<span id="t12_3633" class="t s4_3633">occurs. </span>
<span id="t13_3633" class="t s5_3633">• </span><span id="t14_3633" class="t s7_3633">Breakpoint exception (#BP) — </span><span id="t15_3633" class="t s4_3633">See breakpoint instruction (INT3) below. </span>
<span id="t16_3633" class="t s5_3633">• </span><span id="t17_3633" class="t s7_3633">Breakpoint-address registers (DR0 through DR3) — </span><span id="t18_3633" class="t s4_3633">Specifies the addresses of up to 4 breakpoints. </span>
<span id="t19_3633" class="t s5_3633">• </span><span id="t1a_3633" class="t s7_3633">Debug status register (DR6) — </span><span id="t1b_3633" class="t s4_3633">Reports the conditions that were in effect when a debug or breakpoint </span>
<span id="t1c_3633" class="t s4_3633">exception was generated. </span>
<span id="t1d_3633" class="t s5_3633">• </span><span id="t1e_3633" class="t s7_3633">Debug control register (DR7) — </span><span id="t1f_3633" class="t s4_3633">Specifies the forms of memory or I/O access that cause breakpoints to be </span>
<span id="t1g_3633" class="t s4_3633">generated. </span>
<span id="t1h_3633" class="t s5_3633">• </span><span id="t1i_3633" class="t s7_3633">T (trap) flag, TSS — </span><span id="t1j_3633" class="t s4_3633">Generates a debug exception (#DB) when an attempt is made to switch to a task with </span>
<span id="t1k_3633" class="t s4_3633">the T flag set in its TSS. </span>
<span id="t1l_3633" class="t s5_3633">• </span><span id="t1m_3633" class="t s7_3633">RF (resume) flag, EFLAGS register — </span><span id="t1n_3633" class="t s4_3633">Suppresses multiple exceptions to the same instruction. </span>
<span id="t1o_3633" class="t s5_3633">• </span><span id="t1p_3633" class="t s7_3633">TF (trap) flag, EFLAGS register — </span><span id="t1q_3633" class="t s4_3633">Generates a debug exception (#DB) after every execution of an </span>
<span id="t1r_3633" class="t s4_3633">instruction. </span>
<span id="t1s_3633" class="t s5_3633">• </span><span id="t1t_3633" class="t s7_3633">Breakpoint instruction (INT3) — </span><span id="t1u_3633" class="t s4_3633">Generates a breakpoint exception (#BP) that transfers program control to </span>
<span id="t1v_3633" class="t s4_3633">the debugger procedure or task. This instruction is an alternative way to set instruction breakpoints. It is </span>
<span id="t1w_3633" class="t s4_3633">especially useful when more than four breakpoints are desired, or when breakpoints are being placed in the </span>
<span id="t1x_3633" class="t s4_3633">source code. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
