# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../LABS_4_5.srcs/sources_1/new/ClockGen.vhd" \
"../../../../LABS_4_5.srcs/sources_1/new/LABS_4_5.vhd" \
"../../../../LABS_4_5.srcs/sim_1/new/TB_ClockGen.vhd" \

# Do not sort compile order
nosort
