$date
	Mon Nov  6 22:53:28 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sum_sub_Nbit_tb $end
$var wire 4 ! s_tb [3:0] $end
$var wire 1 " co_tb $end
$var parameter 32 # N_tb $end
$var reg 4 $ a_tb [3:0] $end
$var reg 4 % b_tb [3:0] $end
$var reg 1 & ci_tb $end
$var reg 1 ' sel_tb $end
$scope module DUT $end
$var wire 4 ( a [3:0] $end
$var wire 4 ) b [3:0] $end
$var wire 1 & ci $end
$var wire 1 ' sel $end
$var wire 4 * s [3:0] $end
$var wire 1 " co $end
$var parameter 32 + N $end
$var reg 6 , op_aux [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 +
b100 #
$end
#0
$dumpvars
b1 ,
b0 *
b0 )
b0 (
0'
0&
b0 %
b0 $
0"
b0 !
$end
#10
b1011 !
b1011 *
b10111 ,
b11 %
b11 )
b1000 $
b1000 (
#20
b1010 !
b1010 *
b10101 ,
b10 %
b10 )
#30
b110 !
b110 *
1"
b101100 ,
1'
#50
b1000 !
b1000 *
b110000 ,
b11 %
b11 )
b1011 $
b1011 (
#1000
