================================================================================ 
Commit: c4ec50453dc145ee0b87b8e2c084865bd507da04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 3 09:49:53 2025 +0530 
-------------------------------------------------------------------------------- 
Added Doxygen folder and License file for ARL-S 5083_81 label.

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore

================================================================================ 
Commit: 06c0f9dd1abd7eb158fa83184e49f07e6ab0b814 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Mar 2 21:55:40 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_5083_81

Hsd-es-id: N/A"
Original commit date: Sat Feb 22 09:41:58 2025 -0800
Original commit hash: 263d9224c7e89b88dd93a2907f58700d72dd5177

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2c2689cc44472a5123741011f9dd8fa478f1f0cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Mar 2 21:55:35 2025 +0530 
-------------------------------------------------------------------------------- 
Disable IO Bit When External Graphics Card Connected and IGFX enabled

[Feature Description]
When the external Graphics card connected and IGFX is force enabled
in such case GOP will enable the IO Bit.
During the exit boot service clear the IO bit of IGFX when external
card is detected.

Package/Module: IGFX

[Impacted Platform]
ALL

Hsd-es-id: 16026843146
Original commit date: Wed Feb 19 23:42:05 2025 +0530
Change-Id: I51008d2baab166efbf88e5f6268bec7d9a16c50e
Original commit hash: 6b6668340b41a6e48815a2ceab5deaf9bdc20da4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf

================================================================================ 
Commit: 00d01c0e0d9cf9552fb2fb528c45da9efc9c65ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Mar 2 21:55:30 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_5083_80

Hsd-es-id: N/A"
Original commit date: Thu Feb 20 11:52:01 2025 -0800
Original commit hash: 48ca9ce21feedcf143998e97430d0d193a597ee1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3ad2ad972ff241ebfc6718d4fc4f0542717f64ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Mar 2 21:55:24 2025 +0530 
-------------------------------------------------------------------------------- 
[OC] Disable BCLK Aware Adaptive Voltage by default when OC is enabled

[Feature Description]
Change the default state of BCLK Aware Adaptive Voltage to Disabled

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
ARLS

Hsd-es-id: 14024459594
Original commit date: Thu Feb 20 10:31:26 2025 +0800
Change-Id: I5d220b4138a8c28903dc7466422c1833a4c99ebe
Original commit hash: 88fbdc72346ff72e9b9f1eac88ee83311081153f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: a5572a993c8ce13952e0e376e2481966ced16568 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Mar 2 21:55:19 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_5083_00

Hsd-es-id: N/A"
Original commit date: Wed Feb 19 20:31:27 2025 -0800
Change-Id: I6e8953a113e9d66adf4da83ec82445b78fb4f6b1
Original commit hash: bc5a4ee103336a6ecc0c4e1df5f7cffea4ed16ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 61c28ffcbc08998fa53611863328eb071ad398ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Mar 2 21:55:14 2025 +0530 
-------------------------------------------------------------------------------- 
HSTI testing fail when TCSS XHCI is disabled

[Issue Description]
IOM config_1, config_3, config_4 not locked when TCSS XHCI is disabled.

[Resolution]
IOM configs are locked but missing to update HOB data for config lock.
Adding updating HOB after calling locked IOM config.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ARL

Hsd-es-id: 16026800429
Original commit date: Tue Feb 18 15:21:33 2025 +0800
Change-Id: I370095f06cde898a34125d08b9e0d2605c507122
Original commit hash: 8a676224b2ef8197bde975b5ddefb24e33a0d690

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: 75a5d753fe49f27ffb5c73b23e8bcd0bc529cf29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Mar 2 21:55:09 2025 +0530 
-------------------------------------------------------------------------------- 
Add XmlCli setup option in BIOS page based on PCD

[Issue Description]
XmlCli setup option is visible in the BIOS main page
even when the XmlCli feature itself is not available

[Resolution]
Add the XmlCli setup option in the advance.vfr
only when the PcdXmlCliFeatureEnable is true

Package/Module: XmlCliFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 16026685393
Original commit date: Thu Feb 6 17:37:22 2025 +0530
Change-Id: Ia3482235b50397ff4ecfbc2592d3859e24229118
Original commit hash: 88f4febed1fe274e48775ede1413251ceb8053d5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/Advanced.vfr
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: cef0d3768739d583acaeb292dc5b8c7aab993106 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Mar 2 21:55:03 2025 +0530 
-------------------------------------------------------------------------------- 
Add TTP disable support for desktop.

[Feature Description]
Enable TTP disable control for desktop in addition to HX.

Package/Module: ClientOneSiliconPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
S

Hsd-es-id: 22020898332
Original commit date: Thu Dec 12 17:42:48 2024 -0800
Change-Id: I3ba871e9d1e679e6d98c9d4c70bf2938369ef7dd
Original commit hash: 3f47d8b6f1d69e6e0de1ff2e5b075ff6fc337e44

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Fru/MtlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.inf
ClientOneSiliconPkg/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/OverClockSetup.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: 519cc09486543dff89964a0afd97e2507e04cd97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Mar 2 21:54:57 2025 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O] Update the PEP Constraints Configuration for PCIe LAN setting

[Issue Description]
PEP Constraints Configuration PCIe LAN is not set to POR D-state

[Resolution]
Modified pep constraint setup menu for LAN to set to POR D-state by
default

Package/Module:PlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 16026454100
Original commit date: Mon Jan 20 06:29:18 2025 -0800
Change-Id: I8a4cfd242af853fb9e5bf350be8ef116f79927ab
Original commit hash: 3db13d083b1b809db3ebbedce5b99508e3e13763

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/AcpiSetup.hfr

================================================================================ 
Commit: 00399eea6829be77cf1a6f1adf05adab51f72990 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Mar 2 21:54:52 2025 +0530 
-------------------------------------------------------------------------------- 
Remove use of WMIC in prep.bat on all client platforms

[Issue Description]
Remove use of WMIC in prep.bat on all client platforms

[Resolution]
Use powershell command to get the year

Package/Module: BoardPkg

[Impacted Platform]
all

Hsd-es-id: 16026700214
Original commit date: Tue Jan 21 11:30:54 2025 +0530
Change-Id: I7c5ed777f5f09d1abf4f7c2f0cabc0b21cbb1e00
Original commit hash: 6a6121a315fbb0d794cb7fd8ac6ee42ef75b28d3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/prep.bat

================================================================================ 
Commit: b4b37f32429e04cff4ae38720f44228b6db3e46c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Mar 2 21:54:46 2025 +0530 
-------------------------------------------------------------------------------- 
Data in tool CPUZ mismatches with it in Setup

[Issue Description]
Data in tool CPUZ mismatches with it in Setup

[Resolution]
BIOS shall check when CPUID is C0662 and reflect correct data for
all ARL Products that are using this CPUID.

Package/Module:
ClientOneSiliconPkg/BaseCpuInfoFruLib

[Impacted Platform]
ARL

Hsd-es-id: 15017363164
Original commit date: Tue Jan 14 11:52:52 2025 +0800
Change-Id: Idef7f9592c824983bf4f9e31476e73c46c070788
Original commit hash: 700fcd5ca599c376311e572e34396af88ef0feb2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 051c4bdfa05a8d44c3c9128ccee410036a017e46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Mar 2 21:54:40 2025 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 2.10.0.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Feb 12 13:56:03 2025 +0800
Change-Id: Ia422e410d9210e1cf341729b6eb04b4c173bcd55
Original commit hash: 1f91723d46d6ef4197e8285afa4c6ab26e7fc771

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1f1791b0bff210aa396af0fe0497d9b6e1c0bbfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Mar 2 21:54:35 2025 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.97

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Feb 12 13:55:48 2025 +0800
Change-Id: I5a80f86424194491d3434d798671bebb48345a89
Original commit hash: cf70b8c2ed1b9f9d3473b5e55733e73d9ba95091

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: edd444e796863ad60c21233ef160b2dd4efec4fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Mar 2 21:54:29 2025 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] CKD DIMM 1DPC 2R Analog Tuning

[Feature Description]
CUDIMM/CSODIMM 1DPC 2R tuning:
1. Update TxVref to 74% for specific vendor
2. Update RdOdt to 60
3. Update RttPark to 48 for specific vendor
4. Update RttParkDqs to 34 for specific vendor,
   60 for other vendors
5. DQS CTLE (DqsEqLegs) set to 11 for specific vendor
6. Update DqRxEqTable Tap0,1,2 to for all vendors:
   Tap0: 9, Tap1: 3, Tap2: 2

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S/Hx

Hsd-es-id: 15017407608
Original commit date: Thu Feb 6 14:26:50 2025 +0800
Change-Id: Ib3a2bd8be47f16fdefc3fde0d4d23f6ecaae814a
Original commit hash: 15cfc84f74c64dc0bff890e7361e7e657dfa4852

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 5549ddbb0ba323dfca5e68d043f240287178300b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Mar 2 21:54:24 2025 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.96

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Feb 12 13:55:02 2025 +0800
Change-Id: I2bc3e76a21f69cce930d27881366cff68c1f32ef
Original commit hash: d90c83f1c881a514909e2c6c6067d829db158e0f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bd206fd7927b4e1266293f25431db57467d3acfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Mar 2 21:54:18 2025 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] CKD DIMM 1DPC 1R Analog Tuning

[Feature Description]
Specific vendor tuning for CUDIMM/CSODIMM 1DPC 1R:
1. RdOdt set to 60
2. RttPark set to 48
3. RttParkDqs set to 34
4. DQS CTLE (DqsEqLegs) set to 11
5. Dfe Tap override to:
   Tap0: 9, Tap1: 3, Tap2: 2
Limit sweep range for RttParkDQS from 34 to 80 for all config

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S/Hx

Hsd-es-id: 15017407544
Original commit date: Wed Feb 5 20:05:00 2025 +0800
Change-Id: I2d028ea875e6b45830d8b4e97db5da53e17f8318
Original commit hash: 234d88f62aec8c863a4539628f21c01c662ccff6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: e6e63dc137e3992af9bcaaad65a06a2a32900117 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Mar 2 21:54:12 2025 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.95

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Feb 12 13:54:45 2025 +0800
Change-Id: I0005378cf1b904f529efa15e9bae6269cbd1d16b
Original commit hash: f1f85223d6024109153cea5a0a3140a95e1eb9c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 67f2b5997653ce8a5c5664f4edd8c209386d8ab3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Mar 2 21:54:08 2025 +0530 
-------------------------------------------------------------------------------- 
[ARL | DDR5] Vendor Update

[Issue Description]
Vendor has noticed Unmatched Write Centering failure observed
on 32Gb dies due to insufficient tWRT

[Resolution]
Vendor provided solution for MRC to adopt

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL DDR5

Hsd-es-id: 15017407519
Original commit date: Wed Feb 5 18:14:15 2025 +0800
Change-Id: Iadf2193cf87d1d7c119a1861ff275dc66d9e9756
Original commit hash: 26411e1be2bcac084024c1786bcd3bef044b0d6d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 80535668cd150737c8d48618241a0b9d465e1eca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Mar 2 21:54:04 2025 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.94

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Feb 12 13:54:29 2025 +0800
Change-Id: I75302b6d223b2eaf1b7f84cbd7748eb487bf381d
Original commit hash: 54bc1854af3d3fb0db7fca1fd066b3d23e60a564

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2b59ef69b7480acfafe9be762a1c878001dd9c58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Mar 2 21:54:00 2025 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Boot Time Optimization

[Feature Description]
Disable Functional DCC DQ & Write Drive Strength for
boot time optimization

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S/Hx

Hsd-es-id: 15017406564
Original commit date: Wed Feb 5 17:57:37 2025 +0800
Change-Id: I94f5946841c9729f6b652b6f6688c42032027b4c
Original commit hash: 93862763209f746ebd5af51e2551e401ecd1d76c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 266b3914741a41c8884e6b070876858ffb8da3d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Mar 2 21:53:56 2025 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.93

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Feb 12 13:53:57 2025 +0800
Change-Id: Ibec0605598618b3b3f8486c820a7083facead704
Original commit hash: a05f4171c1db9e4c2737dfb1eb2f5ed38cd20193

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fbd908e315710b9825f3dd159fba6291701ea963 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Mar 2 21:53:52 2025 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Margin Limit Check MRC fix

[Issue Description]
Margin Limit Check failed in 2DPC due to picking 1DPC GB,
which is higher

[Resolution]
Save and Restore IsAny2DPC

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S/Hx

Hsd-es-id: 14024386900
Original commit date: Wed Feb 5 17:37:56 2025 +0800
Change-Id: I9a5c1ae5f2d499ff74ac7d2a06f70cf6b007bcfb
Original commit hash: 4e636163d30e13693c7bf7c12523015a6c0e200d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: bf7554ca13d889bbdea67ba3dd6313734a72f9e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Mar 2 21:53:46 2025 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.92

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Feb 12 13:52:23 2025 +0800
Change-Id: Ic8742cbff18977fa7f1919f3d5a7a1b1bff1a49b
Original commit hash: 825a5d533c4727320e54e5d685b3408fd17b30c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7b2f5d1b90ce6815f138ad40314a64b10ced6617 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Mar 2 21:53:40 2025 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Enable MRC_SAFE_VCC_CLK_IOG for CKD DIMM

[Feature Description]
Set MrcSafeMode[2] for CUDIMM/CSODIMM to address BIOS/OS Hang

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15017347701
Original commit date: Thu Jan 16 21:12:20 2025 +0800
Change-Id: I5187f0072a21ca4ecd92e7c81b04278845011e17
Original commit hash: 962c0cb68f7c48e85c6163d10d9e307e0d369c72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 669ff1dfea4d02ddfe052131513160c29ef4dfa8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Mar 2 21:53:34 2025 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.91

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Feb 12 13:52:03 2025 +0800
Change-Id: I3ed91bb0b7ba8b456fae6b80ba76bc29e25f8d4a
Original commit hash: 2bebe79cef5f7cf396feace359a81461d9dae699

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f03a8757ed5197459ade3c9bac6148a8a513e267 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Mar 2 21:53:30 2025 +0530 
-------------------------------------------------------------------------------- 
[ARL-S ARL-HX | DDR5] 2DPC Mix width unable to boot

[Issue Description]
MRC Failure observed when mix x8 (DIMM0) with x16 (DIMM1)
in 2DPC config.
When there is mix of x8 and x16 in a channel, GenMrsFsmMr->Valid
is set to TRUE for DFE DQU MRs for x8 DIMM.
When configuring the MRS FSM, MrPerRank is not set due to DIMM0 (x8)
skipped checking for DFE DQU MRs.
Hence, this causes DIMM1 to use DIMM0 MrData for DFE DQU.

[Resolution]
When checking for MrPerRank, DFE DQU MRs should not be skipped for
mix width channel.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S, HX

Hsd-es-id: 22020772654
Original commit date: Mon Dec 30 10:14:35 2024 +0800
Change-Id: Iaa04fc4c3fb26e21df0496de56c7e78e342d9442
Original commit hash: c5f437882a51ba57762dc64502573eac7498796f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c

================================================================================ 
Commit: 1159a276c5dd4c50c3115ced5ff16cf2be487141 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Mar 2 21:53:23 2025 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.6.90

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Feb 12 13:32:27 2025 +0800
Change-Id: I5a9b6e519543f6b5ab408baa3c6c760114b28976
Original commit hash: 27d93e2617feb8e6c4e0b0cc40757e71338ae482

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ab4311303990294ef1f03ecea82a95cf6fc69f59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Mar 2 21:53:15 2025 +0530 
-------------------------------------------------------------------------------- 
[ARL | LP5 DDR5] MRC setting DQPat=RdRdTA test for RdDqOdt Training...

[Feature Description]
MRC must set DQPat = RdRdTA test for RdDqOdt Training to LP5 & DDR5

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14023898265
Original commit date: Wed Nov 6 14:07:31 2024 -0800
Change-Id: Ie44f199e870eee044afbc2e8e0714e11ccd7d43e
Original commit hash: 28cfe8afbf4155980e8804eeca5d90a076c056b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: b67d5336f9af6f8a9c7bdf260ce00a6bfc80649d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Sun Mar 2 21:53:01 2025 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_5060_81

Hsd-es-id: N/A"
Original commit date: Tue Feb 4 21:24:07 2025 -0700
Original commit hash: 2f60ae49beb49931c18e4c4dd84fd966fa759f58

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore
