<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2021.04.18.16:47:18"
 outputDirectory="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE115F29C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="masteruart_rs232_rx" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port name="masteruart_rs232_rx_rx" direction="input" role="rx" width="1" />
  </interface>
  <interface name="masteruart_rs232_tx" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port name="masteruart_rs232_tx_tx" direction="output" role="tx" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="AvalonRiscV_QSYS:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1618757229,AUTO_UNIQUE_ID=(AvalonMasterUART:3.0:c_CLKS_PER_BIT=434)(RISC_V_AVALON:3.0:)(clock_source:17.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_onchip_memory2:17.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=AvalonRiscV_QSYS_externalMemory,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=AvalonRiscV_QSYS_externalMemory.hex,derived_is_hardcopy=false,derived_set_addr_width=10,derived_set_addr_width2=10,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone IV E,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=4096,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_avalon_onchip_memory2:17.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=AvalonRiscV_QSYS_instruccionMemory,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=AvalonRiscV_QSYS_instruccionMemory.hex,derived_is_hardcopy=false,derived_set_addr_width=10,derived_set_addr_width2=10,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone IV E,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=C:/Users/Pablo/Desktop/rom.hex,instanceID=NONE,memorySize=4096,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:17.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)"
   instancePathKey="AvalonRiscV_QSYS"
   kind="AvalonRiscV_QSYS"
   version="1.0"
   name="AvalonRiscV_QSYS">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1618757229" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/AvalonRiscV_QSYS.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/avalon_UART.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/UART.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/avalon_mm_master.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/uart_rx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/uart_tx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/top_Avalon.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/ALU.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/ALUControl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/FUnit.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/HazardDet.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/ImmGen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/MUX.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/MUX3.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/MUX9b.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/adder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/avalon_mm_master.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/avalon_slave_MM_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/control.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/debugMode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/memoryControl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/regEX_MEM.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/regID_EX.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/regIF_ID.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/regMEM_WB.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/regPC.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/registers.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/top.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/interconexLogic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/readControl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/AvalonRiscV_QSYS_externalMemory.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/AvalonRiscV_QSYS_externalMemory.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/AvalonRiscV_QSYS_instruccionMemory.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/AvalonRiscV_QSYS_instruccionMemory.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/AvalonRiscV_QSYS_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/AvalonRiscV_QSYS_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/AvalonRiscV_QSYS_mm_interconnect_2.v"
       type="VERILOG" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/ip/AvalonMasterUART_hw.tcl" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/RISC_V_AVALON_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="AvalonRiscV_QSYS">queue size: 0 starting:AvalonRiscV_QSYS "AvalonRiscV_QSYS"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>13</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master MasterUART.avalon_master and slave RISC_V_AVALON_0.debug because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master MasterUART.avalon_master and slave RISC_V_AVALON_0.debug because the master has address signal 32 bit wide, but the slave is 3 bit wide.</message>
   <message level="Info">Interconnect is inserted between master MasterUART.avalon_master and slave RISC_V_AVALON_0.debug because the master has lock signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces MasterUART.avalon_master and MasterUART_avalon_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces MasterUART_avalon_master_translator.avalon_universal_master_0 and RISC_V_AVALON_0_debug_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces RISC_V_AVALON_0_debug_translator.avalon_anti_slave_0 and RISC_V_AVALON_0.debug</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>7</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>6</b> modules, <b>16</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master RISC_V_AVALON_0.master_external and slave externalMemory.s1 because the master has address signal 32 bit wide, but the slave is 10 bit wide.</message>
   <message level="Info">Interconnect is inserted between master RISC_V_AVALON_0.master_external and slave externalMemory.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master RISC_V_AVALON_0.master_external and slave externalMemory.s1 because the master has lock signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master RISC_V_AVALON_0.master_external and slave externalMemory.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces RISC_V_AVALON_0.master_external and RISC_V_AVALON_0_master_external_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces RISC_V_AVALON_0_master_external_translator.avalon_universal_master_0 and externalMemory_s1_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces externalMemory_s1_translator.avalon_anti_slave_0 and externalMemory.s1</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>7</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>7</b> modules, <b>19</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave instruccionMemory.s1 because the master has address signal 32 bit wide, but the slave is 10 bit wide.</message>
   <message level="Info">Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave instruccionMemory.s1 because the master has lock signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave instruccionMemory.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave instruccionMemory.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces RISC_V_AVALON_0.master_instruccions and RISC_V_AVALON_0_master_instruccions_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces RISC_V_AVALON_0_master_instruccions_translator.avalon_universal_master_0 and instruccionMemory_s1_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces instruccionMemory_s1_translator.avalon_anti_slave_0 and instruccionMemory.s1</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>7</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>8</b> modules, <b>22</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>8</b> modules, <b>22</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>10</b> modules, <b>30</b> connections]]></message>
   <message level="Warning" culprit="AvalonRiscV_QSYS">"No matching role found for MasterUART:avalon_master:BEGINTRANSFER (flush)"</message>
   <message level="Warning" culprit="AvalonRiscV_QSYS">"No matching role found for RISC_V_AVALON_0:master_external:BeginTransfer_ext (flush)"</message>
   <message level="Warning" culprit="AvalonRiscV_QSYS">"No matching role found for RISC_V_AVALON_0:master_instruccions:BeginTransfer_instr (flush)"</message>
   <message level="Debug" culprit="AvalonRiscV_QSYS"><![CDATA["<b>AvalonRiscV_QSYS</b>" reuses <b>AvalonMasterUART</b> "<b>submodules/avalon_UART</b>"]]></message>
   <message level="Debug" culprit="AvalonRiscV_QSYS"><![CDATA["<b>AvalonRiscV_QSYS</b>" reuses <b>RISC_V_AVALON</b> "<b>submodules/top_Avalon</b>"]]></message>
   <message level="Debug" culprit="AvalonRiscV_QSYS"><![CDATA["<b>AvalonRiscV_QSYS</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/AvalonRiscV_QSYS_externalMemory</b>"]]></message>
   <message level="Debug" culprit="AvalonRiscV_QSYS"><![CDATA["<b>AvalonRiscV_QSYS</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/AvalonRiscV_QSYS_instruccionMemory</b>"]]></message>
   <message level="Debug" culprit="AvalonRiscV_QSYS"><![CDATA["<b>AvalonRiscV_QSYS</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/AvalonRiscV_QSYS_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="AvalonRiscV_QSYS"><![CDATA["<b>AvalonRiscV_QSYS</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/AvalonRiscV_QSYS_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="AvalonRiscV_QSYS"><![CDATA["<b>AvalonRiscV_QSYS</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/AvalonRiscV_QSYS_mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="AvalonRiscV_QSYS"><![CDATA["<b>AvalonRiscV_QSYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="AvalonRiscV_QSYS">queue size: 7 starting:AvalonMasterUART "submodules/avalon_UART"</message>
   <message level="Info" culprit="MasterUART"><![CDATA["<b>AvalonRiscV_QSYS</b>" instantiated <b>AvalonMasterUART</b> "<b>MasterUART</b>"]]></message>
   <message level="Debug" culprit="AvalonRiscV_QSYS">queue size: 6 starting:RISC_V_AVALON "submodules/top_Avalon"</message>
   <message level="Info" culprit="RISC_V_AVALON_0"><![CDATA["<b>AvalonRiscV_QSYS</b>" instantiated <b>RISC_V_AVALON</b> "<b>RISC_V_AVALON_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/avalon_mm_master.sv</b>]]></message>
   <message level="Debug" culprit="AvalonRiscV_QSYS">queue size: 5 starting:altera_avalon_onchip_memory2 "submodules/AvalonRiscV_QSYS_externalMemory"</message>
   <message level="Info" culprit="externalMemory">Starting RTL generation for module 'AvalonRiscV_QSYS_externalMemory'</message>
   <message level="Info" culprit="externalMemory">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=AvalonRiscV_QSYS_externalMemory --dir=C:/Users/Pablo/AppData/Local/Temp/alt8735_4886149212347277606.dir/0004_externalMemory_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt8735_4886149212347277606.dir/0004_externalMemory_gen//AvalonRiscV_QSYS_externalMemory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="externalMemory">Done RTL generation for module 'AvalonRiscV_QSYS_externalMemory'</message>
   <message level="Info" culprit="externalMemory"><![CDATA["<b>AvalonRiscV_QSYS</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>externalMemory</b>"]]></message>
   <message level="Debug" culprit="AvalonRiscV_QSYS">queue size: 4 starting:altera_avalon_onchip_memory2 "submodules/AvalonRiscV_QSYS_instruccionMemory"</message>
   <message level="Info" culprit="instruccionMemory">Starting RTL generation for module 'AvalonRiscV_QSYS_instruccionMemory'</message>
   <message level="Info" culprit="instruccionMemory">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=AvalonRiscV_QSYS_instruccionMemory --dir=C:/Users/Pablo/AppData/Local/Temp/alt8735_4886149212347277606.dir/0005_instruccionMemory_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt8735_4886149212347277606.dir/0005_instruccionMemory_gen//AvalonRiscV_QSYS_instruccionMemory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="instruccionMemory">Done RTL generation for module 'AvalonRiscV_QSYS_instruccionMemory'</message>
   <message level="Info" culprit="instruccionMemory"><![CDATA["<b>AvalonRiscV_QSYS</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>instruccionMemory</b>"]]></message>
   <message level="Debug" culprit="AvalonRiscV_QSYS">queue size: 3 starting:altera_mm_interconnect "submodules/AvalonRiscV_QSYS_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>AvalonRiscV_QSYS</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="AvalonRiscV_QSYS">queue size: 5 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="MasterUART_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>MasterUART_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="AvalonRiscV_QSYS">queue size: 4 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="RISC_V_AVALON_0_debug_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>RISC_V_AVALON_0_debug_translator</b>"]]></message>
   <message level="Debug" culprit="AvalonRiscV_QSYS">queue size: 4 starting:altera_mm_interconnect "submodules/AvalonRiscV_QSYS_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>AvalonRiscV_QSYS</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="AvalonRiscV_QSYS">queue size: 5 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="MasterUART_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>MasterUART_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="AvalonRiscV_QSYS">queue size: 4 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="RISC_V_AVALON_0_debug_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>RISC_V_AVALON_0_debug_translator</b>"]]></message>
   <message level="Debug" culprit="AvalonRiscV_QSYS">queue size: 5 starting:altera_mm_interconnect "submodules/AvalonRiscV_QSYS_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>AvalonRiscV_QSYS</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="AvalonRiscV_QSYS">queue size: 5 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="MasterUART_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>MasterUART_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="AvalonRiscV_QSYS">queue size: 4 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="RISC_V_AVALON_0_debug_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>RISC_V_AVALON_0_debug_translator</b>"]]></message>
   <message level="Debug" culprit="AvalonRiscV_QSYS">queue size: 6 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>AvalonRiscV_QSYS</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="AvalonMasterUART:3.0:c_CLKS_PER_BIT=434"
   instancePathKey="AvalonRiscV_QSYS:.:MasterUART"
   kind="AvalonMasterUART"
   version="3.0"
   name="avalon_UART">
  <parameter name="c_CLKS_PER_BIT" value="434" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/avalon_UART.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/UART.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/avalon_mm_master.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/uart_rx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/uart_tx.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/ip/AvalonMasterUART_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="AvalonRiscV_QSYS" as="MasterUART" />
  <messages>
   <message level="Debug" culprit="AvalonRiscV_QSYS">queue size: 7 starting:AvalonMasterUART "submodules/avalon_UART"</message>
   <message level="Info" culprit="MasterUART"><![CDATA["<b>AvalonRiscV_QSYS</b>" instantiated <b>AvalonMasterUART</b> "<b>MasterUART</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="RISC_V_AVALON:3.0:"
   instancePathKey="AvalonRiscV_QSYS:.:RISC_V_AVALON_0"
   kind="RISC_V_AVALON"
   version="3.0"
   name="top_Avalon">
  <generatedFiles>
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/top_Avalon.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/ALU.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/ALUControl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/FUnit.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/HazardDet.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/ImmGen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/MUX.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/MUX3.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/MUX9b.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/adder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/avalon_mm_master.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/avalon_slave_MM_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/control.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/debugMode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/memoryControl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/regEX_MEM.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/regID_EX.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/regIF_ID.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/regMEM_WB.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/regPC.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/registers.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/top.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/interconexLogic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/readControl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/RISC_V_AVALON_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="AvalonRiscV_QSYS" as="RISC_V_AVALON_0" />
  <messages>
   <message level="Debug" culprit="AvalonRiscV_QSYS">queue size: 6 starting:RISC_V_AVALON "submodules/top_Avalon"</message>
   <message level="Info" culprit="RISC_V_AVALON_0"><![CDATA["<b>AvalonRiscV_QSYS</b>" instantiated <b>RISC_V_AVALON</b> "<b>RISC_V_AVALON_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/avalon_mm_master.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:17.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=AvalonRiscV_QSYS_externalMemory,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=AvalonRiscV_QSYS_externalMemory.hex,derived_is_hardcopy=false,derived_set_addr_width=10,derived_set_addr_width2=10,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone IV E,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=4096,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="AvalonRiscV_QSYS:.:externalMemory"
   kind="altera_avalon_onchip_memory2"
   version="17.1"
   name="AvalonRiscV_QSYS_externalMemory">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter
     name="autoInitializationFileName"
     value="AvalonRiscV_QSYS_externalMemory" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="false" />
  <parameter name="derived_set_addr_width2" value="10" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="10" />
  <parameter
     name="derived_init_file_name"
     value="AvalonRiscV_QSYS_externalMemory.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone IV E" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="4096" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/AvalonRiscV_QSYS_externalMemory.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/AvalonRiscV_QSYS_externalMemory.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="AvalonRiscV_QSYS" as="externalMemory" />
  <messages>
   <message level="Debug" culprit="AvalonRiscV_QSYS">queue size: 5 starting:altera_avalon_onchip_memory2 "submodules/AvalonRiscV_QSYS_externalMemory"</message>
   <message level="Info" culprit="externalMemory">Starting RTL generation for module 'AvalonRiscV_QSYS_externalMemory'</message>
   <message level="Info" culprit="externalMemory">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=AvalonRiscV_QSYS_externalMemory --dir=C:/Users/Pablo/AppData/Local/Temp/alt8735_4886149212347277606.dir/0004_externalMemory_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt8735_4886149212347277606.dir/0004_externalMemory_gen//AvalonRiscV_QSYS_externalMemory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="externalMemory">Done RTL generation for module 'AvalonRiscV_QSYS_externalMemory'</message>
   <message level="Info" culprit="externalMemory"><![CDATA["<b>AvalonRiscV_QSYS</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>externalMemory</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:17.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=AvalonRiscV_QSYS_instruccionMemory,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=AvalonRiscV_QSYS_instruccionMemory.hex,derived_is_hardcopy=false,derived_set_addr_width=10,derived_set_addr_width2=10,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone IV E,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=C:/Users/Pablo/Desktop/rom.hex,instanceID=NONE,memorySize=4096,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="AvalonRiscV_QSYS:.:instruccionMemory"
   kind="altera_avalon_onchip_memory2"
   version="17.1"
   name="AvalonRiscV_QSYS_instruccionMemory">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter
     name="autoInitializationFileName"
     value="AvalonRiscV_QSYS_instruccionMemory" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="false" />
  <parameter name="derived_set_addr_width2" value="10" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="10" />
  <parameter
     name="derived_init_file_name"
     value="AvalonRiscV_QSYS_instruccionMemory.hex" />
  <parameter name="initializationFileName" value="C:/Users/Pablo/Desktop/rom.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone IV E" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="4096" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/AvalonRiscV_QSYS_instruccionMemory.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/AvalonRiscV_QSYS_instruccionMemory.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="AvalonRiscV_QSYS" as="instruccionMemory" />
  <messages>
   <message level="Debug" culprit="AvalonRiscV_QSYS">queue size: 4 starting:altera_avalon_onchip_memory2 "submodules/AvalonRiscV_QSYS_instruccionMemory"</message>
   <message level="Info" culprit="instruccionMemory">Starting RTL generation for module 'AvalonRiscV_QSYS_instruccionMemory'</message>
   <message level="Info" culprit="instruccionMemory">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=AvalonRiscV_QSYS_instruccionMemory --dir=C:/Users/Pablo/AppData/Local/Temp/alt8735_4886149212347277606.dir/0005_instruccionMemory_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt8735_4886149212347277606.dir/0005_instruccionMemory_gen//AvalonRiscV_QSYS_instruccionMemory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="instruccionMemory">Done RTL generation for module 'AvalonRiscV_QSYS_instruccionMemory'</message>
   <message level="Info" culprit="instruccionMemory"><![CDATA["<b>AvalonRiscV_QSYS</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>instruccionMemory</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:17.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {MasterUART_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {MasterUART_avalon_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {MasterUART_avalon_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_READDATA} {1};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_READ} {1};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_WRITE} {1};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_LOCK} {1};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {SYNC_RESET} {0};add_instance {RISC_V_AVALON_0_debug_translator} {altera_merlin_slave_translator};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_DATA_W} {32};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {UAV_DATA_W} {32};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_READLATENCY} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_READDATA} {1};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_READ} {1};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_WRITE} {1};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_ADDRESS} {1};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_LOCK} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {MasterUART_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {MasterUART_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {MasterUART_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {MasterUART_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {MasterUART_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {MasterUART_avalon_master_translator.avalon_universal_master_0} {RISC_V_AVALON_0_debug_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {MasterUART_avalon_master_translator.avalon_universal_master_0/RISC_V_AVALON_0_debug_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {MasterUART_avalon_master_translator.avalon_universal_master_0/RISC_V_AVALON_0_debug_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {MasterUART_avalon_master_translator.avalon_universal_master_0/RISC_V_AVALON_0_debug_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {MasterUART_reset_reset_bridge.out_reset} {MasterUART_avalon_master_translator.reset} {reset};add_connection {MasterUART_reset_reset_bridge.out_reset} {RISC_V_AVALON_0_debug_translator.reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {MasterUART_avalon_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {RISC_V_AVALON_0_debug_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {MasterUART_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {MasterUART_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {MasterUART_reset_reset_bridge_in_reset} {EXPORT_OF} {MasterUART_reset_reset_bridge.in_reset};add_interface {MasterUART_avalon_master} {avalon} {slave};set_interface_property {MasterUART_avalon_master} {EXPORT_OF} {MasterUART_avalon_master_translator.avalon_anti_master_0};add_interface {RISC_V_AVALON_0_debug} {avalon} {master};set_interface_property {RISC_V_AVALON_0_debug} {EXPORT_OF} {RISC_V_AVALON_0_debug_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.MasterUART.avalon_master} {0};set_module_assignment {interconnect_id.RISC_V_AVALON_0.debug} {0};(altera_merlin_master_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=1,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:17.1:)(reset:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)"
   instancePathKey="AvalonRiscV_QSYS:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="17.1"
   name="AvalonRiscV_QSYS_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {MasterUART_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {MasterUART_avalon_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {MasterUART_avalon_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_READDATA} {1};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_READ} {1};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_WRITE} {1};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_LOCK} {1};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {MasterUART_avalon_master_translator} {SYNC_RESET} {0};add_instance {RISC_V_AVALON_0_debug_translator} {altera_merlin_slave_translator};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_DATA_W} {32};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {UAV_DATA_W} {32};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_READLATENCY} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_READDATA} {1};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_READ} {1};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_WRITE} {1};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_ADDRESS} {1};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_LOCK} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {RISC_V_AVALON_0_debug_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {MasterUART_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {MasterUART_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {MasterUART_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {MasterUART_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {MasterUART_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {MasterUART_avalon_master_translator.avalon_universal_master_0} {RISC_V_AVALON_0_debug_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {MasterUART_avalon_master_translator.avalon_universal_master_0/RISC_V_AVALON_0_debug_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {MasterUART_avalon_master_translator.avalon_universal_master_0/RISC_V_AVALON_0_debug_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {MasterUART_avalon_master_translator.avalon_universal_master_0/RISC_V_AVALON_0_debug_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {MasterUART_reset_reset_bridge.out_reset} {MasterUART_avalon_master_translator.reset} {reset};add_connection {MasterUART_reset_reset_bridge.out_reset} {RISC_V_AVALON_0_debug_translator.reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {MasterUART_avalon_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {RISC_V_AVALON_0_debug_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {MasterUART_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {MasterUART_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {MasterUART_reset_reset_bridge_in_reset} {EXPORT_OF} {MasterUART_reset_reset_bridge.in_reset};add_interface {MasterUART_avalon_master} {avalon} {slave};set_interface_property {MasterUART_avalon_master} {EXPORT_OF} {MasterUART_avalon_master_translator.avalon_anti_master_0};add_interface {RISC_V_AVALON_0_debug} {avalon} {master};set_interface_property {RISC_V_AVALON_0_debug} {EXPORT_OF} {RISC_V_AVALON_0_debug_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.MasterUART.avalon_master} {0};set_module_assignment {interconnect_id.RISC_V_AVALON_0.debug} {0};" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/AvalonRiscV_QSYS_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="AvalonRiscV_QSYS" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="AvalonRiscV_QSYS">queue size: 3 starting:altera_mm_interconnect "submodules/AvalonRiscV_QSYS_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>AvalonRiscV_QSYS</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="AvalonRiscV_QSYS">queue size: 5 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="MasterUART_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>MasterUART_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="AvalonRiscV_QSYS">queue size: 4 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="RISC_V_AVALON_0_debug_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>RISC_V_AVALON_0_debug_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:17.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {RISC_V_AVALON_0_master_external_translator} {altera_merlin_master_translator};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_DATA_W} {32};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_READLATENCY} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_READDATA} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_READ} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_WRITE} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_ADDRESS} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_CLKEN} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_LOCK} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {SYNC_RESET} {0};add_instance {externalMemory_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {externalMemory_s1_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {externalMemory_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {externalMemory_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {externalMemory_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {externalMemory_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {externalMemory_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {externalMemory_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {externalMemory_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {externalMemory_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {externalMemory_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {externalMemory_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {externalMemory_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {externalMemory_s1_translator} {USE_READ} {0};set_instance_parameter_value {externalMemory_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {externalMemory_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {externalMemory_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {externalMemory_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {externalMemory_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {externalMemory_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {externalMemory_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {externalMemory_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {externalMemory_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {externalMemory_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {externalMemory_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {externalMemory_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {externalMemory_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {externalMemory_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {externalMemory_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {externalMemory_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {externalMemory_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {externalMemory_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {externalMemory_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {externalMemory_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {externalMemory_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {externalMemory_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {externalMemory_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {RISC_V_AVALON_0_reset_sink_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {RISC_V_AVALON_0_reset_sink_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {RISC_V_AVALON_0_reset_sink_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {RISC_V_AVALON_0_reset_sink_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {RISC_V_AVALON_0_reset_sink_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {RISC_V_AVALON_0_master_external_translator.avalon_universal_master_0} {externalMemory_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {RISC_V_AVALON_0_master_external_translator.avalon_universal_master_0/externalMemory_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {RISC_V_AVALON_0_master_external_translator.avalon_universal_master_0/externalMemory_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {RISC_V_AVALON_0_master_external_translator.avalon_universal_master_0/externalMemory_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {RISC_V_AVALON_0_reset_sink_reset_bridge.out_reset} {RISC_V_AVALON_0_master_external_translator.reset} {reset};add_connection {RISC_V_AVALON_0_reset_sink_reset_bridge.out_reset} {externalMemory_s1_translator.reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {RISC_V_AVALON_0_master_external_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {externalMemory_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {RISC_V_AVALON_0_reset_sink_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {RISC_V_AVALON_0_reset_sink_reset_bridge_in_reset} {reset} {slave};set_interface_property {RISC_V_AVALON_0_reset_sink_reset_bridge_in_reset} {EXPORT_OF} {RISC_V_AVALON_0_reset_sink_reset_bridge.in_reset};add_interface {RISC_V_AVALON_0_master_external} {avalon} {slave};set_interface_property {RISC_V_AVALON_0_master_external} {EXPORT_OF} {RISC_V_AVALON_0_master_external_translator.avalon_anti_master_0};add_interface {externalMemory_s1} {avalon} {master};set_interface_property {externalMemory_s1} {EXPORT_OF} {externalMemory_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.RISC_V_AVALON_0.master_external} {0};set_module_assignment {interconnect_id.externalMemory.s1} {0};(altera_merlin_master_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=1,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=10,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:17.1:)(reset:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)"
   instancePathKey="AvalonRiscV_QSYS:.:mm_interconnect_1"
   kind="altera_mm_interconnect"
   version="17.1"
   name="AvalonRiscV_QSYS_mm_interconnect_1">
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {RISC_V_AVALON_0_master_external_translator} {altera_merlin_master_translator};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_DATA_W} {32};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_READLATENCY} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_READDATA} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_READ} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_WRITE} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_ADDRESS} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_CLKEN} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_LOCK} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_external_translator} {SYNC_RESET} {0};add_instance {externalMemory_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {externalMemory_s1_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {externalMemory_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {externalMemory_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {externalMemory_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {externalMemory_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {externalMemory_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {externalMemory_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {externalMemory_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {externalMemory_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {externalMemory_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {externalMemory_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {externalMemory_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {externalMemory_s1_translator} {USE_READ} {0};set_instance_parameter_value {externalMemory_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {externalMemory_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {externalMemory_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {externalMemory_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {externalMemory_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {externalMemory_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {externalMemory_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {externalMemory_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {externalMemory_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {externalMemory_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {externalMemory_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {externalMemory_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {externalMemory_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {externalMemory_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {externalMemory_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {externalMemory_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {externalMemory_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {externalMemory_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {externalMemory_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {externalMemory_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {externalMemory_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {externalMemory_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {externalMemory_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {externalMemory_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {RISC_V_AVALON_0_reset_sink_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {RISC_V_AVALON_0_reset_sink_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {RISC_V_AVALON_0_reset_sink_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {RISC_V_AVALON_0_reset_sink_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {RISC_V_AVALON_0_reset_sink_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {RISC_V_AVALON_0_master_external_translator.avalon_universal_master_0} {externalMemory_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {RISC_V_AVALON_0_master_external_translator.avalon_universal_master_0/externalMemory_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {RISC_V_AVALON_0_master_external_translator.avalon_universal_master_0/externalMemory_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {RISC_V_AVALON_0_master_external_translator.avalon_universal_master_0/externalMemory_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {RISC_V_AVALON_0_reset_sink_reset_bridge.out_reset} {RISC_V_AVALON_0_master_external_translator.reset} {reset};add_connection {RISC_V_AVALON_0_reset_sink_reset_bridge.out_reset} {externalMemory_s1_translator.reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {RISC_V_AVALON_0_master_external_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {externalMemory_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {RISC_V_AVALON_0_reset_sink_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {RISC_V_AVALON_0_reset_sink_reset_bridge_in_reset} {reset} {slave};set_interface_property {RISC_V_AVALON_0_reset_sink_reset_bridge_in_reset} {EXPORT_OF} {RISC_V_AVALON_0_reset_sink_reset_bridge.in_reset};add_interface {RISC_V_AVALON_0_master_external} {avalon} {slave};set_interface_property {RISC_V_AVALON_0_master_external} {EXPORT_OF} {RISC_V_AVALON_0_master_external_translator.avalon_anti_master_0};add_interface {externalMemory_s1} {avalon} {master};set_interface_property {externalMemory_s1} {EXPORT_OF} {externalMemory_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.RISC_V_AVALON_0.master_external} {0};set_module_assignment {interconnect_id.externalMemory.s1} {0};" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/AvalonRiscV_QSYS_mm_interconnect_1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="AvalonRiscV_QSYS" as="mm_interconnect_1" />
  <messages>
   <message level="Debug" culprit="AvalonRiscV_QSYS">queue size: 4 starting:altera_mm_interconnect "submodules/AvalonRiscV_QSYS_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>AvalonRiscV_QSYS</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="AvalonRiscV_QSYS">queue size: 5 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="MasterUART_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>MasterUART_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="AvalonRiscV_QSYS">queue size: 4 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="RISC_V_AVALON_0_debug_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>RISC_V_AVALON_0_debug_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:17.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {RISC_V_AVALON_0_master_instruccions_translator} {altera_merlin_master_translator};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_DATA_W} {32};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_READLATENCY} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_READDATA} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_READ} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_WRITE} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_ADDRESS} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_CLKEN} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_LOCK} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {SYNC_RESET} {0};add_instance {instruccionMemory_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {instruccionMemory_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {instruccionMemory_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {instruccionMemory_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {instruccionMemory_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_READ} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {RISC_V_AVALON_0_reset_sink_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {RISC_V_AVALON_0_reset_sink_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {RISC_V_AVALON_0_reset_sink_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {RISC_V_AVALON_0_reset_sink_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {RISC_V_AVALON_0_reset_sink_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {RISC_V_AVALON_0_master_instruccions_translator.avalon_universal_master_0} {instruccionMemory_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {RISC_V_AVALON_0_master_instruccions_translator.avalon_universal_master_0/instruccionMemory_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {RISC_V_AVALON_0_master_instruccions_translator.avalon_universal_master_0/instruccionMemory_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {RISC_V_AVALON_0_master_instruccions_translator.avalon_universal_master_0/instruccionMemory_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {RISC_V_AVALON_0_reset_sink_reset_bridge.out_reset} {RISC_V_AVALON_0_master_instruccions_translator.reset} {reset};add_connection {RISC_V_AVALON_0_reset_sink_reset_bridge.out_reset} {instruccionMemory_s1_translator.reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {RISC_V_AVALON_0_master_instruccions_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {instruccionMemory_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {RISC_V_AVALON_0_reset_sink_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {RISC_V_AVALON_0_reset_sink_reset_bridge_in_reset} {reset} {slave};set_interface_property {RISC_V_AVALON_0_reset_sink_reset_bridge_in_reset} {EXPORT_OF} {RISC_V_AVALON_0_reset_sink_reset_bridge.in_reset};add_interface {RISC_V_AVALON_0_master_instruccions} {avalon} {slave};set_interface_property {RISC_V_AVALON_0_master_instruccions} {EXPORT_OF} {RISC_V_AVALON_0_master_instruccions_translator.avalon_anti_master_0};add_interface {instruccionMemory_s1} {avalon} {master};set_interface_property {instruccionMemory_s1} {EXPORT_OF} {instruccionMemory_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.RISC_V_AVALON_0.master_instruccions} {0};set_module_assignment {interconnect_id.instruccionMemory.s1} {0};(altera_merlin_master_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=1,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=10,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:17.1:)(reset:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)"
   instancePathKey="AvalonRiscV_QSYS:.:mm_interconnect_2"
   kind="altera_mm_interconnect"
   version="17.1"
   name="AvalonRiscV_QSYS_mm_interconnect_2">
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {RISC_V_AVALON_0_master_instruccions_translator} {altera_merlin_master_translator};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_DATA_W} {32};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_READLATENCY} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_READDATA} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_READ} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_WRITE} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_ADDRESS} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_CLKEN} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_LOCK} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {RISC_V_AVALON_0_master_instruccions_translator} {SYNC_RESET} {0};add_instance {instruccionMemory_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {instruccionMemory_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {instruccionMemory_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {instruccionMemory_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {instruccionMemory_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_READ} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {instruccionMemory_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {RISC_V_AVALON_0_reset_sink_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {RISC_V_AVALON_0_reset_sink_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {RISC_V_AVALON_0_reset_sink_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {RISC_V_AVALON_0_reset_sink_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {RISC_V_AVALON_0_reset_sink_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {RISC_V_AVALON_0_master_instruccions_translator.avalon_universal_master_0} {instruccionMemory_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {RISC_V_AVALON_0_master_instruccions_translator.avalon_universal_master_0/instruccionMemory_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {RISC_V_AVALON_0_master_instruccions_translator.avalon_universal_master_0/instruccionMemory_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {RISC_V_AVALON_0_master_instruccions_translator.avalon_universal_master_0/instruccionMemory_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {RISC_V_AVALON_0_reset_sink_reset_bridge.out_reset} {RISC_V_AVALON_0_master_instruccions_translator.reset} {reset};add_connection {RISC_V_AVALON_0_reset_sink_reset_bridge.out_reset} {instruccionMemory_s1_translator.reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {RISC_V_AVALON_0_master_instruccions_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {instruccionMemory_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {RISC_V_AVALON_0_reset_sink_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {RISC_V_AVALON_0_reset_sink_reset_bridge_in_reset} {reset} {slave};set_interface_property {RISC_V_AVALON_0_reset_sink_reset_bridge_in_reset} {EXPORT_OF} {RISC_V_AVALON_0_reset_sink_reset_bridge.in_reset};add_interface {RISC_V_AVALON_0_master_instruccions} {avalon} {slave};set_interface_property {RISC_V_AVALON_0_master_instruccions} {EXPORT_OF} {RISC_V_AVALON_0_master_instruccions_translator.avalon_anti_master_0};add_interface {instruccionMemory_s1} {avalon} {master};set_interface_property {instruccionMemory_s1} {EXPORT_OF} {instruccionMemory_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.RISC_V_AVALON_0.master_instruccions} {0};set_module_assignment {interconnect_id.instruccionMemory.s1} {0};" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/AvalonRiscV_QSYS_mm_interconnect_2.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="AvalonRiscV_QSYS" as="mm_interconnect_2" />
  <messages>
   <message level="Debug" culprit="AvalonRiscV_QSYS">queue size: 5 starting:altera_mm_interconnect "submodules/AvalonRiscV_QSYS_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>AvalonRiscV_QSYS</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="AvalonRiscV_QSYS">queue size: 5 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="MasterUART_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>MasterUART_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="AvalonRiscV_QSYS">queue size: 4 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="RISC_V_AVALON_0_debug_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>RISC_V_AVALON_0_debug_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:17.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=1,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="AvalonRiscV_QSYS:.:rst_controller"
   kind="altera_reset_controller"
   version="17.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="AvalonRiscV_QSYS" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="AvalonRiscV_QSYS">queue size: 6 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>AvalonRiscV_QSYS</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=1,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="AvalonRiscV_QSYS:.:mm_interconnect_0:.:MasterUART_avalon_master_translator"
   kind="altera_merlin_master_translator"
   version="17.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="AvalonRiscV_QSYS_mm_interconnect_0"
     as="MasterUART_avalon_master_translator" />
  <instantiator
     instantiator="AvalonRiscV_QSYS_mm_interconnect_1"
     as="RISC_V_AVALON_0_master_external_translator" />
  <instantiator
     instantiator="AvalonRiscV_QSYS_mm_interconnect_2"
     as="RISC_V_AVALON_0_master_instruccions_translator" />
  <messages>
   <message level="Debug" culprit="AvalonRiscV_QSYS">queue size: 5 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="MasterUART_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>MasterUART_avalon_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="AvalonRiscV_QSYS:.:mm_interconnect_0:.:RISC_V_AVALON_0_debug_translator"
   kind="altera_merlin_slave_translator"
   version="17.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:/Users/Pablo/Desktop/TFG/ISDIGI/MicroV3Final_restored/AvalonRiscV_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="AvalonRiscV_QSYS_mm_interconnect_0"
     as="RISC_V_AVALON_0_debug_translator" />
  <instantiator
     instantiator="AvalonRiscV_QSYS_mm_interconnect_1"
     as="externalMemory_s1_translator" />
  <instantiator
     instantiator="AvalonRiscV_QSYS_mm_interconnect_2"
     as="instruccionMemory_s1_translator" />
  <messages>
   <message level="Debug" culprit="AvalonRiscV_QSYS">queue size: 4 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="RISC_V_AVALON_0_debug_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>RISC_V_AVALON_0_debug_translator</b>"]]></message>
  </messages>
 </entity>
</deploy>
