// Seed: 3526894586
module module_0;
  logic id_1, id_2;
  logic id_3;
  reg id_4, id_5;
  assign id_1 = id_3 == id_5 & id_2;
  reg id_6 = id_5;
  assign id_3 = 1;
  logic id_7;
  reg id_8, id_9;
  always begin
    SystemTFIdentifier(id_6, 1, 1);
    id_6 <= id_8;
  end
endmodule
module module_1 (
    output logic id_0,
    input id_1
);
  type_7(
      1, 1, 1'b0
  );
  initial id_0 = id_1;
  logic id_2, id_3;
  assign id_2 = id_3;
  logic id_4;
  type_10 id_5 (.id_0(id_0));
  assign id_4 = id_4;
endmodule
`define pp_2 0
