##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for Joystick_ADC_IntClock
		4.3::Critical Path Report for PWM_Clock
		4.4::Critical Path Report for UART_LOG_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Joystick_ADC_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_LOG_IntClock:R)
		5.4::Critical Path Report for (Joystick_ADC_IntClock:R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (Joystick_ADC_IntClock:R vs. Joystick_ADC_IntClock:R)
		5.6::Critical Path Report for (UART_LOG_IntClock:R vs. UART_LOG_IntClock:R)
		5.7::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CyBUS_CLK                      | Frequency: 61.77 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                      | N/A                   | Target: 24.00 MHz  | 
Clock: Joystick_ADC_IntClock          | Frequency: 27.47 MHz  | Target: 1.60 MHz   | 
Clock: Joystick_ADC_IntClock(routed)  | N/A                   | Target: 1.60 MHz   | 
Clock: PWM_Clock                      | Frequency: 93.93 MHz  | Target: 0.01 MHz   | 
Clock: UART_LOG_IntClock              | Frequency: 52.94 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK              CyBUS_CLK              41666.7          34315       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Joystick_ADC_IntClock  41666.7          34311       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              UART_LOG_IntClock      41666.7          25478       N/A              N/A         N/A              N/A         N/A              N/A         
Joystick_ADC_IntClock  CyBUS_CLK              41666.7          32795       N/A              N/A         N/A              N/A         N/A              N/A         
Joystick_ADC_IntClock  Joystick_ADC_IntClock  625000           588603      N/A              N/A         N/A              N/A         N/A              N/A         
PWM_Clock              PWM_Clock              8.33333e+007     83322687    N/A              N/A         N/A              N/A         N/A              N/A         
UART_LOG_IntClock      UART_LOG_IntClock      1.08333e+006     1064444     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase     
--------------  ------------  -------------------  
RGB_G(0)_PAD    22787         PWM_Clock:R          
Tx_port(0)_PAD  33555         UART_LOG_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 61.77 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_port(0)/fb
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25478p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12719
-------------------------------------   ----- 
End-of-path arrival time (ps)           12719
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_port(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_port(0)/fb                               iocell6         2009   2009  25478  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_0         macrocell9      5129   7138  25478  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell9      3350  10488  25478  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2230  12719  25478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Joystick_ADC_IntClock
***************************************************
Clock: Joystick_ADC_IntClock
Frequency: 27.47 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 588603p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32887
-------------------------------------   ----- 
End-of-path arrival time (ps)           32887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell59  14985  32887  588603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell59         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for PWM_Clock
***************************************
Clock: PWM_Clock
Frequency: 93.93 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 83322687p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   83333333
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                     83327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4586
-------------------------------------   ---- 
End-of-path arrival time (ps)           4586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  83322687  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2296   4586  83322687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_LOG_IntClock
***********************************************
Clock: UART_LOG_IntClock
Frequency: 52.94 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064444p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13529
-------------------------------------   ----- 
End-of-path arrival time (ps)           13529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q            macrocell96   1250   1250  1064444  RISE       1
\UART_LOG:BUART:rx_counter_load\/main_3  macrocell8    5317   6567  1064444  RISE       1
\UART_LOG:BUART:rx_counter_load\/q       macrocell8    3350   9917  1064444  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/load   count7cell    3612  13529  1064444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell83         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell83   1250   1250  34315  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell83   2592   3842  34315  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell83         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Joystick_ADC_IntClock:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_207/main_0
Capture Clock  : Net_207/clock_0
Path slack     : 34311p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Joystick_ADC_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell83         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell83   1250   1250  34311  RISE       1
Net_207/main_0                             macrocell82   2595   3845  34311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_207/clock_0                                            macrocell82         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_LOG_IntClock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_port(0)/fb
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25478p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12719
-------------------------------------   ----- 
End-of-path arrival time (ps)           12719
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_port(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_port(0)/fb                               iocell6         2009   2009  25478  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_0         macrocell9      5129   7138  25478  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell9      3350  10488  25478  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2230  12719  25478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (Joystick_ADC_IntClock:R vs. CyBUS_CLK:R)
***********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_207/q
Path End       : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 32795p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_207/clock_0                                            macrocell82         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_207/q                                       macrocell82   1250   1250  32795  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell83   4111   5361  32795  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell83         0      0  RISE       1


5.5::Critical Path Report for (Joystick_ADC_IntClock:R vs. Joystick_ADC_IntClock:R)
***********************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 588603p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32887
-------------------------------------   ----- 
End-of-path arrival time (ps)           32887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell59  14985  32887  588603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell59         0      0  RISE       1


5.6::Critical Path Report for (UART_LOG_IntClock:R vs. UART_LOG_IntClock:R)
***************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064444p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13529
-------------------------------------   ----- 
End-of-path arrival time (ps)           13529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q            macrocell96   1250   1250  1064444  RISE       1
\UART_LOG:BUART:rx_counter_load\/main_3  macrocell8    5317   6567  1064444  RISE       1
\UART_LOG:BUART:rx_counter_load\/q       macrocell8    3350   9917  1064444  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/load   count7cell    3612  13529  1064444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


5.7::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
***********************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 83322687p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   83333333
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                     83327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4586
-------------------------------------   ---- 
End-of-path arrival time (ps)           4586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  83322687  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2296   4586  83322687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_port(0)/fb
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25478p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12719
-------------------------------------   ----- 
End-of-path arrival time (ps)           12719
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_port(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_port(0)/fb                               iocell6         2009   2009  25478  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_0         macrocell9      5129   7138  25478  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell9      3350  10488  25478  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2230  12719  25478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_port(0)/fb
Path End       : \UART_LOG:BUART:rx_state_2\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 30137p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8020
-------------------------------------   ---- 
End-of-path arrival time (ps)           8020
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_port(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_port(0)/fb                       iocell6       2009   2009  25478  RISE       1
\UART_LOG:BUART:rx_state_2\/main_0  macrocell96   6011   8020  30137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_port(0)/fb
Path End       : \UART_LOG:BUART:rx_last\/main_0
Capture Clock  : \UART_LOG:BUART:rx_last\/clock_0
Path slack     : 30137p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8020
-------------------------------------   ---- 
End-of-path arrival time (ps)           8020
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_port(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_port(0)/fb                    iocell6        2009   2009  25478  RISE       1
\UART_LOG:BUART:rx_last\/main_0  macrocell102   6011   8020  30137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_last\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_port(0)/fb
Path End       : \UART_LOG:BUART:rx_state_0\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 30994p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7163
-------------------------------------   ---- 
End-of-path arrival time (ps)           7163
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_port(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_port(0)/fb                       iocell6       2009   2009  25478  RISE       1
\UART_LOG:BUART:rx_state_0\/main_0  macrocell93   5154   7163  30994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_port(0)/fb
Path End       : \UART_LOG:BUART:rx_status_3\/main_0
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 30994p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7163
-------------------------------------   ---- 
End-of-path arrival time (ps)           7163
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_port(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_port(0)/fb                        iocell6        2009   2009  25478  RISE       1
\UART_LOG:BUART:rx_status_3\/main_0  macrocell101   5154   7163  30994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_port(0)/fb
Path End       : \UART_LOG:BUART:pollcount_1\/main_0
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 31018p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7138
-------------------------------------   ---- 
End-of-path arrival time (ps)           7138
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_port(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_port(0)/fb                        iocell6       2009   2009  25478  RISE       1
\UART_LOG:BUART:pollcount_1\/main_0  macrocell99   5129   7138  31018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell99         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_port(0)/fb
Path End       : \UART_LOG:BUART:pollcount_0\/main_0
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 31018p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7138
-------------------------------------   ---- 
End-of-path arrival time (ps)           7138
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_port(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_port(0)/fb                        iocell6        2009   2009  25478  RISE       1
\UART_LOG:BUART:pollcount_0\/main_0  macrocell100   5129   7138  31018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell100        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_207/q
Path End       : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 32795p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_207/clock_0                                            macrocell82         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_207/q                                       macrocell82   1250   1250  32795  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell83   4111   5361  32795  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell83         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_207/main_0
Capture Clock  : Net_207/clock_0
Path slack     : 34311p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Joystick_ADC_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell83         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell83   1250   1250  34311  RISE       1
Net_207/main_0                             macrocell82   2595   3845  34311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_207/clock_0                                            macrocell82         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \Joystick_ADC:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \Joystick_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34311p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Joystick_ADC_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell83         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell83   1250   1250  34311  RISE       1
\Joystick_ADC:bSAR_SEQ:nrq_reg\/main_0     macrocell84   2595   3845  34311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:nrq_reg\/clock_0                    macrocell84         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell83         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell83   1250   1250  34315  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell83   2592   3842  34315  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell83         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:Sync:genblk1[0]:INST\/out
Path End       : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34806p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3351
-------------------------------------   ---- 
End-of-path arrival time (ps)           3351
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:Sync:genblk1[0]:INST\/clock                   synccell            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Joystick_ADC:Sync:genblk1[0]:INST\/out         synccell      1020   1020  34806  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell83   2331   3351  34806  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0             macrocell83         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 588603p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32887
-------------------------------------   ----- 
End-of-path arrival time (ps)           32887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell59  14985  32887  588603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell59         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 589152p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32338
-------------------------------------   ----- 
End-of-path arrival time (ps)           32338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell48  14436  32338  589152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell48         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 589609p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31881
-------------------------------------   ----- 
End-of-path arrival time (ps)           31881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell49  13979  31881  589609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell49         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 589609p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31881
-------------------------------------   ----- 
End-of-path arrival time (ps)           31881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell74  13979  31881  589609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell74         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 589609p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31881
-------------------------------------   ----- 
End-of-path arrival time (ps)           31881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell29  13979  31881  589609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell29         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 589609p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31881
-------------------------------------   ----- 
End-of-path arrival time (ps)           31881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell54  13979  31881  589609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell54         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 590345p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31145
-------------------------------------   ----- 
End-of-path arrival time (ps)           31145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell25  13243  31145  590345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell25         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 590345p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31145
-------------------------------------   ----- 
End-of-path arrival time (ps)           31145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell32  13243  31145  590345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell32         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 590345p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31145
-------------------------------------   ----- 
End-of-path arrival time (ps)           31145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell63  13243  31145  590345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell63         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 590345p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31145
-------------------------------------   ----- 
End-of-path arrival time (ps)           31145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell76  13243  31145  590345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell76         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 591211p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30279
-------------------------------------   ----- 
End-of-path arrival time (ps)           30279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell26  12377  30279  591211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell26         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 591211p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30279
-------------------------------------   ----- 
End-of-path arrival time (ps)           30279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell30  12377  30279  591211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell30         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 591211p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30279
-------------------------------------   ----- 
End-of-path arrival time (ps)           30279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell34  12377  30279  591211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell34         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 591211p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30279
-------------------------------------   ----- 
End-of-path arrival time (ps)           30279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell69  12377  30279  591211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell69         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 591274p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30216
-------------------------------------   ----- 
End-of-path arrival time (ps)           30216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell52  12314  30216  591274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell52         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 591274p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30216
-------------------------------------   ----- 
End-of-path arrival time (ps)           30216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell57  12314  30216  591274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell57         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 591274p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30216
-------------------------------------   ----- 
End-of-path arrival time (ps)           30216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell58  12314  30216  591274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell58         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 591295p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30195
-------------------------------------   ----- 
End-of-path arrival time (ps)           30195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell41  12294  30195  591295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell41         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 591295p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30195
-------------------------------------   ----- 
End-of-path arrival time (ps)           30195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell47  12294  30195  591295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell47         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 591295p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30195
-------------------------------------   ----- 
End-of-path arrival time (ps)           30195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell66  12294  30195  591295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell66         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 591312p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30178
-------------------------------------   ----- 
End-of-path arrival time (ps)           30178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell38  12276  30178  591312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell38         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 591312p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30178
-------------------------------------   ----- 
End-of-path arrival time (ps)           30178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell67  12276  30178  591312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell67         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 591312p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30178
-------------------------------------   ----- 
End-of-path arrival time (ps)           30178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell70  12276  30178  591312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell70         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 591312p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30178
-------------------------------------   ----- 
End-of-path arrival time (ps)           30178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell75  12276  30178  591312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell75         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 591777p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29713
-------------------------------------   ----- 
End-of-path arrival time (ps)           29713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell46  11811  29713  591777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell46         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 591777p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29713
-------------------------------------   ----- 
End-of-path arrival time (ps)           29713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell55  11811  29713  591777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell55         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 591777p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29713
-------------------------------------   ----- 
End-of-path arrival time (ps)           29713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell65  11811  29713  591777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell65         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 591777p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29713
-------------------------------------   ----- 
End-of-path arrival time (ps)           29713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell68  11811  29713  591777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell68         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 591828p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29662
-------------------------------------   ----- 
End-of-path arrival time (ps)           29662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell22  11760  29662  591828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell22         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 591828p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29662
-------------------------------------   ----- 
End-of-path arrival time (ps)           29662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell23  11760  29662  591828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell23         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 591828p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29662
-------------------------------------   ----- 
End-of-path arrival time (ps)           29662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell77  11760  29662  591828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell77         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 591828p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29662
-------------------------------------   ----- 
End-of-path arrival time (ps)           29662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell80  11760  29662  591828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell80         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 592196p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29294
-------------------------------------   ----- 
End-of-path arrival time (ps)           29294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell51  11392  29294  592196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell51         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 592196p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29294
-------------------------------------   ----- 
End-of-path arrival time (ps)           29294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell56  11392  29294  592196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell56         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 592196p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29294
-------------------------------------   ----- 
End-of-path arrival time (ps)           29294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell72  11392  29294  592196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell72         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 592232p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29258
-------------------------------------   ----- 
End-of-path arrival time (ps)           29258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell39  11356  29258  592232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell39         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 592232p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29258
-------------------------------------   ----- 
End-of-path arrival time (ps)           29258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell42  11356  29258  592232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell42         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 592232p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29258
-------------------------------------   ----- 
End-of-path arrival time (ps)           29258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell62  11356  29258  592232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell62         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 592232p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29258
-------------------------------------   ----- 
End-of-path arrival time (ps)           29258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell81  11356  29258  592232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell81         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 593802p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27688
-------------------------------------   ----- 
End-of-path arrival time (ps)           27688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell21   9786  27688  593802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell21         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 593802p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27688
-------------------------------------   ----- 
End-of-path arrival time (ps)           27688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell45   9786  27688  593802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell45         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 593802p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27688
-------------------------------------   ----- 
End-of-path arrival time (ps)           27688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell50   9786  27688  593802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell50         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 593802p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27688
-------------------------------------   ----- 
End-of-path arrival time (ps)           27688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell71   9786  27688  593802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell71         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 593825p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27665
-------------------------------------   ----- 
End-of-path arrival time (ps)           27665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell20   9763  27665  593825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell20         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 593825p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27665
-------------------------------------   ----- 
End-of-path arrival time (ps)           27665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell64   9763  27665  593825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell64         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 593825p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27665
-------------------------------------   ----- 
End-of-path arrival time (ps)           27665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell79   9763  27665  593825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell79         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 594634p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26856
-------------------------------------   ----- 
End-of-path arrival time (ps)           26856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell27   8954  26856  594634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell27         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 594634p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26856
-------------------------------------   ----- 
End-of-path arrival time (ps)           26856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell73   8954  26856  594634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell73         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 595217p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26273
-------------------------------------   ----- 
End-of-path arrival time (ps)           26273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell33   8371  26273  595217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell33         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 595217p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26273
-------------------------------------   ----- 
End-of-path arrival time (ps)           26273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell37   8371  26273  595217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell37         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 597822p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23668
-------------------------------------   ----- 
End-of-path arrival time (ps)           23668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell18   5766  23668  597822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell18         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 597822p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23668
-------------------------------------   ----- 
End-of-path arrival time (ps)           23668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell44   5766  23668  597822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell44         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 597841p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23649
-------------------------------------   ----- 
End-of-path arrival time (ps)           23649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell19   5747  23649  597841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell19         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 597841p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23649
-------------------------------------   ----- 
End-of-path arrival time (ps)           23649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell43   5747  23649  597841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell43         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 597841p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23649
-------------------------------------   ----- 
End-of-path arrival time (ps)           23649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell60   5747  23649  597841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell60         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 597841p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23649
-------------------------------------   ----- 
End-of-path arrival time (ps)           23649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell61   5747  23649  597841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell61         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 600484p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21006
-------------------------------------   ----- 
End-of-path arrival time (ps)           21006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell31   3104  21006  600484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell31         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 600484p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21006
-------------------------------------   ----- 
End-of-path arrival time (ps)           21006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell35   3104  21006  600484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell35         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 600484p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21006
-------------------------------------   ----- 
End-of-path arrival time (ps)           21006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell40   3104  21006  600484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell40         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 600492p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20998
-------------------------------------   ----- 
End-of-path arrival time (ps)           20998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell24   3096  20998  600492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell24         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 600492p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20998
-------------------------------------   ----- 
End-of-path arrival time (ps)           20998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell53   3096  20998  600492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell53         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 600623p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20867
-------------------------------------   ----- 
End-of-path arrival time (ps)           20867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell28   2965  20867  600623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell28         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 600623p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20867
-------------------------------------   ----- 
End-of-path arrival time (ps)           20867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell36   2965  20867  600623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell36         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 600623p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20867
-------------------------------------   ----- 
End-of-path arrival time (ps)           20867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    7666   8916  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  12266  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2286  14552  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  17902  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell78   2965  20867  600623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell78         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 602645p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18845
-------------------------------------   ----- 
End-of-path arrival time (ps)           18845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell29  17595  18845  602645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell29         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 602645p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18845
-------------------------------------   ----- 
End-of-path arrival time (ps)           18845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell54  17595  18845  602645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell54         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 603208p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18282
-------------------------------------   ----- 
End-of-path arrival time (ps)           18282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell59  17032  18282  603208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell59         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 603610p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17880
-------------------------------------   ----- 
End-of-path arrival time (ps)           17880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell48  16630  17880  603610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell48         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 604351p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17139
-------------------------------------   ----- 
End-of-path arrival time (ps)           17139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell38  15889  17139  604351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell38         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 604351p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17139
-------------------------------------   ----- 
End-of-path arrival time (ps)           17139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell67  15889  17139  604351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell67         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 604351p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17139
-------------------------------------   ----- 
End-of-path arrival time (ps)           17139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell70  15889  17139  604351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell70         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 604351p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17139
-------------------------------------   ----- 
End-of-path arrival time (ps)           17139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell75  15889  17139  604351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell75         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 604583p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16907
-------------------------------------   ----- 
End-of-path arrival time (ps)           16907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell38  15657  16907  604583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell38         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 604583p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16907
-------------------------------------   ----- 
End-of-path arrival time (ps)           16907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell67  15657  16907  604583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell67         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 604583p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16907
-------------------------------------   ----- 
End-of-path arrival time (ps)           16907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell70  15657  16907  604583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell70         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 604583p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16907
-------------------------------------   ----- 
End-of-path arrival time (ps)           16907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell75  15657  16907  604583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell75         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 604730p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16760
-------------------------------------   ----- 
End-of-path arrival time (ps)           16760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell49  15510  16760  604730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell49         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 604730p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16760
-------------------------------------   ----- 
End-of-path arrival time (ps)           16760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell74  15510  16760  604730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell74         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 605234p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16256
-------------------------------------   ----- 
End-of-path arrival time (ps)           16256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell59  15006  16256  605234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell59         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 605239p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16251
-------------------------------------   ----- 
End-of-path arrival time (ps)           16251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell48  15001  16251  605239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell48         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 605261p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16229
-------------------------------------   ----- 
End-of-path arrival time (ps)           16229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell49  14979  16229  605261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell49         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 605261p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16229
-------------------------------------   ----- 
End-of-path arrival time (ps)           16229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell74  14979  16229  605261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell74         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 605495p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15995
-------------------------------------   ----- 
End-of-path arrival time (ps)           15995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell49  14745  15995  605495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell49         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 605495p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15995
-------------------------------------   ----- 
End-of-path arrival time (ps)           15995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell74  14745  15995  605495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell74         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 605501p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15989
-------------------------------------   ----- 
End-of-path arrival time (ps)           15989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell29  14739  15989  605501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell29         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 605501p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15989
-------------------------------------   ----- 
End-of-path arrival time (ps)           15989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell54  14739  15989  605501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell54         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 605515p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15975
-------------------------------------   ----- 
End-of-path arrival time (ps)           15975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell48  14725  15975  605515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell48         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 605822p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15668
-------------------------------------   ----- 
End-of-path arrival time (ps)           15668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell39  14418  15668  605822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell39         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 605822p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15668
-------------------------------------   ----- 
End-of-path arrival time (ps)           15668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell42  14418  15668  605822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell42         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 605822p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15668
-------------------------------------   ----- 
End-of-path arrival time (ps)           15668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell62  14418  15668  605822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell62         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 605822p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15668
-------------------------------------   ----- 
End-of-path arrival time (ps)           15668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell81  14418  15668  605822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell81         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 606080p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15410
-------------------------------------   ----- 
End-of-path arrival time (ps)           15410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell29  14160  15410  606080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell29         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 606080p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15410
-------------------------------------   ----- 
End-of-path arrival time (ps)           15410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell54  14160  15410  606080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell54         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 606245p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15245
-------------------------------------   ----- 
End-of-path arrival time (ps)           15245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell38  13995  15245  606245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell38         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 606245p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15245
-------------------------------------   ----- 
End-of-path arrival time (ps)           15245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell67  13995  15245  606245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell67         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 606245p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15245
-------------------------------------   ----- 
End-of-path arrival time (ps)           15245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell70  13995  15245  606245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell70         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 606245p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15245
-------------------------------------   ----- 
End-of-path arrival time (ps)           15245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell75  13995  15245  606245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell75         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 606330p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15160
-------------------------------------   ----- 
End-of-path arrival time (ps)           15160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell59  13910  15160  606330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell59         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 606340p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -4060
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14600
-------------------------------------   ----- 
End-of-path arrival time (ps)           14600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  606340  RISE       1
\Joystick_ADC:bSAR_SEQ:cnt_enable\/main_1      macrocell3     3789   4999  606340  RISE       1
\Joystick_ADC:bSAR_SEQ:cnt_enable\/q           macrocell3     3350   8349  606340  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/enable  count7cell     6251  14600  606340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 606368p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15122
-------------------------------------   ----- 
End-of-path arrival time (ps)           15122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell59  13872  15122  606368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell59         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 606381p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15109
-------------------------------------   ----- 
End-of-path arrival time (ps)           15109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell22  13859  15109  606381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell22         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 606381p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15109
-------------------------------------   ----- 
End-of-path arrival time (ps)           15109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell23  13859  15109  606381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell23         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 606381p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15109
-------------------------------------   ----- 
End-of-path arrival time (ps)           15109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell77  13859  15109  606381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell77         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 606381p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15109
-------------------------------------   ----- 
End-of-path arrival time (ps)           15109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell80  13859  15109  606381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell80         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 606792p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14698
-------------------------------------   ----- 
End-of-path arrival time (ps)           14698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell52  13448  14698  606792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell52         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 606792p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14698
-------------------------------------   ----- 
End-of-path arrival time (ps)           14698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell57  13448  14698  606792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell57         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 606792p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14698
-------------------------------------   ----- 
End-of-path arrival time (ps)           14698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell58  13448  14698  606792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell58         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 606865p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14625
-------------------------------------   ----- 
End-of-path arrival time (ps)           14625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell25  13375  14625  606865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell25         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 606865p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14625
-------------------------------------   ----- 
End-of-path arrival time (ps)           14625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell32  13375  14625  606865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell32         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 606865p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14625
-------------------------------------   ----- 
End-of-path arrival time (ps)           14625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell63  13375  14625  606865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell63         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 606865p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14625
-------------------------------------   ----- 
End-of-path arrival time (ps)           14625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell76  13375  14625  606865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell76         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 606890p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14600
-------------------------------------   ----- 
End-of-path arrival time (ps)           14600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell49  13350  14600  606890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell49         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 606890p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14600
-------------------------------------   ----- 
End-of-path arrival time (ps)           14600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell74  13350  14600  606890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell74         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 607112p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14378
-------------------------------------   ----- 
End-of-path arrival time (ps)           14378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell52  13128  14378  607112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell52         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 607112p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14378
-------------------------------------   ----- 
End-of-path arrival time (ps)           14378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell57  13128  14378  607112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell57         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 607112p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14378
-------------------------------------   ----- 
End-of-path arrival time (ps)           14378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell58  13128  14378  607112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell58         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 607186p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14304
-------------------------------------   ----- 
End-of-path arrival time (ps)           14304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell20  13054  14304  607186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell20         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 607186p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14304
-------------------------------------   ----- 
End-of-path arrival time (ps)           14304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell64  13054  14304  607186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell64         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 607186p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14304
-------------------------------------   ----- 
End-of-path arrival time (ps)           14304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell79  13054  14304  607186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell79         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 607197p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14293
-------------------------------------   ----- 
End-of-path arrival time (ps)           14293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell21  13043  14293  607197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell21         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 607197p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14293
-------------------------------------   ----- 
End-of-path arrival time (ps)           14293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell45  13043  14293  607197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell45         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 607197p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14293
-------------------------------------   ----- 
End-of-path arrival time (ps)           14293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell50  13043  14293  607197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell50         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 607197p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14293
-------------------------------------   ----- 
End-of-path arrival time (ps)           14293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell71  13043  14293  607197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell71         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 607286p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14204
-------------------------------------   ----- 
End-of-path arrival time (ps)           14204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell59  12954  14204  607286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell59         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 607303p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14187
-------------------------------------   ----- 
End-of-path arrival time (ps)           14187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell48  12937  14187  607303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell48         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 607318p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14172
-------------------------------------   ----- 
End-of-path arrival time (ps)           14172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell29  12922  14172  607318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell29         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 607318p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14172
-------------------------------------   ----- 
End-of-path arrival time (ps)           14172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell54  12922  14172  607318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell54         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 607416p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14074
-------------------------------------   ----- 
End-of-path arrival time (ps)           14074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell41  12824  14074  607416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell41         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 607416p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14074
-------------------------------------   ----- 
End-of-path arrival time (ps)           14074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell47  12824  14074  607416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell47         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 607416p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14074
-------------------------------------   ----- 
End-of-path arrival time (ps)           14074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell66  12824  14074  607416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell66         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 607663p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13827
-------------------------------------   ----- 
End-of-path arrival time (ps)           13827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell22  12577  13827  607663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell22         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 607663p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13827
-------------------------------------   ----- 
End-of-path arrival time (ps)           13827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell23  12577  13827  607663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell23         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 607663p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13827
-------------------------------------   ----- 
End-of-path arrival time (ps)           13827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell77  12577  13827  607663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell77         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 607663p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13827
-------------------------------------   ----- 
End-of-path arrival time (ps)           13827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell80  12577  13827  607663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell80         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 607840p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13650
-------------------------------------   ----- 
End-of-path arrival time (ps)           13650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell49  12400  13650  607840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell49         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 607840p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13650
-------------------------------------   ----- 
End-of-path arrival time (ps)           13650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell74  12400  13650  607840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell74         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 608075p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13415
-------------------------------------   ----- 
End-of-path arrival time (ps)           13415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell38  12165  13415  608075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell38         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 608075p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13415
-------------------------------------   ----- 
End-of-path arrival time (ps)           13415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell67  12165  13415  608075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell67         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 608075p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13415
-------------------------------------   ----- 
End-of-path arrival time (ps)           13415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell70  12165  13415  608075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell70         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 608075p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13415
-------------------------------------   ----- 
End-of-path arrival time (ps)           13415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell75  12165  13415  608075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell75         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 608227p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13263
-------------------------------------   ----- 
End-of-path arrival time (ps)           13263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell39  12013  13263  608227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell39         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 608227p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13263
-------------------------------------   ----- 
End-of-path arrival time (ps)           13263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell42  12013  13263  608227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell42         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 608227p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13263
-------------------------------------   ----- 
End-of-path arrival time (ps)           13263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell62  12013  13263  608227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell62         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 608227p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13263
-------------------------------------   ----- 
End-of-path arrival time (ps)           13263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell81  12013  13263  608227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell81         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 608233p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13257
-------------------------------------   ----- 
End-of-path arrival time (ps)           13257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell48  12007  13257  608233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell48         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 608267p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13223
-------------------------------------   ----- 
End-of-path arrival time (ps)           13223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell29  11973  13223  608267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell29         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 608267p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13223
-------------------------------------   ----- 
End-of-path arrival time (ps)           13223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell54  11973  13223  608267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell54         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 608276p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13214
-------------------------------------   ----- 
End-of-path arrival time (ps)           13214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell39  11964  13214  608276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell39         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 608276p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13214
-------------------------------------   ----- 
End-of-path arrival time (ps)           13214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell42  11964  13214  608276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell42         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 608276p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13214
-------------------------------------   ----- 
End-of-path arrival time (ps)           13214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell62  11964  13214  608276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell62         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 608276p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13214
-------------------------------------   ----- 
End-of-path arrival time (ps)           13214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell81  11964  13214  608276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell81         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 608328p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13162
-------------------------------------   ----- 
End-of-path arrival time (ps)           13162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell20  11912  13162  608328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell20         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 608328p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13162
-------------------------------------   ----- 
End-of-path arrival time (ps)           13162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell64  11912  13162  608328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell64         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 608328p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13162
-------------------------------------   ----- 
End-of-path arrival time (ps)           13162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell79  11912  13162  608328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell79         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 608340p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13150
-------------------------------------   ----- 
End-of-path arrival time (ps)           13150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell21  11900  13150  608340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell21         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 608340p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13150
-------------------------------------   ----- 
End-of-path arrival time (ps)           13150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell45  11900  13150  608340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell45         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 608340p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13150
-------------------------------------   ----- 
End-of-path arrival time (ps)           13150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell50  11900  13150  608340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell50         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 608340p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13150
-------------------------------------   ----- 
End-of-path arrival time (ps)           13150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell71  11900  13150  608340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell71         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 608488p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13002
-------------------------------------   ----- 
End-of-path arrival time (ps)           13002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell25  11752  13002  608488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell25         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 608488p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13002
-------------------------------------   ----- 
End-of-path arrival time (ps)           13002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell32  11752  13002  608488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell32         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 608488p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13002
-------------------------------------   ----- 
End-of-path arrival time (ps)           13002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell63  11752  13002  608488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell63         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 608488p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13002
-------------------------------------   ----- 
End-of-path arrival time (ps)           13002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell76  11752  13002  608488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell76         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 608782p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12708
-------------------------------------   ----- 
End-of-path arrival time (ps)           12708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell20  11458  12708  608782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell20         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 608782p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12708
-------------------------------------   ----- 
End-of-path arrival time (ps)           12708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell64  11458  12708  608782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell64         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 608782p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12708
-------------------------------------   ----- 
End-of-path arrival time (ps)           12708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell79  11458  12708  608782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell79         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 608832p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12658
-------------------------------------   ----- 
End-of-path arrival time (ps)           12658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell22  11408  12658  608832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell22         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 608832p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12658
-------------------------------------   ----- 
End-of-path arrival time (ps)           12658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell23  11408  12658  608832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell23         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 608832p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12658
-------------------------------------   ----- 
End-of-path arrival time (ps)           12658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell77  11408  12658  608832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell77         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 608832p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12658
-------------------------------------   ----- 
End-of-path arrival time (ps)           12658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell80  11408  12658  608832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell80         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 609034p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12456
-------------------------------------   ----- 
End-of-path arrival time (ps)           12456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell41  11206  12456  609034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell41         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 609034p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12456
-------------------------------------   ----- 
End-of-path arrival time (ps)           12456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell47  11206  12456  609034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell47         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609034p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12456
-------------------------------------   ----- 
End-of-path arrival time (ps)           12456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell66  11206  12456  609034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell66         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 609041p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12449
-------------------------------------   ----- 
End-of-path arrival time (ps)           12449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell21  11199  12449  609041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell21         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609041p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12449
-------------------------------------   ----- 
End-of-path arrival time (ps)           12449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell45  11199  12449  609041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell45         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 609041p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12449
-------------------------------------   ----- 
End-of-path arrival time (ps)           12449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell50  11199  12449  609041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell50         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 609041p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12449
-------------------------------------   ----- 
End-of-path arrival time (ps)           12449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell71  11199  12449  609041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell71         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 609187p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12303
-------------------------------------   ----- 
End-of-path arrival time (ps)           12303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell51  11053  12303  609187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell51         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 609187p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12303
-------------------------------------   ----- 
End-of-path arrival time (ps)           12303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell56  11053  12303  609187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell56         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 609187p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12303
-------------------------------------   ----- 
End-of-path arrival time (ps)           12303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell72  11053  12303  609187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell72         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 609194p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12296
-------------------------------------   ----- 
End-of-path arrival time (ps)           12296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell46  11046  12296  609194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell46         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 609194p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12296
-------------------------------------   ----- 
End-of-path arrival time (ps)           12296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell55  11046  12296  609194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell55         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 609194p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12296
-------------------------------------   ----- 
End-of-path arrival time (ps)           12296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell65  11046  12296  609194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell65         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 609194p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12296
-------------------------------------   ----- 
End-of-path arrival time (ps)           12296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell68  11046  12296  609194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell68         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 609209p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12281
-------------------------------------   ----- 
End-of-path arrival time (ps)           12281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell26  11031  12281  609209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell26         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 609209p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12281
-------------------------------------   ----- 
End-of-path arrival time (ps)           12281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell30  11031  12281  609209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell30         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 609209p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12281
-------------------------------------   ----- 
End-of-path arrival time (ps)           12281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell34  11031  12281  609209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell34         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 609209p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12281
-------------------------------------   ----- 
End-of-path arrival time (ps)           12281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell69  11031  12281  609209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell69         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 609222p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12268
-------------------------------------   ----- 
End-of-path arrival time (ps)           12268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell52  11018  12268  609222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell52         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609222p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12268
-------------------------------------   ----- 
End-of-path arrival time (ps)           12268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell57  11018  12268  609222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell57         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 609222p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12268
-------------------------------------   ----- 
End-of-path arrival time (ps)           12268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell58  11018  12268  609222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell58         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 609227p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12263
-------------------------------------   ----- 
End-of-path arrival time (ps)           12263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell29  11013  12263  609227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_11\/clock_0         macrocell29         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609227p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12263
-------------------------------------   ----- 
End-of-path arrival time (ps)           12263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell54  11013  12263  609227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_36\/clock_0         macrocell54         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 609391p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12099
-------------------------------------   ----- 
End-of-path arrival time (ps)           12099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell39  10849  12099  609391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell39         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 609391p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12099
-------------------------------------   ----- 
End-of-path arrival time (ps)           12099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell42  10849  12099  609391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell42         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 609391p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12099
-------------------------------------   ----- 
End-of-path arrival time (ps)           12099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell62  10849  12099  609391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell62         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 609391p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12099
-------------------------------------   ----- 
End-of-path arrival time (ps)           12099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell81  10849  12099  609391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell81         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 609407p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12083
-------------------------------------   ----- 
End-of-path arrival time (ps)           12083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell22  10833  12083  609407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell22         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 609407p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12083
-------------------------------------   ----- 
End-of-path arrival time (ps)           12083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell23  10833  12083  609407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell23         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 609407p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12083
-------------------------------------   ----- 
End-of-path arrival time (ps)           12083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell77  10833  12083  609407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell77         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 609407p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12083
-------------------------------------   ----- 
End-of-path arrival time (ps)           12083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell80  10833  12083  609407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell80         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 609427p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12063
-------------------------------------   ----- 
End-of-path arrival time (ps)           12063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell41  10813  12063  609427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell41         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 609427p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12063
-------------------------------------   ----- 
End-of-path arrival time (ps)           12063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell47  10813  12063  609427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell47         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609427p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12063
-------------------------------------   ----- 
End-of-path arrival time (ps)           12063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell66  10813  12063  609427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell66         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609439p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12051
-------------------------------------   ----- 
End-of-path arrival time (ps)           12051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell25  10801  12051  609439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell25         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 609439p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12051
-------------------------------------   ----- 
End-of-path arrival time (ps)           12051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell32  10801  12051  609439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell32         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 609439p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12051
-------------------------------------   ----- 
End-of-path arrival time (ps)           12051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell63  10801  12051  609439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell63         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 609439p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12051
-------------------------------------   ----- 
End-of-path arrival time (ps)           12051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell76  10801  12051  609439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell76         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 609488p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12002
-------------------------------------   ----- 
End-of-path arrival time (ps)           12002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell51  10752  12002  609488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell51         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 609488p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12002
-------------------------------------   ----- 
End-of-path arrival time (ps)           12002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell56  10752  12002  609488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell56         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 609488p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12002
-------------------------------------   ----- 
End-of-path arrival time (ps)           12002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell72  10752  12002  609488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell72         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 609510p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11980
-------------------------------------   ----- 
End-of-path arrival time (ps)           11980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell39  10730  11980  609510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell39         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 609510p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11980
-------------------------------------   ----- 
End-of-path arrival time (ps)           11980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell42  10730  11980  609510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell42         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 609510p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11980
-------------------------------------   ----- 
End-of-path arrival time (ps)           11980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell62  10730  11980  609510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell62         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 609510p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11980
-------------------------------------   ----- 
End-of-path arrival time (ps)           11980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell81  10730  11980  609510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell81         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 609559p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11931
-------------------------------------   ----- 
End-of-path arrival time (ps)           11931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell52  10681  11931  609559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell52         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609559p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11931
-------------------------------------   ----- 
End-of-path arrival time (ps)           11931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell57  10681  11931  609559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell57         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 609559p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11931
-------------------------------------   ----- 
End-of-path arrival time (ps)           11931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell58  10681  11931  609559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell58         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 609801p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11689
-------------------------------------   ----- 
End-of-path arrival time (ps)           11689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell59  10439  11689  609801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_41\/clock_0         macrocell59         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 609840p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11650
-------------------------------------   ----- 
End-of-path arrival time (ps)           11650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell26  10400  11650  609840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell26         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 609840p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11650
-------------------------------------   ----- 
End-of-path arrival time (ps)           11650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell30  10400  11650  609840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell30         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 609840p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11650
-------------------------------------   ----- 
End-of-path arrival time (ps)           11650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell34  10400  11650  609840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell34         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 609840p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11650
-------------------------------------   ----- 
End-of-path arrival time (ps)           11650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell69  10400  11650  609840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell69         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 609840p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11650
-------------------------------------   ----- 
End-of-path arrival time (ps)           11650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell41  10400  11650  609840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell41         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 609840p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11650
-------------------------------------   ----- 
End-of-path arrival time (ps)           11650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell47  10400  11650  609840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell47         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609840p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11650
-------------------------------------   ----- 
End-of-path arrival time (ps)           11650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell66  10400  11650  609840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell66         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609848p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11642
-------------------------------------   ----- 
End-of-path arrival time (ps)           11642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell25  10392  11642  609848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell25         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 609848p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11642
-------------------------------------   ----- 
End-of-path arrival time (ps)           11642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell32  10392  11642  609848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell32         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 609848p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11642
-------------------------------------   ----- 
End-of-path arrival time (ps)           11642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell63  10392  11642  609848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell63         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 609848p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11642
-------------------------------------   ----- 
End-of-path arrival time (ps)           11642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell76  10392  11642  609848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell76         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 609928p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11562
-------------------------------------   ----- 
End-of-path arrival time (ps)           11562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell52  10312  11562  609928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell52         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609928p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11562
-------------------------------------   ----- 
End-of-path arrival time (ps)           11562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell57  10312  11562  609928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell57         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 609928p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11562
-------------------------------------   ----- 
End-of-path arrival time (ps)           11562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell58  10312  11562  609928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell58         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 609968p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11522
-------------------------------------   ----- 
End-of-path arrival time (ps)           11522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell38  10272  11522  609968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell38         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 609968p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11522
-------------------------------------   ----- 
End-of-path arrival time (ps)           11522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell67  10272  11522  609968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell67         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 609968p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11522
-------------------------------------   ----- 
End-of-path arrival time (ps)           11522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell70  10272  11522  609968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell70         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 609968p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11522
-------------------------------------   ----- 
End-of-path arrival time (ps)           11522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell75  10272  11522  609968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell75         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610056p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11434
-------------------------------------   ----- 
End-of-path arrival time (ps)           11434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell46  10184  11434  610056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell46         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 610056p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11434
-------------------------------------   ----- 
End-of-path arrival time (ps)           11434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell55  10184  11434  610056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell55         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 610056p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11434
-------------------------------------   ----- 
End-of-path arrival time (ps)           11434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell65  10184  11434  610056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell65         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610056p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11434
-------------------------------------   ----- 
End-of-path arrival time (ps)           11434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell68  10184  11434  610056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell68         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 610081p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11409
-------------------------------------   ----- 
End-of-path arrival time (ps)           11409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell22  10159  11409  610081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell22         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 610081p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11409
-------------------------------------   ----- 
End-of-path arrival time (ps)           11409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell23  10159  11409  610081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell23         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 610081p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11409
-------------------------------------   ----- 
End-of-path arrival time (ps)           11409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell77  10159  11409  610081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell77         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610081p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11409
-------------------------------------   ----- 
End-of-path arrival time (ps)           11409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell80  10159  11409  610081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell80         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 610224p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11266
-------------------------------------   ----- 
End-of-path arrival time (ps)           11266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell48  10016  11266  610224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_30\/clock_0         macrocell48         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610258p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11232
-------------------------------------   ----- 
End-of-path arrival time (ps)           11232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell49   9982  11232  610258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_31\/clock_0         macrocell49         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 610258p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11232
-------------------------------------   ----- 
End-of-path arrival time (ps)           11232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell74   9982  11232  610258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_56\/clock_0         macrocell74         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610409p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11081
-------------------------------------   ----- 
End-of-path arrival time (ps)           11081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell51   9831  11081  610409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell51         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 610409p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11081
-------------------------------------   ----- 
End-of-path arrival time (ps)           11081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell56   9831  11081  610409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell56         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610409p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11081
-------------------------------------   ----- 
End-of-path arrival time (ps)           11081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell72   9831  11081  610409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell72         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 610445p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11045
-------------------------------------   ----- 
End-of-path arrival time (ps)           11045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell26   9795  11045  610445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell26         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 610445p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11045
-------------------------------------   ----- 
End-of-path arrival time (ps)           11045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell30   9795  11045  610445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell30         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 610445p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11045
-------------------------------------   ----- 
End-of-path arrival time (ps)           11045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell34   9795  11045  610445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell34         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 610445p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11045
-------------------------------------   ----- 
End-of-path arrival time (ps)           11045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell69   9795  11045  610445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell69         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 610472p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11018
-------------------------------------   ----- 
End-of-path arrival time (ps)           11018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell52   9768  11018  610472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_34\/clock_0         macrocell52         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 610472p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11018
-------------------------------------   ----- 
End-of-path arrival time (ps)           11018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell57   9768  11018  610472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_39\/clock_0         macrocell57         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 610472p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11018
-------------------------------------   ----- 
End-of-path arrival time (ps)           11018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell58   9768  11018  610472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_40\/clock_0         macrocell58         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 610491p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10999
-------------------------------------   ----- 
End-of-path arrival time (ps)           10999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell22   9749  10999  610491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_4\/clock_0          macrocell22         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 610491p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10999
-------------------------------------   ----- 
End-of-path arrival time (ps)           10999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell23   9749  10999  610491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_5\/clock_0          macrocell23         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 610491p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10999
-------------------------------------   ----- 
End-of-path arrival time (ps)           10999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell77   9749  10999  610491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_59\/clock_0         macrocell77         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610491p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10999
-------------------------------------   ----- 
End-of-path arrival time (ps)           10999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell80   9749  10999  610491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_62\/clock_0         macrocell80         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 610581p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10909
-------------------------------------   ----- 
End-of-path arrival time (ps)           10909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell41   9659  10909  610581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell41         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 610581p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10909
-------------------------------------   ----- 
End-of-path arrival time (ps)           10909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell47   9659  10909  610581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell47         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 610581p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10909
-------------------------------------   ----- 
End-of-path arrival time (ps)           10909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell66   9659  10909  610581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell66         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 610587p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10903
-------------------------------------   ----- 
End-of-path arrival time (ps)           10903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell25   9653  10903  610587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell25         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 610587p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10903
-------------------------------------   ----- 
End-of-path arrival time (ps)           10903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell32   9653  10903  610587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell32         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 610587p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10903
-------------------------------------   ----- 
End-of-path arrival time (ps)           10903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell63   9653  10903  610587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell63         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 610587p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10903
-------------------------------------   ----- 
End-of-path arrival time (ps)           10903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell76   9653  10903  610587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell76         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610819p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10671
-------------------------------------   ----- 
End-of-path arrival time (ps)           10671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell46   9421  10671  610819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell46         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 610819p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10671
-------------------------------------   ----- 
End-of-path arrival time (ps)           10671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell55   9421  10671  610819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell55         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 610819p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10671
-------------------------------------   ----- 
End-of-path arrival time (ps)           10671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell65   9421  10671  610819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell65         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610819p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10671
-------------------------------------   ----- 
End-of-path arrival time (ps)           10671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell68   9421  10671  610819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell68         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610884p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10606
-------------------------------------   ----- 
End-of-path arrival time (ps)           10606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell39   9356  10606  610884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_21\/clock_0         macrocell39         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610884p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10606
-------------------------------------   ----- 
End-of-path arrival time (ps)           10606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell42   9356  10606  610884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_24\/clock_0         macrocell42         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 610884p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10606
-------------------------------------   ----- 
End-of-path arrival time (ps)           10606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell62   9356  10606  610884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_44\/clock_0         macrocell62         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 610884p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10606
-------------------------------------   ----- 
End-of-path arrival time (ps)           10606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell81   9356  10606  610884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_63\/clock_0         macrocell81         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610903p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10587
-------------------------------------   ----- 
End-of-path arrival time (ps)           10587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell46   9337  10587  610903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell46         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 610903p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10587
-------------------------------------   ----- 
End-of-path arrival time (ps)           10587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell55   9337  10587  610903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell55         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 610903p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10587
-------------------------------------   ----- 
End-of-path arrival time (ps)           10587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell65   9337  10587  610903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell65         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610903p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10587
-------------------------------------   ----- 
End-of-path arrival time (ps)           10587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell68   9337  10587  610903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell68         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610905p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10585
-------------------------------------   ----- 
End-of-path arrival time (ps)           10585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell51   9335  10585  610905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell51         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 610905p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10585
-------------------------------------   ----- 
End-of-path arrival time (ps)           10585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell56   9335  10585  610905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell56         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 610905p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10585
-------------------------------------   ----- 
End-of-path arrival time (ps)           10585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell72   9335  10585  610905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell72         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 610949p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10541
-------------------------------------   ----- 
End-of-path arrival time (ps)           10541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell41   9291  10541  610949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_23\/clock_0         macrocell41         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 610949p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10541
-------------------------------------   ----- 
End-of-path arrival time (ps)           10541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell47   9291  10541  610949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_29\/clock_0         macrocell47         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 610949p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10541
-------------------------------------   ----- 
End-of-path arrival time (ps)           10541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell66   9291  10541  610949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_48\/clock_0         macrocell66         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 610961p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10529
-------------------------------------   ----- 
End-of-path arrival time (ps)           10529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell25   9279  10529  610961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_7\/clock_0          macrocell25         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 610961p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10529
-------------------------------------   ----- 
End-of-path arrival time (ps)           10529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell32   9279  10529  610961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_14\/clock_0         macrocell32         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 610961p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10529
-------------------------------------   ----- 
End-of-path arrival time (ps)           10529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell63   9279  10529  610961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_45\/clock_0         macrocell63         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 610961p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10529
-------------------------------------   ----- 
End-of-path arrival time (ps)           10529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell76   9279  10529  610961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_58\/clock_0         macrocell76         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 610982p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10508
-------------------------------------   ----- 
End-of-path arrival time (ps)           10508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell26   9258  10508  610982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell26         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 610982p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10508
-------------------------------------   ----- 
End-of-path arrival time (ps)           10508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell30   9258  10508  610982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell30         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 610982p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10508
-------------------------------------   ----- 
End-of-path arrival time (ps)           10508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell34   9258  10508  610982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell34         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 610982p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10508
-------------------------------------   ----- 
End-of-path arrival time (ps)           10508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell69   9258  10508  610982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell69         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 611154p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10336
-------------------------------------   ----- 
End-of-path arrival time (ps)           10336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell20   9086  10336  611154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell20         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 611154p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10336
-------------------------------------   ----- 
End-of-path arrival time (ps)           10336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell64   9086  10336  611154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell64         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611154p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10336
-------------------------------------   ----- 
End-of-path arrival time (ps)           10336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell79   9086  10336  611154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell79         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 611482p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10008
-------------------------------------   ----- 
End-of-path arrival time (ps)           10008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell51   8758  10008  611482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell51         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 611482p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10008
-------------------------------------   ----- 
End-of-path arrival time (ps)           10008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell56   8758  10008  611482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell56         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611482p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10008
-------------------------------------   ----- 
End-of-path arrival time (ps)           10008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell72   8758  10008  611482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell72         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 611495p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9995
-------------------------------------   ---- 
End-of-path arrival time (ps)           9995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell26   8745   9995  611495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell26         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 611495p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9995
-------------------------------------   ---- 
End-of-path arrival time (ps)           9995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell30   8745   9995  611495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell30         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 611495p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9995
-------------------------------------   ---- 
End-of-path arrival time (ps)           9995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell34   8745   9995  611495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell34         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 611495p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9995
-------------------------------------   ---- 
End-of-path arrival time (ps)           9995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell69   8745   9995  611495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell69         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 611602p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9888
-------------------------------------   ---- 
End-of-path arrival time (ps)           9888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell21   8638   9888  611602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell21         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 611602p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9888
-------------------------------------   ---- 
End-of-path arrival time (ps)           9888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell45   8638   9888  611602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell45         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611602p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9888
-------------------------------------   ---- 
End-of-path arrival time (ps)           9888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell50   8638   9888  611602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell50         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611602p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9888
-------------------------------------   ---- 
End-of-path arrival time (ps)           9888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell71   8638   9888  611602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell71         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 611644p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9846
-------------------------------------   ---- 
End-of-path arrival time (ps)           9846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell46   8596   9846  611644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell46         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611644p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9846
-------------------------------------   ---- 
End-of-path arrival time (ps)           9846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell55   8596   9846  611644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell55         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 611644p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9846
-------------------------------------   ---- 
End-of-path arrival time (ps)           9846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell65   8596   9846  611644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell65         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611644p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9846
-------------------------------------   ---- 
End-of-path arrival time (ps)           9846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell68   8596   9846  611644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell68         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 611881p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9609
-------------------------------------   ---- 
End-of-path arrival time (ps)           9609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell20   8359   9609  611881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell20         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 611881p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9609
-------------------------------------   ---- 
End-of-path arrival time (ps)           9609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell64   8359   9609  611881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell64         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611881p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9609
-------------------------------------   ---- 
End-of-path arrival time (ps)           9609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell79   8359   9609  611881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell79         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 611890p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -5360
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7750
-------------------------------------   ---- 
End-of-path arrival time (ps)           7750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  606340  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/load  count7cell     6540   7750  611890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 611895p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9595
-------------------------------------   ---- 
End-of-path arrival time (ps)           9595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell21   8345   9595  611895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell21         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 611895p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9595
-------------------------------------   ---- 
End-of-path arrival time (ps)           9595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell45   8345   9595  611895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell45         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611895p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9595
-------------------------------------   ---- 
End-of-path arrival time (ps)           9595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell50   8345   9595  611895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell50         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611895p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9595
-------------------------------------   ---- 
End-of-path arrival time (ps)           9595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell71   8345   9595  611895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell71         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611925p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9565
-------------------------------------   ---- 
End-of-path arrival time (ps)           9565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell38   8315   9565  611925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_20\/clock_0         macrocell38         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 611925p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9565
-------------------------------------   ---- 
End-of-path arrival time (ps)           9565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell67   8315   9565  611925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_49\/clock_0         macrocell67         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 611925p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9565
-------------------------------------   ---- 
End-of-path arrival time (ps)           9565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell70   8315   9565  611925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_52\/clock_0         macrocell70         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611925p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9565
-------------------------------------   ---- 
End-of-path arrival time (ps)           9565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell75   8315   9565  611925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_57\/clock_0         macrocell75         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 611984p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9506
-------------------------------------   ---- 
End-of-path arrival time (ps)           9506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell26   8256   9506  611984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_8\/clock_0          macrocell26         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 611984p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9506
-------------------------------------   ---- 
End-of-path arrival time (ps)           9506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell30   8256   9506  611984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_12\/clock_0         macrocell30         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 611984p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9506
-------------------------------------   ---- 
End-of-path arrival time (ps)           9506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell34   8256   9506  611984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_16\/clock_0         macrocell34         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 611984p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9506
-------------------------------------   ---- 
End-of-path arrival time (ps)           9506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell69   8256   9506  611984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_51\/clock_0         macrocell69         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 611997p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9493
-------------------------------------   ---- 
End-of-path arrival time (ps)           9493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell46   8243   9493  611997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_28\/clock_0         macrocell46         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 611997p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9493
-------------------------------------   ---- 
End-of-path arrival time (ps)           9493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell55   8243   9493  611997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_37\/clock_0         macrocell55         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 611997p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9493
-------------------------------------   ---- 
End-of-path arrival time (ps)           9493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell65   8243   9493  611997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_47\/clock_0         macrocell65         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611997p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9493
-------------------------------------   ---- 
End-of-path arrival time (ps)           9493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell68   8243   9493  611997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_50\/clock_0         macrocell68         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 612006p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9484
-------------------------------------   ---- 
End-of-path arrival time (ps)           9484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell24   8234   9484  612006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell24         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 612006p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9484
-------------------------------------   ---- 
End-of-path arrival time (ps)           9484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell53   8234   9484  612006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell53         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 612016p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9474
-------------------------------------   ---- 
End-of-path arrival time (ps)           9474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell28   8224   9474  612016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell28         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 612016p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9474
-------------------------------------   ---- 
End-of-path arrival time (ps)           9474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell36   8224   9474  612016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell36         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 612016p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9474
-------------------------------------   ---- 
End-of-path arrival time (ps)           9474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell78   8224   9474  612016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell78         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 612108p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9382
-------------------------------------   ---- 
End-of-path arrival time (ps)           9382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell51   8132   9382  612108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_33\/clock_0         macrocell51         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 612108p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9382
-------------------------------------   ---- 
End-of-path arrival time (ps)           9382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell56   8132   9382  612108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_38\/clock_0         macrocell56         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 612108p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9382
-------------------------------------   ---- 
End-of-path arrival time (ps)           9382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell72   8132   9382  612108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_54\/clock_0         macrocell72         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 612447p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9043
-------------------------------------   ---- 
End-of-path arrival time (ps)           9043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell21   7793   9043  612447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_3\/clock_0          macrocell21         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 612447p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9043
-------------------------------------   ---- 
End-of-path arrival time (ps)           9043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell45   7793   9043  612447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_27\/clock_0         macrocell45         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 612447p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9043
-------------------------------------   ---- 
End-of-path arrival time (ps)           9043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell50   7793   9043  612447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_32\/clock_0         macrocell50         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 612447p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9043
-------------------------------------   ---- 
End-of-path arrival time (ps)           9043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell71   7793   9043  612447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_53\/clock_0         macrocell71         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 612461p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9029
-------------------------------------   ---- 
End-of-path arrival time (ps)           9029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell28   7779   9029  612461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell28         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 612461p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9029
-------------------------------------   ---- 
End-of-path arrival time (ps)           9029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell36   7779   9029  612461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell36         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 612461p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9029
-------------------------------------   ---- 
End-of-path arrival time (ps)           9029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell78   7779   9029  612461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell78         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 612464p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9026
-------------------------------------   ---- 
End-of-path arrival time (ps)           9026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell20   7776   9026  612464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_2\/clock_0          macrocell20         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 612464p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9026
-------------------------------------   ---- 
End-of-path arrival time (ps)           9026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell64   7776   9026  612464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_46\/clock_0         macrocell64         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 612464p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9026
-------------------------------------   ---- 
End-of-path arrival time (ps)           9026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell79   7776   9026  612464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_61\/clock_0         macrocell79         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 612464p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9026
-------------------------------------   ---- 
End-of-path arrival time (ps)           9026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell24   7776   9026  612464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell24         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 612464p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9026
-------------------------------------   ---- 
End-of-path arrival time (ps)           9026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell53   7776   9026  612464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell53         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 612473p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9017
-------------------------------------   ---- 
End-of-path arrival time (ps)           9017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell31   7767   9017  612473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell31         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 612473p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9017
-------------------------------------   ---- 
End-of-path arrival time (ps)           9017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell35   7767   9017  612473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell35         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 612473p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9017
-------------------------------------   ---- 
End-of-path arrival time (ps)           9017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell40   7767   9017  612473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell40         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 613391p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8099
-------------------------------------   ---- 
End-of-path arrival time (ps)           8099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell31   6849   8099  613391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell31         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 613391p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8099
-------------------------------------   ---- 
End-of-path arrival time (ps)           8099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell35   6849   8099  613391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell35         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 613391p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8099
-------------------------------------   ---- 
End-of-path arrival time (ps)           8099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell40   6849   8099  613391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell40         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 613432p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8058
-------------------------------------   ---- 
End-of-path arrival time (ps)           8058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell24   6808   8058  613432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell24         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 613432p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8058
-------------------------------------   ---- 
End-of-path arrival time (ps)           8058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell53   6808   8058  613432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell53         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 613434p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8056
-------------------------------------   ---- 
End-of-path arrival time (ps)           8056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell28   6806   8056  613434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell28         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 613434p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8056
-------------------------------------   ---- 
End-of-path arrival time (ps)           8056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell36   6806   8056  613434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell36         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 613434p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8056
-------------------------------------   ---- 
End-of-path arrival time (ps)           8056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell78   6806   8056  613434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell78         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 614085p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7405
-------------------------------------   ---- 
End-of-path arrival time (ps)           7405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell27   6155   7405  614085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell27         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 614085p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7405
-------------------------------------   ---- 
End-of-path arrival time (ps)           7405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell73   6155   7405  614085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell73         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 614089p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7401
-------------------------------------   ---- 
End-of-path arrival time (ps)           7401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell18   6151   7401  614089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell18         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 614089p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7401
-------------------------------------   ---- 
End-of-path arrival time (ps)           7401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell44   6151   7401  614089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell44         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614103p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7387
-------------------------------------   ---- 
End-of-path arrival time (ps)           7387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell19   6137   7387  614103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell19         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 614103p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7387
-------------------------------------   ---- 
End-of-path arrival time (ps)           7387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell43   6137   7387  614103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell43         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 614103p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7387
-------------------------------------   ---- 
End-of-path arrival time (ps)           7387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell60   6137   7387  614103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell60         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 614103p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7387
-------------------------------------   ---- 
End-of-path arrival time (ps)           7387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell61   6137   7387  614103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell61         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 614317p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7173
-------------------------------------   ---- 
End-of-path arrival time (ps)           7173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell33   5923   7173  614317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell33         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 614317p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7173
-------------------------------------   ---- 
End-of-path arrival time (ps)           7173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell37   5923   7173  614317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell37         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 614362p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7128
-------------------------------------   ---- 
End-of-path arrival time (ps)           7128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell24   5878   7128  614362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell24         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 614362p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7128
-------------------------------------   ---- 
End-of-path arrival time (ps)           7128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell53   5878   7128  614362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell53         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 614389p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7101
-------------------------------------   ---- 
End-of-path arrival time (ps)           7101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell28   5851   7101  614389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell28         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 614389p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7101
-------------------------------------   ---- 
End-of-path arrival time (ps)           7101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell36   5851   7101  614389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell36         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 614389p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7101
-------------------------------------   ---- 
End-of-path arrival time (ps)           7101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell78   5851   7101  614389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell78         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 614407p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7083
-------------------------------------   ---- 
End-of-path arrival time (ps)           7083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell31   5833   7083  614407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell31         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 614407p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7083
-------------------------------------   ---- 
End-of-path arrival time (ps)           7083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell35   5833   7083  614407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell35         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 614407p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7083
-------------------------------------   ---- 
End-of-path arrival time (ps)           7083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell40   5833   7083  614407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell40         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 614417p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7073
-------------------------------------   ---- 
End-of-path arrival time (ps)           7073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell31   5823   7073  614417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell31         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 614417p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7073
-------------------------------------   ---- 
End-of-path arrival time (ps)           7073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell35   5823   7073  614417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell35         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 614417p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7073
-------------------------------------   ---- 
End-of-path arrival time (ps)           7073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell40   5823   7073  614417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell40         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 614456p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7034
-------------------------------------   ---- 
End-of-path arrival time (ps)           7034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell27   5784   7034  614456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell27         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 614456p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7034
-------------------------------------   ---- 
End-of-path arrival time (ps)           7034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell73   5784   7034  614456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell73         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 614458p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7032
-------------------------------------   ---- 
End-of-path arrival time (ps)           7032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell18   5782   7032  614458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell18         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 614458p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7032
-------------------------------------   ---- 
End-of-path arrival time (ps)           7032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell44   5782   7032  614458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell44         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 614921p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6569
-------------------------------------   ---- 
End-of-path arrival time (ps)           6569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  591965  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell15   4629   6569  614921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 615135p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6355
-------------------------------------   ---- 
End-of-path arrival time (ps)           6355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell19   5105   6355  615135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell19         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 615135p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6355
-------------------------------------   ---- 
End-of-path arrival time (ps)           6355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell43   5105   6355  615135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell43         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 615135p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6355
-------------------------------------   ---- 
End-of-path arrival time (ps)           6355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell60   5105   6355  615135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell60         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 615135p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6355
-------------------------------------   ---- 
End-of-path arrival time (ps)           6355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell61   5105   6355  615135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell61         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 615137p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6353
-------------------------------------   ---- 
End-of-path arrival time (ps)           6353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell33   5103   6353  615137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell33         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 615137p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6353
-------------------------------------   ---- 
End-of-path arrival time (ps)           6353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell37   5103   6353  615137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell37         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 615335p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6155
-------------------------------------   ---- 
End-of-path arrival time (ps)           6155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  590458  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell13   4215   6155  615335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 615336p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7564
-------------------------------------   ---- 
End-of-path arrival time (ps)           7564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  615336  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     6354   7564  615336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 615392p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6098
-------------------------------------   ---- 
End-of-path arrival time (ps)           6098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell31   4848   6098  615392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell31         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 615392p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6098
-------------------------------------   ---- 
End-of-path arrival time (ps)           6098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell35   4848   6098  615392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell35         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 615392p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6098
-------------------------------------   ---- 
End-of-path arrival time (ps)           6098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell40   4848   6098  615392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell40         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 615400p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6090
-------------------------------------   ---- 
End-of-path arrival time (ps)           6090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell28   4840   6090  615400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell28         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 615400p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6090
-------------------------------------   ---- 
End-of-path arrival time (ps)           6090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell36   4840   6090  615400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell36         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 615400p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6090
-------------------------------------   ---- 
End-of-path arrival time (ps)           6090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell78   4840   6090  615400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell78         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 615491p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5999
-------------------------------------   ---- 
End-of-path arrival time (ps)           5999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell33   4749   5999  615491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell33         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 615491p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5999
-------------------------------------   ---- 
End-of-path arrival time (ps)           5999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell37   4749   5999  615491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell37         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 615500p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5990
-------------------------------------   ---- 
End-of-path arrival time (ps)           5990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell27   4740   5990  615500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell27         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 615500p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5990
-------------------------------------   ---- 
End-of-path arrival time (ps)           5990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell73   4740   5990  615500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell73         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 615502p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5988
-------------------------------------   ---- 
End-of-path arrival time (ps)           5988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell18   4738   5988  615502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell18         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 615502p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5988
-------------------------------------   ---- 
End-of-path arrival time (ps)           5988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell44   4738   5988  615502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell44         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 615525p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5965
-------------------------------------   ---- 
End-of-path arrival time (ps)           5965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell19   4715   5965  615525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell19         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 615525p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5965
-------------------------------------   ---- 
End-of-path arrival time (ps)           5965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell43   4715   5965  615525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell43         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 615525p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5965
-------------------------------------   ---- 
End-of-path arrival time (ps)           5965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell60   4715   5965  615525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell60         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 615525p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5965
-------------------------------------   ---- 
End-of-path arrival time (ps)           5965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell61   4715   5965  615525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell61         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 615539p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell31   4701   5951  615539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_13\/clock_0         macrocell31         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 615539p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell35   4701   5951  615539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_17\/clock_0         macrocell35         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 615539p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell40   4701   5951  615539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_22\/clock_0         macrocell40         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 615633p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5857
-------------------------------------   ---- 
End-of-path arrival time (ps)           5857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell24   4607   5857  615633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell24         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 615633p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5857
-------------------------------------   ---- 
End-of-path arrival time (ps)           5857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell12   1250   1250  591418  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell53   4607   5857  615633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell53         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 615771p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5719
-------------------------------------   ---- 
End-of-path arrival time (ps)           5719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell27   4469   5719  615771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell27         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 615771p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5719
-------------------------------------   ---- 
End-of-path arrival time (ps)           5719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell73   4469   5719  615771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell73         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 615782p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5708
-------------------------------------   ---- 
End-of-path arrival time (ps)           5708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell33   4458   5708  615782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell33         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 615782p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5708
-------------------------------------   ---- 
End-of-path arrival time (ps)           5708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell37   4458   5708  615782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell37         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 615929p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5561
-------------------------------------   ---- 
End-of-path arrival time (ps)           5561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  591522  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell12   3621   5561  615929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_5\/clock_0           macrocell12         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 616177p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell33   4063   5313  616177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell33         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 616177p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell37   4063   5313  616177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell37         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 616179p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5311
-------------------------------------   ---- 
End-of-path arrival time (ps)           5311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell18   4061   5311  616179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell18         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 616179p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5311
-------------------------------------   ---- 
End-of-path arrival time (ps)           5311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell14   1250   1250  588603  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell44   4061   5311  616179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell44         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 616193p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5297
-------------------------------------   ---- 
End-of-path arrival time (ps)           5297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell19   4047   5297  616193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell19         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 616193p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5297
-------------------------------------   ---- 
End-of-path arrival time (ps)           5297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell43   4047   5297  616193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell43         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 616193p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5297
-------------------------------------   ---- 
End-of-path arrival time (ps)           5297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell60   4047   5297  616193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell60         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 616193p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5297
-------------------------------------   ---- 
End-of-path arrival time (ps)           5297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell61   4047   5297  616193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell61         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 616194p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5296
-------------------------------------   ---- 
End-of-path arrival time (ps)           5296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell27   4046   5296  616194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell27         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 616194p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5296
-------------------------------------   ---- 
End-of-path arrival time (ps)           5296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell13   1250   1250  590010  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell73   4046   5296  616194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell73         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 616194p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5296
-------------------------------------   ---- 
End-of-path arrival time (ps)           5296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell28   4046   5296  616194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_10\/clock_0         macrocell28         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 616194p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5296
-------------------------------------   ---- 
End-of-path arrival time (ps)           5296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell36   4046   5296  616194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_18\/clock_0         macrocell36         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 616194p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5296
-------------------------------------   ---- 
End-of-path arrival time (ps)           5296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell78   4046   5296  616194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_60\/clock_0         macrocell78         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 616195p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5295
-------------------------------------   ---- 
End-of-path arrival time (ps)           5295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell24   4045   5295  616195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_6\/clock_0          macrocell24         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 616195p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5295
-------------------------------------   ---- 
End-of-path arrival time (ps)           5295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/clock_0           macrocell15         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell15   1250   1250  591565  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell53   4045   5295  616195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_35\/clock_0         macrocell53         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 616315p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5175
-------------------------------------   ---- 
End-of-path arrival time (ps)           5175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell18   3925   5175  616315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell18         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 616315p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5175
-------------------------------------   ---- 
End-of-path arrival time (ps)           5175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell44   3925   5175  616315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell44         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 616319p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell19   3921   5171  616319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell19         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 616319p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell43   3921   5171  616319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell43         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 616319p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell60   3921   5171  616319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell60         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 616319p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell17   1250   1250  589321  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell61   3921   5171  616319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell61         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 617057p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell19   3183   4433  617057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_1\/clock_0          macrocell19         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 617057p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell43   3183   4433  617057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_25\/clock_0         macrocell43         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 617057p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell60   3183   4433  617057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_42\/clock_0         macrocell60         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 617057p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell61   3183   4433  617057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_43\/clock_0         macrocell61         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 617060p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell33   3180   4430  617060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_15\/clock_0         macrocell33         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 617060p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell37   3180   4430  617060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_19\/clock_0         macrocell37         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 617060p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell18   3180   4430  617060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_0\/clock_0          macrocell18         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 617060p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell44   3180   4430  617060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_26\/clock_0         macrocell44         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 617063p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell27   3177   4427  617063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_9\/clock_0          macrocell27         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 617063p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell16   1250   1250  590038  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell73   3177   4427  617063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_one_hot_55\/clock_0         macrocell73         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 617231p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  592176  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell14   2319   4259  617231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_3\/clock_0           macrocell14         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 617240p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  592350  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell16   2310   4250  617240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_1\/clock_0           macrocell16         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 617252p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4238
-------------------------------------   ---- 
End-of-path arrival time (ps)           4238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/clock               count7cell          0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  592361  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell17   2298   4238  617252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:AMuxHw_2_Decoder_old_id_0\/clock_0           macrocell17         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \Joystick_ADC:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \Joystick_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 617298p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5602
-------------------------------------   ---- 
End-of-path arrival time (ps)           5602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  615336  RISE       1
\Joystick_ADC:bSAR_SEQ:EOCSts\/clk_en      statuscell1    4392   5602  617298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:EOCSts\/clock                       statuscell1         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:nrq_reg\/q
Path End       : Net_207/main_1
Capture Clock  : Net_207/clock_0
Path slack     : 617941p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -3510
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:nrq_reg\/clock_0                    macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:nrq_reg\/q  macrocell84   1250   1250  617941  RISE       1
Net_207/main_1                     macrocell82   2299   3549  617941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_207/clock_0                                            macrocell82         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_207/clk_en
Capture Clock  : Net_207/clock_0
Path slack     : 618187p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4713
-------------------------------------   ---- 
End-of-path arrival time (ps)           4713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  615336  RISE       1
Net_207/clk_en                             macrocell82    3503   4713  618187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_207/clock_0                                            macrocell82         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Joystick_ADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \Joystick_ADC:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \Joystick_ADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 618187p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                -2100
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4713
-------------------------------------   ---- 
End-of-path arrival time (ps)           4713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\Joystick_ADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  615336  RISE       1
\Joystick_ADC:bSAR_SEQ:nrq_reg\/clk_en     macrocell84    3503   4713  618187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:nrq_reg\/clock_0                    macrocell84         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_207/q
Path End       : \Joystick_ADC:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \Joystick_ADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 619067p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (Joystick_ADC_IntClock:R#1 vs. Joystick_ADC_IntClock:R#2)   625000
- Setup time                                                                 -500
------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                             624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5433
-------------------------------------   ---- 
End-of-path arrival time (ps)           5433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_207/clock_0                                            macrocell82         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
Net_207/q                                macrocell82   1250   1250  619067  RISE       1
\Joystick_ADC:bSAR_SEQ:EOCSts\/status_0  statuscell1   4183   5433  619067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Joystick_ADC:bSAR_SEQ:EOCSts\/clock                       statuscell1         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064444p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13529
-------------------------------------   ----- 
End-of-path arrival time (ps)           13529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q            macrocell96   1250   1250  1064444  RISE       1
\UART_LOG:BUART:rx_counter_load\/main_3  macrocell8    5317   6567  1064444  RISE       1
\UART_LOG:BUART:rx_counter_load\/q       macrocell8    3350   9917  1064444  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/load   count7cell    3612  13529  1064444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065470p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11673
-------------------------------------   ----- 
End-of-path arrival time (ps)           11673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell89         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q                      macrocell89     1250   1250  1065470  RISE       1
\UART_LOG:BUART:counter_load_not\/main_1           macrocell5      4784   6034  1065470  RISE       1
\UART_LOG:BUART:counter_load_not\/q                macrocell5      3350   9384  1065470  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2289  11673  1065470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_LOG:BUART:sTX:TxSts\/clock
Path slack     : 1069260p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13573
-------------------------------------   ----- 
End-of-path arrival time (ps)           13573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  1069260  RISE       1
\UART_LOG:BUART:tx_status_0\/main_3                 macrocell6      4319   7899  1069260  RISE       1
\UART_LOG:BUART:tx_status_0\/q                      macrocell6      3350  11249  1069260  RISE       1
\UART_LOG:BUART:sTX:TxSts\/status_0                 statusicell1    2324  13573  1069260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_LOG:BUART:sRX:RxSts\/clock
Path slack     : 1070734p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12099
-------------------------------------   ----- 
End-of-path arrival time (ps)           12099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1070734  RISE       1
\UART_LOG:BUART:rx_status_4\/main_1                 macrocell10     2843   6423  1070734  RISE       1
\UART_LOG:BUART:rx_status_4\/q                      macrocell10     3350   9773  1070734  RISE       1
\UART_LOG:BUART:sRX:RxSts\/status_4                 statusicell2    2327  12099  1070734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071192p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6131
-------------------------------------   ---- 
End-of-path arrival time (ps)           6131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell92         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q         macrocell92     1250   1250  1066842  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   4881   6131  1071192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1072117p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7706
-------------------------------------   ---- 
End-of-path arrival time (ps)           7706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell96   1250   1250  1064444  RISE       1
\UART_LOG:BUART:rx_state_0\/main_5  macrocell93   6456   7706  1072117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1072117p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7706
-------------------------------------   ---- 
End-of-path arrival time (ps)           7706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q         macrocell96   1250   1250  1064444  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_4  macrocell94   6456   7706  1072117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1072117p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7706
-------------------------------------   ---- 
End-of-path arrival time (ps)           7706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell96   1250   1250  1064444  RISE       1
\UART_LOG:BUART:rx_state_3\/main_4  macrocell95   6456   7706  1072117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_5
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1072117p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7706
-------------------------------------   ---- 
End-of-path arrival time (ps)           7706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q        macrocell96    1250   1250  1064444  RISE       1
\UART_LOG:BUART:rx_status_3\/main_5  macrocell101   6456   7706  1072117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_10
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1072382p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7442
-------------------------------------   ---- 
End-of-path arrival time (ps)           7442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell100        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell100   1250   1250  1068434  RISE       1
\UART_LOG:BUART:rx_state_0\/main_10  macrocell93    6192   7442  1072382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_7
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1072382p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7442
-------------------------------------   ---- 
End-of-path arrival time (ps)           7442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell100        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell100   1250   1250  1068434  RISE       1
\UART_LOG:BUART:rx_status_3\/main_7  macrocell101   6192   7442  1072382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072613p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4710
-------------------------------------   ---- 
End-of-path arrival time (ps)           4710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1068518  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   4520   4710  1072613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072780p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4543
-------------------------------------   ---- 
End-of-path arrival time (ps)           4543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q                macrocell88     1250   1250  1065778  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   3293   4543  1072780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1072898p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6925
-------------------------------------   ---- 
End-of-path arrival time (ps)           6925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell95   1250   1250  1064600  RISE       1
\UART_LOG:BUART:rx_state_2\/main_4  macrocell96   5675   6925  1072898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072898p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6925
-------------------------------------   ---- 
End-of-path arrival time (ps)           6925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q               macrocell95   1250   1250  1064600  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_2  macrocell98   5675   6925  1072898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell98         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072972p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell89         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q                macrocell89     1250   1250  1065470  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   3101   4351  1072972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_LOG:BUART:txn\/main_3
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1073163p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   4370   4370  1073163  RISE       1
\UART_LOG:BUART:txn\/main_3                macrocell87     2290   6660  1073163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell87         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1073228p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6596
-------------------------------------   ---- 
End-of-path arrival time (ps)           6596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell89         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell89   1250   1250  1065470  RISE       1
\UART_LOG:BUART:tx_state_2\/main_1  macrocell90   5346   6596  1073228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell90         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1073228p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6596
-------------------------------------   ---- 
End-of-path arrival time (ps)           6596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q      macrocell89   1250   1250  1065470  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_1  macrocell91   5346   6596  1073228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073257p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q                macrocell93     1250   1250  1065396  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   2816   4066  1073257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073543p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell97         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q          macrocell97     1250   1250  1073543  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   2531   3781  1073543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1073676p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6148
-------------------------------------   ---- 
End-of-path arrival time (ps)           6148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell92         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell92   1250   1250  1066842  RISE       1
\UART_LOG:BUART:rx_state_0\/main_1    macrocell93   4898   6148  1073676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1073676p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6148
-------------------------------------   ---- 
End-of-path arrival time (ps)           6148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell92         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell92   1250   1250  1066842  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_0  macrocell94   4898   6148  1073676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1073676p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6148
-------------------------------------   ---- 
End-of-path arrival time (ps)           6148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell92         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell92   1250   1250  1066842  RISE       1
\UART_LOG:BUART:rx_state_3\/main_0    macrocell95   4898   6148  1073676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_1
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1073676p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6148
-------------------------------------   ---- 
End-of-path arrival time (ps)           6148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell92         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell92    1250   1250  1066842  RISE       1
\UART_LOG:BUART:rx_status_3\/main_1   macrocell101   4898   6148  1073676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1073879p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5945
-------------------------------------   ---- 
End-of-path arrival time (ps)           5945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell91   1250   1250  1073879  RISE       1
\UART_LOG:BUART:tx_state_0\/main_5  macrocell89   4695   5945  1073879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_1\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1073890p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1068518  RISE       1
\UART_LOG:BUART:tx_state_1\/main_2               macrocell88     5744   5934  1073890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_0\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1073909p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5915
-------------------------------------   ---- 
End-of-path arrival time (ps)           5915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1068518  RISE       1
\UART_LOG:BUART:tx_state_0\/main_2               macrocell89     5725   5915  1073909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:tx_state_0\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1073928p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5895
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  1069260  RISE       1
\UART_LOG:BUART:tx_state_0\/main_3                  macrocell89     2315   5895  1073928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:pollcount_1\/main_4
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1073975p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5849
-------------------------------------   ---- 
End-of-path arrival time (ps)           5849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell100        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell100   1250   1250  1068434  RISE       1
\UART_LOG:BUART:pollcount_1\/main_4  macrocell99    4599   5849  1073975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell99         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:pollcount_0\/main_3
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1073975p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5849
-------------------------------------   ---- 
End-of-path arrival time (ps)           5849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell100        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell100   1250   1250  1068434  RISE       1
\UART_LOG:BUART:pollcount_0\/main_3  macrocell100   4599   5849  1073975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell100        0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1074086p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell88   1250   1250  1065778  RISE       1
\UART_LOG:BUART:tx_state_2\/main_0  macrocell90   4487   5737  1074086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell90         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1074086p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q      macrocell88   1250   1250  1065778  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_0  macrocell91   4487   5737  1074086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:txn\/main_6
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1074437p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5386
-------------------------------------   ---- 
End-of-path arrival time (ps)           5386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q  macrocell91   1250   1250  1073879  RISE       1
\UART_LOG:BUART:txn\/main_6   macrocell87   4136   5386  1074437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell87         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1074437p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5386
-------------------------------------   ---- 
End-of-path arrival time (ps)           5386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell91   1250   1250  1073879  RISE       1
\UART_LOG:BUART:tx_state_1\/main_5  macrocell88   4136   5386  1074437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_2\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1074589p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5234
-------------------------------------   ---- 
End-of-path arrival time (ps)           5234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074589  RISE       1
\UART_LOG:BUART:rx_state_2\/main_6         macrocell96   3294   5234  1074589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1074740p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell92         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell92   1250   1250  1066842  RISE       1
\UART_LOG:BUART:rx_state_2\/main_1    macrocell96   3833   5083  1074740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074740p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell92         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q        macrocell92   1250   1250  1066842  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_0  macrocell98   3833   5083  1074740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell98         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_2\/main_8
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1074750p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5073
-------------------------------------   ---- 
End-of-path arrival time (ps)           5073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074750  RISE       1
\UART_LOG:BUART:rx_state_2\/main_8         macrocell96   3133   5073  1074750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_2\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1074752p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5071
-------------------------------------   ---- 
End-of-path arrival time (ps)           5071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074752  RISE       1
\UART_LOG:BUART:rx_state_2\/main_7         macrocell96   3131   5071  1074752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:txn\/main_4
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1074895p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4928
-------------------------------------   ---- 
End-of-path arrival time (ps)           4928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell90         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q  macrocell90   1250   1250  1067655  RISE       1
\UART_LOG:BUART:txn\/main_4    macrocell87   3678   4928  1074895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell87         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1074895p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4928
-------------------------------------   ---- 
End-of-path arrival time (ps)           4928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell90         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell90   1250   1250  1067655  RISE       1
\UART_LOG:BUART:tx_state_1\/main_3  macrocell88   3678   4928  1074895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1074914p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell90         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell90   1250   1250  1067655  RISE       1
\UART_LOG:BUART:tx_state_0\/main_4  macrocell89   3659   4909  1074914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1074981p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell96   1250   1250  1064444  RISE       1
\UART_LOG:BUART:rx_state_2\/main_5  macrocell96   3593   4843  1074981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074981p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q               macrocell96   1250   1250  1064444  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_3  macrocell98   3593   4843  1074981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell98         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075107p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell93   1250   1250  1065396  RISE       1
\UART_LOG:BUART:rx_state_2\/main_2  macrocell96   3466   4716  1075107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075107p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q               macrocell93   1250   1250  1065396  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_1  macrocell98   3466   4716  1075107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell98         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075129p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell97         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell97   1250   1250  1073543  RISE       1
\UART_LOG:BUART:rx_state_2\/main_3   macrocell96   3445   4695  1075129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:txn\/main_1
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1075180p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q  macrocell88   1250   1250  1065778  RISE       1
\UART_LOG:BUART:txn\/main_1    macrocell87   3394   4644  1075180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell87         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075180p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell88   1250   1250  1065778  RISE       1
\UART_LOG:BUART:tx_state_1\/main_0  macrocell88   3394   4644  1075180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075184p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell88   1250   1250  1065778  RISE       1
\UART_LOG:BUART:tx_state_0\/main_0  macrocell89   3389   4639  1075184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_0\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075342p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074589  RISE       1
\UART_LOG:BUART:rx_state_0\/main_6         macrocell93   2542   4482  1075342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075342p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074589  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_5       macrocell94   2542   4482  1075342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_3\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075342p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074589  RISE       1
\UART_LOG:BUART:rx_state_3\/main_5         macrocell95   2542   4482  1075342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075486p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell89         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell89   1250   1250  1065470  RISE       1
\UART_LOG:BUART:tx_state_0\/main_1  macrocell89   3088   4338  1075486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_0\/main_8
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075627p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074750  RISE       1
\UART_LOG:BUART:rx_state_0\/main_8         macrocell93   2256   4196  1075627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075627p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074750  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_7       macrocell94   2256   4196  1075627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_3\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075627p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074750  RISE       1
\UART_LOG:BUART:rx_state_3\/main_7         macrocell95   2256   4196  1075627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_0\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075629p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074752  RISE       1
\UART_LOG:BUART:rx_state_0\/main_7         macrocell93   2254   4194  1075629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075629p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074752  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_6       macrocell94   2254   4194  1075629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_3\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075629p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074752  RISE       1
\UART_LOG:BUART:rx_state_3\/main_6         macrocell95   2254   4194  1075629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075632p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075632  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_2   macrocell97   2251   4191  1075632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075635p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075635  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_1   macrocell97   2248   4188  1075635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:pollcount_1\/main_2
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1075635p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075635  RISE       1
\UART_LOG:BUART:pollcount_1\/main_2        macrocell99   2248   4188  1075635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell99         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:pollcount_0\/main_2
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1075635p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1075635  RISE       1
\UART_LOG:BUART:pollcount_0\/main_2        macrocell100   2248   4188  1075635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell100        0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075637p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075637  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_0   macrocell97   2246   4186  1075637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell97         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:pollcount_1\/main_1
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1075637p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075637  RISE       1
\UART_LOG:BUART:pollcount_1\/main_1        macrocell99   2246   4186  1075637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell99         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:pollcount_0\/main_1
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1075637p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1075637  RISE       1
\UART_LOG:BUART:pollcount_0\/main_1        macrocell100   2246   4186  1075637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell100        0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:txn\/main_2
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1075640p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell89         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q  macrocell89   1250   1250  1065470  RISE       1
\UART_LOG:BUART:txn\/main_2    macrocell87   2933   4183  1075640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell87         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075640p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4183
-------------------------------------   ---- 
End-of-path arrival time (ps)           4183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell89         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell89   1250   1250  1065470  RISE       1
\UART_LOG:BUART:tx_state_1\/main_1  macrocell88   2933   4183  1075640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075766p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell93   1250   1250  1065396  RISE       1
\UART_LOG:BUART:rx_state_0\/main_2  macrocell93   2807   4057  1075766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075766p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q         macrocell93   1250   1250  1065396  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_1  macrocell94   2807   4057  1075766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075766p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell93   1250   1250  1065396  RISE       1
\UART_LOG:BUART:rx_state_3\/main_1  macrocell95   2807   4057  1075766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_2
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075766p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q        macrocell93    1250   1250  1065396  RISE       1
\UART_LOG:BUART:rx_status_3\/main_2  macrocell101   2807   4057  1075766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_9
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075861p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3963
-------------------------------------   ---- 
End-of-path arrival time (ps)           3963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell99         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q      macrocell99   1250   1250  1070324  RISE       1
\UART_LOG:BUART:rx_state_0\/main_9  macrocell93   2713   3963  1075861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_6
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075861p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3963
-------------------------------------   ---- 
End-of-path arrival time (ps)           3963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell99         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q       macrocell99    1250   1250  1070324  RISE       1
\UART_LOG:BUART:rx_status_3\/main_6  macrocell101   2713   3963  1075861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:pollcount_1\/main_3
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1075865p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3959
-------------------------------------   ---- 
End-of-path arrival time (ps)           3959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell99         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q       macrocell99   1250   1250  1070324  RISE       1
\UART_LOG:BUART:pollcount_1\/main_3  macrocell99   2709   3959  1075865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell99         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075982p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell90         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell90   1250   1250  1067655  RISE       1
\UART_LOG:BUART:tx_state_2\/main_3  macrocell90   2591   3841  1075982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell90         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1075982p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell90         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q      macrocell90   1250   1250  1067655  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_3  macrocell91   2591   3841  1075982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1076047p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell97         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell97   1250   1250  1073543  RISE       1
\UART_LOG:BUART:rx_state_0\/main_3   macrocell93   2526   3776  1076047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1076047p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell97         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q   macrocell97   1250   1250  1073543  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_2  macrocell94   2526   3776  1076047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1076047p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell97         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell97   1250   1250  1073543  RISE       1
\UART_LOG:BUART:rx_state_3\/main_2   macrocell95   2526   3776  1076047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_3
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1076047p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell97         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell97    1250   1250  1073543  RISE       1
\UART_LOG:BUART:rx_status_3\/main_3  macrocell101   2526   3776  1076047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:txn\/main_5
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1076230p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3594
-------------------------------------   ---- 
End-of-path arrival time (ps)           3594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  1076230  RISE       1
\UART_LOG:BUART:txn\/main_5                      macrocell87     3404   3594  1076230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell87         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:tx_state_1\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1076230p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3594
-------------------------------------   ---- 
End-of-path arrival time (ps)           3594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  1076230  RISE       1
\UART_LOG:BUART:tx_state_1\/main_4               macrocell88     3404   3594  1076230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_last\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_9
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1076270p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_last\/clock_0                           macrocell102        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_last\/q          macrocell102   1250   1250  1076270  RISE       1
\UART_LOG:BUART:rx_state_2\/main_9  macrocell96    2303   3553  1076270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1076280p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell91   1250   1250  1073879  RISE       1
\UART_LOG:BUART:tx_state_2\/main_5  macrocell90   2293   3543  1076280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell90         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:txn\/q
Path End       : \UART_LOG:BUART:txn\/main_0
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1076286p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell87         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:txn\/q       macrocell87   1250   1250  1076286  RISE       1
\UART_LOG:BUART:txn\/main_0  macrocell87   2287   3537  1076286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell87         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1076346p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3477
-------------------------------------   ---- 
End-of-path arrival time (ps)           3477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell95   1250   1250  1064600  RISE       1
\UART_LOG:BUART:rx_state_0\/main_4  macrocell93   2227   3477  1076346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1076346p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3477
-------------------------------------   ---- 
End-of-path arrival time (ps)           3477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q         macrocell95   1250   1250  1064600  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_3  macrocell94   2227   3477  1076346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1076346p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3477
-------------------------------------   ---- 
End-of-path arrival time (ps)           3477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell95   1250   1250  1064600  RISE       1
\UART_LOG:BUART:rx_state_3\/main_3  macrocell95   2227   3477  1076346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_4
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1076346p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3477
-------------------------------------   ---- 
End-of-path arrival time (ps)           3477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q        macrocell95    1250   1250  1064600  RISE       1
\UART_LOG:BUART:rx_status_3\/main_4  macrocell101   2227   3477  1076346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_load_fifo\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076408p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3796
-------------------------------------   ---- 
End-of-path arrival time (ps)           3796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell94         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_load_fifo\/q            macrocell94     1250   1250  1072580  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   2546   3796  1076408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_2\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1076826p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2997
-------------------------------------   ---- 
End-of-path arrival time (ps)           2997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1068518  RISE       1
\UART_LOG:BUART:tx_state_2\/main_2               macrocell90     2807   2997  1076826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell90         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1076826p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2997
-------------------------------------   ---- 
End-of-path arrival time (ps)           2997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1068518  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_2                macrocell91     2807   2997  1076826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:tx_state_2\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1076991p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2832
-------------------------------------   ---- 
End-of-path arrival time (ps)           2832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  1076230  RISE       1
\UART_LOG:BUART:tx_state_2\/main_4               macrocell90     2642   2832  1076991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell90         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_status_3\/q
Path End       : \UART_LOG:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_LOG:BUART:sRX:RxSts\/clock
Path slack     : 1078715p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4118
-------------------------------------   ---- 
End-of-path arrival time (ps)           4118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell101        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_status_3\/q       macrocell101   1250   1250  1078715  RISE       1
\UART_LOG:BUART:sRX:RxSts\/status_3  statusicell2   2868   4118  1078715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 83322687p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   83333333
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                     83327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4586
-------------------------------------   ---- 
End-of-path arrival time (ps)           4586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  83322687  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2296   4586  83322687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 83323436p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   83333333
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                     83327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/clock_0              macrocell85         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\RGB_PWM_green:PWMUDB:runmode_enable\/q        macrocell85     1250   1250  83323436  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2587   3837  83323436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_481/main_1
Capture Clock  : Net_481/clock_0
Path slack     : 83324981p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   83333333
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  83324981  RISE       1
Net_481/main_1                                macrocell86     2332   4842  83324981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_481/clock_0                                            macrocell86         0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:runmode_enable\/q
Path End       : Net_481/main_0
Capture Clock  : Net_481/clock_0
Path slack     : 83325994p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   83333333
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/clock_0              macrocell85         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RGB_PWM_green:PWMUDB:runmode_enable\/q  macrocell85   1250   1250  83323436  RISE       1
Net_481/main_0                           macrocell86   2579   3829  83325994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_481/clock_0                                            macrocell86         0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \RGB_PWM_green:PWMUDB:runmode_enable\/main_0
Capture Clock  : \RGB_PWM_green:PWMUDB:runmode_enable\/clock_0
Path slack     : 83326264p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   83333333
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                     83329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\/clock               controlcell2        0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  83326264  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/main_0      macrocell85    2349   3559  83326264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/clock_0              macrocell85         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

