"C:/Users/Duncan/git/ForthCPU/impl1/test/blinkTest.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/constants.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/impl1/source/mcu.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/instructionTestSetup.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/bootROM/source/rom.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/bootROM/source/rom.v=work,"
"C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/busController/source/busController.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/debugPort/source/debugSequencer.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/memoryMapper/source/memoryMapper.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v=work,"
"C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v=work,"
"C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/UART/source/receiver.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/UART/source/UART.v=work,System Verilog"
"C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v=work,"
"C:/Users/Duncan/git/ForthCPU/testSetup.v=work,System Verilog"
