<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6700/ip/hpm_adc12_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('hpm__adc12__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_adc12_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="hpm__adc12__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_ADC12_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_ADC12_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="foldopen" id="foldopen00012" data-start="{" data-end="};">
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="structADC12__Type.html">   12</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="structADC12__Type.html#ab00eeb04ffa18731119556849fdfab67">   13</a></span>    __RW uint32_t CONFIG[12];                  <span class="comment">/* 0x0 - 0x2C:  */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="structADC12__Type.html#a75aee798818913b80b7ad7ea71950a87">   14</a></span>    __RW uint32_t <a class="code hl_variable" href="structADC12__Type.html#a75aee798818913b80b7ad7ea71950a87">TRG_DMA_ADDR</a>;                <span class="comment">/* 0x30:  */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="structADC12__Type.html#a6d045e569db80abc7f0c5c76f4feece1">   15</a></span>    __RW uint32_t <a class="code hl_variable" href="structADC12__Type.html#a6d045e569db80abc7f0c5c76f4feece1">TRG_SW_STA</a>;                  <span class="comment">/* 0x34:  */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="structADC12__Type.html#aa267937f951a914a6bee6c601c916c91">   16</a></span>    __R  uint8_t  RESERVED0[968];              <span class="comment">/* 0x38 - 0x3FF: Reserved */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="structADC12__Type.html#a25fdd6207f7a1c593b521431114a1134">   17</a></span>    __R  uint32_t BUS_RESULT[19];              <span class="comment">/* 0x400 - 0x448:  */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="structADC12__Type.html#ae761910d2bf48db7d402039cfad7f4e5">   18</a></span>    __R  uint8_t  RESERVED1[180];              <span class="comment">/* 0x44C - 0x4FF: Reserved */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="structADC12__Type.html#aafc384ff3fa97ba8856c4197bd926433">   19</a></span>    __RW uint32_t <a class="code hl_variable" href="structADC12__Type.html#aafc384ff3fa97ba8856c4197bd926433">BUF_CFG0</a>;                    <span class="comment">/* 0x500:  */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structADC12__Type.html#a23790a9ae972d0f63afb4e463a3455e8">   20</a></span>    __R  uint8_t  RESERVED2[764];              <span class="comment">/* 0x504 - 0x7FF: Reserved */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="structADC12__Type.html#af35548af941294e1130d16cd16d9c60b">   21</a></span>    __RW uint32_t <a class="code hl_variable" href="structADC12__Type.html#af35548af941294e1130d16cd16d9c60b">SEQ_CFG0</a>;                    <span class="comment">/* 0x800:  */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="structADC12__Type.html#a3a2d709691e7753fd6af0d51ad2587e2">   22</a></span>    __RW uint32_t <a class="code hl_variable" href="structADC12__Type.html#a3a2d709691e7753fd6af0d51ad2587e2">SEQ_DMA_ADDR</a>;                <span class="comment">/* 0x804:  */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="structADC12__Type.html#a2ee94ec95d26299888e2c6efea3b8ffb">   23</a></span>    __R  uint32_t <a class="code hl_variable" href="structADC12__Type.html#a2ee94ec95d26299888e2c6efea3b8ffb">SEQ_WR_ADDR</a>;                 <span class="comment">/* 0x808:  */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="structADC12__Type.html#a2b8cd057444cfd1708fb029c634b65b2">   24</a></span>    __RW uint32_t <a class="code hl_variable" href="structADC12__Type.html#a2b8cd057444cfd1708fb029c634b65b2">SEQ_DMA_CFG</a>;                 <span class="comment">/* 0x80C:  */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="structADC12__Type.html#a1a9048d7d88f478be921151348d0a069">   25</a></span>    __RW uint32_t SEQ_QUE[16];                 <span class="comment">/* 0x810 - 0x84C:  */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="structADC12__Type.html#a845fec2d27e8e2d44330259fc9b073fe">   26</a></span>    __R  uint8_t  RESERVED3[944];              <span class="comment">/* 0x850 - 0xBFF: Reserved */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="structADC12__Type.html#af0a6462980d1f4a05c38301449aeabf2">   28</a></span>        __RW uint32_t <a class="code hl_variable" href="structADC12__Type.html#af0a6462980d1f4a05c38301449aeabf2">PRD_CFG</a>;                 <span class="comment">/* 0xC00:  */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="structADC12__Type.html#a26a062d1f5ecf3dffc253a40d89375fb">   29</a></span>        __RW uint32_t <a class="code hl_variable" href="structADC12__Type.html#a26a062d1f5ecf3dffc253a40d89375fb">PRD_THSHD_CFG</a>;           <span class="comment">/* 0xC04:  */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="structADC12__Type.html#a5468f1018a3d191643437a2303f7b703">   30</a></span>        __R  uint32_t <a class="code hl_variable" href="structADC12__Type.html#a5468f1018a3d191643437a2303f7b703">PRD_RESULT</a>;              <span class="comment">/* 0xC08:  */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>        __R  uint8_t  RESERVED0[4];            <span class="comment">/* 0xC0C - 0xC0F: Reserved */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="structADC12__Type.html#abbfdc4b00bda128c00fe6845a8a4b4aa">   32</a></span>    } PRD_CFG[19];</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="structADC12__Type.html#ad0451857481f271bbe4c747f632226b5">   33</a></span>    __R  uint8_t  RESERVED4[720];              <span class="comment">/* 0xD30 - 0xFFF: Reserved */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="structADC12__Type.html#aefc946886469b0d6503ae7d379345340">   34</a></span>    __RW uint32_t SAMPLE_CFG[19];              <span class="comment">/* 0x1000 - 0x1048:  */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="structADC12__Type.html#a094546cc9d47328b0415a1b5c24949ee">   35</a></span>    __R  uint8_t  RESERVED5[184];              <span class="comment">/* 0x104C - 0x1103: Reserved */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="structADC12__Type.html#ae4867d29c1f984586b2d947ef0e9a48e">   36</a></span>    __RW uint32_t <a class="code hl_variable" href="structADC12__Type.html#ae4867d29c1f984586b2d947ef0e9a48e">CONV_CFG1</a>;                   <span class="comment">/* 0x1104:  */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="structADC12__Type.html#a1e9902cef82dc0a2ebc70a0d3b6c0fe3">   37</a></span>    __RW uint32_t <a class="code hl_variable" href="structADC12__Type.html#a1e9902cef82dc0a2ebc70a0d3b6c0fe3">ADC_CFG0</a>;                    <span class="comment">/* 0x1108:  */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="structADC12__Type.html#aaf4e47b099cd85d2ca4cf7feea29a6be">   38</a></span>    __R  uint8_t  RESERVED6[4];                <span class="comment">/* 0x110C - 0x110F: Reserved */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="structADC12__Type.html#a929a55c7136a50e553ff46bfcc9fc047">   39</a></span>    __RW uint32_t <a class="code hl_variable" href="structADC12__Type.html#a929a55c7136a50e553ff46bfcc9fc047">INT_STS</a>;                     <span class="comment">/* 0x1110:  */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="structADC12__Type.html#a215cf17a0f0975e4f2dc487f172fe7e9">   40</a></span>    __RW uint32_t <a class="code hl_variable" href="structADC12__Type.html#a215cf17a0f0975e4f2dc487f172fe7e9">INT_EN</a>;                      <span class="comment">/* 0x1114:  */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="structADC12__Type.html#a12904e11a7a872ab700eb574b093ec2d">   41</a></span>    __R  uint8_t  RESERVED7[232];              <span class="comment">/* 0x1118 - 0x11FF: Reserved */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structADC12__Type.html#a14cc373e9b27658bae84aecf59371b8b">   42</a></span>    __RW uint32_t <a class="code hl_variable" href="structADC12__Type.html#a14cc373e9b27658bae84aecf59371b8b">ANA_CTRL0</a>;                   <span class="comment">/* 0x1200:  */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="structADC12__Type.html#aa8fa77dfff71c5a5dd71f50518684fb9">   43</a></span>    __RW uint32_t <a class="code hl_variable" href="structADC12__Type.html#aa8fa77dfff71c5a5dd71f50518684fb9">ANA_CTRL1</a>;                   <span class="comment">/* 0x1204:  */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="structADC12__Type.html#a895d2ef518354df2b9a98c45bb2b83d5">   44</a></span>    __R  uint8_t  RESERVED8[8];                <span class="comment">/* 0x1208 - 0x120F: Reserved */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structADC12__Type.html#a9b2ae3dd04a6342c69e9619c93556f70">   45</a></span>    __RW uint32_t <a class="code hl_variable" href="structADC12__Type.html#a9b2ae3dd04a6342c69e9619c93556f70">ANA_STATUS</a>;                  <span class="comment">/* 0x1210:  */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>} <a class="code hl_struct" href="structADC12__Type.html">ADC12_Type</a>;</div>
</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">/* Bitfield definition for register array: CONFIG */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">/*</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment"> * TRIG_LEN (WO)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment"> *</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment"> * length for current trigger, can up to 4 conversions for one trigger, from 0 to 3</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"> */</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a1901dbcf360403834f9f051d7f5b29cd">   55</a></span><span class="preprocessor">#define ADC12_CONFIG_TRIG_LEN_MASK (0xC0000000UL)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ae49ab2ca72b95acd1f802df9eb29ba3d">   56</a></span><span class="preprocessor">#define ADC12_CONFIG_TRIG_LEN_SHIFT (30U)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a54a73a95c407d5d1f6db72b47889fe7e">   57</a></span><span class="preprocessor">#define ADC12_CONFIG_TRIG_LEN_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_CONFIG_TRIG_LEN_SHIFT) &amp; ADC12_CONFIG_TRIG_LEN_MASK)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ad295bb5842436ad94b41c2e419166983">   58</a></span><span class="preprocessor">#define ADC12_CONFIG_TRIG_LEN_GET(x) (((uint32_t)(x) &amp; ADC12_CONFIG_TRIG_LEN_MASK) &gt;&gt; ADC12_CONFIG_TRIG_LEN_SHIFT)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">/*</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment"> * INTEN3 (RW)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment"> *</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment"> * interrupt enable for 4th conversion</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment"> */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a4841ba22d33c31fef0996a29d4c51efb">   65</a></span><span class="preprocessor">#define ADC12_CONFIG_INTEN3_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a59ec3def27236897a1c0c8ea787d1e6a">   66</a></span><span class="preprocessor">#define ADC12_CONFIG_INTEN3_SHIFT (29U)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a722e733dc84ebd3918ad26c6a3323c50">   67</a></span><span class="preprocessor">#define ADC12_CONFIG_INTEN3_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_CONFIG_INTEN3_SHIFT) &amp; ADC12_CONFIG_INTEN3_MASK)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ad2ad8ae687fef12e76c238ac96a2ec7e">   68</a></span><span class="preprocessor">#define ADC12_CONFIG_INTEN3_GET(x) (((uint32_t)(x) &amp; ADC12_CONFIG_INTEN3_MASK) &gt;&gt; ADC12_CONFIG_INTEN3_SHIFT)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">/*</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"> * CHAN3 (RW)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"> *</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment"> * channel number for 4th conversion</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"> */</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#af5b60cdf13da7ebc33309e069bac6339">   75</a></span><span class="preprocessor">#define ADC12_CONFIG_CHAN3_MASK (0x1F000000UL)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a620faf14860f120e82df287994f5e825">   76</a></span><span class="preprocessor">#define ADC12_CONFIG_CHAN3_SHIFT (24U)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ac279fdc86ca426c2c955c5b0fd9a302c">   77</a></span><span class="preprocessor">#define ADC12_CONFIG_CHAN3_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_CONFIG_CHAN3_SHIFT) &amp; ADC12_CONFIG_CHAN3_MASK)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a21818d5aae95b4ed31f5241515c41e1a">   78</a></span><span class="preprocessor">#define ADC12_CONFIG_CHAN3_GET(x) (((uint32_t)(x) &amp; ADC12_CONFIG_CHAN3_MASK) &gt;&gt; ADC12_CONFIG_CHAN3_SHIFT)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">/*</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"> * INTEN2 (RW)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> *</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"> * interrupt enable for 3rd conversion</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"> */</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a9cdbda1ceac819361b2025897c9da9f6">   85</a></span><span class="preprocessor">#define ADC12_CONFIG_INTEN2_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a336651c551c5a4603cd7a09f36495b67">   86</a></span><span class="preprocessor">#define ADC12_CONFIG_INTEN2_SHIFT (21U)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a630805c9f48bd2f3c12ae11bc12e7bbe">   87</a></span><span class="preprocessor">#define ADC12_CONFIG_INTEN2_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_CONFIG_INTEN2_SHIFT) &amp; ADC12_CONFIG_INTEN2_MASK)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a653a35ba4b7927c97b9db0e68ccda4d8">   88</a></span><span class="preprocessor">#define ADC12_CONFIG_INTEN2_GET(x) (((uint32_t)(x) &amp; ADC12_CONFIG_INTEN2_MASK) &gt;&gt; ADC12_CONFIG_INTEN2_SHIFT)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">/*</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment"> * CHAN2 (RW)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"> *</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"> * channel number for 3rd conversion</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"> */</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a89bba63a0f19f17e570cb032880e2223">   95</a></span><span class="preprocessor">#define ADC12_CONFIG_CHAN2_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ab00c2e93d6c0895c11aa6fd5bccdc98d">   96</a></span><span class="preprocessor">#define ADC12_CONFIG_CHAN2_SHIFT (16U)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a331b513c41a07ac825a9566aac2cc9fb">   97</a></span><span class="preprocessor">#define ADC12_CONFIG_CHAN2_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_CONFIG_CHAN2_SHIFT) &amp; ADC12_CONFIG_CHAN2_MASK)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aac8f9c1a7f2fbc3cec50dedb845707e8">   98</a></span><span class="preprocessor">#define ADC12_CONFIG_CHAN2_GET(x) (((uint32_t)(x) &amp; ADC12_CONFIG_CHAN2_MASK) &gt;&gt; ADC12_CONFIG_CHAN2_SHIFT)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">/*</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"> * INTEN1 (RW)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment"> *</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment"> * interrupt enable for 2nd conversion</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment"> */</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aabeba9398a6058357c0e916c7f2de7b0">  105</a></span><span class="preprocessor">#define ADC12_CONFIG_INTEN1_MASK (0x2000U)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a23d8f2bf145ec51b71a5881c3b5a9128">  106</a></span><span class="preprocessor">#define ADC12_CONFIG_INTEN1_SHIFT (13U)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aca4d96b2cff795ccf4916790093b469a">  107</a></span><span class="preprocessor">#define ADC12_CONFIG_INTEN1_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_CONFIG_INTEN1_SHIFT) &amp; ADC12_CONFIG_INTEN1_MASK)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ac320017c2669192fc9939ac17af9734a">  108</a></span><span class="preprocessor">#define ADC12_CONFIG_INTEN1_GET(x) (((uint32_t)(x) &amp; ADC12_CONFIG_INTEN1_MASK) &gt;&gt; ADC12_CONFIG_INTEN1_SHIFT)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">/*</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"> * CHAN1 (RW)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"> *</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"> * channel number for 2nd conversion</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment"> */</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#abd644dd58fce2c2ac50ad629971f31c0">  115</a></span><span class="preprocessor">#define ADC12_CONFIG_CHAN1_MASK (0x1F00U)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a08ea049a3adb686ece9211341c7718c4">  116</a></span><span class="preprocessor">#define ADC12_CONFIG_CHAN1_SHIFT (8U)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a5de902ce6165c21076c9e0202ec18506">  117</a></span><span class="preprocessor">#define ADC12_CONFIG_CHAN1_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_CONFIG_CHAN1_SHIFT) &amp; ADC12_CONFIG_CHAN1_MASK)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a7c4c1782a4458a3aa8dc79f3912c1456">  118</a></span><span class="preprocessor">#define ADC12_CONFIG_CHAN1_GET(x) (((uint32_t)(x) &amp; ADC12_CONFIG_CHAN1_MASK) &gt;&gt; ADC12_CONFIG_CHAN1_SHIFT)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">/*</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"> * INTEN0 (RW)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment"> *</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"> * interrupt enable for 1st conversion</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"> */</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#abefa08a382e24a1bbe19d7037e0fc6d9">  125</a></span><span class="preprocessor">#define ADC12_CONFIG_INTEN0_MASK (0x20U)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a700c669df502301c74cba886f59c891e">  126</a></span><span class="preprocessor">#define ADC12_CONFIG_INTEN0_SHIFT (5U)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ad6c76f4af36b0bb7e3acaf6fd9230b15">  127</a></span><span class="preprocessor">#define ADC12_CONFIG_INTEN0_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_CONFIG_INTEN0_SHIFT) &amp; ADC12_CONFIG_INTEN0_MASK)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a9a5e90f3c5d4589df4b180d4d7994f4a">  128</a></span><span class="preprocessor">#define ADC12_CONFIG_INTEN0_GET(x) (((uint32_t)(x) &amp; ADC12_CONFIG_INTEN0_MASK) &gt;&gt; ADC12_CONFIG_INTEN0_SHIFT)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">/*</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"> * CHAN0 (RW)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment"> *</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"> * channel number for 1st conversion</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"> */</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ac7bcb980b6ae06841ebe7cc29eea3685">  135</a></span><span class="preprocessor">#define ADC12_CONFIG_CHAN0_MASK (0x1FU)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ab95fcedb30df8926e199947b527b7bb6">  136</a></span><span class="preprocessor">#define ADC12_CONFIG_CHAN0_SHIFT (0U)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ab7c3aefdc6e773062b419f45c937b5a7">  137</a></span><span class="preprocessor">#define ADC12_CONFIG_CHAN0_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_CONFIG_CHAN0_SHIFT) &amp; ADC12_CONFIG_CHAN0_MASK)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aeb4d448b3edf184708ea8caaa14f4e35">  138</a></span><span class="preprocessor">#define ADC12_CONFIG_CHAN0_GET(x) (((uint32_t)(x) &amp; ADC12_CONFIG_CHAN0_MASK) &gt;&gt; ADC12_CONFIG_CHAN0_SHIFT)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">/* Bitfield definition for register: TRG_DMA_ADDR */</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">/*</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"> * TRG_DMA_ADDR (RW)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment"> *</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment"> * buffer start address for trigger queue, 192byte total, 16 bytes for each trigger (4 bytes for each conversion)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> */</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a2be08ae1aa2d7da2510028127c545e85">  146</a></span><span class="preprocessor">#define ADC12_TRG_DMA_ADDR_TRG_DMA_ADDR_MASK (0xFFFFFFFCUL)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aff82f94890f37d92ecc86cbe3f233833">  147</a></span><span class="preprocessor">#define ADC12_TRG_DMA_ADDR_TRG_DMA_ADDR_SHIFT (2U)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a1f33cbd700d880ce88fa615907ff9253">  148</a></span><span class="preprocessor">#define ADC12_TRG_DMA_ADDR_TRG_DMA_ADDR_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_TRG_DMA_ADDR_TRG_DMA_ADDR_SHIFT) &amp; ADC12_TRG_DMA_ADDR_TRG_DMA_ADDR_MASK)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ac4ea8fdcc2d1c108c29fd7f83b2703b5">  149</a></span><span class="preprocessor">#define ADC12_TRG_DMA_ADDR_TRG_DMA_ADDR_GET(x) (((uint32_t)(x) &amp; ADC12_TRG_DMA_ADDR_TRG_DMA_ADDR_MASK) &gt;&gt; ADC12_TRG_DMA_ADDR_TRG_DMA_ADDR_SHIFT)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">/* Bitfield definition for register: TRG_SW_STA */</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">/*</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"> * TRG_SW_STA (RW)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"> *</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"> * SW trigger start bit, HW will clear it after all conversions(up to 4) finished. SW should make sure it&#39;s 0 before set it.</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment"> */</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a0789f210261665e8190064c97555e310">  157</a></span><span class="preprocessor">#define ADC12_TRG_SW_STA_TRG_SW_STA_MASK (0x10U)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a012cca52c1adba3b29b13a5cfc385ab0">  158</a></span><span class="preprocessor">#define ADC12_TRG_SW_STA_TRG_SW_STA_SHIFT (4U)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#af601a8cb443ba99b0a07e726c8130dda">  159</a></span><span class="preprocessor">#define ADC12_TRG_SW_STA_TRG_SW_STA_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_TRG_SW_STA_TRG_SW_STA_SHIFT) &amp; ADC12_TRG_SW_STA_TRG_SW_STA_MASK)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a73bd032a647a37538749eae9abf9947b">  160</a></span><span class="preprocessor">#define ADC12_TRG_SW_STA_TRG_SW_STA_GET(x) (((uint32_t)(x) &amp; ADC12_TRG_SW_STA_TRG_SW_STA_MASK) &gt;&gt; ADC12_TRG_SW_STA_TRG_SW_STA_SHIFT)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">/*</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"> * TRIG_SW_INDEX (RW)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment"> *</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"> * which trigger for the SW trigger</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"> * 0 for trig0a, 1 for trig0b…</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"> * 3 for trig1a, …11 for trig3c</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment"> */</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#af690dface6796c3dd0ed2396152a561f">  169</a></span><span class="preprocessor">#define ADC12_TRG_SW_STA_TRIG_SW_INDEX_MASK (0xFU)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a82553effe9f90846ec4dc86f3f604273">  170</a></span><span class="preprocessor">#define ADC12_TRG_SW_STA_TRIG_SW_INDEX_SHIFT (0U)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#af16e3c3a3a5233341b4f456c227ad5bd">  171</a></span><span class="preprocessor">#define ADC12_TRG_SW_STA_TRIG_SW_INDEX_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_TRG_SW_STA_TRIG_SW_INDEX_SHIFT) &amp; ADC12_TRG_SW_STA_TRIG_SW_INDEX_MASK)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#adc19ff78424ee50ce84ad47594f9e473">  172</a></span><span class="preprocessor">#define ADC12_TRG_SW_STA_TRIG_SW_INDEX_GET(x) (((uint32_t)(x) &amp; ADC12_TRG_SW_STA_TRIG_SW_INDEX_MASK) &gt;&gt; ADC12_TRG_SW_STA_TRIG_SW_INDEX_SHIFT)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">/* Bitfield definition for register array: BUS_RESULT */</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">/*</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"> * VALID (RO)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment"> *</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment"> * set after conversion finished if wait_dis is set, cleared after software read.</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment"> * The first time read with 0 will trigger one new conversion.</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment"> * If SW read other channel when one channel conversion is in progress, it will not trigger new conversion at other channel, and will get old result with valid 0, also with read_cflct interrupt status bit set.</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment"> * the result may not realtime if software read once and wait  long time to read again</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"> */</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a1733fae2806a58d0e01377a8b31c4416">  183</a></span><span class="preprocessor">#define ADC12_BUS_RESULT_VALID_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a381360a61efb9a60f65859598d796c07">  184</a></span><span class="preprocessor">#define ADC12_BUS_RESULT_VALID_SHIFT (16U)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a9ed8c9adb749809841e2dbe6dea9d1ba">  185</a></span><span class="preprocessor">#define ADC12_BUS_RESULT_VALID_GET(x) (((uint32_t)(x) &amp; ADC12_BUS_RESULT_VALID_MASK) &gt;&gt; ADC12_BUS_RESULT_VALID_SHIFT)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">/*</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment"> * CHAN_RESULT (RO)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment"> *</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"> * read this register will trigger one adc conversion.</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"> * If wait_dis bit is set, SW will get the latest conversion result(not current one) with valid bit is 0, SW need polling valid bit till it&#39;s set to get current result</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment"> * If wait_dis bit is 0, SW can get the current conversion result with holding the bus, valid bit is always set at this mode. this is not recommended if channel sample time is too long</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"> */</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a2ac7343f6468af994bc0169120aefa86">  194</a></span><span class="preprocessor">#define ADC12_BUS_RESULT_CHAN_RESULT_MASK (0xFFF0U)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a7f8bc8afe54e7cef1e65ec51d77f2c95">  195</a></span><span class="preprocessor">#define ADC12_BUS_RESULT_CHAN_RESULT_SHIFT (4U)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a36339c1b040531580ad2f7cea6eb13d1">  196</a></span><span class="preprocessor">#define ADC12_BUS_RESULT_CHAN_RESULT_GET(x) (((uint32_t)(x) &amp; ADC12_BUS_RESULT_CHAN_RESULT_MASK) &gt;&gt; ADC12_BUS_RESULT_CHAN_RESULT_SHIFT)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span> </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">/* Bitfield definition for register: BUF_CFG0 */</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">/*</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment"> * WAIT_DIS (RW)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment"> *</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment"> * set to disable read waiting, get result immediately but maybe not current conversion result.</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"> */</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aba34da92f666994222d5ae4137bd5bb0">  204</a></span><span class="preprocessor">#define ADC12_BUF_CFG0_WAIT_DIS_MASK (0x1U)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ae49fa22b4ae708e4107603584b0f850d">  205</a></span><span class="preprocessor">#define ADC12_BUF_CFG0_WAIT_DIS_SHIFT (0U)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a40e3dbdc1aab44068de002e0ba409f94">  206</a></span><span class="preprocessor">#define ADC12_BUF_CFG0_WAIT_DIS_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_BUF_CFG0_WAIT_DIS_SHIFT) &amp; ADC12_BUF_CFG0_WAIT_DIS_MASK)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a4ac336d0bfef8b58c6ac89131ae9601a">  207</a></span><span class="preprocessor">#define ADC12_BUF_CFG0_WAIT_DIS_GET(x) (((uint32_t)(x) &amp; ADC12_BUF_CFG0_WAIT_DIS_MASK) &gt;&gt; ADC12_BUF_CFG0_WAIT_DIS_SHIFT)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">/* Bitfield definition for register: SEQ_CFG0 */</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">/*</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment"> * CYCLE (RO)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"> *</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment"> * current dma write cycle bit</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment"> */</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ab3a5d5e7cedea0ee7d5f10357d2bb8c1">  215</a></span><span class="preprocessor">#define ADC12_SEQ_CFG0_CYCLE_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ab41f7bdac9582e32893896fbdfed580a">  216</a></span><span class="preprocessor">#define ADC12_SEQ_CFG0_CYCLE_SHIFT (31U)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a538417c5ab296e230b80e143db8402d6">  217</a></span><span class="preprocessor">#define ADC12_SEQ_CFG0_CYCLE_GET(x) (((uint32_t)(x) &amp; ADC12_SEQ_CFG0_CYCLE_MASK) &gt;&gt; ADC12_SEQ_CFG0_CYCLE_SHIFT)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment">/*</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment"> * SEQ_LEN (RW)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"> *</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"> * sequence queue length, 0 for one, 0xF for 16</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment"> */</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a2991e48a12c8c66cb4dc44d9733b2e47">  224</a></span><span class="preprocessor">#define ADC12_SEQ_CFG0_SEQ_LEN_MASK (0xF00U)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#afa1447924bc3ea7048797aa8577b89f3">  225</a></span><span class="preprocessor">#define ADC12_SEQ_CFG0_SEQ_LEN_SHIFT (8U)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a8bd6fc47223405ba1d93212de12a022a">  226</a></span><span class="preprocessor">#define ADC12_SEQ_CFG0_SEQ_LEN_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_SEQ_CFG0_SEQ_LEN_SHIFT) &amp; ADC12_SEQ_CFG0_SEQ_LEN_MASK)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a87dc291144e2ef641d0d80144673986f">  227</a></span><span class="preprocessor">#define ADC12_SEQ_CFG0_SEQ_LEN_GET(x) (((uint32_t)(x) &amp; ADC12_SEQ_CFG0_SEQ_LEN_MASK) &gt;&gt; ADC12_SEQ_CFG0_SEQ_LEN_SHIFT)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span> </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment">/*</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"> * RESTART_EN (RW)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> *</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"> * if set together with cont_en, HW will continue process the whole queue after trigger once.</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"> * If cont_en is 0, this bit is not used</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment"> */</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a13f6cc1e6be4cb968a6f0c89b46c3544">  235</a></span><span class="preprocessor">#define ADC12_SEQ_CFG0_RESTART_EN_MASK (0x10U)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aeb35fd069bcc2dc5dcc5ada05645637e">  236</a></span><span class="preprocessor">#define ADC12_SEQ_CFG0_RESTART_EN_SHIFT (4U)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a8fcfb5d841f4ece3fe60732562d4f4b9">  237</a></span><span class="preprocessor">#define ADC12_SEQ_CFG0_RESTART_EN_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_SEQ_CFG0_RESTART_EN_SHIFT) &amp; ADC12_SEQ_CFG0_RESTART_EN_MASK)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a86fb0773809314913226c1d8e3684836">  238</a></span><span class="preprocessor">#define ADC12_SEQ_CFG0_RESTART_EN_GET(x) (((uint32_t)(x) &amp; ADC12_SEQ_CFG0_RESTART_EN_MASK) &gt;&gt; ADC12_SEQ_CFG0_RESTART_EN_SHIFT)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span> </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment">/*</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> * CONT_EN (RW)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"> *</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"> * if set, HW will continue process the queue till end(seq_len) after trigger once</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"> */</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#af1599f190a65b9d5a709b1364e49119b">  245</a></span><span class="preprocessor">#define ADC12_SEQ_CFG0_CONT_EN_MASK (0x8U)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a6010db17527d9c63f144bf152d56ee5d">  246</a></span><span class="preprocessor">#define ADC12_SEQ_CFG0_CONT_EN_SHIFT (3U)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a5ea1cc7b74caa2f85aed70400f3c8e50">  247</a></span><span class="preprocessor">#define ADC12_SEQ_CFG0_CONT_EN_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_SEQ_CFG0_CONT_EN_SHIFT) &amp; ADC12_SEQ_CFG0_CONT_EN_MASK)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a420348b8388c66de8bf5474434f27ab6">  248</a></span><span class="preprocessor">#define ADC12_SEQ_CFG0_CONT_EN_GET(x) (((uint32_t)(x) &amp; ADC12_SEQ_CFG0_CONT_EN_MASK) &gt;&gt; ADC12_SEQ_CFG0_CONT_EN_SHIFT)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">/*</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> * SW_TRIG (WO)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"> *</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"> * SW trigger, pulse signal, cleared by HW one cycle later</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"> */</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a18636e9abc92bd9f3b1a13a408556b10">  255</a></span><span class="preprocessor">#define ADC12_SEQ_CFG0_SW_TRIG_MASK (0x4U)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a592c77f178491cc1d0a6b7b8be16bde0">  256</a></span><span class="preprocessor">#define ADC12_SEQ_CFG0_SW_TRIG_SHIFT (2U)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ae1d97e4e5f693f9bcb1e6c3bb7ced4d0">  257</a></span><span class="preprocessor">#define ADC12_SEQ_CFG0_SW_TRIG_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_SEQ_CFG0_SW_TRIG_SHIFT) &amp; ADC12_SEQ_CFG0_SW_TRIG_MASK)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aa7ec50fee15b0e010d81552f8462dfbd">  258</a></span><span class="preprocessor">#define ADC12_SEQ_CFG0_SW_TRIG_GET(x) (((uint32_t)(x) &amp; ADC12_SEQ_CFG0_SW_TRIG_MASK) &gt;&gt; ADC12_SEQ_CFG0_SW_TRIG_SHIFT)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span> </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">/*</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment"> * SW_TRIG_EN (RW)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment"> *</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment"> * set to enable SW trigger</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment"> */</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a5d525e60cf4f8546ea8a99653a202449">  265</a></span><span class="preprocessor">#define ADC12_SEQ_CFG0_SW_TRIG_EN_MASK (0x2U)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a56c1ec9896b2f37cd6bc80ba64146e0e">  266</a></span><span class="preprocessor">#define ADC12_SEQ_CFG0_SW_TRIG_EN_SHIFT (1U)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ae27a2c85d17a338a221a9d87a8e8d48b">  267</a></span><span class="preprocessor">#define ADC12_SEQ_CFG0_SW_TRIG_EN_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_SEQ_CFG0_SW_TRIG_EN_SHIFT) &amp; ADC12_SEQ_CFG0_SW_TRIG_EN_MASK)</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a8520a61a7072c172a57ac1a91fcb4b4f">  268</a></span><span class="preprocessor">#define ADC12_SEQ_CFG0_SW_TRIG_EN_GET(x) (((uint32_t)(x) &amp; ADC12_SEQ_CFG0_SW_TRIG_EN_MASK) &gt;&gt; ADC12_SEQ_CFG0_SW_TRIG_EN_SHIFT)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">/*</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment"> * HW_TRIG_EN (RW)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment"> *</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment"> * set to enable external HW trigger, only trigger on posedge</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment"> */</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aad1773d0c1378e5e9d4f297458070648">  275</a></span><span class="preprocessor">#define ADC12_SEQ_CFG0_HW_TRIG_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a0a71da6f07b544b2399cd8e70eb6ba48">  276</a></span><span class="preprocessor">#define ADC12_SEQ_CFG0_HW_TRIG_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a4ebbeb187c5f5577139f57c3d56d0cf9">  277</a></span><span class="preprocessor">#define ADC12_SEQ_CFG0_HW_TRIG_EN_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_SEQ_CFG0_HW_TRIG_EN_SHIFT) &amp; ADC12_SEQ_CFG0_HW_TRIG_EN_MASK)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a0dc656a10216dd3bd1c224b21eef6d0a">  278</a></span><span class="preprocessor">#define ADC12_SEQ_CFG0_HW_TRIG_EN_GET(x) (((uint32_t)(x) &amp; ADC12_SEQ_CFG0_HW_TRIG_EN_MASK) &gt;&gt; ADC12_SEQ_CFG0_HW_TRIG_EN_SHIFT)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span> </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment">/* Bitfield definition for register: SEQ_DMA_ADDR */</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">/*</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"> * TAR_ADDR (RW)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"> *</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment"> * dma target address, should be 4-byte aligned</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment"> */</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#afbde4f95c50fb5468b404a7b73e1413b">  286</a></span><span class="preprocessor">#define ADC12_SEQ_DMA_ADDR_TAR_ADDR_MASK (0xFFFFFFFCUL)</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a10c2fce2754451a4b543ab7a3fb96d45">  287</a></span><span class="preprocessor">#define ADC12_SEQ_DMA_ADDR_TAR_ADDR_SHIFT (2U)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a8a77b30c3905f9cd6c27158b94882597">  288</a></span><span class="preprocessor">#define ADC12_SEQ_DMA_ADDR_TAR_ADDR_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_SEQ_DMA_ADDR_TAR_ADDR_SHIFT) &amp; ADC12_SEQ_DMA_ADDR_TAR_ADDR_MASK)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a900d7611a3866134a80ccd7208c1e766">  289</a></span><span class="preprocessor">#define ADC12_SEQ_DMA_ADDR_TAR_ADDR_GET(x) (((uint32_t)(x) &amp; ADC12_SEQ_DMA_ADDR_TAR_ADDR_MASK) &gt;&gt; ADC12_SEQ_DMA_ADDR_TAR_ADDR_SHIFT)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span> </div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment">/* Bitfield definition for register: SEQ_WR_ADDR */</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">/*</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"> * SEQ_WR_POINTER (RO)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"> *</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment"> * HW update this field after each dma write, it indicate the next dma write pointer.</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment"> * dma write address is (tar_addr+seq_wr_pointer)*4</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment"> */</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a074a7fbdba988b4747038dfe95069f69">  298</a></span><span class="preprocessor">#define ADC12_SEQ_WR_ADDR_SEQ_WR_POINTER_MASK (0xFFFU)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ae6f288b969624d8907282128e8a0d674">  299</a></span><span class="preprocessor">#define ADC12_SEQ_WR_ADDR_SEQ_WR_POINTER_SHIFT (0U)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a5af61a031f1083d7749fed81df314639">  300</a></span><span class="preprocessor">#define ADC12_SEQ_WR_ADDR_SEQ_WR_POINTER_GET(x) (((uint32_t)(x) &amp; ADC12_SEQ_WR_ADDR_SEQ_WR_POINTER_MASK) &gt;&gt; ADC12_SEQ_WR_ADDR_SEQ_WR_POINTER_SHIFT)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span> </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">/* Bitfield definition for register: SEQ_DMA_CFG */</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">/*</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"> * STOP_POS (RW)</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"> *</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"> * if stop_en is set, SW is responsible to update this field to the next read point, HW should not write data to this point since it&#39;s not read out by SW yet</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment"> */</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a5238403fbefa86083495a779e9e4f9f3">  308</a></span><span class="preprocessor">#define ADC12_SEQ_DMA_CFG_STOP_POS_MASK (0xFFF0000UL)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a85547d470500b809ec6ee23fb7c8852f">  309</a></span><span class="preprocessor">#define ADC12_SEQ_DMA_CFG_STOP_POS_SHIFT (16U)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#adde563c0a1a68a24a4ba68823f84f7b6">  310</a></span><span class="preprocessor">#define ADC12_SEQ_DMA_CFG_STOP_POS_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_SEQ_DMA_CFG_STOP_POS_SHIFT) &amp; ADC12_SEQ_DMA_CFG_STOP_POS_MASK)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ae8cc1fa13506e541b29e385ba141979c">  311</a></span><span class="preprocessor">#define ADC12_SEQ_DMA_CFG_STOP_POS_GET(x) (((uint32_t)(x) &amp; ADC12_SEQ_DMA_CFG_STOP_POS_MASK) &gt;&gt; ADC12_SEQ_DMA_CFG_STOP_POS_SHIFT)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span> </div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">/*</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment"> * DMA_RST (RW)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment"> *</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment"> * set this bit will reset HW dma write pointer to seq_dma_addr, and set HW cycle bit to 1. dma is halted if this bit is set.</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment"> * SW should clear all cycle bit in buffer to 0 before clear dma_rst</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment"> */</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aab42938504bcab23c3128a03caee8ad9">  319</a></span><span class="preprocessor">#define ADC12_SEQ_DMA_CFG_DMA_RST_MASK (0x2000U)</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aa31e1091a9a48830efe467041e44a2a1">  320</a></span><span class="preprocessor">#define ADC12_SEQ_DMA_CFG_DMA_RST_SHIFT (13U)</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#abd2a6bae8959a8be67f79d12b0a288e6">  321</a></span><span class="preprocessor">#define ADC12_SEQ_DMA_CFG_DMA_RST_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_SEQ_DMA_CFG_DMA_RST_SHIFT) &amp; ADC12_SEQ_DMA_CFG_DMA_RST_MASK)</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#af10305d253e373c631de7de5f3726ba0">  322</a></span><span class="preprocessor">#define ADC12_SEQ_DMA_CFG_DMA_RST_GET(x) (((uint32_t)(x) &amp; ADC12_SEQ_DMA_CFG_DMA_RST_MASK) &gt;&gt; ADC12_SEQ_DMA_CFG_DMA_RST_SHIFT)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span> </div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment">/*</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment"> * STOP_EN (RW)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment"> *</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment"> * set to stop dma if reach the stop_pos</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment"> */</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a369aa8c61ac987f2cded8549da437e86">  329</a></span><span class="preprocessor">#define ADC12_SEQ_DMA_CFG_STOP_EN_MASK (0x1000U)</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a45bff6cbec9c0e264a78a09365bad111">  330</a></span><span class="preprocessor">#define ADC12_SEQ_DMA_CFG_STOP_EN_SHIFT (12U)</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a8c874a541b6de672e8fb16e6765b1899">  331</a></span><span class="preprocessor">#define ADC12_SEQ_DMA_CFG_STOP_EN_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_SEQ_DMA_CFG_STOP_EN_SHIFT) &amp; ADC12_SEQ_DMA_CFG_STOP_EN_MASK)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a046c24877655b03e684175bfb015b227">  332</a></span><span class="preprocessor">#define ADC12_SEQ_DMA_CFG_STOP_EN_GET(x) (((uint32_t)(x) &amp; ADC12_SEQ_DMA_CFG_STOP_EN_MASK) &gt;&gt; ADC12_SEQ_DMA_CFG_STOP_EN_SHIFT)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment">/*</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment"> * BUF_LEN (RW)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment"> *</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment"> * dma buffer length, after write to (tar_addr[31:2]+buf_len)*4, the next dma address will be tar_addr[31:2]*4</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment"> * 0 for 4byte;</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment"> * 0xFFF for 16kbyte.</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment"> */</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a1879fbcca2dd06d2c6d7531f897ee591">  341</a></span><span class="preprocessor">#define ADC12_SEQ_DMA_CFG_BUF_LEN_MASK (0xFFFU)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a9a823fe75b6810bbf4accd1872c2d038">  342</a></span><span class="preprocessor">#define ADC12_SEQ_DMA_CFG_BUF_LEN_SHIFT (0U)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a5f12c3f823fe344b1ec159b9253aa1f3">  343</a></span><span class="preprocessor">#define ADC12_SEQ_DMA_CFG_BUF_LEN_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_SEQ_DMA_CFG_BUF_LEN_SHIFT) &amp; ADC12_SEQ_DMA_CFG_BUF_LEN_MASK)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a0ba1458254c70aa19cf94eed3feebbd9">  344</a></span><span class="preprocessor">#define ADC12_SEQ_DMA_CFG_BUF_LEN_GET(x) (((uint32_t)(x) &amp; ADC12_SEQ_DMA_CFG_BUF_LEN_MASK) &gt;&gt; ADC12_SEQ_DMA_CFG_BUF_LEN_SHIFT)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">/* Bitfield definition for register array: SEQ_QUE */</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment">/*</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"> * SEQ_INT_EN (RW)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment"> *</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment"> * interrupt enable for current conversion</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment"> */</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ad09342db351f717dbece5c6f36c761b6">  352</a></span><span class="preprocessor">#define ADC12_SEQ_QUE_SEQ_INT_EN_MASK (0x20U)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a3dd1329d5b50d00bc101080ffe000257">  353</a></span><span class="preprocessor">#define ADC12_SEQ_QUE_SEQ_INT_EN_SHIFT (5U)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ac58e17f4bfd8749b4828eab7c1881507">  354</a></span><span class="preprocessor">#define ADC12_SEQ_QUE_SEQ_INT_EN_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_SEQ_QUE_SEQ_INT_EN_SHIFT) &amp; ADC12_SEQ_QUE_SEQ_INT_EN_MASK)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#af1b5a2f2c37940afc8c8c88043b1f872">  355</a></span><span class="preprocessor">#define ADC12_SEQ_QUE_SEQ_INT_EN_GET(x) (((uint32_t)(x) &amp; ADC12_SEQ_QUE_SEQ_INT_EN_MASK) &gt;&gt; ADC12_SEQ_QUE_SEQ_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">/*</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment"> * CHAN_NUM_4_0 (RW)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment"> *</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment"> * channel number for current conversion</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment"> */</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a03ccc1abfee6c8794b931b3cacd1c026">  362</a></span><span class="preprocessor">#define ADC12_SEQ_QUE_CHAN_NUM_4_0_MASK (0x1FU)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a55ef437bf0adc4804c9bb71884832399">  363</a></span><span class="preprocessor">#define ADC12_SEQ_QUE_CHAN_NUM_4_0_SHIFT (0U)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aaddd68bb04ac8ca60e0334cab4ebfd03">  364</a></span><span class="preprocessor">#define ADC12_SEQ_QUE_CHAN_NUM_4_0_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_SEQ_QUE_CHAN_NUM_4_0_SHIFT) &amp; ADC12_SEQ_QUE_CHAN_NUM_4_0_MASK)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a70a97d6a28547ecb03a44730ef0a2ae2">  365</a></span><span class="preprocessor">#define ADC12_SEQ_QUE_CHAN_NUM_4_0_GET(x) (((uint32_t)(x) &amp; ADC12_SEQ_QUE_CHAN_NUM_4_0_MASK) &gt;&gt; ADC12_SEQ_QUE_CHAN_NUM_4_0_SHIFT)</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span> </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment">/* Bitfield definition for register of struct array PRD_CFG: PRD_CFG */</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment">/*</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment"> * PRESCALE (RW)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment"> *</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment"> * 0: 1xclock, 1: 2x, 2: 4x, 3: 8x,…,15: 32768x,…,31: 2Gx</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment"> */</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ad9e8f31791b2b7c054a01114550cd354">  373</a></span><span class="preprocessor">#define ADC12_PRD_CFG_PRD_CFG_PRESCALE_MASK (0x1F00U)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a9a630479569e2e38e300882c60f95b9b">  374</a></span><span class="preprocessor">#define ADC12_PRD_CFG_PRD_CFG_PRESCALE_SHIFT (8U)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aace638bb98fbabfdc42243d2be2e314d">  375</a></span><span class="preprocessor">#define ADC12_PRD_CFG_PRD_CFG_PRESCALE_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_PRD_CFG_PRD_CFG_PRESCALE_SHIFT) &amp; ADC12_PRD_CFG_PRD_CFG_PRESCALE_MASK)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a223e6048993e9749a7455d09940cb386">  376</a></span><span class="preprocessor">#define ADC12_PRD_CFG_PRD_CFG_PRESCALE_GET(x) (((uint32_t)(x) &amp; ADC12_PRD_CFG_PRD_CFG_PRESCALE_MASK) &gt;&gt; ADC12_PRD_CFG_PRD_CFG_PRESCALE_SHIFT)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span> </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment">/*</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"> * PRD (RW)</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment"> *</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment"> * conver period, with prescale.</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment"> * Set to 0 means disable current channel</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment"> */</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aa6f3e9ff9c1717f210b8c85c39ec2a4b">  384</a></span><span class="preprocessor">#define ADC12_PRD_CFG_PRD_CFG_PRD_MASK (0xFFU)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aa1f7a3f043d335ad838dc6973caa78f2">  385</a></span><span class="preprocessor">#define ADC12_PRD_CFG_PRD_CFG_PRD_SHIFT (0U)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aa5ea4b8ac7b7588c16c5ae55de867d2e">  386</a></span><span class="preprocessor">#define ADC12_PRD_CFG_PRD_CFG_PRD_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_PRD_CFG_PRD_CFG_PRD_SHIFT) &amp; ADC12_PRD_CFG_PRD_CFG_PRD_MASK)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#abf4a3fef60f6d953f7cb079bc5895520">  387</a></span><span class="preprocessor">#define ADC12_PRD_CFG_PRD_CFG_PRD_GET(x) (((uint32_t)(x) &amp; ADC12_PRD_CFG_PRD_CFG_PRD_MASK) &gt;&gt; ADC12_PRD_CFG_PRD_CFG_PRD_SHIFT)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span> </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">/* Bitfield definition for register of struct array PRD_CFG: PRD_THSHD_CFG */</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment">/*</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment"> * THSHDH (RW)</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment"> *</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment"> * threshold high, assert interrupt(if enabled) if result exceed high or low.</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment"> */</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ad5d8a7c7a1b291bf93f09bb016663b2c">  395</a></span><span class="preprocessor">#define ADC12_PRD_CFG_PRD_THSHD_CFG_THSHDH_MASK (0xFFF00000UL)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ab0a99e5741db5f310db09868bbcf86be">  396</a></span><span class="preprocessor">#define ADC12_PRD_CFG_PRD_THSHD_CFG_THSHDH_SHIFT (20U)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a846a38f3a9629d1890580a80572380bc">  397</a></span><span class="preprocessor">#define ADC12_PRD_CFG_PRD_THSHD_CFG_THSHDH_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_PRD_CFG_PRD_THSHD_CFG_THSHDH_SHIFT) &amp; ADC12_PRD_CFG_PRD_THSHD_CFG_THSHDH_MASK)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aa5b84d8418b3092cbba30ad050e896b8">  398</a></span><span class="preprocessor">#define ADC12_PRD_CFG_PRD_THSHD_CFG_THSHDH_GET(x) (((uint32_t)(x) &amp; ADC12_PRD_CFG_PRD_THSHD_CFG_THSHDH_MASK) &gt;&gt; ADC12_PRD_CFG_PRD_THSHD_CFG_THSHDH_SHIFT)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span> </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment">/*</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment"> * THSHDL (RW)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment"> *</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment"> * threshold low</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment"> */</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a45a3b90fcc0863d42e9d01810f01b903">  405</a></span><span class="preprocessor">#define ADC12_PRD_CFG_PRD_THSHD_CFG_THSHDL_MASK (0xFFF0U)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a61d91ce6fee6cf515b66da65e8a58d3f">  406</a></span><span class="preprocessor">#define ADC12_PRD_CFG_PRD_THSHD_CFG_THSHDL_SHIFT (4U)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ab14c5935f22694198cb58c32fddc5d41">  407</a></span><span class="preprocessor">#define ADC12_PRD_CFG_PRD_THSHD_CFG_THSHDL_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_PRD_CFG_PRD_THSHD_CFG_THSHDL_SHIFT) &amp; ADC12_PRD_CFG_PRD_THSHD_CFG_THSHDL_MASK)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a132abbde07dcdcbe05ce78750fae8021">  408</a></span><span class="preprocessor">#define ADC12_PRD_CFG_PRD_THSHD_CFG_THSHDL_GET(x) (((uint32_t)(x) &amp; ADC12_PRD_CFG_PRD_THSHD_CFG_THSHDL_MASK) &gt;&gt; ADC12_PRD_CFG_PRD_THSHD_CFG_THSHDL_SHIFT)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span> </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">/* Bitfield definition for register of struct array PRD_CFG: PRD_RESULT */</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment">/*</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment"> * CHAN_RESULT (RO)</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"> *</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment"> * adc convert result, update after each valid conversion.</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"> * it may be updated period according to config, also may be updated due to other queue convert the same channel</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment"> */</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aab407c91ab8491a7b9c03a67a585c1a0">  417</a></span><span class="preprocessor">#define ADC12_PRD_CFG_PRD_RESULT_CHAN_RESULT_MASK (0xFFF0U)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aae817cd4f5b6b2b22b454374fd51180c">  418</a></span><span class="preprocessor">#define ADC12_PRD_CFG_PRD_RESULT_CHAN_RESULT_SHIFT (4U)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#af7084532dc1a975113484f4775d72275">  419</a></span><span class="preprocessor">#define ADC12_PRD_CFG_PRD_RESULT_CHAN_RESULT_GET(x) (((uint32_t)(x) &amp; ADC12_PRD_CFG_PRD_RESULT_CHAN_RESULT_MASK) &gt;&gt; ADC12_PRD_CFG_PRD_RESULT_CHAN_RESULT_SHIFT)</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span> </div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment">/* Bitfield definition for register array: SAMPLE_CFG */</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment">/*</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"> * DIFF_SEL (RW)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"> *</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment"> * set to 1 to select differential channel</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment"> */</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a4a39809bdbf7377610956f04bf9451dd">  427</a></span><span class="preprocessor">#define ADC12_SAMPLE_CFG_DIFF_SEL_MASK (0x1000U)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ada984539becc63cb4b372325de9ec598">  428</a></span><span class="preprocessor">#define ADC12_SAMPLE_CFG_DIFF_SEL_SHIFT (12U)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a19d8d2d11d65f1b421af769460bbe215">  429</a></span><span class="preprocessor">#define ADC12_SAMPLE_CFG_DIFF_SEL_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_SAMPLE_CFG_DIFF_SEL_SHIFT) &amp; ADC12_SAMPLE_CFG_DIFF_SEL_MASK)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aafee666c01622eeb08a1a0e7bcba695b">  430</a></span><span class="preprocessor">#define ADC12_SAMPLE_CFG_DIFF_SEL_GET(x) (((uint32_t)(x) &amp; ADC12_SAMPLE_CFG_DIFF_SEL_MASK) &gt;&gt; ADC12_SAMPLE_CFG_DIFF_SEL_SHIFT)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span> </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">/*</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment"> * SAMPLE_CLOCK_NUMBER_SHIFT (RW)</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> *</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment"> * shift for sample_clock_number</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment"> */</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ab451cd89b6806db720fb43464b0050ee">  437</a></span><span class="preprocessor">#define ADC12_SAMPLE_CFG_SAMPLE_CLOCK_NUMBER_SHIFT_MASK (0xE00U)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#af3a8560ac574ec5bc62d2a0dd377d625">  438</a></span><span class="preprocessor">#define ADC12_SAMPLE_CFG_SAMPLE_CLOCK_NUMBER_SHIFT_SHIFT (9U)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ad6f7f70c6cb5ca6775ba2943b4bcdc13">  439</a></span><span class="preprocessor">#define ADC12_SAMPLE_CFG_SAMPLE_CLOCK_NUMBER_SHIFT_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_SAMPLE_CFG_SAMPLE_CLOCK_NUMBER_SHIFT_SHIFT) &amp; ADC12_SAMPLE_CFG_SAMPLE_CLOCK_NUMBER_SHIFT_MASK)</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ac3a28d9f2cb7b1a14f6bb369303dd825">  440</a></span><span class="preprocessor">#define ADC12_SAMPLE_CFG_SAMPLE_CLOCK_NUMBER_SHIFT_GET(x) (((uint32_t)(x) &amp; ADC12_SAMPLE_CFG_SAMPLE_CLOCK_NUMBER_SHIFT_MASK) &gt;&gt; ADC12_SAMPLE_CFG_SAMPLE_CLOCK_NUMBER_SHIFT_SHIFT)</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">/*</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment"> * SAMPLE_CLOCK_NUMBER (RW)</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment"> *</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment"> * sample clock number, base on clock_period, default one period</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment"> */</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#afa40d2c80077951c6a80f19f5f9dd037">  447</a></span><span class="preprocessor">#define ADC12_SAMPLE_CFG_SAMPLE_CLOCK_NUMBER_MASK (0x1FFU)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#abd63c33ed3a301fd838d6d736c86c5cb">  448</a></span><span class="preprocessor">#define ADC12_SAMPLE_CFG_SAMPLE_CLOCK_NUMBER_SHIFT (0U)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ab7357e3688c7072c9465915d4c45b21e">  449</a></span><span class="preprocessor">#define ADC12_SAMPLE_CFG_SAMPLE_CLOCK_NUMBER_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_SAMPLE_CFG_SAMPLE_CLOCK_NUMBER_SHIFT) &amp; ADC12_SAMPLE_CFG_SAMPLE_CLOCK_NUMBER_MASK)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a304129ce447f41d6c4b345193e697551">  450</a></span><span class="preprocessor">#define ADC12_SAMPLE_CFG_SAMPLE_CLOCK_NUMBER_GET(x) (((uint32_t)(x) &amp; ADC12_SAMPLE_CFG_SAMPLE_CLOCK_NUMBER_MASK) &gt;&gt; ADC12_SAMPLE_CFG_SAMPLE_CLOCK_NUMBER_SHIFT)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span> </div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment">/* Bitfield definition for register: CONV_CFG1 */</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment">/*</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment"> * CONVERT_CLOCK_NUMBER (RW)</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment"> *</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment"> * convert clock numbers, set to 13 (0xD) for 12bit mode, which means convert need 14 adc clock cycles(based on clock after divider);</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment"> * set to 11 for 10bit mode; set to 9 for 8bit mode; set to 7 or 6bit mode;</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment"> * Ex: use 200MHz bus clock for adc, set sample_clock_number to 4, sample_clock_number_shift to 0, covert_clk_number to 13 for 12bit mode, clock_divder to 2, then each ADC conversion(plus sample) need 18(14 convert, 4 sample) cycles(66MHz).</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment"> */</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a8631055bbb9388d7caf904386c5ace8b">  460</a></span><span class="preprocessor">#define ADC12_CONV_CFG1_CONVERT_CLOCK_NUMBER_MASK (0x1F0U)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#af5fcd9c23e413585be33094570e7120a">  461</a></span><span class="preprocessor">#define ADC12_CONV_CFG1_CONVERT_CLOCK_NUMBER_SHIFT (4U)</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a467a1d0c7c21b2de96f7706fbff54797">  462</a></span><span class="preprocessor">#define ADC12_CONV_CFG1_CONVERT_CLOCK_NUMBER_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_CONV_CFG1_CONVERT_CLOCK_NUMBER_SHIFT) &amp; ADC12_CONV_CFG1_CONVERT_CLOCK_NUMBER_MASK)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a7a738a670f490403d296f56f53d8e89e">  463</a></span><span class="preprocessor">#define ADC12_CONV_CFG1_CONVERT_CLOCK_NUMBER_GET(x) (((uint32_t)(x) &amp; ADC12_CONV_CFG1_CONVERT_CLOCK_NUMBER_MASK) &gt;&gt; ADC12_CONV_CFG1_CONVERT_CLOCK_NUMBER_SHIFT)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span> </div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment">/*</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment"> * CLOCK_DIVIDER (RW)</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment"> *</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment"> * clock_period, N half clock cycle per half adc cycle</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment"> * 0 for same adc_clk and bus_clk,</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment"> * 1 for 1:2,</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment"> * 2 for 1:3,</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment"> * ...</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment"> * 15 for 1:16</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment"> * Note: set to 2 can genenerate 66.7MHz adc_clk at 200MHz bus_clk</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment"> */</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a6f76b6bf2e4b2cbeb0bb625e4bb2cbf2">  476</a></span><span class="preprocessor">#define ADC12_CONV_CFG1_CLOCK_DIVIDER_MASK (0xFU)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a48e617cce18d8445c9158ca265fca9fa">  477</a></span><span class="preprocessor">#define ADC12_CONV_CFG1_CLOCK_DIVIDER_SHIFT (0U)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a25f67998e7c1a125c420945ca87277b9">  478</a></span><span class="preprocessor">#define ADC12_CONV_CFG1_CLOCK_DIVIDER_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_CONV_CFG1_CLOCK_DIVIDER_SHIFT) &amp; ADC12_CONV_CFG1_CLOCK_DIVIDER_MASK)</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a7c43db59943625786da59776247bfcd4">  479</a></span><span class="preprocessor">#define ADC12_CONV_CFG1_CLOCK_DIVIDER_GET(x) (((uint32_t)(x) &amp; ADC12_CONV_CFG1_CLOCK_DIVIDER_MASK) &gt;&gt; ADC12_CONV_CFG1_CLOCK_DIVIDER_SHIFT)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span> </div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">/* Bitfield definition for register: ADC_CFG0 */</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">/*</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment"> * SEL_SYNC_AHB (RW)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment"> *</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment"> * set to 1 will enable sync AHB bus, to get better bus performance.</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment"> * Adc_clk must to be set to same as bus clock at this mode</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment"> */</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a31561b88f1346f771a51a2c91a295468">  488</a></span><span class="preprocessor">#define ADC12_ADC_CFG0_SEL_SYNC_AHB_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a1f46e5a5835daca5419b154800ee2137">  489</a></span><span class="preprocessor">#define ADC12_ADC_CFG0_SEL_SYNC_AHB_SHIFT (31U)</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a016631d259763ddb8f5e9d75b861c880">  490</a></span><span class="preprocessor">#define ADC12_ADC_CFG0_SEL_SYNC_AHB_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_ADC_CFG0_SEL_SYNC_AHB_SHIFT) &amp; ADC12_ADC_CFG0_SEL_SYNC_AHB_MASK)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#abd5158d39a87cc44873e8a697eb89495">  491</a></span><span class="preprocessor">#define ADC12_ADC_CFG0_SEL_SYNC_AHB_GET(x) (((uint32_t)(x) &amp; ADC12_ADC_CFG0_SEL_SYNC_AHB_MASK) &gt;&gt; ADC12_ADC_CFG0_SEL_SYNC_AHB_SHIFT)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span> </div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment">/*</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment"> * ADC_AHB_EN (RW)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment"> *</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment"> * set to 1 to enable ADC DMA to write data to soc memory bus, for trig queue and seq queue;</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment"> */</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a56103f13f5e59a28129d3a3ab5cb32b5">  498</a></span><span class="preprocessor">#define ADC12_ADC_CFG0_ADC_AHB_EN_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a3ba1072d6424ef6a4fdf36b95f18ed84">  499</a></span><span class="preprocessor">#define ADC12_ADC_CFG0_ADC_AHB_EN_SHIFT (29U)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#adf5246dec187dea988e1e0a9d31fa3ab">  500</a></span><span class="preprocessor">#define ADC12_ADC_CFG0_ADC_AHB_EN_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_ADC_CFG0_ADC_AHB_EN_SHIFT) &amp; ADC12_ADC_CFG0_ADC_AHB_EN_MASK)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a33a723211bc67ae5059ecdc81478b5de">  501</a></span><span class="preprocessor">#define ADC12_ADC_CFG0_ADC_AHB_EN_GET(x) (((uint32_t)(x) &amp; ADC12_ADC_CFG0_ADC_AHB_EN_MASK) &gt;&gt; ADC12_ADC_CFG0_ADC_AHB_EN_SHIFT)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span> </div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment">/* Bitfield definition for register: INT_STS */</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment">/*</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment"> * TRIG_CMPT (RW1C)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment"> *</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment"> * interrupt for one trigger conversion complete if enabled</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment"> */</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aaf79f91ec1707d40e3a213e8a0960ba7">  509</a></span><span class="preprocessor">#define ADC12_INT_STS_TRIG_CMPT_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#afe057087a7b50376a80733d44e99d3a8">  510</a></span><span class="preprocessor">#define ADC12_INT_STS_TRIG_CMPT_SHIFT (31U)</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a507be58b93b9e64b6a952af1d39ca319">  511</a></span><span class="preprocessor">#define ADC12_INT_STS_TRIG_CMPT_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_INT_STS_TRIG_CMPT_SHIFT) &amp; ADC12_INT_STS_TRIG_CMPT_MASK)</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a1387d7ddf23cd326cad85f6b746a3bba">  512</a></span><span class="preprocessor">#define ADC12_INT_STS_TRIG_CMPT_GET(x) (((uint32_t)(x) &amp; ADC12_INT_STS_TRIG_CMPT_MASK) &gt;&gt; ADC12_INT_STS_TRIG_CMPT_SHIFT)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span> </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment">/*</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment"> * TRIG_SW_CFLCT (RW1C)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment"> *</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment"> */</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#afe2ec44a27d0b95fe19db2c50ccee740">  518</a></span><span class="preprocessor">#define ADC12_INT_STS_TRIG_SW_CFLCT_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a7814ab5cf361a39c4aba70577b0df2e3">  519</a></span><span class="preprocessor">#define ADC12_INT_STS_TRIG_SW_CFLCT_SHIFT (30U)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#acb9eabaa6dbb393c84b4cf795366d920">  520</a></span><span class="preprocessor">#define ADC12_INT_STS_TRIG_SW_CFLCT_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_INT_STS_TRIG_SW_CFLCT_SHIFT) &amp; ADC12_INT_STS_TRIG_SW_CFLCT_MASK)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a28ea9fc64a4dc76850c0fd7e46175b59">  521</a></span><span class="preprocessor">#define ADC12_INT_STS_TRIG_SW_CFLCT_GET(x) (((uint32_t)(x) &amp; ADC12_INT_STS_TRIG_SW_CFLCT_MASK) &gt;&gt; ADC12_INT_STS_TRIG_SW_CFLCT_SHIFT)</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span> </div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment">/*</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment"> * TRIG_HW_CFLCT (RW1C)</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment"> *</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment"> */</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a046a90d63a2daac34d8b6a24c36d3a50">  527</a></span><span class="preprocessor">#define ADC12_INT_STS_TRIG_HW_CFLCT_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ac02bd6e785e25f8e3f76b9531319c1fe">  528</a></span><span class="preprocessor">#define ADC12_INT_STS_TRIG_HW_CFLCT_SHIFT (29U)</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a8abe57a61358e56a825a3e0cbd68dac8">  529</a></span><span class="preprocessor">#define ADC12_INT_STS_TRIG_HW_CFLCT_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_INT_STS_TRIG_HW_CFLCT_SHIFT) &amp; ADC12_INT_STS_TRIG_HW_CFLCT_MASK)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a45cf1d224fa6fb06f930fa93f1f40b6e">  530</a></span><span class="preprocessor">#define ADC12_INT_STS_TRIG_HW_CFLCT_GET(x) (((uint32_t)(x) &amp; ADC12_INT_STS_TRIG_HW_CFLCT_MASK) &gt;&gt; ADC12_INT_STS_TRIG_HW_CFLCT_SHIFT)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span> </div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment">/*</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment"> * READ_CFLCT (RW1C)</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment"> *</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment"> * read conflict interrupt, set if wait_dis is set, one conversion is in progress, SW read another channel</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment"> */</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a1d58550d43f706dbf33d5f5b5ccf8b8f">  537</a></span><span class="preprocessor">#define ADC12_INT_STS_READ_CFLCT_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a0fed32320b8899b5d6ea1219d717d07e">  538</a></span><span class="preprocessor">#define ADC12_INT_STS_READ_CFLCT_SHIFT (28U)</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a94a0331ae1697f7d5fa5cf3edaea225b">  539</a></span><span class="preprocessor">#define ADC12_INT_STS_READ_CFLCT_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_INT_STS_READ_CFLCT_SHIFT) &amp; ADC12_INT_STS_READ_CFLCT_MASK)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a9e7e3b7589185f52e968e9e75f5b02ca">  540</a></span><span class="preprocessor">#define ADC12_INT_STS_READ_CFLCT_GET(x) (((uint32_t)(x) &amp; ADC12_INT_STS_READ_CFLCT_MASK) &gt;&gt; ADC12_INT_STS_READ_CFLCT_SHIFT)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span> </div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment">/*</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment"> * SEQ_SW_CFLCT (RW1C)</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment"> *</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment"> * sequence queue conflict interrupt, set if HW or SW trigger received during conversion</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment"> */</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a18bb86434b3ecec11eeaec1882bfc8d3">  547</a></span><span class="preprocessor">#define ADC12_INT_STS_SEQ_SW_CFLCT_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a5e37c95c7735a921ee39f75167cffa70">  548</a></span><span class="preprocessor">#define ADC12_INT_STS_SEQ_SW_CFLCT_SHIFT (27U)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a6a67aacf681832caefb371d88e976029">  549</a></span><span class="preprocessor">#define ADC12_INT_STS_SEQ_SW_CFLCT_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_INT_STS_SEQ_SW_CFLCT_SHIFT) &amp; ADC12_INT_STS_SEQ_SW_CFLCT_MASK)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#afa7e65350d74bff6399c9a9a403523f5">  550</a></span><span class="preprocessor">#define ADC12_INT_STS_SEQ_SW_CFLCT_GET(x) (((uint32_t)(x) &amp; ADC12_INT_STS_SEQ_SW_CFLCT_MASK) &gt;&gt; ADC12_INT_STS_SEQ_SW_CFLCT_SHIFT)</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span> </div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment">/*</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment"> * SEQ_HW_CFLCT (RW1C)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment"> *</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment"> */</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a1d8fec40a56643267232782b5e0673b7">  556</a></span><span class="preprocessor">#define ADC12_INT_STS_SEQ_HW_CFLCT_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#abad60447cc126fb94e82d85860194851">  557</a></span><span class="preprocessor">#define ADC12_INT_STS_SEQ_HW_CFLCT_SHIFT (26U)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a37c02acfa9e4aeea5f7f4a7fc14a9d77">  558</a></span><span class="preprocessor">#define ADC12_INT_STS_SEQ_HW_CFLCT_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_INT_STS_SEQ_HW_CFLCT_SHIFT) &amp; ADC12_INT_STS_SEQ_HW_CFLCT_MASK)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ade8568d02ce8c93baaddea1155deb65a">  559</a></span><span class="preprocessor">#define ADC12_INT_STS_SEQ_HW_CFLCT_GET(x) (((uint32_t)(x) &amp; ADC12_INT_STS_SEQ_HW_CFLCT_MASK) &gt;&gt; ADC12_INT_STS_SEQ_HW_CFLCT_SHIFT)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span> </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment">/*</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment"> * SEQ_DMAABT (RW1C)</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment"> *</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment"> * dma abort interrupt, set if seqence dma write pointer reachs sw read pointer if stop_en is set</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment"> */</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#abc20e05782103700e8dd338dd8920aba">  566</a></span><span class="preprocessor">#define ADC12_INT_STS_SEQ_DMAABT_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a8639e212c683ec92684e4b2353835c6c">  567</a></span><span class="preprocessor">#define ADC12_INT_STS_SEQ_DMAABT_SHIFT (25U)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a72840a0136111e2075cb44699f69151d">  568</a></span><span class="preprocessor">#define ADC12_INT_STS_SEQ_DMAABT_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_INT_STS_SEQ_DMAABT_SHIFT) &amp; ADC12_INT_STS_SEQ_DMAABT_MASK)</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a25a7a1a6498dacaf57f7a90f197609d2">  569</a></span><span class="preprocessor">#define ADC12_INT_STS_SEQ_DMAABT_GET(x) (((uint32_t)(x) &amp; ADC12_INT_STS_SEQ_DMAABT_MASK) &gt;&gt; ADC12_INT_STS_SEQ_DMAABT_SHIFT)</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span> </div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment">/*</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment"> * SEQ_CMPT (RW1C)</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment"> *</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment"> * the whole sequence complete interrupt</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment"> */</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a95b3caab1707dc436c29a6891ad6b136">  576</a></span><span class="preprocessor">#define ADC12_INT_STS_SEQ_CMPT_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a983dc5616cb07bc8a26bf529a0570438">  577</a></span><span class="preprocessor">#define ADC12_INT_STS_SEQ_CMPT_SHIFT (24U)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a1f315c0302739cfcdb089bed4c518748">  578</a></span><span class="preprocessor">#define ADC12_INT_STS_SEQ_CMPT_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_INT_STS_SEQ_CMPT_SHIFT) &amp; ADC12_INT_STS_SEQ_CMPT_MASK)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a5315655acad49b9cae010c5d4d4e3b72">  579</a></span><span class="preprocessor">#define ADC12_INT_STS_SEQ_CMPT_GET(x) (((uint32_t)(x) &amp; ADC12_INT_STS_SEQ_CMPT_MASK) &gt;&gt; ADC12_INT_STS_SEQ_CMPT_SHIFT)</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span> </div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment">/*</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment"> * SEQ_CVC (RW1C)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment"> *</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment"> * one conversion complete in seq_queue if related seq_int_en is set</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment"> */</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a25f78de8c00a31d331a64d51bf48c145">  586</a></span><span class="preprocessor">#define ADC12_INT_STS_SEQ_CVC_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a3c6d7d44b66c2f6b069986da829fd7ce">  587</a></span><span class="preprocessor">#define ADC12_INT_STS_SEQ_CVC_SHIFT (23U)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aed4b3e8d3fbc3531f0a910447b577a21">  588</a></span><span class="preprocessor">#define ADC12_INT_STS_SEQ_CVC_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_INT_STS_SEQ_CVC_SHIFT) &amp; ADC12_INT_STS_SEQ_CVC_MASK)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#af170626cf1ab36f71ab7ee2418b02b47">  589</a></span><span class="preprocessor">#define ADC12_INT_STS_SEQ_CVC_GET(x) (((uint32_t)(x) &amp; ADC12_INT_STS_SEQ_CVC_MASK) &gt;&gt; ADC12_INT_STS_SEQ_CVC_SHIFT)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span> </div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment">/*</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment"> * DMA_FIFO_FULL (RW1C)</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment"> *</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment"> */</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#abe4f21ca7668b6602649b534a7f68983">  595</a></span><span class="preprocessor">#define ADC12_INT_STS_DMA_FIFO_FULL_MASK (0x400000UL)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#acf94aa4986ef874057ed02fe71b2be36">  596</a></span><span class="preprocessor">#define ADC12_INT_STS_DMA_FIFO_FULL_SHIFT (22U)</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a7188db903c05481cb2b8f166de1ea34a">  597</a></span><span class="preprocessor">#define ADC12_INT_STS_DMA_FIFO_FULL_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_INT_STS_DMA_FIFO_FULL_SHIFT) &amp; ADC12_INT_STS_DMA_FIFO_FULL_MASK)</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a77bc9ac75cc3cf015f4295d1d3b7b5aa">  598</a></span><span class="preprocessor">#define ADC12_INT_STS_DMA_FIFO_FULL_GET(x) (((uint32_t)(x) &amp; ADC12_INT_STS_DMA_FIFO_FULL_MASK) &gt;&gt; ADC12_INT_STS_DMA_FIFO_FULL_SHIFT)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span> </div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment">/*</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment"> * AHB_ERR (RW1C)</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment"> *</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment"> * set if got hresp=1</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment"> */</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a5b32473142d94c97c2638d1cf068e704">  605</a></span><span class="preprocessor">#define ADC12_INT_STS_AHB_ERR_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a8ff2b9d1b36baad02b90c6cc9cd68fac">  606</a></span><span class="preprocessor">#define ADC12_INT_STS_AHB_ERR_SHIFT (21U)</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ad9cd83283745ee483b074f8a9717a749">  607</a></span><span class="preprocessor">#define ADC12_INT_STS_AHB_ERR_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_INT_STS_AHB_ERR_SHIFT) &amp; ADC12_INT_STS_AHB_ERR_MASK)</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#af6c05c674b58e028eefe9f6d474204a2">  608</a></span><span class="preprocessor">#define ADC12_INT_STS_AHB_ERR_GET(x) (((uint32_t)(x) &amp; ADC12_INT_STS_AHB_ERR_MASK) &gt;&gt; ADC12_INT_STS_AHB_ERR_SHIFT)</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span> </div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment">/*</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment"> * WDOG (RW1C)</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment"> *</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment"> * set if one chanel watch dog event triggered</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment"> */</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a96eaa205c0db3f31ee36715813510379">  615</a></span><span class="preprocessor">#define ADC12_INT_STS_WDOG_MASK (0x7FFFFUL)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ad6a9c77e37e12387a826b2853edb4da4">  616</a></span><span class="preprocessor">#define ADC12_INT_STS_WDOG_SHIFT (0U)</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a50cf6c1db2a58fd5e6f418e55126bfeb">  617</a></span><span class="preprocessor">#define ADC12_INT_STS_WDOG_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_INT_STS_WDOG_SHIFT) &amp; ADC12_INT_STS_WDOG_MASK)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ae8f7f581f7ce2820f852bcf738d2dccb">  618</a></span><span class="preprocessor">#define ADC12_INT_STS_WDOG_GET(x) (((uint32_t)(x) &amp; ADC12_INT_STS_WDOG_MASK) &gt;&gt; ADC12_INT_STS_WDOG_SHIFT)</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span> </div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment">/* Bitfield definition for register: INT_EN */</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment">/*</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment"> * TRIG_CMPT (RW)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment"> *</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment"> * interrupt for one trigger conversion complete if enabled</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment"> */</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a5c765d98de2dc44471114d9d61d02b4a">  626</a></span><span class="preprocessor">#define ADC12_INT_EN_TRIG_CMPT_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a7a18fd23a69f344f8ca65a24b999c2c3">  627</a></span><span class="preprocessor">#define ADC12_INT_EN_TRIG_CMPT_SHIFT (31U)</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a14f805c3b2cb0b643088b64706caeb73">  628</a></span><span class="preprocessor">#define ADC12_INT_EN_TRIG_CMPT_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_INT_EN_TRIG_CMPT_SHIFT) &amp; ADC12_INT_EN_TRIG_CMPT_MASK)</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a0687fbdccb80149ee1e126ac9bd264c8">  629</a></span><span class="preprocessor">#define ADC12_INT_EN_TRIG_CMPT_GET(x) (((uint32_t)(x) &amp; ADC12_INT_EN_TRIG_CMPT_MASK) &gt;&gt; ADC12_INT_EN_TRIG_CMPT_SHIFT)</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span> </div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment">/*</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment"> * TRIG_SW_CFLCT (RW)</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment"> *</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment"> */</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a0c8c1d306f5a94e9613453f88a83d26b">  635</a></span><span class="preprocessor">#define ADC12_INT_EN_TRIG_SW_CFLCT_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a5f1646d4cd1dff6e8f700ceddf5f9d45">  636</a></span><span class="preprocessor">#define ADC12_INT_EN_TRIG_SW_CFLCT_SHIFT (30U)</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#acaa21bf88c26f1edd7eb1e8a1038a699">  637</a></span><span class="preprocessor">#define ADC12_INT_EN_TRIG_SW_CFLCT_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_INT_EN_TRIG_SW_CFLCT_SHIFT) &amp; ADC12_INT_EN_TRIG_SW_CFLCT_MASK)</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a777ffc905ea59eca570413fc195c6efd">  638</a></span><span class="preprocessor">#define ADC12_INT_EN_TRIG_SW_CFLCT_GET(x) (((uint32_t)(x) &amp; ADC12_INT_EN_TRIG_SW_CFLCT_MASK) &gt;&gt; ADC12_INT_EN_TRIG_SW_CFLCT_SHIFT)</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span> </div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment">/*</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment"> * TRIG_HW_CFLCT (RW)</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment"> *</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment"> */</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ab432ef702c8c91d06ba2f8c61dba4169">  644</a></span><span class="preprocessor">#define ADC12_INT_EN_TRIG_HW_CFLCT_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a15e0a7a4875b6b43fcc0020988d2b5b2">  645</a></span><span class="preprocessor">#define ADC12_INT_EN_TRIG_HW_CFLCT_SHIFT (29U)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a200b04bdc582d6dd53c159d55fc50445">  646</a></span><span class="preprocessor">#define ADC12_INT_EN_TRIG_HW_CFLCT_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_INT_EN_TRIG_HW_CFLCT_SHIFT) &amp; ADC12_INT_EN_TRIG_HW_CFLCT_MASK)</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a02fe702f0277c08c80301fc76ed9e247">  647</a></span><span class="preprocessor">#define ADC12_INT_EN_TRIG_HW_CFLCT_GET(x) (((uint32_t)(x) &amp; ADC12_INT_EN_TRIG_HW_CFLCT_MASK) &gt;&gt; ADC12_INT_EN_TRIG_HW_CFLCT_SHIFT)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span> </div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment">/*</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment"> * READ_CFLCT (RW)</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment"> *</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment"> * read conflict interrupt, set if wait_dis is set, one conversion is in progress, SW read another channel</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment"> */</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a935ea53a31f99f77799b7a28a2dd9eaf">  654</a></span><span class="preprocessor">#define ADC12_INT_EN_READ_CFLCT_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a7e9f9249aea68777f9a0b713421ceaf6">  655</a></span><span class="preprocessor">#define ADC12_INT_EN_READ_CFLCT_SHIFT (28U)</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a213477a4d8b858deb020beba101d440c">  656</a></span><span class="preprocessor">#define ADC12_INT_EN_READ_CFLCT_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_INT_EN_READ_CFLCT_SHIFT) &amp; ADC12_INT_EN_READ_CFLCT_MASK)</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a5fbf88a3f34f2274bceb35c336bae6d1">  657</a></span><span class="preprocessor">#define ADC12_INT_EN_READ_CFLCT_GET(x) (((uint32_t)(x) &amp; ADC12_INT_EN_READ_CFLCT_MASK) &gt;&gt; ADC12_INT_EN_READ_CFLCT_SHIFT)</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span> </div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment">/*</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment"> * SEQ_SW_CFLCT (RW)</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment"> *</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment"> * sequence queue conflict interrupt, set if HW or SW trigger received during conversion</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment"> */</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a33b09bb4e2d9a68fb7abae230ab40327">  664</a></span><span class="preprocessor">#define ADC12_INT_EN_SEQ_SW_CFLCT_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a8f3f34f8e0b88e07e9413221093bfd53">  665</a></span><span class="preprocessor">#define ADC12_INT_EN_SEQ_SW_CFLCT_SHIFT (27U)</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a5a26ba4178afc57bea28a3dd47f49879">  666</a></span><span class="preprocessor">#define ADC12_INT_EN_SEQ_SW_CFLCT_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_INT_EN_SEQ_SW_CFLCT_SHIFT) &amp; ADC12_INT_EN_SEQ_SW_CFLCT_MASK)</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a23cabab91da757c2e355b696b8451313">  667</a></span><span class="preprocessor">#define ADC12_INT_EN_SEQ_SW_CFLCT_GET(x) (((uint32_t)(x) &amp; ADC12_INT_EN_SEQ_SW_CFLCT_MASK) &gt;&gt; ADC12_INT_EN_SEQ_SW_CFLCT_SHIFT)</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span> </div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment">/*</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment"> * SEQ_HW_CFLCT (RW)</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment"> *</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment"> */</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ac4f8a08beb512888a7e43bc4052d58d1">  673</a></span><span class="preprocessor">#define ADC12_INT_EN_SEQ_HW_CFLCT_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a4be5be72e3ed8c5d95258ab52c09c270">  674</a></span><span class="preprocessor">#define ADC12_INT_EN_SEQ_HW_CFLCT_SHIFT (26U)</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a6d58e279dd442350e18ba0790d294f2d">  675</a></span><span class="preprocessor">#define ADC12_INT_EN_SEQ_HW_CFLCT_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_INT_EN_SEQ_HW_CFLCT_SHIFT) &amp; ADC12_INT_EN_SEQ_HW_CFLCT_MASK)</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aa255960342f371f3e74c64162039baab">  676</a></span><span class="preprocessor">#define ADC12_INT_EN_SEQ_HW_CFLCT_GET(x) (((uint32_t)(x) &amp; ADC12_INT_EN_SEQ_HW_CFLCT_MASK) &gt;&gt; ADC12_INT_EN_SEQ_HW_CFLCT_SHIFT)</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span> </div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment">/*</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment"> * SEQ_DMAABT (RW)</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment"> *</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment"> * dma abort interrupt, set if seqence dma write pointer reachs sw read pointer if stop_en is set</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment"> */</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a7f80575cacfe49d8e2062026452c7a4f">  683</a></span><span class="preprocessor">#define ADC12_INT_EN_SEQ_DMAABT_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#af98ed14fe82a714f8eb0c8e73cdfcb75">  684</a></span><span class="preprocessor">#define ADC12_INT_EN_SEQ_DMAABT_SHIFT (25U)</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a025f98a3222d55f12716680c5e44eaf2">  685</a></span><span class="preprocessor">#define ADC12_INT_EN_SEQ_DMAABT_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_INT_EN_SEQ_DMAABT_SHIFT) &amp; ADC12_INT_EN_SEQ_DMAABT_MASK)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a02ef9b5e63d1defe1d7f860344a2e464">  686</a></span><span class="preprocessor">#define ADC12_INT_EN_SEQ_DMAABT_GET(x) (((uint32_t)(x) &amp; ADC12_INT_EN_SEQ_DMAABT_MASK) &gt;&gt; ADC12_INT_EN_SEQ_DMAABT_SHIFT)</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span> </div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment">/*</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment"> * SEQ_CMPT (RW)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment"> *</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment"> * the whole sequence complete interrupt</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment"> */</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aec6aaa23be3c43f6cb73076aecf8fd17">  693</a></span><span class="preprocessor">#define ADC12_INT_EN_SEQ_CMPT_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ae74d326a7d02e0bfd20245ee9c5b05ce">  694</a></span><span class="preprocessor">#define ADC12_INT_EN_SEQ_CMPT_SHIFT (24U)</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a86522cb444b5b707f39856172926caf2">  695</a></span><span class="preprocessor">#define ADC12_INT_EN_SEQ_CMPT_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_INT_EN_SEQ_CMPT_SHIFT) &amp; ADC12_INT_EN_SEQ_CMPT_MASK)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a634c5d67222a20fd18401c20afd58a26">  696</a></span><span class="preprocessor">#define ADC12_INT_EN_SEQ_CMPT_GET(x) (((uint32_t)(x) &amp; ADC12_INT_EN_SEQ_CMPT_MASK) &gt;&gt; ADC12_INT_EN_SEQ_CMPT_SHIFT)</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span> </div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment">/*</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment"> * SEQ_CVC (RW)</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment"> *</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment"> * one conversion complete in seq_queue if related seq_int_en is set</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment"> */</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#afbe4688419700733729318bb016c1c35">  703</a></span><span class="preprocessor">#define ADC12_INT_EN_SEQ_CVC_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a9b3d7de1b681a8d2a39c88706d971154">  704</a></span><span class="preprocessor">#define ADC12_INT_EN_SEQ_CVC_SHIFT (23U)</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#af06e8591f8f9caaa9b4a21b74da8bce7">  705</a></span><span class="preprocessor">#define ADC12_INT_EN_SEQ_CVC_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_INT_EN_SEQ_CVC_SHIFT) &amp; ADC12_INT_EN_SEQ_CVC_MASK)</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a6626e77b224a9d16715fc35877bddbb4">  706</a></span><span class="preprocessor">#define ADC12_INT_EN_SEQ_CVC_GET(x) (((uint32_t)(x) &amp; ADC12_INT_EN_SEQ_CVC_MASK) &gt;&gt; ADC12_INT_EN_SEQ_CVC_SHIFT)</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span> </div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment">/*</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="comment"> * DMA_FIFO_FULL (RW)</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment"> *</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment"> * DMA fifo full interrupt, user need to check clock frequency if it&#39;s set.</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment"> */</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a139f38531287b8e0ff2dc0622cd164e0">  713</a></span><span class="preprocessor">#define ADC12_INT_EN_DMA_FIFO_FULL_MASK (0x400000UL)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a39929c3cd68f6253b54f25d8856ba08f">  714</a></span><span class="preprocessor">#define ADC12_INT_EN_DMA_FIFO_FULL_SHIFT (22U)</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ad90285f43091e24295d1292616b3d81c">  715</a></span><span class="preprocessor">#define ADC12_INT_EN_DMA_FIFO_FULL_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_INT_EN_DMA_FIFO_FULL_SHIFT) &amp; ADC12_INT_EN_DMA_FIFO_FULL_MASK)</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a9b49231f1a1c84c9b1dc9b035666bbd4">  716</a></span><span class="preprocessor">#define ADC12_INT_EN_DMA_FIFO_FULL_GET(x) (((uint32_t)(x) &amp; ADC12_INT_EN_DMA_FIFO_FULL_MASK) &gt;&gt; ADC12_INT_EN_DMA_FIFO_FULL_SHIFT)</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span> </div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment">/*</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment"> * AHB_ERR (RW)</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment"> *</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment"> * set if got hresp=1, generally caused by wrong trg_dma_addr or seq_dma_addr</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment"> */</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a34614652988b81664908d3c395849452">  723</a></span><span class="preprocessor">#define ADC12_INT_EN_AHB_ERR_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a810047831c3824fc2f5c59ddc94204ae">  724</a></span><span class="preprocessor">#define ADC12_INT_EN_AHB_ERR_SHIFT (21U)</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a157b38ad87cce91e966cf48582ccbed1">  725</a></span><span class="preprocessor">#define ADC12_INT_EN_AHB_ERR_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_INT_EN_AHB_ERR_SHIFT) &amp; ADC12_INT_EN_AHB_ERR_MASK)</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a7749cbb95caa70a3de6540c77b28d235">  726</a></span><span class="preprocessor">#define ADC12_INT_EN_AHB_ERR_GET(x) (((uint32_t)(x) &amp; ADC12_INT_EN_AHB_ERR_MASK) &gt;&gt; ADC12_INT_EN_AHB_ERR_SHIFT)</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span> </div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment">/*</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment"> * WDOG (RW)</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment"> *</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment"> * set if one chanel watch dog event triggered</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment"> */</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ad7c0c8077318b3b3dddf6dd016da1560">  733</a></span><span class="preprocessor">#define ADC12_INT_EN_WDOG_MASK (0x7FFFFUL)</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#af21c7638607bc6c7fa839329b055798c">  734</a></span><span class="preprocessor">#define ADC12_INT_EN_WDOG_SHIFT (0U)</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aa37f794b67578bc830fc2029b243e8e7">  735</a></span><span class="preprocessor">#define ADC12_INT_EN_WDOG_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_INT_EN_WDOG_SHIFT) &amp; ADC12_INT_EN_WDOG_MASK)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a7ec67435efcce7f9cb6fc00254efbb4f">  736</a></span><span class="preprocessor">#define ADC12_INT_EN_WDOG_GET(x) (((uint32_t)(x) &amp; ADC12_INT_EN_WDOG_MASK) &gt;&gt; ADC12_INT_EN_WDOG_SHIFT)</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span> </div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment">/* Bitfield definition for register: ANA_CTRL0 */</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment">/*</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment"> * CAL_VAL_DIFF (RW)</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment"> *</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment"> * calibration value for differential mode</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment"> */</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a6bf64b7347f57307042249b49f0d489b">  744</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_CAL_VAL_DIFF_MASK (0x7F000000UL)</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a3676d4f50de90b2bb7fe16d528321a24">  745</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_CAL_VAL_DIFF_SHIFT (24U)</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ad3b8ca4344ba978ea7430e56d25bb54e">  746</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_CAL_VAL_DIFF_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_ANA_CTRL0_CAL_VAL_DIFF_SHIFT) &amp; ADC12_ANA_CTRL0_CAL_VAL_DIFF_MASK)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a0329e2a7089491fef65e8d70a6d0e510">  747</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_CAL_VAL_DIFF_GET(x) (((uint32_t)(x) &amp; ADC12_ANA_CTRL0_CAL_VAL_DIFF_MASK) &gt;&gt; ADC12_ANA_CTRL0_CAL_VAL_DIFF_SHIFT)</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span> </div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment">/*</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment"> * CAL_VAL_SE (RW)</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment"> *</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment"> * calibration value for single-end mode</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="comment"> */</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ab2b86b6ad55b34f803c0a24127fc2c2e">  754</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_CAL_VAL_SE_MASK (0x7F0000UL)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#acc781f5a4956ee86b14d4296c2be4cb1">  755</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_CAL_VAL_SE_SHIFT (16U)</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a5d659ab68fb3073a7b08dee3e92f4b33">  756</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_CAL_VAL_SE_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_ANA_CTRL0_CAL_VAL_SE_SHIFT) &amp; ADC12_ANA_CTRL0_CAL_VAL_SE_MASK)</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a859c5162e76829b3c25ad0444f17221f">  757</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_CAL_VAL_SE_GET(x) (((uint32_t)(x) &amp; ADC12_ANA_CTRL0_CAL_VAL_SE_MASK) &gt;&gt; ADC12_ANA_CTRL0_CAL_VAL_SE_SHIFT)</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span> </div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment">/*</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment"> * REARM_EN (RW)</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment"> *</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment"> * set will insert one adc cycle rearm before sample, user need to increase one to sample_clock_number</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment"> */</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aac0de802e5b287874963f984c48e6258">  764</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_REARM_EN_MASK (0x4000U)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a3cf890dda5fd4db3b52573a7306979a0">  765</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_REARM_EN_SHIFT (14U)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aa83158ce1f9000b7d6b4ff4372b82f18">  766</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_REARM_EN_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_ANA_CTRL0_REARM_EN_SHIFT) &amp; ADC12_ANA_CTRL0_REARM_EN_MASK)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a4ddd946105979c7c4828dcc33f5cce81">  767</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_REARM_EN_GET(x) (((uint32_t)(x) &amp; ADC12_ANA_CTRL0_REARM_EN_MASK) &gt;&gt; ADC12_ANA_CTRL0_REARM_EN_SHIFT)</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span> </div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment">/*</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment"> * SELRANGE_LDO (RW)</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment"> *</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment"> * Defines the range for the LDO reference (vdd_soc)</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment"> * selrange_ldo = 0: LDO reference dvdd or vref_ldo in range [0.81;0.99]</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment"> * selrange_ldo = 1: LDO reference dvdd or vref_ldo in range [0.99;1.21]</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment"> */</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a8b8119c58eb9981431e18b374fb03513">  776</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_SELRANGE_LDO_MASK (0x800U)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#afb086e358b77ecba0642b793bc489fea">  777</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_SELRANGE_LDO_SHIFT (11U)</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aad6313740ebb96f3693c6749b79acea8">  778</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_SELRANGE_LDO_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_ANA_CTRL0_SELRANGE_LDO_SHIFT) &amp; ADC12_ANA_CTRL0_SELRANGE_LDO_MASK)</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a39fcfafeb5efe33ddcdb4e588082d98d">  779</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_SELRANGE_LDO_GET(x) (((uint32_t)(x) &amp; ADC12_ANA_CTRL0_SELRANGE_LDO_MASK) &gt;&gt; ADC12_ANA_CTRL0_SELRANGE_LDO_SHIFT)</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span> </div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment">/*</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment"> * ENLDO (RW)</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment"> *</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment"> * set to enable adc LDO, need at least 20us for LDO to be stable.</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment"> */</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#af2fc12a2a2071d65f05784f7199e84a4">  786</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_ENLDO_MASK (0x40U)</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a8126e50106daaf1659c49b0ba43cb59a">  787</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_ENLDO_SHIFT (6U)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ada13aa142c9bf4ad6df329ea8a06f676">  788</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_ENLDO_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_ANA_CTRL0_ENLDO_SHIFT) &amp; ADC12_ANA_CTRL0_ENLDO_MASK)</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a9dc7f4704eda399e5110cd9f5ad473d6">  789</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_ENLDO_GET(x) (((uint32_t)(x) &amp; ADC12_ANA_CTRL0_ENLDO_MASK) &gt;&gt; ADC12_ANA_CTRL0_ENLDO_SHIFT)</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span> </div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment">/*</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment"> * ENADC (RW)</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment"> *</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment"> * set to enable adc analog function. user need set it after LDO stable, or wait at least 20us after setting enldo, then set this bit.</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment"> */</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ae9135afa00c78c243e21aec5afe1f93f">  796</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_ENADC_MASK (0x20U)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a15ab15dae1864f1ef5ef236ca07e6465">  797</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_ENADC_SHIFT (5U)</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a30be587c5790241bc1c0356d31595706">  798</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_ENADC_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_ANA_CTRL0_ENADC_SHIFT) &amp; ADC12_ANA_CTRL0_ENADC_MASK)</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ad0a9d6e608dc9414ea1c3e50b34dc898">  799</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_ENADC_GET(x) (((uint32_t)(x) &amp; ADC12_ANA_CTRL0_ENADC_MASK) &gt;&gt; ADC12_ANA_CTRL0_ENADC_SHIFT)</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span> </div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment">/*</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment"> * RESETADC (RW)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment"> *</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment"> * set to 1 to reset adc analog; default high.</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment"> */</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a67a88795042c281c3f0260e623028c48">  806</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_RESETADC_MASK (0x10U)</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ab6faf979c04db2233675729a30599ed7">  807</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_RESETADC_SHIFT (4U)</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aad48aab26748b387655fe56f0bcb4028">  808</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_RESETADC_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_ANA_CTRL0_RESETADC_SHIFT) &amp; ADC12_ANA_CTRL0_RESETADC_MASK)</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a989b1b900ece6b107c4525105ca64191">  809</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_RESETADC_GET(x) (((uint32_t)(x) &amp; ADC12_ANA_CTRL0_RESETADC_MASK) &gt;&gt; ADC12_ANA_CTRL0_RESETADC_SHIFT)</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span> </div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="comment">/*</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment"> * RESETCAL (RW)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="comment"> *</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="comment"> * set to 1 to reset calibration logic; default high.</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment"> */</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a70d8ff214c99f884d1e3ee5adee6a51b">  816</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_RESETCAL_MASK (0x8U)</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ac33902916858be46ee9973e5e25205d8">  817</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_RESETCAL_SHIFT (3U)</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a85d3b801f51c4643bfb5a43c68bf8d33">  818</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_RESETCAL_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_ANA_CTRL0_RESETCAL_SHIFT) &amp; ADC12_ANA_CTRL0_RESETCAL_MASK)</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aebdab75494a55eec3cc1ff29c1253280">  819</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_RESETCAL_GET(x) (((uint32_t)(x) &amp; ADC12_ANA_CTRL0_RESETCAL_MASK) &gt;&gt; ADC12_ANA_CTRL0_RESETCAL_SHIFT)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span> </div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment">/*</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment"> * STARTCAL (RW)</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment"> *</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment"> * set to start the offset calibration cycle (Active H). user need to clear it after setting it.</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment"> */</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a516aa5cee631ecab2ae1b6e216c5308f">  826</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_STARTCAL_MASK (0x4U)</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aacedfe7b5891aa95582849a0849d5680">  827</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_STARTCAL_SHIFT (2U)</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#abd078559473e3f7680cc088679c92f99">  828</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_STARTCAL_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_ANA_CTRL0_STARTCAL_SHIFT) &amp; ADC12_ANA_CTRL0_STARTCAL_MASK)</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a5ffa847eebc0964cbd9a9570df8cd760">  829</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_STARTCAL_GET(x) (((uint32_t)(x) &amp; ADC12_ANA_CTRL0_STARTCAL_MASK) &gt;&gt; ADC12_ANA_CTRL0_STARTCAL_SHIFT)</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span> </div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment">/*</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="comment"> * LOADCAL (RW)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="comment"> *</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="comment"> * Signal that loads the offset calibration word into the internal registers (Active H)</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment"> */</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a491d41e5fa30c780fe7a7922abad4f7e">  836</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_LOADCAL_MASK (0x2U)</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a6ba02d7f4a6bc3f6ea9f906fb270fc60">  837</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_LOADCAL_SHIFT (1U)</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aaba381e3b960a0b01a97e9d10d35b4c6">  838</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_LOADCAL_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_ANA_CTRL0_LOADCAL_SHIFT) &amp; ADC12_ANA_CTRL0_LOADCAL_MASK)</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a293da896be2d73ca56260f5193d265a1">  839</a></span><span class="preprocessor">#define ADC12_ANA_CTRL0_LOADCAL_GET(x) (((uint32_t)(x) &amp; ADC12_ANA_CTRL0_LOADCAL_MASK) &gt;&gt; ADC12_ANA_CTRL0_LOADCAL_SHIFT)</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span> </div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="comment">/* Bitfield definition for register: ANA_CTRL1 */</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="comment">/*</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="comment"> * SELRES (RW)</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="comment"> *</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="comment"> * 11-12bit</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="comment"> * 10-10bit</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="comment"> * 01-8bit</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="comment"> * 00-6bit</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="comment"> */</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ab134d7b47b2f1ad1ee0e0a8d6c02d7df">  850</a></span><span class="preprocessor">#define ADC12_ANA_CTRL1_SELRES_MASK (0xC0U)</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ad88efdf6a29314a84f8270920a41e41a">  851</a></span><span class="preprocessor">#define ADC12_ANA_CTRL1_SELRES_SHIFT (6U)</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a45adc2af19e334b573523efa00212f00">  852</a></span><span class="preprocessor">#define ADC12_ANA_CTRL1_SELRES_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_ANA_CTRL1_SELRES_SHIFT) &amp; ADC12_ANA_CTRL1_SELRES_MASK)</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a1436855aeb4942e3e12b4efd6585400b">  853</a></span><span class="preprocessor">#define ADC12_ANA_CTRL1_SELRES_GET(x) (((uint32_t)(x) &amp; ADC12_ANA_CTRL1_SELRES_MASK) &gt;&gt; ADC12_ANA_CTRL1_SELRES_SHIFT)</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span> </div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment">/* Bitfield definition for register: ANA_STATUS */</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment">/*</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment"> * CALON (RW)</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment"> *</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="comment"> * Indicates if the ADC is in calibration mode (Active H).</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment"> */</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a5a51753d6be4a6bd0bece2c5166b4395">  861</a></span><span class="preprocessor">#define ADC12_ANA_STATUS_CALON_MASK (0x80U)</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ad1a201cad3452a48f98c05b33c54dd50">  862</a></span><span class="preprocessor">#define ADC12_ANA_STATUS_CALON_SHIFT (7U)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a564f4626b6dba86f84af6e1248f28fd5">  863</a></span><span class="preprocessor">#define ADC12_ANA_STATUS_CALON_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_ANA_STATUS_CALON_SHIFT) &amp; ADC12_ANA_STATUS_CALON_MASK)</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a3d94cc34cc202f24890e29f1ca5e5492">  864</a></span><span class="preprocessor">#define ADC12_ANA_STATUS_CALON_GET(x) (((uint32_t)(x) &amp; ADC12_ANA_STATUS_CALON_MASK) &gt;&gt; ADC12_ANA_STATUS_CALON_SHIFT)</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span> </div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="comment">/*</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="comment"> * CAL_OUT (RW)</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="comment"> *</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="comment"> */</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ab320a6d00fcdddd702df4bb193457f71">  870</a></span><span class="preprocessor">#define ADC12_ANA_STATUS_CAL_OUT_MASK (0x7FU)</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a85d30c5e609800546c4af2f32b16cdfa">  871</a></span><span class="preprocessor">#define ADC12_ANA_STATUS_CAL_OUT_SHIFT (0U)</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a1d72fb3fe390c07f8812df9be513943b">  872</a></span><span class="preprocessor">#define ADC12_ANA_STATUS_CAL_OUT_SET(x) (((uint32_t)(x) &lt;&lt; ADC12_ANA_STATUS_CAL_OUT_SHIFT) &amp; ADC12_ANA_STATUS_CAL_OUT_MASK)</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ae74ae03197fee38903f85eb256a8a5da">  873</a></span><span class="preprocessor">#define ADC12_ANA_STATUS_CAL_OUT_GET(x) (((uint32_t)(x) &amp; ADC12_ANA_STATUS_CAL_OUT_MASK) &gt;&gt; ADC12_ANA_STATUS_CAL_OUT_SHIFT)</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span> </div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span> </div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span> </div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="comment">/* CONFIG register group index macro definition */</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a38c24f5f12687b3889c99ab71283c3ff">  878</a></span><span class="preprocessor">#define ADC12_CONFIG_TRG0A (0UL)</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a28387702b3fcd070b57cd1b04ca04dc8">  879</a></span><span class="preprocessor">#define ADC12_CONFIG_TRG0B (1UL)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a94237323da32571bd88a9433c1948069">  880</a></span><span class="preprocessor">#define ADC12_CONFIG_TRG0C (2UL)</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aa315ab6eb7051b2659bef8a67ae2a937">  881</a></span><span class="preprocessor">#define ADC12_CONFIG_TRG1A (3UL)</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a5af3f8967c08aba60189d97fdded0a1d">  882</a></span><span class="preprocessor">#define ADC12_CONFIG_TRG1B (4UL)</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a2ca7e05aef955135de69797b540b10f8">  883</a></span><span class="preprocessor">#define ADC12_CONFIG_TRG1C (5UL)</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#accc3311786ef15965c9af37953d59ed1">  884</a></span><span class="preprocessor">#define ADC12_CONFIG_TRG2A (6UL)</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a914686539494878ef839ce9cb0191338">  885</a></span><span class="preprocessor">#define ADC12_CONFIG_TRG2B (7UL)</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#af1e2402eec61dd76b16b0aa1986c6c05">  886</a></span><span class="preprocessor">#define ADC12_CONFIG_TRG2C (8UL)</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a8fdc3be947258cad8f4cbfe79834782f">  887</a></span><span class="preprocessor">#define ADC12_CONFIG_TRG3A (9UL)</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a4e3a16375350b1b14f2563de74c9e3ac">  888</a></span><span class="preprocessor">#define ADC12_CONFIG_TRG3B (10UL)</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aa6f65d7250070ec50e440c96b3af99be">  889</a></span><span class="preprocessor">#define ADC12_CONFIG_TRG3C (11UL)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span> </div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="comment">/* BUS_RESULT register group index macro definition */</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a28fe0c6655bbe6bafdbffcab81c7de8b">  892</a></span><span class="preprocessor">#define ADC12_BUS_RESULT_CHN0 (0UL)</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a95ec08aa2c239b04b4f1c0c8d6eda771">  893</a></span><span class="preprocessor">#define ADC12_BUS_RESULT_CHN1 (1UL)</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a5763be4f861ad182d2a4bcc2dc4297e4">  894</a></span><span class="preprocessor">#define ADC12_BUS_RESULT_CHN2 (2UL)</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ae2ab4763753a4b3da473ee1ebbd4c001">  895</a></span><span class="preprocessor">#define ADC12_BUS_RESULT_CHN3 (3UL)</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#af1937e6a60b3447f3657f9337818d42a">  896</a></span><span class="preprocessor">#define ADC12_BUS_RESULT_CHN4 (4UL)</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ad922145e71109dca658eb92c02f826dd">  897</a></span><span class="preprocessor">#define ADC12_BUS_RESULT_CHN5 (5UL)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ad44f388afa1ff9972bf5ec423c326267">  898</a></span><span class="preprocessor">#define ADC12_BUS_RESULT_CHN6 (6UL)</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aa79bfe9d403bb1ab6e577c428c163b22">  899</a></span><span class="preprocessor">#define ADC12_BUS_RESULT_CHN7 (7UL)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aa982a8505b53645bdca90a6ef9c1ba16">  900</a></span><span class="preprocessor">#define ADC12_BUS_RESULT_CHN8 (8UL)</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a2f91e2d2761eb1ecb41ea6cf842b0a71">  901</a></span><span class="preprocessor">#define ADC12_BUS_RESULT_CHN9 (9UL)</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a91355b2c2d0e3a218c63e5e5a8cc5bb2">  902</a></span><span class="preprocessor">#define ADC12_BUS_RESULT_CHN10 (10UL)</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a127a0edad14d69a7fcd65115cced81ff">  903</a></span><span class="preprocessor">#define ADC12_BUS_RESULT_CHN11 (11UL)</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a8d66a5de97b47ec2f47d93d415fae600">  904</a></span><span class="preprocessor">#define ADC12_BUS_RESULT_CHN12 (12UL)</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a14a7def9e7747069690b56ff28fcd660">  905</a></span><span class="preprocessor">#define ADC12_BUS_RESULT_CHN13 (13UL)</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a87f8934ce0dc17730f3eb954570f2c4e">  906</a></span><span class="preprocessor">#define ADC12_BUS_RESULT_CHN14 (14UL)</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#acb79a31ae677d216106e96c145eb80ce">  907</a></span><span class="preprocessor">#define ADC12_BUS_RESULT_CHN15 (15UL)</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a3d176504ad157bbc60efbeaef8b532d1">  908</a></span><span class="preprocessor">#define ADC12_BUS_RESULT_CHN16 (16UL)</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a52b523842bcab061cc10a3110a2c296f">  909</a></span><span class="preprocessor">#define ADC12_BUS_RESULT_CHN17 (17UL)</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ad47403ebc92130929c57a477e0adc949">  910</a></span><span class="preprocessor">#define ADC12_BUS_RESULT_CHN18 (18UL)</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span> </div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment">/* SEQ_QUE register group index macro definition */</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a31656c0b83192f558f2b209ac8b34e7f">  913</a></span><span class="preprocessor">#define ADC12_SEQ_QUE_CFG0 (0UL)</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ae7a7c2a8ac4e873f3763a8b1ab1b9b93">  914</a></span><span class="preprocessor">#define ADC12_SEQ_QUE_CFG1 (1UL)</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ab90fe3831c9685bed9f14103b1f9e98d">  915</a></span><span class="preprocessor">#define ADC12_SEQ_QUE_CFG2 (2UL)</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a529da8cc4ad22f7dafa730487a039c2e">  916</a></span><span class="preprocessor">#define ADC12_SEQ_QUE_CFG3 (3UL)</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a26629daa0a77c02af78cdc7a940bb336">  917</a></span><span class="preprocessor">#define ADC12_SEQ_QUE_CFG4 (4UL)</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a385d357656694b43a4e9ce87692508f5">  918</a></span><span class="preprocessor">#define ADC12_SEQ_QUE_CFG5 (5UL)</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a35dfbbb8e6dcd4956112db32c17e9742">  919</a></span><span class="preprocessor">#define ADC12_SEQ_QUE_CFG6 (6UL)</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a0b906cc8ae64ae2e2c3c61f4c8b6dd8d">  920</a></span><span class="preprocessor">#define ADC12_SEQ_QUE_CFG7 (7UL)</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a893869695694dd7e007ac84d3e7a64e6">  921</a></span><span class="preprocessor">#define ADC12_SEQ_QUE_CFG8 (8UL)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a78ba8ed12e6309ee56516c27b287d36e">  922</a></span><span class="preprocessor">#define ADC12_SEQ_QUE_CFG9 (9UL)</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a00cd267cdb6565cf81fe5c058b0ac640">  923</a></span><span class="preprocessor">#define ADC12_SEQ_QUE_CFG10 (10UL)</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a0e4683ad7112167d30d4c6c11a180ab4">  924</a></span><span class="preprocessor">#define ADC12_SEQ_QUE_CFG11 (11UL)</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a04a231f8e0c414c836504e2f22348713">  925</a></span><span class="preprocessor">#define ADC12_SEQ_QUE_CFG12 (12UL)</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#afa184e5ebf483b8f4068d5a6e9786ab0">  926</a></span><span class="preprocessor">#define ADC12_SEQ_QUE_CFG13 (13UL)</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a94c415ec5ecd5136ff5c7cf5b0b3ca4c">  927</a></span><span class="preprocessor">#define ADC12_SEQ_QUE_CFG14 (14UL)</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#af4642d0d8cf3dab26252e4d3d92377d6">  928</a></span><span class="preprocessor">#define ADC12_SEQ_QUE_CFG15 (15UL)</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span> </div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="comment">/* PRD_CFG register group index macro definition */</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a4b913eefbf725d5f969236be5823ad5a">  931</a></span><span class="preprocessor">#define ADC12_PRD_CFG_CHN0 (0UL)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a8a20588f463f691ff4c3a15a8d4bcbeb">  932</a></span><span class="preprocessor">#define ADC12_PRD_CFG_CHN1 (1UL)</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a0a4c887dd044cb04d84e658bc9a59e0d">  933</a></span><span class="preprocessor">#define ADC12_PRD_CFG_CHN2 (2UL)</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a0333d8b8d0b9ee4a5c4c96a33a72e03e">  934</a></span><span class="preprocessor">#define ADC12_PRD_CFG_CHN3 (3UL)</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a1bc4dab6dab93553c3750337aa420fb8">  935</a></span><span class="preprocessor">#define ADC12_PRD_CFG_CHN4 (4UL)</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a76a566ebe5ae8a2cfcd08ea9d62737ec">  936</a></span><span class="preprocessor">#define ADC12_PRD_CFG_CHN5 (5UL)</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aa2c803f11e06b0a8958d93e4bbb9c436">  937</a></span><span class="preprocessor">#define ADC12_PRD_CFG_CHN6 (6UL)</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a9476f2fe94798a285b3cf5398857658b">  938</a></span><span class="preprocessor">#define ADC12_PRD_CFG_CHN7 (7UL)</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a5a906b7905a67323a89313087455a209">  939</a></span><span class="preprocessor">#define ADC12_PRD_CFG_CHN8 (8UL)</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a987dc905092a79a5f39f870d1949110f">  940</a></span><span class="preprocessor">#define ADC12_PRD_CFG_CHN9 (9UL)</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ab9978e06cfceea149a6323f8fa785278">  941</a></span><span class="preprocessor">#define ADC12_PRD_CFG_CHN10 (10UL)</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ab86f4f27278dbc1cef8b75ce9afbfbcb">  942</a></span><span class="preprocessor">#define ADC12_PRD_CFG_CHN11 (11UL)</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ae6c4aa2963d9f8afedf6b756c6916e84">  943</a></span><span class="preprocessor">#define ADC12_PRD_CFG_CHN12 (12UL)</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a86e4833d796b05d2e688b921708069cc">  944</a></span><span class="preprocessor">#define ADC12_PRD_CFG_CHN13 (13UL)</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#af0674482179e0ed2aab261de6a49b2bc">  945</a></span><span class="preprocessor">#define ADC12_PRD_CFG_CHN14 (14UL)</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a2a1981b9c6611e08d4473e20ad9e6503">  946</a></span><span class="preprocessor">#define ADC12_PRD_CFG_CHN15 (15UL)</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ad088ba8785f5a13b50c1493dbba9d14f">  947</a></span><span class="preprocessor">#define ADC12_PRD_CFG_CHN16 (16UL)</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a0c296e30a55764aefe3b80d0dc5f2932">  948</a></span><span class="preprocessor">#define ADC12_PRD_CFG_CHN17 (17UL)</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a7dc9b6bec84c09c2657ebe3ec5163bd3">  949</a></span><span class="preprocessor">#define ADC12_PRD_CFG_CHN18 (18UL)</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span> </div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment">/* SAMPLE_CFG register group index macro definition */</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a004a767db205b32afabbb8fa54771fa5">  952</a></span><span class="preprocessor">#define ADC12_SAMPLE_CFG_CHN0 (0UL)</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#acd1e1f2464910f33080c6538597f2d3a">  953</a></span><span class="preprocessor">#define ADC12_SAMPLE_CFG_CHN1 (1UL)</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#af8b9a6505bd8bc3f97342fb9eabb7a74">  954</a></span><span class="preprocessor">#define ADC12_SAMPLE_CFG_CHN2 (2UL)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aee79e690cf8d5a7cbcd32eeb39254578">  955</a></span><span class="preprocessor">#define ADC12_SAMPLE_CFG_CHN3 (3UL)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aaca2cf6c41548bd65419cde4cab4a5f9">  956</a></span><span class="preprocessor">#define ADC12_SAMPLE_CFG_CHN4 (4UL)</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a213c88a7e0958272894fc97f4f268ebd">  957</a></span><span class="preprocessor">#define ADC12_SAMPLE_CFG_CHN5 (5UL)</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a8c69c3fdf8c74151d2b7321038d19b26">  958</a></span><span class="preprocessor">#define ADC12_SAMPLE_CFG_CHN6 (6UL)</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a55ec4439e64658d8f908cae4ffd03f29">  959</a></span><span class="preprocessor">#define ADC12_SAMPLE_CFG_CHN7 (7UL)</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ad13fa8aa4b4270617bb3c1335eed19d0">  960</a></span><span class="preprocessor">#define ADC12_SAMPLE_CFG_CHN8 (8UL)</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a3ad8a023ca49b373d17832edd468daf4">  961</a></span><span class="preprocessor">#define ADC12_SAMPLE_CFG_CHN9 (9UL)</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ae19d1e0767a2bb24a185c62e79e06ab8">  962</a></span><span class="preprocessor">#define ADC12_SAMPLE_CFG_CHN10 (10UL)</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a4df5bb2476a3f67a36558542735d925c">  963</a></span><span class="preprocessor">#define ADC12_SAMPLE_CFG_CHN11 (11UL)</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ab59d59cc6c6aff6b62b186203aadad66">  964</a></span><span class="preprocessor">#define ADC12_SAMPLE_CFG_CHN12 (12UL)</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#ab10cfa73710da41d39ff1179fcc87ce6">  965</a></span><span class="preprocessor">#define ADC12_SAMPLE_CFG_CHN13 (13UL)</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a31cb390239605dd8bc2b97a14c96e7ea">  966</a></span><span class="preprocessor">#define ADC12_SAMPLE_CFG_CHN14 (14UL)</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a4ae46bbe5e40f2ee2b8f6f4bb2fa2843">  967</a></span><span class="preprocessor">#define ADC12_SAMPLE_CFG_CHN15 (15UL)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#aa1b21a1c430bb9818885d2587729b9d7">  968</a></span><span class="preprocessor">#define ADC12_SAMPLE_CFG_CHN16 (16UL)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#a0dcae9ba3f87ac1fb187149f3da84bdf">  969</a></span><span class="preprocessor">#define ADC12_SAMPLE_CFG_CHN17 (17UL)</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="hpm__adc12__regs_8h.html#af9b940fe601203cc3aaff2173ad6f588">  970</a></span><span class="preprocessor">#define ADC12_SAMPLE_CFG_CHN18 (18UL)</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span> </div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span> </div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_ADC12_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructADC12__Type_html"><div class="ttname"><a href="structADC12__Type.html">ADC12_Type</a></div><div class="ttdef"><b>Definition</b> hpm_adc12_regs.h:12</div></div>
<div class="ttc" id="astructADC12__Type_html_a14cc373e9b27658bae84aecf59371b8b"><div class="ttname"><a href="structADC12__Type.html#a14cc373e9b27658bae84aecf59371b8b">ADC12_Type::ANA_CTRL0</a></div><div class="ttdeci">__RW uint32_t ANA_CTRL0</div><div class="ttdef"><b>Definition</b> hpm_adc12_regs.h:42</div></div>
<div class="ttc" id="astructADC12__Type_html_a1e9902cef82dc0a2ebc70a0d3b6c0fe3"><div class="ttname"><a href="structADC12__Type.html#a1e9902cef82dc0a2ebc70a0d3b6c0fe3">ADC12_Type::ADC_CFG0</a></div><div class="ttdeci">__RW uint32_t ADC_CFG0</div><div class="ttdef"><b>Definition</b> hpm_adc12_regs.h:37</div></div>
<div class="ttc" id="astructADC12__Type_html_a215cf17a0f0975e4f2dc487f172fe7e9"><div class="ttname"><a href="structADC12__Type.html#a215cf17a0f0975e4f2dc487f172fe7e9">ADC12_Type::INT_EN</a></div><div class="ttdeci">__RW uint32_t INT_EN</div><div class="ttdef"><b>Definition</b> hpm_adc12_regs.h:40</div></div>
<div class="ttc" id="astructADC12__Type_html_a26a062d1f5ecf3dffc253a40d89375fb"><div class="ttname"><a href="structADC12__Type.html#a26a062d1f5ecf3dffc253a40d89375fb">ADC12_Type::PRD_THSHD_CFG</a></div><div class="ttdeci">__RW uint32_t PRD_THSHD_CFG</div><div class="ttdef"><b>Definition</b> hpm_adc12_regs.h:29</div></div>
<div class="ttc" id="astructADC12__Type_html_a2b8cd057444cfd1708fb029c634b65b2"><div class="ttname"><a href="structADC12__Type.html#a2b8cd057444cfd1708fb029c634b65b2">ADC12_Type::SEQ_DMA_CFG</a></div><div class="ttdeci">__RW uint32_t SEQ_DMA_CFG</div><div class="ttdef"><b>Definition</b> hpm_adc12_regs.h:24</div></div>
<div class="ttc" id="astructADC12__Type_html_a2ee94ec95d26299888e2c6efea3b8ffb"><div class="ttname"><a href="structADC12__Type.html#a2ee94ec95d26299888e2c6efea3b8ffb">ADC12_Type::SEQ_WR_ADDR</a></div><div class="ttdeci">__R uint32_t SEQ_WR_ADDR</div><div class="ttdef"><b>Definition</b> hpm_adc12_regs.h:23</div></div>
<div class="ttc" id="astructADC12__Type_html_a3a2d709691e7753fd6af0d51ad2587e2"><div class="ttname"><a href="structADC12__Type.html#a3a2d709691e7753fd6af0d51ad2587e2">ADC12_Type::SEQ_DMA_ADDR</a></div><div class="ttdeci">__RW uint32_t SEQ_DMA_ADDR</div><div class="ttdef"><b>Definition</b> hpm_adc12_regs.h:22</div></div>
<div class="ttc" id="astructADC12__Type_html_a5468f1018a3d191643437a2303f7b703"><div class="ttname"><a href="structADC12__Type.html#a5468f1018a3d191643437a2303f7b703">ADC12_Type::PRD_RESULT</a></div><div class="ttdeci">__R uint32_t PRD_RESULT</div><div class="ttdef"><b>Definition</b> hpm_adc12_regs.h:30</div></div>
<div class="ttc" id="astructADC12__Type_html_a6d045e569db80abc7f0c5c76f4feece1"><div class="ttname"><a href="structADC12__Type.html#a6d045e569db80abc7f0c5c76f4feece1">ADC12_Type::TRG_SW_STA</a></div><div class="ttdeci">__RW uint32_t TRG_SW_STA</div><div class="ttdef"><b>Definition</b> hpm_adc12_regs.h:15</div></div>
<div class="ttc" id="astructADC12__Type_html_a75aee798818913b80b7ad7ea71950a87"><div class="ttname"><a href="structADC12__Type.html#a75aee798818913b80b7ad7ea71950a87">ADC12_Type::TRG_DMA_ADDR</a></div><div class="ttdeci">__RW uint32_t TRG_DMA_ADDR</div><div class="ttdef"><b>Definition</b> hpm_adc12_regs.h:14</div></div>
<div class="ttc" id="astructADC12__Type_html_a929a55c7136a50e553ff46bfcc9fc047"><div class="ttname"><a href="structADC12__Type.html#a929a55c7136a50e553ff46bfcc9fc047">ADC12_Type::INT_STS</a></div><div class="ttdeci">__RW uint32_t INT_STS</div><div class="ttdef"><b>Definition</b> hpm_adc12_regs.h:39</div></div>
<div class="ttc" id="astructADC12__Type_html_a9b2ae3dd04a6342c69e9619c93556f70"><div class="ttname"><a href="structADC12__Type.html#a9b2ae3dd04a6342c69e9619c93556f70">ADC12_Type::ANA_STATUS</a></div><div class="ttdeci">__RW uint32_t ANA_STATUS</div><div class="ttdef"><b>Definition</b> hpm_adc12_regs.h:45</div></div>
<div class="ttc" id="astructADC12__Type_html_aa8fa77dfff71c5a5dd71f50518684fb9"><div class="ttname"><a href="structADC12__Type.html#aa8fa77dfff71c5a5dd71f50518684fb9">ADC12_Type::ANA_CTRL1</a></div><div class="ttdeci">__RW uint32_t ANA_CTRL1</div><div class="ttdef"><b>Definition</b> hpm_adc12_regs.h:43</div></div>
<div class="ttc" id="astructADC12__Type_html_aafc384ff3fa97ba8856c4197bd926433"><div class="ttname"><a href="structADC12__Type.html#aafc384ff3fa97ba8856c4197bd926433">ADC12_Type::BUF_CFG0</a></div><div class="ttdeci">__RW uint32_t BUF_CFG0</div><div class="ttdef"><b>Definition</b> hpm_adc12_regs.h:19</div></div>
<div class="ttc" id="astructADC12__Type_html_ae4867d29c1f984586b2d947ef0e9a48e"><div class="ttname"><a href="structADC12__Type.html#ae4867d29c1f984586b2d947ef0e9a48e">ADC12_Type::CONV_CFG1</a></div><div class="ttdeci">__RW uint32_t CONV_CFG1</div><div class="ttdef"><b>Definition</b> hpm_adc12_regs.h:36</div></div>
<div class="ttc" id="astructADC12__Type_html_af0a6462980d1f4a05c38301449aeabf2"><div class="ttname"><a href="structADC12__Type.html#af0a6462980d1f4a05c38301449aeabf2">ADC12_Type::PRD_CFG</a></div><div class="ttdeci">__RW uint32_t PRD_CFG</div><div class="ttdef"><b>Definition</b> hpm_adc12_regs.h:28</div></div>
<div class="ttc" id="astructADC12__Type_html_af35548af941294e1130d16cd16d9c60b"><div class="ttname"><a href="structADC12__Type.html#af35548af941294e1130d16cd16d9c60b">ADC12_Type::SEQ_CFG0</a></div><div class="ttdeci">__RW uint32_t SEQ_CFG0</div><div class="ttdef"><b>Definition</b> hpm_adc12_regs.h:21</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_60975241a070090640bc1ccc21d02eb1.html">HPM6700</a></li><li class="navelem"><a class="el" href="dir_9f857975be7088fcc023d43b6486ea0a.html">ip</a></li><li class="navelem"><a class="el" href="hpm__adc12__regs_8h.html">hpm_adc12_regs.h</a></li>
    <li class="footer">Generated on Mon Dec 30 2024 18:50:42 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
