# üèõÔ∏è RISC-V SoC Tapeout Program 2025

Welcome!  
This repository serves as the **master documentation hub** for **Phase 1** of my journey in the **RISC-V SoC Reference Tapeout Program 2025**. It contains documentation of the tasks, labs and notes in the form of a weekly repository. In the phase 1, we basically completed the entire physical design flow of the VSDBabySoC using all opensource tools.

Each week of this program involves:
- üìö Learning from provided resources.
- üõ†Ô∏è Performing labs and hands-on tasks.
- üìù Documenting progress and challenges.
- üíæ Maintaining a **separate GitHub repository** for each week‚Äôs work.

This **master repository** provides a structured and organized way to navigate through all the weekly repositories from **Week 0** to **Week 9**.

---

## üìå Read Before You Start!
This repository is part of my learning journey in the **RISC-V SoC Tapeout Program 2025**. It‚Äôs being built step by step as I progress, so think of it as a live learning log rather than a polished final guide.<br>
A few things to keep in mind:
- The repository is organized week by week to reflect the actual flow of the program. This makes it easier to follow along or revisit specific topics.
- Contributions, suggestions, and discussions are always welcome. Even small corrections can help make this resource better for everyone.
- If you find this useful, please share it with your peers.

---

## üìë Weekly Repositories
- Week 0 ‚Äì Environment Setup/Installation of Tools. [Check here](https://github.com/BitopanBaishya/VSD-Tapeout-Program-2025---Week-0/blob/main/README.md)
- Week 1 ‚Äì Introduction to RTL Design Flow. [Check here](https://github.com/BitopanBaishya/VSD-Tapeout-Program-2025---Week-1/blob/main/README.md)
- Week 2 ‚Äì Fundamentals of SoC, Introduction to VSDBabySoC & its Functional Modelling. [Check here](https://github.com/BitopanBaishya/RISC-V-SoC-Tapeout-Program-2025---Week-2/blob/main/README.md)
- Week 3 ‚Äì Post Synthesis GLS and STA Fundamentals. [Check here](https://github.com/BitopanBaishya/RISC-V-SoC-Tapeout-Program-2025---Week-3/blob/main/README.md)
- Week 4 ‚Äì CMOS Circuit Design (sky130-style). [Check here](https://github.com/BitopanBaishya/RISC-V-SoC-Tapeout-Program-2025---Week-4/blob/main/README.md)
- Week 5 ‚Äì OpenROAD Flow Setup and Floorplan + Placement. [Check here](https://github.com/BitopanBaishya/RISC-V-SoC-Tapeout-Program-2025---Week-5/blob/main/README.md)
- Week 6 ‚Äì Physical Design Workshop. (Will be updated soon)
- Week 7 ‚Äì BabySoC Physical Design & Post-Route SPEF Generation. [Check here](https://github.com/BitopanBaishya/RISC-V-SoC-Tapeout-Program-2025---Week-7/blob/main/README.md)
- Week 8 ‚Äì Post-Layout STA & Timing Graphs Across PVT Corners for Routed VSDBabySoC. [Check here](https://github.com/BitopanBaishya/RISC-V-SoC-Tapeout-Program-2025---Week-8/blob/main/README.md)
- Week 9 ‚Äì Final Documentation Submission. [Check here](https://github.com/BitopanBaishya/RISC-V-SoC-Tapeout-Program-2025---Week-9.git)
  
---

## üôè Acknowledgements
I would like to sincerely thank [Kunal Ghosh](https://www.linkedin.com/in/kunal-ghosh-vlsisystemdesign-com-28084836/) Sir and the [VLSI System Design](https://vsdiat.vlsisystemdesign.com/) team for providing the resources, guidance, and motivation to go through this program, and for giving me the opportunity to learn from this experience.<br>
I would also like to acknowledge the creators and contributors of the open-source software tools that made this project possible, including **Ubuntu**, **Icarus Verilog**, **Yosys**, and **GTKWave**. Your work enables learners like me to experiment, explore, and grow.

---

## üìú License
This project is licensed under the **MIT License** ‚Äì see [LICENSE](./LICENSE) for details.<br><br>
In simple terms:
- You are free to use, modify, and share this work.
- Proper attribution is appreciated.
- The project is provided *as-is*, without warranty.<br>

Feel free to build upon it, suggest improvements, and share your learnings with others.

---

## üì¨ Get in Touch
I‚Äôm always open to feedback, corrections, and discussions!<br>
Since I am also learning from scratch, there might be errors anywhere in the work. Please don‚Äôt hesitate to let me know if you spot any mistakes‚Äîit will help me improve and learn better. Feel free to drop me an email: [bitopanbaishya2@gmail.com](https://mail.google.com/mail/u/0/?tab=rm&ogbl#inbox?compose=jrjtWvNdBrTmwjqjXrRKbQrkkSQrBwrqqCPMqGpVPPfLLjHBsSfktkJLpfFMWXRRFMMBwfDr)<br><br>
If you find this repository useful, do share it with your peers‚Äîwhether they‚Äôre also starting out, or might have valuable insights to contribute.<br><br>
Let‚Äôs learn and build together üöÄ
