<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Dec  6 12:12:36 2021" VIVADOVERSION="2018.2">

  <SYSTEMINFO ARCH="zynq" BOARD="tul.com.tw:pynq-z2:part0:1.0" DEVICE="7z020" NAME="block_diagram_HDMI" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="TMDSn_clock" SIGIS="clk" SIGNAME="HDMI_TMDS_0_TMDSn_clock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HDMI_TMDS_0" PORT="TMDSn_clock"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="TMDSp_clock" SIGIS="clk" SIGNAME="HDMI_TMDS_0_TMDSp_clock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HDMI_TMDS_0" PORT="TMDSp_clock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="TMDSp" RIGHT="0" SIGIS="undef" SIGNAME="HDMI_TMDS_0_TMDSp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HDMI_TMDS_0" PORT="TMDSp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="TMDSn" RIGHT="0" SIGIS="undef" SIGNAME="HDMI_TMDS_0_TMDSn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HDMI_TMDS_0" PORT="TMDSn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clk_in1" SIGIS="undef" SIGNAME="External_Ports_clk_in1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ClockGenerator_0" PORT="sysclk"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/ClockGenerator_0" HWVERSION="1.0" INSTANCE="ClockGenerator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ClockGenerator" VLNV="xilinx.com:module_ref:ClockGenerator:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="block_diagram_HDMI_ClockGenerator_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_clk_in1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_in1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="Pix_clk" SIGIS="clk" SIGNAME="ClockGenerator_0_Pix_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HDMI_TMDS_0" PORT="pixclk"/>
            <CONNECTION INSTANCE="PixelOutput_0" PORT="Pixel_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="TMDS_clk" SIGIS="clk" SIGNAME="ClockGenerator_0_TMDS_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HDMI_TMDS_0" PORT="clk_TMDS"/>
            <CONNECTION INSTANCE="PixelOutput_0" PORT="TDMS_clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/HDMI_TMDS_0" HWVERSION="1.0" INSTANCE="HDMI_TMDS_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="HDMI_TMDS" VLNV="xilinx.com:module_ref:HDMI_TMDS:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="block_diagram_HDMI_HDMI_TMDS_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="red" RIGHT="0" SIGIS="undef" SIGNAME="PixelOutput_0_red">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PixelOutput_0" PORT="red"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="blue" RIGHT="0" SIGIS="undef" SIGNAME="PixelOutput_0_blue">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PixelOutput_0" PORT="blue"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="green" RIGHT="0" SIGIS="undef" SIGNAME="PixelOutput_0_green">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PixelOutput_0" PORT="green"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hSync" SIGIS="undef" SIGNAME="PixelOutput_0_hSync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PixelOutput_0" PORT="hSync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vSync" SIGIS="undef" SIGNAME="PixelOutput_0_vSync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PixelOutput_0" PORT="vSync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="DrawArea" SIGIS="undef" SIGNAME="PixelOutput_0_DrawArea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PixelOutput_0" PORT="DrawArea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pixclk" SIGIS="undef" SIGNAME="ClockGenerator_0_Pix_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ClockGenerator_0" PORT="Pix_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_TMDS" SIGIS="undef" SIGNAME="ClockGenerator_0_TMDS_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ClockGenerator_0" PORT="TMDS_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="TMDSp" RIGHT="0" SIGIS="undef" SIGNAME="HDMI_TMDS_0_TMDSp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TMDSp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="TMDSn" RIGHT="0" SIGIS="undef" SIGNAME="HDMI_TMDS_0_TMDSn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TMDSn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="TMDSn_clock" SIGIS="clk" SIGNAME="HDMI_TMDS_0_TMDSn_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TMDSn_clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="TMDSp_clock" SIGIS="clk" SIGNAME="HDMI_TMDS_0_TMDSp_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TMDSp_clock"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/PixelOutput_0" HWVERSION="1.0" INSTANCE="PixelOutput_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="PixelOutput" VLNV="xilinx.com:module_ref:PixelOutput:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="block_diagram_HDMI_PixelOutput_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="Pixel_clk" SIGIS="clk" SIGNAME="ClockGenerator_0_Pix_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ClockGenerator_0" PORT="Pix_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="TDMS_clk" SIGIS="clk" SIGNAME="ClockGenerator_0_TMDS_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ClockGenerator_0" PORT="TMDS_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="red" RIGHT="0" SIGIS="undef" SIGNAME="PixelOutput_0_red">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HDMI_TMDS_0" PORT="red"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="blue" RIGHT="0" SIGIS="undef" SIGNAME="PixelOutput_0_blue">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HDMI_TMDS_0" PORT="blue"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="green" RIGHT="0" SIGIS="undef" SIGNAME="PixelOutput_0_green">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HDMI_TMDS_0" PORT="green"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hSync" SIGIS="undef" SIGNAME="PixelOutput_0_hSync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HDMI_TMDS_0" PORT="hSync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vSync" SIGIS="undef" SIGNAME="PixelOutput_0_vSync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HDMI_TMDS_0" PORT="vSync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DrawArea" SIGIS="undef" SIGNAME="PixelOutput_0_DrawArea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HDMI_TMDS_0" PORT="DrawArea"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
