Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc7a200t-3-fbg484

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/RISC/lac_unit.v" into library work
Parsing module <lac_unit>.
Analyzing Verilog file "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/RISC/cla_4_bit_augment.v" into library work
Parsing module <cla_4_bit_augment>.
Analyzing Verilog file "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/RISC/cla_16_bit.v" into library work
Parsing module <cla_16_bit>.
Analyzing Verilog file "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/RISC/binary_to_bcd.v" into library work
Parsing module <binary_to_bcd>.
Analyzing Verilog file "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/RISC/adder32.v" into library work
Parsing module <adder32>.
Analyzing Verilog file "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/RISC/shifter.v" into library work
Parsing module <shifter>.
Analyzing Verilog file "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/RISC/diff.v" into library work
Parsing module <diff>.
Analyzing Verilog file "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/RISC/ALU.v" into library work
Parsing module <ALU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ALU>.

Elaborating module <adder32>.

Elaborating module <cla_16_bit>.

Elaborating module <cla_4_bit_augment>.

Elaborating module <lac_unit>.

Elaborating module <shifter>.

Elaborating module <diff>.

Elaborating module <binary_to_bcd>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALU>.
    Related source file is "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/RISC/ALU.v".
    Found 1-bit register for signal <fCarry>.
    Found 32-bit register for signal <result>.
    Found 32-bit 7-to-1 multiplexer for signal <_n0051> created at line 63.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <adder32>.
    Related source file is "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/RISC/adder32.v".
    Summary:
	no macro.
Unit <adder32> synthesized.

Synthesizing Unit <cla_16_bit>.
    Related source file is "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/RISC/cla_16_bit.v".
    Summary:
	no macro.
Unit <cla_16_bit> synthesized.

Synthesizing Unit <cla_4_bit_augment>.
    Related source file is "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/RISC/cla_4_bit_augment.v".
    Summary:
Unit <cla_4_bit_augment> synthesized.

Synthesizing Unit <lac_unit>.
    Related source file is "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/RISC/lac_unit.v".
    Summary:
	no macro.
Unit <lac_unit> synthesized.

Synthesizing Unit <shifter>.
    Related source file is "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/RISC/shifter.v".
    Found 32-bit shifter arithmetic right for signal <in[31]_shamt[4]_shift_right_0_OUT> created at line 33
    Found 32-bit shifter logical right for signal <in[31]_shamt[4]_shift_right_2_OUT> created at line 39
    Found 32-bit shifter logical left for signal <in[31]_shamt[4]_shift_left_3_OUT> created at line 40
    Summary:
	inferred   3 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shifter> synthesized.

Synthesizing Unit <diff>.
    Related source file is "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/RISC/diff.v".
INFO:Xst:3210 - "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/RISC/diff.v" line 30: Output port <c_out> of the instance <g1> is unconnected or connected to loadless signal.
    Summary:
Unit <diff> synthesized.

Synthesizing Unit <binary_to_bcd>.
    Related source file is "/home/pranav/KGP/5th Sem/COA LAB/COA-Laboratory-CS39001/RISC/binary_to_bcd.v".
    Summary:
	no macro.
Unit <binary_to_bcd> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 2
 1-bit register                                        : 1
 32-bit register                                       : 1
# Multiplexers                                         : 9
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 6
 32-bit 7-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 35
 32-bit xor2                                           : 3
 4-bit xor2                                            : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33
# Multiplexers                                         : 9
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 6
 32-bit 7-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 35
 32-bit xor2                                           : 3
 4-bit xor2                                            : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Optimizing unit <shifter> ...

Optimizing unit <diff> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 0.
FlipFlop result_31 has been replicated 2 time(s) to handle iob=true attribute.
FlipFlop result_30 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop result_29 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop result_28 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop result_27 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop result_26 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop result_25 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop result_24 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop result_23 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop result_22 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop result_21 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop result_20 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop result_19 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop result_18 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop result_17 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop result_16 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop result_15 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop result_14 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop result_13 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop result_12 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop result_11 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop result_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop result_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop result_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop result_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop result_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop result_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop result_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop result_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop result_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop result_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop result_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 66
 Flip-Flops                                            : 66

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ALU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 521
#      LUT2                        : 24
#      LUT3                        : 44
#      LUT4                        : 14
#      LUT5                        : 138
#      LUT6                        : 273
#      MUXF7                       : 28
# FlipFlops/Latches                : 66
#      FD                          : 65
#      FDR                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 108
#      IBUF                        : 73
#      OBUF                        : 35

Device utilization summary:
---------------------------

Selected Device : 7a200tfbg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:              32  out of  269200     0%  
 Number of Slice LUTs:                  493  out of  134600     0%  
    Number used as Logic:               493  out of  134600     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    493
   Number with an unused Flip Flop:     461  out of    493    93%  
   Number with an unused LUT:             0  out of    493     0%  
   Number of fully used LUT-FF pairs:    32  out of    493     6%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                         109
 Number of bonded IOBs:                 109  out of    285    38%  
    IOB Flip Flops/Latches:              34

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ena                                | BUFGP                  | 66    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 11.475ns
   Maximum output required time after clock: 2.221ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ena'
  Total number of paths / destination ports: 125479 / 67
-------------------------------------------------------------------------
Offset:              11.475ns (Levels of Logic = 20)
  Source:            a<0> (PAD)
  Destination:       result_1 (FF)
  Destination Clock: ena rising

  Data Path: a<0> to result_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   0.001   0.444  a_0_IBUF (a_0_IBUF)
     LUT2:I0->O            4   0.097   0.570  diff1/Mxor_n_0_xo<0>1 (diff1/diff_32<0>)
     LUT6:I2->O            6   0.097   0.402  diff1/g1/cla1/g1/G<3>1 (diff1/g1/cla1/G<0>)
     LUT6:I4->O            8   0.097   0.411  diff1/g1/cla1/g5/c<1><1>1 (diff1/g1/cla1/c<1>)
     LUT6:I4->O            7   0.097   0.407  diff1/g1/cla1/g5/c<2><2>1 (diff1/g1/cla1/c<2>)
     LUT6:I4->O           10   0.097   0.421  diff1/g1/cla1/g5/cout<3>1 (diff1/g1/c)
     LUT6:I4->O            5   0.097   0.398  diff1/g1/cla2/g5/c<0>1 (diff1/g1/cla2/c<0>)
     LUT6:I4->O           10   0.097   0.735  diff1/g1/cla2/g5/c<1><1>1 (diff1/g1/cla2/c<1>)
     LUT6:I0->O            1   0.097   0.683  diff1/g2/diff[31]_GND_8_o_equal_7_o<31>1_SW0 (N22)
     LUT6:I1->O            5   0.097   0.712  diff1/g2/diff[31]_GND_8_o_equal_7_o<31>1 (diff1/g2/diff[31]_GND_8_o_equal_7_o<31>1)
     LUT6:I0->O            5   0.097   0.702  diff1/g2/diff[31]_PWR_8_o_equal_1_o<31>11 (diff1/g2/diff[31]_PWR_8_o_equal_1_o<31>1)
     LUT5:I0->O            3   0.097   0.693  diff1/g2/diff_out<5>31 (diff1/g2/diff_out<5>3)
     LUT6:I1->O            2   0.097   0.383  diff1/g2/diff[31]_GND_8_o_equal_2_o<31>1 (diff1/g2/diff[31]_GND_8_o_equal_2_o)
     LUT4:I2->O            2   0.097   0.299  diff1/g2/diff_out<4>53 (diff1/g2/diff_out<4>5)
     LUT5:I4->O            1   0.097   0.295  diff1/g2/diff_out<5>1_SW0 (N34)
     LUT6:I5->O            2   0.097   0.698  diff1/g2/diff_out<5>1 (diff1/g2/diff_out<5>1)
     LUT6:I0->O            1   0.097   0.693  Mmux_res_a[31]_res_shift[31]_mux_18_OUT129_SW0 (N62)
     LUT6:I0->O            1   0.097   0.295  Mmux_res_a[31]_res_shift[31]_mux_18_OUT129 (Mmux_res_a[31]_res_shift[31]_mux_18_OUT125)
     LUT6:I5->O            1   0.097   0.379  Mmux_res_a[31]_res_shift[31]_mux_18_OUT1210 (Mmux_res_a[31]_res_shift[31]_mux_18_OUT126)
     LUT4:I2->O            2   0.097   0.000  Mmux_res_a[31]_res_shift[31]_mux_18_OUT1215 (res_a[31]_res_shift[31]_mux_18_OUT<1>)
     FD:D                      0.008          result_1
    ----------------------------------------
    Total                     11.475ns (1.852ns logic, 9.623ns route)
                                       (16.1% logic, 83.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ena'
  Total number of paths / destination ports: 66 / 35
-------------------------------------------------------------------------
Offset:              2.221ns (Levels of Logic = 3)
  Source:            result_13 (FF)
  Destination:       fZero (PAD)
  Source Clock:      ena rising

  Data Path: result_13 to fZero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.693  result_13 (result_13)
     LUT6:I0->O            1   0.097   0.693  fZero1 (fZero1)
     LUT6:I0->O            1   0.097   0.279  fZero7 (fZero_OBUF)
     OBUF:I->O                 0.000          fZero_OBUF (fZero)
    ----------------------------------------
    Total                      2.221ns (0.555ns logic, 1.666ns route)
                                       (25.0% logic, 75.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 19.51 secs
 
--> 


Total memory usage is 490064 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

