Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot cpu_fetch_testbench_behav xil_defaultlib.cpu_fetch_testbench -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <i_ce> does not exist in entity <cache_block>.  Please compare the definition of block <cache_block> to its component declaration and its instantion to detect the mismatch. [/home/vittorio/GitHub/CustomCPU/IP/project/CustomCPU_v1_0_project/CustomCPU_v1_0_project.srcs/sources_1/new/cache.vhd:202]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit cpu_fetch_testbench in library work failed.
