PPA Report for sliding_window_parity
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 4
FF Count: 8
IO Count: 7
Cell Count: 35

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 649.35 MHz
Reg-to-Reg Critical Path Delay: 1.407 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
