* SymbiFlow : https://symbiflow.github.io/
* Verilog-perl : https://www.veripool.org/wiki/verilog-perl
* logisim-evolution : https://github.com/reds-heig/logisim-evolution
* yosysdigitaljs : http://digitaljs.tilk.eu/
* covered : https://sourceforge.net/projects/covered/index.html
* autoFPGA: https://github.com/ZipCPU/autofpga
* pyha : https://github.com/gasparka/pyha
* TL-x : http://tl-x.org/
* HDL-tools: https://github.com/IBM/hdl-tools
* QRouter : https://github.com/leviathanch/qrouter
* GrayWolf : https://github.com/leviathanch/graywolf
* OpTiMSoC : https://optimsoc.org/
* CDL: http://cyclicity-cdl.sourceforge.net/
* PyVerilog : https://github.com/PyHDI/Pyverilog
* Cascade : https://github.com/vmware/cascade
* Magma : https://github.com/phanrahan/magma
