/*
  set_resistance for design DLX
  Format: for resistance: set_resistance <res in Kohm> <netName>
  Resistance Scale Factor: 1.000000
*/
auto_link_disable = true
set_resistance 0.011 "\pipeline/stageF/PC_reg/N20 "
set_resistance 0.011 "\pipeline/stageF/PC_reg/N18 "
set_resistance 0.011 "\pipeline/stageF/PC_reg/N17 "
set_resistance 0.011 "\pipeline/stageF/PC_reg/N16 "
set_resistance 0.011 "\pipeline/stageF/PC_reg/N10 "
set_resistance 0.011 "\pipeline/stageF/PC_reg/N9 "
set_resistance 0.001 "n14018"
set_resistance 0.008 "n17018"
set_resistance 0.001 "n13982"
set_resistance 0.003 "n17420"
set_resistance 0.001 "FE_PHN230_Rst"
set_resistance 0.001 "FE_PHN226_Rst"
set_resistance 0.001 "FE_PHN221_Rst"
set_resistance 0.001 "FE_PHN217_Rst"
set_resistance 0.001 "FE_PHN212_Rst"
set_resistance 0.001 "n13936"
set_resistance 0.001 "FE_PHN203_Rst"
set_resistance 0.001 "n17558"
set_resistance 0.001 "FE_PHN225_Rst"
set_resistance 0.001 "n15822"
set_resistance 0.001 "n13837"
set_resistance 0.001 "FE_PHN194_Rst"
set_resistance 0.001 "n15787"
set_resistance 0.002 "n17218"
set_resistance 0.003 "n14412"
set_resistance 0.002 "n15727"
set_resistance 0.002 "n15812"
set_resistance 0.002 "n15747"
set_resistance 0.001 "n17346"
set_resistance 0.002 "n13824"
set_resistance 0.001 "n13876"
set_resistance 0.002 "n15842"
set_resistance 0.012 "n16027"
set_resistance 0.012 "\pipeline/stageD/evaluate_jump_target/add_29/n171 "
set_resistance 0.004 "n13877"
set_resistance 0.001 "n15757"
set_resistance 0.001 "n17205"
set_resistance 0.001 "n13875"
set_resistance 0.001 "n13886"
set_resistance 0.001 "n15712"
set_resistance 0.001 "n16845"
set_resistance 0.002 "n17028"
set_resistance 0.023 "n16427"
set_resistance 0.001 "n17070"
set_resistance 0.001 "n17068"
set_resistance 0.001 "n15692"
set_resistance 0.001 "n15300"
set_resistance 0.001 "n17596"
set_resistance 0.001 "n17040"
set_resistance 0.001 "n15555"
set_resistance 0.001 "n17540"
set_resistance 0.001 "n17634"
set_resistance 0.003 "n17284"
set_resistance 0.001 "n15281"
set_resistance 0.005 "n16690"
set_resistance 0.004 "n17578"
set_resistance 0.001 "n17604"
set_resistance 0.001 "n13869"
set_resistance 0.001 "\pipeline/stageE/EXE_ALU/alu_shift/N45 "
set_resistance 0.003 "\pipeline/stageE/EXE_ALU/alu_shift/N65 "
set_resistance 0.002 "\pipeline/stageE/EXE_ALU/alu_shift/N69 "
set_resistance 0.015 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n64 "
set_resistance 0.002 "\pipeline/stageE/EXE_ALU/alu_shift/N242 "
set_resistance 0.001 "\pipeline/stageE/EXE_ALU/alu_shift/N258 "
set_resistance 0.005 "\pipeline/stageE/EXE_ALU/alu_shift/N248 "
set_resistance 0.001 "\pipeline/stageE/EXE_ALU/alu_shift/N244 "
set_resistance 0.001 "\pipeline/stageE/EXE_ALU/alu_shift/N260 "
set_resistance 0.004 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n95 "
set_resistance 0.003 "\pipeline/stageE/EXE_ALU/alu_shift/N246 "
set_resistance 0.005 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n107 "
set_resistance 0.010 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n128 "
set_resistance 0.003 "\pipeline/stageE/EXE_ALU/alu_shift/N38 "
set_resistance 0.001 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n104 "
set_resistance 0.001 "\pipeline/stageE/EXE_ALU/alu_shift/N249 "
set_resistance 0.002 "\pipeline/stageE/EXE_ALU/alu_shift/N263 "
set_resistance 0.004 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n111 "
set_resistance 0.001 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n112 "
set_resistance 0.002 "\pipeline/stageE/EXE_ALU/alu_shift/N52 "
set_resistance 0.001 "\pipeline/stageE/EXE_ALU/alu_shift/N245 "
set_resistance 0.003 "\pipeline/stageE/EXE_ALU/alu_shift/N50 "
set_resistance 0.004 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n121 "
set_resistance 0.001 "\pipeline/stageE/EXE_ALU/alu_shift/N44 "
set_resistance 0.001 "\pipeline/stageE/EXE_ALU/alu_shift/N64 "
set_resistance 0.018 "\pipeline/stageE/EXE_ALU/alu_shift/N16 "
set_resistance 0.001 "\pipeline/stageE/EXE_ALU/alu_shift/N56 "
set_resistance 0.002 "\pipeline/stageE/EXE_ALU/alu_shift/N40 "
set_resistance 0.001 "\pipeline/stageE/EXE_ALU/alu_shift/N42 "
set_resistance 0.001 "\pipeline/stageE/EXE_ALU/alu_shift/N58 "
set_resistance 0.001 "\pipeline/stageE/EXE_ALU/alu_shift/N28 "
set_resistance 0.002 "\pipeline/stageE/EXE_ALU/alu_shift/N8 "
set_resistance 0.021 "\DataMem/Mem[0][10] "
set_resistance 0.015 "\DataMem/Mem[0][4] "
set_resistance 0.014 "\DataMem/Mem[0][8] "
set_resistance 0.014 "\DataMem/Mem[0][7] "
set_resistance 0.017 "\DataMem/Mem[0][6] "
set_resistance 0.021 "\DataMem/Mem[0][25] "
set_resistance 0.015 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n107 "
set_resistance 0.013 "\DataMem/Mem[0][28] "
set_resistance 0.032 "\pipeline/stageE/EXE_ALU/alu_shift/N127 "
set_resistance 0.015 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n106 "
set_resistance 0.016 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n83 "
set_resistance 0.017 "\DataMem/N1721 "
set_resistance 0.014 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n88 "
set_resistance 0.013 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n101 "
set_resistance 0.013 "\DataMem/Mem[1][10] "
set_resistance 0.026 "\DataMem/Mem[1][4] "
set_resistance 0.017 "\DataMem/Mem[0][22] "
set_resistance 0.016 "\DataMem/Mem[0][15] "
set_resistance 0.013 "\DataMem/Mem[1][5] "
set_resistance 0.015 "\DataMem/Mem[1][8] "
set_resistance 0.015 "\DataMem/Mem[1][7] "
set_resistance 0.013 "\DataMem/Mem[1][6] "
set_resistance 0.013 "\DataMem/Mem[1][25] "
set_resistance 0.015 "\DataMem/Mem[1][28] "
set_resistance 0.020 "\pipeline/stageE/EXE_ALU/alu_shift/N131 "
set_resistance 0.019 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n82 "
set_resistance 0.016 "\DataMem/N1705 "
set_resistance 0.035 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n29 "
set_resistance 0.014 "\DataMem/N1679 "
set_resistance 0.020 "\pipeline/stageE/EXE_ALU/alu_shift/N163 "
set_resistance 0.030 "\pipeline/stageE/EXE_ALU/alu_shift/N123 "
set_resistance 0.021 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n109 "
set_resistance 0.015 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n114 "
set_resistance 0.018 "\DataMem/Mem[2][10] "
set_resistance 0.016 "\DataMem/Mem[0][16] "
set_resistance 0.017 "\DataMem/Mem[0][17] "
set_resistance 0.013 "\pipeline/stageE/EXE_ALU/alu_shift/N155 "
set_resistance 0.021 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n90 "
set_resistance 0.015 "\DataMem/N2019 "
set_resistance 0.014 "\pipeline/stageE/EXE_ALU/alu_shift/N159 "
set_resistance 0.019 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n164 "
set_resistance 0.014 "\DataMem/N1989 "
set_resistance 0.014 "\DataMem/N1681 "
set_resistance 0.023 "\DataMem/Mem[2][28] "
set_resistance 0.015 "\pipeline/stageE/EXE_ALU/alu_shift/N157 "
set_resistance 0.031 "n16928"
set_resistance 0.015 "\DataMem/N2025 "
set_resistance 0.015 "\DataMem/N1983 "
set_resistance 0.016 "n16837"
set_resistance 0.015 "\pipeline/stageE/EXE_ALU/alu_shift/N129 "
set_resistance 0.019 "\DataMem/Mem[3][3] "
set_resistance 0.014 "\DataMem/N1911 "
set_resistance 0.019 "\DataMem/N2027 "
set_resistance 0.016 "\DataMem/Mem[5][6] "
set_resistance 0.019 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n163 "
set_resistance 0.019 "\DataMem/Mem[4][5] "
set_resistance 0.012 "\pipeline/stageE/EXE_ALU/alu_shift/N161 "
set_resistance 0.017 "\DataMem/Mem[4][3] "
set_resistance 0.014 "\DataMem/N1939 "
set_resistance 0.016 "\DataMem/Mem[4][8] "
set_resistance 0.019 "\pipeline/stageE/EXE_ALU/alu_shift/N147 "
set_resistance 0.013 "\DataMem/Mem[4][22] "
set_resistance 0.016 "n16947"
set_resistance 0.018 "n15318"
set_resistance 0.014 "\pipeline/stageE/EXE_ALU/alu_shift/N167 "
set_resistance 0.017 "\DataMem/Mem[1][3] "
set_resistance 0.013 "n16852"
set_resistance 0.031 "n16961"
set_resistance 0.013 "\DataMem/Mem[4][17] "
set_resistance 0.015 "n15334"
set_resistance 0.013 "\pipeline/stageE/EXE_ALU/alu_shift/N121 "
set_resistance 0.015 "\DataMem/N1719 "
set_resistance 0.019 "\DataMem/Mem[2][3] "
set_resistance 0.014 "\DataMem/Mem[5][4] "
set_resistance 0.015 "\DataMem/N1991 "
set_resistance 0.016 "\DataMem/N1835 "
set_resistance 0.015 "\DataMem/Mem[4][27] "
set_resistance 0.015 "n16963"
set_resistance 0.013 "\DataMem/Mem[3][4] "
set_resistance 0.020 "\DataMem/Mem[2][8] "
set_resistance 0.021 "\DataMem/Mem[1][29] "
set_resistance 0.015 "\pipeline/stageE/EXE_ALU/alu_shift/N109 "
set_resistance 0.016 "\DataMem/Mem[5][22] "
set_resistance 0.013 "\DataMem/N1891 "
set_resistance 0.016 "\DataMem/N1771 "
set_resistance 0.017 "n15335"
set_resistance 0.016 "\DataMem/Mem[5][17] "
set_resistance 0.017 "\DataMem/Mem[6][28] "
set_resistance 0.015 "\DataMem/N1999 "
set_resistance 0.014 "\DataMem/N1851 "
set_resistance 0.015 "n15332"
set_resistance 0.014 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n100 "
set_resistance 0.012 "\pipeline/stageE/EXE_ALU/alu_shift/N153 "
set_resistance 0.021 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n42 "
set_resistance 0.015 "\DataMem/N1885 "
set_resistance 0.013 "\DataMem/Mem[7][28] "
set_resistance 0.018 "\pipeline/stageE/EXE_ALU/alu_shift/N141 "
set_resistance 0.015 "\DataMem/N1863 "
set_resistance 0.013 "\DataMem/Mem[2][5] "
set_resistance 0.013 "\DataMem/Mem[2][6] "
set_resistance 0.013 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n92 "
set_resistance 0.013 "\DataMem/N1651 "
set_resistance 0.022 "\DataMem/Mem[6][3] "
set_resistance 0.020 "\DataMem/N2153 "
set_resistance 0.014 "n17602"
set_resistance 0.014 "\DataMem/N1907 "
set_resistance 0.014 "\DataMem/Mem[2][15] "
set_resistance 0.013 "\DataMem/N1703 "
set_resistance 0.028 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n99 "
set_resistance 0.015 "n17597"
set_resistance 0.029 "\pipeline/stageE/EXE_ALU/alu_shift/N145 "
set_resistance 0.015 "\pipeline/stageE/EXE_ALU/alu_shift/N133 "
set_resistance 0.018 "\DataMem/Mem[3][16] "
set_resistance 0.016 "\DataMem/N1865 "
set_resistance 0.016 "\DataMem/Mem[0][27] "
set_resistance 0.015 "n17595"
set_resistance 0.028 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n148 "
set_resistance 0.016 "\DataMem/Mem[3][15] "
set_resistance 0.015 "\DataMem/N1831 "
set_resistance 0.013 "n16923"
set_resistance 0.013 "\DataMem/Mem[2][7] "
set_resistance 0.020 "\DataMem/Mem[7][27] "
set_resistance 0.012 "\pipeline/stageE/EXE_ALU/alu_shift/N118 "
set_resistance 0.015 "n16868"
set_resistance 0.017 "\DataMem/Mem[2][12] "
set_resistance 0.012 "n15266"
set_resistance 0.014 "n16972"
set_resistance 0.015 "\DataMem/Mem[6][1] "
set_resistance 0.016 "\DataMem/Mem[2][11] "
set_resistance 0.035 "n16841"
set_resistance 0.017 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n91 "
set_resistance 0.014 "\DataMem/N1857 "
set_resistance 0.013 "\DataMem/N2151 "
set_resistance 0.012 "n17600"
set_resistance 0.030 "n16974"
set_resistance 0.016 "\DataMem/Mem[2][17] "
set_resistance 0.019 "n17593"
set_resistance 0.015 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n124 "
set_resistance 0.016 "\DataMem/Mem[1][1] "
set_resistance 0.015 "\DataMem/Mem[6][27] "
set_resistance 0.020 "\DataMem/Mem[1][27] "
set_resistance 0.022 "n16631"
set_resistance 0.018 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n155 "
set_resistance 0.016 "\pipeline/stageE/EXE_ALU/alu_shift/N150 "
set_resistance 0.013 "\DataMem/N1821 "
set_resistance 0.015 "n16843"
set_resistance 0.016 "n16844"
set_resistance 0.014 "\DataMem/Mem[6][10] "
set_resistance 0.014 "\DataMem/Mem[6][15] "
set_resistance 0.014 "\DataMem/Mem[6][11] "
set_resistance 0.014 "n17047"
set_resistance 0.013 "\DataMem/Mem[5][2] "
set_resistance 0.015 "\DataMem/N2087 "
set_resistance 0.013 "\DataMem/N1909 "
set_resistance 0.017 "\DataMem/Mem[7][8] "
set_resistance 0.013 "\DataMem/N1701 "
set_resistance 0.016 "n17046"
set_resistance 0.017 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n121 "
set_resistance 0.018 "\DataMem/N1717 "
set_resistance 0.014 "\DataMem/N1781 "
set_resistance 0.014 "\DataMem/Mem[6][7] "
set_resistance 0.016 "\DataMem/N2053 "
set_resistance 0.015 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n149 "
set_resistance 0.015 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n162 "
set_resistance 0.017 "\DataMem/Mem[4][2] "
set_resistance 0.014 "\DataMem/N2101 "
set_resistance 0.021 "\DataMem/Mem[6][16] "
set_resistance 0.015 "\DataMem/Mem[6][29] "
set_resistance 0.014 "\DataMem/Mem[0][26] "
set_resistance 0.017 "\DataMem/Mem[4][26] "
set_resistance 0.020 "\DataMem/Mem[1][2] "
set_resistance 0.014 "\DataMem/Mem[6][12] "
set_resistance 0.020 "\DataMem/Mem[7][6] "
set_resistance 0.018 "\DataMem/N1829 "
set_resistance 0.018 "n16968"
set_resistance 0.014 "\DataMem/Mem[7][2] "
set_resistance 0.013 "\DataMem/N2109 "
set_resistance 0.016 "\DataMem/N2085 "
set_resistance 0.020 "\pipeline/stageE/EXE_ALU/alu_shift/N152 "
set_resistance 0.016 "\DataMem/Mem[0][2] "
set_resistance 0.014 "\DataMem/N2091 "
set_resistance 0.014 "\DataMem/N2139 "
set_resistance 0.015 "\DataMem/N2057 "
set_resistance 0.013 "n17049"
set_resistance 0.013 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n128 "
set_resistance 0.015 "\DataMem/N1653 "
set_resistance 0.018 "n17048"
set_resistance 0.017 "\DataMem/Mem[4][21] "
set_resistance 0.016 "\DataMem/Mem[1][26] "
set_resistance 0.015 "\DataMem/N1965 "
set_resistance 0.013 "n17041"
set_resistance 0.015 "\DataMem/N2117 "
set_resistance 0.015 "\DataMem/N1819 "
set_resistance 0.015 "\DataMem/N2011 "
set_resistance 0.018 "\DataMem/Mem[6][14] "
set_resistance 0.024 "n16848"
set_resistance 0.014 "\DataMem/N1947 "
set_resistance 0.015 "\DataMem/N2111 "
set_resistance 0.029 "n15382"
set_resistance 0.025 "n16632"
set_resistance 0.026 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n94 "
set_resistance 0.015 "\DataMem/Mem[3][21] "
set_resistance 0.014 "\DataMem/Mem[6][21] "
set_resistance 0.014 "\DataMem/Mem[6][9] "
set_resistance 0.015 "\DataMem/N2155 "
set_resistance 0.014 "\DataMem/N2245 "
set_resistance 0.016 "\pipeline/stageE/EXE_ALU/alu_shift/N168 "
set_resistance 0.015 "\pipeline/stageE/EXE_ALU/alu_shift/N144 "
set_resistance 0.020 "\DataMem/N1755 "
set_resistance 0.013 "\DataMem/Mem[5][21] "
set_resistance 0.016 "\DataMem/Mem[6][0] "
set_resistance 0.016 "\DataMem/Mem[7][26] "
set_resistance 0.016 "\DataMem/Mem[3][26] "
set_resistance 0.015 "\pipeline/stageE/EXE_ALU/alu_shift/N146 "
set_resistance 0.018 "\DataMem/Mem[6][2] "
set_resistance 0.017 "n15381"
set_resistance 0.021 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n83 "
set_resistance 0.014 "\DataMem/N2127 "
set_resistance 0.016 "\DataMem/Mem[0][21] "
set_resistance 0.020 "n16873"
set_resistance 0.014 "\DataMem/Mem[7][0] "
set_resistance 0.018 "n16633"
set_resistance 0.016 "\pipeline/stageE/EXE_ALU/alu_shift/N142 "
set_resistance 0.014 "\DataMem/N2037 "
set_resistance 0.021 "\DataMem/Mem[7][9] "
set_resistance 0.015 "\DataMem/Mem[6][23] "
set_resistance 0.030 "n16827"
set_resistance 0.016 "\DataMem/Mem[0][30] "
set_resistance 0.014 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n53 "
set_resistance 0.014 "\DataMem/N2239 "
set_resistance 0.021 "\DataMem/Mem[1][21] "
set_resistance 0.021 "\DataMem/Mem[6][24] "
set_resistance 0.014 "n16829"
set_resistance 0.023 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n32 "
set_resistance 0.015 "\DataMem/N1881 "
set_resistance 0.018 "\DataMem/Mem[3][19] "
set_resistance 0.015 "\DataMem/Mem[6][31] "
set_resistance 0.015 "\DataMem/Mem[6][30] "
set_resistance 0.016 "\DataMem/N1691 "
set_resistance 0.015 "\DataMem/N1817 "
set_resistance 0.015 "\DataMem/N3 "
set_resistance 0.014 "\DataMem/N1879 "
set_resistance 0.021 "\DataMem/Mem[7][20] "
set_resistance 0.020 "\DataMem/Mem[7][18] "
set_resistance 0.016 "\DataMem/Mem[3][30] "
set_resistance 0.028 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n21 "
set_resistance 0.014 "\DataMem/Mem[7][31] "
set_resistance 0.020 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n88 "
set_resistance 0.014 "\DataMem/Mem[2][20] "
set_resistance 0.014 "\DataMem/N2159 "
set_resistance 0.018 "n17592"
set_resistance 0.023 "\DataMem/Mem[6][13] "
set_resistance 0.016 "n17652"
set_resistance 0.033 "\DataMem/N1687 "
set_resistance 0.015 "\DataMem/Mem[2][31] "
set_resistance 0.015 "\DataMem/N2157 "
set_resistance 0.016 "\DataMem/N1773 "
set_resistance 0.020 "\DataMem/Mem[0][19] "
set_resistance 0.016 "\DataMem/Mem[2][18] "
set_resistance 0.013 "\DataMem/Mem[2][0] "
set_resistance 0.017 "n17591"
set_resistance 0.015 "\DataMem/N1815 "
set_resistance 0.023 "\DataMem/Mem[2][30] "
set_resistance 0.015 "\DataMem/N2248 "
set_resistance 0.039 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n42 "
set_resistance 0.014 "\DataMem/Mem[2][9] "
set_resistance 0.020 "\DataMem/N1877 "
set_resistance 0.016 "\DataMem/Mem[6][20] "
set_resistance 0.013 "\DataMem/Mem[3][24] "
set_resistance 0.024 "\DataMem/N1751 "
set_resistance 0.014 "\DataMem/N1741 "
set_resistance 0.014 "\DataMem/N1837 "
set_resistance 0.025 "n16659"
set_resistance 0.014 "n16817"
set_resistance 0.015 "\DataMem/N5 "
set_resistance 0.018 "\DataMem/Mem[6][18] "
set_resistance 0.013 "\DataMem/Mem[1][14] "
set_resistance 0.018 "\DataMem/N2251 "
set_resistance 0.019 "\DataMem/Mem[1][19] "
set_resistance 0.032 "n16909"
set_resistance 0.016 "\DataMem/N2242 "
set_resistance 0.019 "n15054"
set_resistance 0.025 "n16877"
set_resistance 0.020 "\DataMem/Mem[1][9] "
set_resistance 0.014 "\DataMem/N1753 "
set_resistance 0.015 "\DataMem/Mem[4][20] "
set_resistance 0.015 "\DataMem/Mem[1][31] "
set_resistance 0.020 "n16979"
set_resistance 0.015 "\DataMem/Mem[0][14] "
set_resistance 0.021 "\pipeline/stageE/EXE_ALU/alu_shift/N140 "
set_resistance 0.015 "n16914"
set_resistance 0.014 "n16819"
set_resistance 0.019 "n16652"
set_resistance 0.017 "\DataMem/Mem[1][13] "
set_resistance 0.016 "\DataMem/Mem[4][0] "
set_resistance 0.016 "\DataMem/Mem[0][9] "
set_resistance 0.020 "n15594"
set_resistance 0.020 "\DataMem/Mem[1][20] "
set_resistance 0.021 "n16879"
set_resistance 0.013 "\DataMem/Mem[1][18] "
set_resistance 0.014 "\DataMem/N1945 "
set_resistance 0.015 "\DataMem/N1677 "
set_resistance 0.015 "\DataMem/Mem[1][23] "
set_resistance 0.125 "\pipeline/stageE/EXE_ALU/alu_shift/N132 "
set_resistance 0.015 "n16864"
set_resistance 0.014 "\DataMem/N1697 "
set_resistance 0.020 "n16887"
set_resistance 0.015 "\DataMem/N2009 "
set_resistance 0.017 "\DataMem/Mem[4][31] "
set_resistance 0.014 "\DataMem/N1905 "
set_resistance 0.014 "\DataMem/N2 "
set_resistance 0.014 "\DataMem/Mem[0][20] "
set_resistance 0.017 "n16889"
set_resistance 0.014 "\DataMem/N2173 "
set_resistance 0.015 "n15592"
set_resistance 0.022 "\pipeline/stageE/EXE_ALU/alu_shift/N164 "
set_resistance 0.020 "\DataMem/Mem[4][13] "
set_resistance 0.016 "\DataMem/N1649 "
set_resistance 0.026 "n15415"
set_resistance 0.114 "\pipeline/stageE/EXE_ALU/alu_shift/N126 "
set_resistance 0.013 "\DataMem/N1689 "
set_resistance 0.016 "\DataMem/N2233 "
set_resistance 0.015 "n15400"
set_resistance 0.014 "n15051"
set_resistance 0.014 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n137 "
set_resistance 0.014 "\DataMem/N4 "
set_resistance 0.025 "n15446"
set_resistance 0.124 "\pipeline/stageE/EXE_ALU/alu_shift/N124 "
set_resistance 0.013 "\DataMem/N1685 "
set_resistance 0.014 "\DataMem/N1941 "
set_resistance 0.013 "\DataMem/N2005 "
set_resistance 0.026 "\DataMem/N2167 "
set_resistance 0.022 "\DataMem/Mem[5][31] "
set_resistance 0.013 "\DataMem/N2007 "
set_resistance 0.015 "\DataMem/N2015 "
set_resistance 0.013 "n15444"
set_resistance 0.019 "\DataMem/N2221 "
set_resistance 0.018 "\DataMem/Mem[5][14] "
set_resistance 0.022 "\DataMem/Mem[4][23] "
set_resistance 0.019 "\DataMem/N1995 "
set_resistance 0.016 "\DataMem/N2277 "
set_resistance 0.014 "\DataMem/N2197 "
set_resistance 0.014 "\DataMem/N19 "
set_resistance 0.020 "\DataMem/N1987 "
set_resistance 0.015 "\DataMem/N2236 "
set_resistance 0.017 "\DataMem/N2212 "
set_resistance 0.018 "\DataMem/N2230 "
set_resistance 0.015 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n98 "
set_resistance 0.017 "\DataMem/N2215 "
set_resistance 0.014 "\DataMem/N2209 "
set_resistance 0.013 "n15523"
set_resistance 0.014 "\DataMem/N2164 "
set_resistance 0.014 "\DataMem/N2218 "
set_resistance 0.021 "\DataMem/N2224 "
set_resistance 0.018 "\DataMem/N2182 "
set_resistance 0.015 "\DataMem/N27 "
set_resistance 0.014 "\DataMem/N2179 "
set_resistance 0.015 "n15590"
set_resistance 0.013 "\DataMem/N2185 "
set_resistance 0.014 "n17586"
set_resistance 0.015 "n17583"
set_resistance 0.016 "\DataMem/N11 "
set_resistance 0.033 "n13055"
set_resistance 0.014 "\DataMem/N2188 "
set_resistance 0.014 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n27 "
set_resistance 0.015 "\DataMem/N20 "
set_resistance 0.014 "\DataMem/N2203 "
set_resistance 0.014 "n15507"
set_resistance 0.020 "n17580"
set_resistance 0.016 "read_notWrite"
set_resistance 0.020 "\DataMem/N2200 "
set_resistance 0.015 "\DataMem/N2161 "
set_resistance 0.014 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n72 "
set_resistance 0.014 "\DataMem/N29 "
set_resistance 0.015 "n17587"
set_resistance 0.022 "n3986"
set_resistance 0.013 "n15539"
set_resistance 0.014 "\DataMem/N10 "
set_resistance 0.014 "\DataMem/N15 "
set_resistance 0.016 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n106 "
set_resistance 0.024 "n3857"
set_resistance 0.015 "\DataMem/N28 "
set_resistance 0.015 "\DataMem/N9 "
set_resistance 0.014 "\DataMem/N25 "
set_resistance 0.014 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n126 "
set_resistance 0.018 "\DataMem/N13 "
set_resistance 0.016 "n15043"
set_resistance 0.021 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n167 "
set_resistance 0.015 "\DataMem/N0 "
set_resistance 0.015 "\DataMem/N17 "
set_resistance 0.020 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n142 "
set_resistance 0.018 "\pipeline/IDEX_Stage/N176 "
set_resistance 0.026 "n17024"
set_resistance 0.035 "\pipeline/EXMEM_stage/N11 "
set_resistance 0.016 "n15535"
set_resistance 0.017 "n3859"
set_resistance 0.017 "n15563"
set_resistance 0.015 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n102 "
set_resistance 0.016 "n3978"
set_resistance 0.015 "n15556"
set_resistance 0.015 "n15484"
set_resistance 0.014 "n15558"
set_resistance 0.021 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n103 "
set_resistance 0.016 "n15835"
set_resistance 0.013 "n3980"
set_resistance 0.035 "n15035"
set_resistance 0.015 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n101 "
set_resistance 0.030 "\DataMem/N2334 "
set_resistance 0.024 "\pipeline/EXMEM_stage/N12 "
set_resistance 0.014 "\pipeline/IDEX_Stage/N173 "
set_resistance 0.022 "n15545"
set_resistance 0.015 "n15543"
set_resistance 0.016 "n15458"
set_resistance 0.022 "n17027"
set_resistance 0.016 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n120 "
set_resistance 0.020 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n111 "
set_resistance 0.014 "n3982"
set_resistance 0.025 "n14180"
set_resistance 0.015 "n15482"
set_resistance 0.015 "n15466"
set_resistance 0.022 "n15823"
set_resistance 0.013 "n15519"
set_resistance 0.016 "n15323"
set_resistance 0.027 "\pipeline/nextPC_IFID_DEC[2] "
set_resistance 0.016 "\pipeline/stageD/evaluate_jump_target/add_29/n184 "
set_resistance 0.015 "\pipeline/stageD/offset_to_jump_temp [6]"
set_resistance 0.021 "n17033"
set_resistance 0.026 "n15309"
set_resistance 0.031 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n41 "
set_resistance 0.015 "\pipeline/stageD/evaluate_jump_target/add_29/n150 "
set_resistance 0.032 "n15304"
set_resistance 0.014 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n35 "
set_resistance 0.015 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n32 "
set_resistance 0.015 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n169 "
set_resistance 0.015 "n15768"
set_resistance 0.021 "n17259"
set_resistance 0.030 "n17029"
set_resistance 0.020 "n15574"
set_resistance 0.016 "n15511"
set_resistance 0.013 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n113 "
set_resistance 0.013 "n17249"
set_resistance 0.022 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n114 "
set_resistance 0.012 "n17063"
set_resistance 0.015 "n17277"
set_resistance 0.015 "\pipeline/stageD/evaluate_jump_target/add_29/n149 "
set_resistance 0.015 "n17251"
set_resistance 0.027 "n15510"
set_resistance 0.059 "\pipeline/EXMEM_stage/N15 "
set_resistance 0.012 "n15499"
set_resistance 0.016 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n138 "
set_resistance 0.014 "n17295"
set_resistance 0.014 "n15496"
set_resistance 0.015 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n25 "
set_resistance 0.025 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n18 "
set_resistance 0.012 "\pipeline/stageE/EXE_ALU/alu_shift/N221 "
set_resistance 0.017 "n14163"
set_resistance 0.016 "n15497"
set_resistance 0.015 "n17623"
set_resistance 0.015 "n17271"
set_resistance 0.014 "n15374"
set_resistance 0.014 "n17264"
set_resistance 0.021 "n3881"
set_resistance 0.015 "n17254"
set_resistance 0.015 "n17291"
set_resistance 0.014 "n17255"
set_resistance 0.014 "n17256"
set_resistance 0.016 "\pipeline/immediate_to_exe [21]"
set_resistance 0.020 "n14178"
set_resistance 0.017 "n17273"
set_resistance 0.015 "n17263"
set_resistance 0.014 "n17260"
set_resistance 0.021 "n15291"
set_resistance 0.022 "n14072"
set_resistance 0.015 "\pipeline/MEMWB_Stage/N13 "
set_resistance 0.018 "n15287"
set_resistance 0.016 "\pipeline/cu_pipeline/N101 "
set_resistance 0.016 "n17261"
set_resistance 0.015 "n14147"
set_resistance 0.014 "\pipeline/immediate_to_exe [17]"
set_resistance 0.020 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n88 "
set_resistance 0.025 "n15276"
set_resistance 0.019 "\pipeline/MEMWB_Stage/N19 "
set_resistance 0.018 "n15271"
set_resistance 0.032 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n49 "
set_resistance 0.092 "\pipeline/stageE/EXE_ALU/alu_shift/N219 "
set_resistance 0.015 "n14150"
set_resistance 0.015 "\pipeline/stageD/evaluate_jump_target/add_29/n132 "
set_resistance 0.019 "\pipeline/stageD/evaluate_jump_target/N41 "
set_resistance 0.020 "n15447"
set_resistance 0.046 "n15272"
set_resistance 0.025 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n130 "
set_resistance 0.016 "n15448"
set_resistance 0.019 "\pipeline/stageE/EXE_ALU/alu_shift/N225 "
set_resistance 0.014 "\pipeline/stageD/evaluate_jump_target/N38 "
set_resistance 0.019 "\pipeline/MEMWB_Stage/N20 "
set_resistance 0.034 "n15408"
set_resistance 0.023 "\pipeline/stageE/EXE_ALU/alu_shift/N224 "
set_resistance 0.025 "n15257"
set_resistance 0.013 "n17180"
set_resistance 0.024 "n17043"
set_resistance 0.051 "n15402"
set_resistance 0.020 "n14166"
set_resistance 0.025 "n17065"
set_resistance 0.018 "\pipeline/stageD/evaluate_jump_target/N40 "
set_resistance 0.028 "\pipeline/stageE/EXE_ALU/alu_shift/N220 "
set_resistance 0.020 "n15387"
set_resistance 0.019 "n17436"
set_resistance 0.016 "\pipeline/EXE_controls_in_IDEX[2] "
set_resistance 0.019 "n3879"
set_resistance 0.107 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n8 "
set_resistance 0.046 "\pipeline/stageE/input1_to_ALU [8]"
set_resistance 0.019 "n15419"
set_resistance 0.039 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n37 "
set_resistance 0.023 "n16713"
set_resistance 0.021 "n16689"
set_resistance 0.015 "\pipeline/IDEX_Stage/N103 "
set_resistance 0.016 "n14165"
set_resistance 0.019 "n13820"
set_resistance 0.024 "n17537"
set_resistance 0.016 "n16671"
set_resistance 0.041 "\pipeline/stageE/input1_to_ALU [7]"
set_resistance 0.055 "\pipeline/stageE/EXE_ALU/alu_shift/N218 "
set_resistance 0.018 "n15651"
set_resistance 0.016 "\pipeline/EXE_controls_in_IDEX[3] "
set_resistance 0.031 "n14981"
set_resistance 0.018 "n15831"
set_resistance 0.014 "n16701"
set_resistance 0.050 "\pipeline/stageE/input1_to_ALU [9]"
set_resistance 0.023 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n127 "
set_resistance 0.033 "n17396"
set_resistance 0.019 "n15584"
set_resistance 0.039 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n11 "
set_resistance 0.033 "\pipeline/stageD/target_Jump_temp [7]"
set_resistance 0.054 "n17450"
set_resistance 0.015 "\pipeline/EXE_controls_in_IDEX[4] "
set_resistance 0.015 "\pipeline/IDEX_Stage/N97 "
set_resistance 0.018 "\pipeline/stageE/EXE_ALU/alu_shift/N208 "
set_resistance 0.016 "\pipeline/stageE/EXE_ALU/alu_shift/N215 "
set_resistance 0.014 "\pipeline/cu_pipeline/N106 "
set_resistance 0.020 "n15433"
set_resistance 0.018 "n15782"
set_resistance 0.025 "n17037"
set_resistance 0.020 "\pipeline/EXMEM_stage/N20 "
set_resistance 0.021 "n17633"
set_resistance 0.019 "n13832"
set_resistance 0.020 "n16678"
set_resistance 0.020 "n15434"
set_resistance 0.016 "n17528"
set_resistance 0.027 "n14971"
set_resistance 0.030 "\pipeline/stageE/EXE_ALU/alu_shift/N210 "
set_resistance 0.019 "\pipeline/stageE/EXE_ALU/alu_shift/N211 "
set_resistance 0.088 "n15579"
set_resistance 0.025 "n15777"
set_resistance 0.021 "n15797"
set_resistance 0.021 "n14149"
set_resistance 0.027 "n14956"
set_resistance 0.019 "\pipeline/stageE/EXE_ALU/alu_shift/N204 "
set_resistance 0.026 "\pipeline/EXE_controls_in_IDEX[6] "
set_resistance 0.018 "n15807"
set_resistance 0.018 "n15441"
set_resistance 0.014 "\pipeline/stageE/EXE_ALU/alu_shift/N214 "
set_resistance 0.015 "n3858"
set_resistance 0.015 "n3870"
set_resistance 0.016 "n17632"
set_resistance 0.044 "n14950"
set_resistance 0.019 "\pipeline/stageE/EXE_ALU/alu_shift/N243 "
set_resistance 0.016 "\pipeline/stageE/EXE_ALU/alu_shift/N237 "
set_resistance 0.015 "n3872"
set_resistance 0.016 "\pipeline/stageE/EXE_ALU/alu_shift/N217 "
set_resistance 0.013 "\pipeline/stageE/EXE_ALU/alu_shift/N213 "
set_resistance 0.057 "\pipeline/IDEX_Stage/N112 "
set_resistance 0.014 "n17529"
set_resistance 0.016 "\pipeline/stageE/EXE_ALU/alu_shift/N222 "
set_resistance 0.045 "n13965"
set_resistance 0.012 "n17620"
set_resistance 0.016 "n15251"
set_resistance 0.016 "n14951"
set_resistance 0.014 "\pipeline/stageE/EXE_ALU/alu_shift/N236 "
set_resistance 0.022 "n14017"
set_resistance 0.015 "n3866"
set_resistance 0.012 "n17550"
set_resistance 0.024 "n17629"
set_resistance 0.015 "n15223"
set_resistance 0.012 "n14188"
set_resistance 0.014 "\pipeline/stageE/EXE_ALU/alu_shift/N238 "
set_resistance 0.013 "n15225"
set_resistance 0.013 "n14026"
set_resistance 0.020 "n15130"
set_resistance 0.019 "n13840"
set_resistance 0.012 "n14048"
set_resistance 0.023 "\pipeline/stageE/EXE_ALU/alu_shift/C88/n10 "
set_resistance 0.014 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[4][6] "
set_resistance 0.014 "\pipeline/stageE/EXE_ALU/alu_shift/N235 "
set_resistance 0.020 "n14003"
set_resistance 0.014 "n13826"
set_resistance 0.025 "n15157"
set_resistance 0.017 "n16721"
set_resistance 0.018 "n16670"
set_resistance 0.021 "n16716"
set_resistance 0.021 "n15247"
set_resistance 0.018 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[1][1] "
set_resistance 0.023 "n13806"
set_resistance 0.026 "\pipeline/stageF/PC_plus4/add_26/carry[7] "
set_resistance 0.015 "n16613"
set_resistance 0.023 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[4][9] "
set_resistance 0.015 "\pipeline/stageE/EXE_ALU/alu_shift/C88/n9 "
set_resistance 0.021 "n17667"
set_resistance 0.026 "n15250"
set_resistance 0.020 "n15188"
set_resistance 0.035 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[3][1] "
set_resistance 0.015 "n16724"
set_resistance 0.015 "\pipeline/stageE/EXE_ALU/alu_shift/N262 "
set_resistance 0.017 "n15126"
set_resistance 0.015 "n15243"
set_resistance 0.017 "n13817"
set_resistance 0.015 "n7651"
set_resistance 0.020 "n16556"
set_resistance 0.014 "n16681"
set_resistance 0.015 "\pipeline/stageF/PC_reg/N25 "
set_resistance 0.014 "\pipeline/stageF/PC_reg/N21 "
set_resistance 0.014 "n15151"
set_resistance 0.013 "n15237"
set_resistance 0.026 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[3][2] "
set_resistance 0.018 "n13985"
set_resistance 0.020 "n17556"
set_resistance 0.013 "n17608"
set_resistance 0.016 "n15769"
set_resistance 0.018 "\pipeline/stageF/PC_reg/N22 "
set_resistance 0.019 "n16559"
set_resistance 0.015 "n15149"
set_resistance 0.020 "n15238"
set_resistance 0.025 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[4][17] "
set_resistance 0.015 "n13807"
set_resistance 0.014 "\pipeline/cu_pipeline/N110 "
set_resistance 0.021 "\pipeline/EXMEM_stage/N37 "
set_resistance 0.016 "n15181"
set_resistance 0.015 "n14184"
set_resistance 0.035 "\pipeline/stageF/PC_plus4/add_26/carry[10] "
set_resistance 0.012 "n17568"
set_resistance 0.012 "n17534"
set_resistance 0.026 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[3][6] "
set_resistance 0.023 "n17378"
set_resistance 0.015 "n14136"
set_resistance 0.020 "n17546"
set_resistance 0.017 "n15213"
set_resistance 0.014 "\pipeline/stageF/PC_reg/N31 "
set_resistance 0.018 "n15171"
set_resistance 0.014 "n15208"
set_resistance 0.013 "n15160"
set_resistance 0.025 "n17577"
set_resistance 0.018 "n13841"
set_resistance 0.014 "\pipeline/cu_pipeline/N108 "
set_resistance 0.018 "n13845"
set_resistance 0.014 "n17615"
set_resistance 0.014 "n15168"
set_resistance 0.039 "n17038"
set_resistance 0.023 "n13836"
set_resistance 0.014 "n13996"
set_resistance 0.021 "n17478"
set_resistance 0.017 "n17022"
set_resistance 0.020 "n15159"
set_resistance 0.016 "\pipeline/cu_pipeline/N107 "
set_resistance 0.025 "\pipeline/EXMEM_stage/N47 "
set_resistance 0.015 "n17503"
set_resistance 0.015 "n15194"
set_resistance 0.017 "\pipeline/WB_controls_in_IDEX[0] "
set_resistance 0.015 "n3944"
set_resistance 0.015 "n17499"
set_resistance 0.015 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[4][23] "
set_resistance 0.019 "n14189"
set_resistance 0.025 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[1][9] "
set_resistance 0.026 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[2][13] "
set_resistance 0.015 "\pipeline/EXMEM_stage/N39 "
set_resistance 0.014 "n17500"
set_resistance 0.024 "n17532"
set_resistance 0.014 "n17501"
set_resistance 0.027 "n15193"
set_resistance 0.024 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[1][8] "
set_resistance 0.031 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[1][11] "
set_resistance 0.015 "n3942"
set_resistance 0.025 "\pipeline/EXMEM_stage/N44 "
set_resistance 0.012 "n15849"
set_resistance 0.014 "n15191"
set_resistance 0.020 "n14187"
set_resistance 0.015 "\pipeline/cu_pipeline/N88 "
set_resistance 0.018 "\pipeline/IDEX_Stage/N89 "
set_resistance 0.024 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[3][19] "
set_resistance 0.031 "n16736"
set_resistance 0.016 "n17504"
set_resistance 0.017 "\pipeline/stageE/EXE_ALU/alu_shift/N60 "
set_resistance 0.015 "\pipeline/cu_pipeline/N112 "
set_resistance 0.017 "\pipeline/EXE_controls_in_IDEX[0] "
set_resistance 0.025 "n16603"
set_resistance 0.017 "n17607"
set_resistance 0.013 "n3957"
set_resistance 0.015 "n17480"
set_resistance 0.015 "\pipeline/MEMWB_Stage/N22 "
set_resistance 0.015 "n14123"
set_resistance 0.026 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[2][18] "
set_resistance 0.123 "n14022"
set_resistance 0.015 "n17505"
set_resistance 0.016 "n16737"
set_resistance 0.025 "n17541"
set_resistance 0.020 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[2][30] "
set_resistance 0.033 "n17426"
set_resistance 0.021 "\pipeline/MEMWB_Stage/N36 "
set_resistance 0.032 "n17310"
set_resistance 0.017 "\pipeline/EXMEM_stage/N40 "
set_resistance 0.018 "n15869"
set_resistance 0.020 "\pipeline/IDEX_Stage/N101 "
set_resistance 0.037 "n17364"
set_resistance 0.031 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[1][19] "
set_resistance 0.017 "\pipeline/IDEX_Stage/N92 "
set_resistance 0.014 "n13799"
set_resistance 0.025 "n16990"
set_resistance 0.015 "n13797"
set_resistance 0.014 "n17606"
set_resistance 0.014 "n17572"
set_resistance 0.025 "\pipeline/stageE/EXE_ALU/alu_shift/N33 "
set_resistance 0.030 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[1][29] "
set_resistance 0.018 "\pipeline/stageE/EXE_ALU/alu_shift/N49 "
set_resistance 0.019 "\pipeline/stageE/EXE_ALU/alu_shift/N12 "
set_resistance 0.022 "\pipeline/stageE/EXE_ALU/alu_shift/N36 "
set_resistance 0.034 "\pipeline/stageE/input1_to_ALU [14]"
set_resistance 0.014 "\pipeline/EXMEM_stage/N6 "
set_resistance 0.020 "n16734"
set_resistance 0.030 "\pipeline/stageE/EXE_ALU/alu_shift/N20 "
set_resistance 0.015 "n3961"
set_resistance 0.020 "n16741"
set_resistance 0.022 "n13818"
set_resistance 0.014 "FE_PHN219_Rst"
set_resistance 0.020 "n16660"
set_resistance 0.038 "\pipeline/stageE/EXE_ALU/alu_shift/N25 "
set_resistance 0.015 "n3960"
set_resistance 0.023 "\pipeline/stageE/EXE_ALU/alu_shift/N68 "
set_resistance 0.022 "n17513"
set_resistance 0.037 "n13881"
set_resistance 0.030 "n16740"
set_resistance 0.020 "\pipeline/stageE/EXE_ALU/alu_shift/N41 "
set_resistance 0.018 "\pipeline/immediate_to_exe [29]"
set_resistance 0.023 "\pipeline/stageE/EXE_ALU/alu_shift/N57 "
set_resistance 0.015 "n15841"
set_resistance 0.017 "\pipeline/immediate_to_exe [24]"
set_resistance 0.020 "n15652"
set_resistance 0.019 "n16644"
set_resistance 0.025 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[4][2] "
set_resistance 0.021 "n17515"
set_resistance 0.015 "n16656"
set_resistance 0.016 "n16614"
set_resistance 0.018 "n15833"
set_resistance 0.014 "FE_PHN208_Rst"
set_resistance 0.017 "n16649"
set_resistance 0.016 "n16643"
set_resistance 0.050 "n16769"
set_resistance 0.012 "n15610"
set_resistance 0.015 "n15647"
set_resistance 0.016 "n16654"
set_resistance 0.015 "\pipeline/EXMEM_stage/N4 "
set_resistance 0.013 "n16663"
set_resistance 0.015 "FE_PHN198_Rst"
set_resistance 0.072 "n13949"
set_resistance 0.012 "n16648"
set_resistance 0.015 "n16759"
set_resistance 0.015 "n16726"
set_resistance 0.018 "n16731"
set_resistance 0.021 "n13957"
set_resistance 0.024 "n14090"
set_resistance 0.019 "FE_PHN205_Rst"
set_resistance 0.012 "n16727"
set_resistance 0.016 "n15600"
set_resistance 0.020 "n14089"
set_resistance 0.066 "n16309"
set_resistance 0.021 "\pipeline/EXMEM_stage/N51 "
set_resistance 0.013 "n17507"
set_resistance 0.035 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[2][1] "
set_resistance 0.013 "n15999"
set_resistance 0.014 "\pipeline/EXMEM_stage/N70 "
set_resistance 0.034 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[2][30] "
set_resistance 0.014 "\pipeline/stageE/EXE_ALU/alu_shift/N48 "
set_resistance 0.013 "n17508"
set_resistance 0.018 "\pipeline/stall "
set_resistance 0.024 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[1][12] "
set_resistance 0.021 "n17489"
set_resistance 0.015 "\pipeline/EXMEM_stage/N56 "
set_resistance 0.026 "n17525"
set_resistance 0.021 "n3896"
set_resistance 0.014 "n17522"
set_resistance 0.050 "\pipeline/IDEX_Stage/N217 "
set_resistance 0.015 "n17402"
set_resistance 0.025 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[3][6] "
set_resistance 0.026 "\pipeline/stageE/EXE_ALU/alu_shift/N37 "
set_resistance 0.014 "n3989"
set_resistance 0.016 "n17640"
set_resistance 0.014 "\pipeline/stageE/EXE_ALU/alu_shift/N61 "
set_resistance 0.029 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[1][15] "
set_resistance 0.017 "n7666"
set_resistance 0.013 "n13856"
set_resistance 0.016 "n3975"
set_resistance 0.035 "\pipeline/IDEX_Stage/N177 "
set_resistance 0.014 "n13930"
set_resistance 0.020 "n15739"
set_resistance 0.016 "n3974"
set_resistance 0.014 "n13933"
set_resistance 0.051 "\pipeline/stageF/PC_plus4/add_26/carry[19] "
set_resistance 0.015 "n3855"
set_resistance 0.015 "n13944"
set_resistance 0.022 "addr_to_iram[19]"
set_resistance 0.014 "n7668"
set_resistance 0.023 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[1][14] "
set_resistance 0.020 "n13927"
set_resistance 0.022 "\pipeline/stageF/PC_plus4/add_26/carry[20] "
set_resistance 0.017 "n3893"
set_resistance 0.014 "n13858"
set_resistance 0.014 "addr_to_iram[30]"
set_resistance 0.034 "\pipeline/stageF/PC_plus4/add_26/carry[18] "
set_resistance 0.018 "\pipeline/IDEX_Stage/N180 "
set_resistance 0.023 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[1][30] "
set_resistance 0.039 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[1][29] "
set_resistance 0.012 "n14121"
set_resistance 0.030 "n13926"
set_resistance 0.016 "n13854"
set_resistance 0.020 "\pipeline/IDEX_Stage/N178 "
set_resistance 0.015 "\pipeline/stageD/offset_to_jump_temp [12]"
set_resistance 0.018 "n17475"
set_resistance 0.025 "\pipeline/stageF/PC_plus4/N36 "
set_resistance 0.022 "n14096"
set_resistance 0.017 "n17438"
set_resistance 0.025 "\pipeline/stageF/PC_plus4/N24 "
set_resistance 0.015 "n3856"
set_resistance 0.014 "n3891"
set_resistance 0.020 "\pipeline/stageF/PC_reg/N15 "
set_resistance 0.021 "n15836"
set_resistance 0.015 "\pipeline/IDEX_Stage/N116 "
set_resistance 0.016 "n15732"
set_resistance 0.015 "n15737"
set_resistance 0.015 "n17245"
set_resistance 0.021 "\pipeline/stageD/offset_to_jump_temp [14]"
set_resistance 0.027 "addr_to_iram[29]"
set_resistance 0.025 "FE_PHN228_Rst"
set_resistance 0.015 "\pipeline/IDEX_Stage/N210 "
set_resistance 0.015 "n3895"
set_resistance 0.015 "n17243"
set_resistance 0.018 "n17288"
set_resistance 0.017 "n3964"
set_resistance 0.019 "n17292"
set_resistance 0.030 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[3][30] "
set_resistance 0.030 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[1][18] "
set_resistance 0.020 "n13945"
set_resistance 0.021 "n3988"
set_resistance 0.023 "n17188"
set_resistance 0.016 "n17053"
set_resistance 0.020 "n17494"
set_resistance 0.014 "n17187"
set_resistance 0.015 "n15640"
set_resistance 0.015 "n17241"
set_resistance 0.015 "n17186"
set_resistance 0.263 "n15577"
set_resistance 0.017 "n17443"
set_resistance 0.013 "n3926"
set_resistance 0.014 "n3968"
set_resistance 0.018 "n3887"
set_resistance 0.027 "n17057"
set_resistance 0.014 "\pipeline/stageD/target_Jump_temp [29]"
set_resistance 0.017 "n17527"
set_resistance 0.015 "n3902"
set_resistance 0.017 "n17072"
set_resistance 0.015 "n17287"
set_resistance 0.019 "\pipeline/stageE/EXE_ALU/alu_shift/N39 "
set_resistance 0.019 "n17052"
set_resistance 0.019 "n17171"
set_resistance 0.020 "n17233"
set_resistance 0.015 "\pipeline/stageD/evaluate_jump_target/N47 "
set_resistance 0.024 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[3][17] "
set_resistance 0.016 "n3972"
set_resistance 0.021 "n17192"
set_resistance 0.014 "n15609"
set_resistance 0.014 "\pipeline/EXMEM_stage/N74 "
set_resistance 0.023 "n17441"
set_resistance 0.016 "\pipeline/stageD/target_Jump_temp [16]"
set_resistance 0.037 "\pipeline/stageF/PC_plus4/N35 "
set_resistance 0.014 "\pipeline/stageE/EXE_ALU/alu_shift/N55 "
set_resistance 0.014 "n15717"
set_resistance 0.027 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[3][11] "
set_resistance 0.015 "n17453"
set_resistance 0.015 "\pipeline/stageD/target_Jump_temp [17]"
set_resistance 0.015 "\pipeline/stageF/PC_reg/N3 "
set_resistance 0.014 "n7675"
set_resistance 0.019 "n13865"
set_resistance 0.020 "n17286"
set_resistance 0.037 "\pipeline/stageE/EXE_ALU/alu_shift/N23 "
set_resistance 0.017 "n17225"
set_resistance 0.015 "n15697"
set_resistance 0.021 "n15636"
set_resistance 0.013 "n15752"
set_resistance 0.015 "n15758"
set_resistance 0.024 "\pipeline/stageD/target_Jump_temp [23]"
set_resistance 0.013 "n7670"
set_resistance 0.032 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[3][0] "
set_resistance 0.013 "n3867"
set_resistance 0.020 "\pipeline/stageF/PC_reg/N8 "
set_resistance 0.015 "\pipeline/stageD/evaluate_jump_target/add_29/n157 "
set_resistance 0.016 "\pipeline/stageD/evaluate_jump_target/N50 "
set_resistance 0.015 "n15815"
set_resistance 0.179 "n15196"
set_resistance 0.293 "n15325"
set_resistance 0.015 "n3966"
set_resistance 0.016 "\pipeline/IDEX_Stage/N203 "
set_resistance 0.015 "n15750"
set_resistance 0.013 "n15802"
set_resistance 0.013 "n15762"
set_resistance 0.015 "\pipeline/stageD/evaluate_jump_target/add_29/n191 "
set_resistance 0.015 "n3862"
set_resistance 0.015 "n15695"
set_resistance 0.015 "\pipeline/stageD/target_Jump_temp [25]"
set_resistance 0.013 "\pipeline/stageE/EXE_ALU/alu_shift/N66 "
set_resistance 0.019 "\pipeline/stageD/target_Jump_temp [22]"
set_resistance 0.023 "addr_to_iram[23]"
set_resistance 0.016 "\pipeline/stageD/target_Jump_temp [26]"
set_resistance 0.014 "n3971"
set_resistance 0.014 "n15707"
set_resistance 0.020 "n3911"
set_resistance 0.021 "\pipeline/stageE/EXE_ALU/alu_shift/N63 "
set_resistance 0.014 "n15702"
set_resistance 0.020 "\pipeline/stageE/EXE_ALU/alu_shift/N15 "
set_resistance 0.036 "n16555"
set_resistance 0.015 "\pipeline/stageD/evaluate_jump_target/N55 "
set_resistance 0.017 "n3905"
set_resistance 0.020 "n16572"
set_resistance 0.015 "\pipeline/regDst_to_mem[1] "
set_resistance 0.016 "n17219"
set_resistance 0.047 "\pipeline/stageF/PC_plus4/N29 "
set_resistance 0.020 "n3900"
set_resistance 0.015 "\pipeline/stageE/EXE_ALU/alu_shift/N59 "
set_resistance 0.038 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[3][23] "
set_resistance 0.024 "n17647"
set_resistance 0.034 "\pipeline/stageF/PC_plus4/N31 "
set_resistance 0.014 "\pipeline/stageD/evaluate_jump_target/add_29/n165 "
set_resistance 0.015 "\pipeline/IDEX_Stage/N128 "
set_resistance 0.025 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[4][4] "
set_resistance 0.020 "n3909"
set_resistance 0.026 "\pipeline/stageE/EXE_ALU/alu_shift/N70 "
set_resistance 0.036 "\pipeline/stageE/EXE_ALU/alu_shift/N27 "
set_resistance 0.017 "\pipeline/stageF/PC_reg/N19 "
set_resistance 0.028 "n3884"
set_resistance 0.022 "n17374"
set_resistance 0.015 "n16575"
set_resistance 0.023 "n16778"
set_resistance 0.016 "n17203"
set_resistance 0.038 "\pipeline/nextPC_IFID_DEC[25] "
set_resistance 0.016 "n13864"
set_resistance 0.019 "\pipeline/stageE/EXE_ALU/alu_shift/N51 "
set_resistance 0.030 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[4][15] "
set_resistance 0.016 "\pipeline/stageE/EXE_ALU/alu_shift/N46 "
set_resistance 0.024 "\pipeline/stageE/EXE_ALU/alu_shift/N18 "
set_resistance 0.025 "n17211"
set_resistance 0.014 "n17212"
set_resistance 0.017 "n17202"
set_resistance 0.018 "\pipeline/stageE/EXE_ALU/alu_shift/N54 "
set_resistance 0.014 "n16790"
set_resistance 0.014 "n3965"
set_resistance 0.018 "n17485"
set_resistance 0.022 "n3903"
set_resistance 0.016 "\pipeline/stageE/EXE_ALU/alu_shift/N43 "
set_resistance 0.014 "n17553"
set_resistance 0.020 "n16789"
set_resistance 0.015 "\pipeline/stageF/PC_reg/N4 "
set_resistance 0.024 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[4][12] "
set_resistance 0.018 "n17206"
set_resistance 0.014 "n16001"
set_resistance 0.031 "\pipeline/stageF/PC_plus4/add_26/carry[25] "
set_resistance 0.015 "\pipeline/stageE/EXE_ALU/alu_shift/N35 "
set_resistance 0.022 "n17487"
set_resistance 0.019 "n17227"
set_resistance 0.014 "\pipeline/IDEX_Stage/N205 "
set_resistance 0.020 "\pipeline/stageF/PC_reg/N7 "
set_resistance 0.024 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[4][23] "
set_resistance 0.014 "n16565"
set_resistance 0.019 "n14250"
set_resistance 0.021 "\pipeline/stageE/EXE_ALU/alu_shift/N14 "
set_resistance 0.015 "n17486"
set_resistance 0.015 "n3907"
set_resistance 0.015 "n16806"
set_resistance 0.018 "n14249"
set_resistance 0.014 "n17195"
set_resistance 0.015 "n3953"
set_resistance 0.019 "n17403"
set_resistance 0.015 "n16783"
set_resistance 0.014 "n17548"
set_resistance 0.015 "n15938"
set_resistance 0.013 "n17566"
set_resistance 0.015 "n14248"
set_resistance 0.013 "n15931"
set_resistance 0.022 "n14844"
set_resistance 0.015 "n17559"
set_resistance 0.026 "\pipeline/RegFile_DEC_WB/RegBank[31][30] "
set_resistance 0.015 "n7672"
set_resistance 0.026 "\pipeline/RegFile_DEC_WB/RegBank[26][3] "
set_resistance 0.019 "n17373"
set_resistance 0.022 "n16112"
set_resistance 0.026 "n15997"
set_resistance 0.015 "n15980"
set_resistance 0.016 "\pipeline/MEMWB_Stage/N44 "
set_resistance 0.020 "n17562"
set_resistance 0.016 "n13115"
set_resistance 0.021 "n14269"
set_resistance 0.016 "n14252"
set_resistance 0.013 "n17563"
set_resistance 0.020 "n16117"
set_resistance 0.017 "n16081"
set_resistance 0.013 "n17565"
set_resistance 0.013 "n13094"
set_resistance 0.014 "n14308"
set_resistance 0.016 "n15936"
set_resistance 0.027 "\pipeline/RegFile_DEC_WB/RegBank[31][6] "
set_resistance 0.020 "n13085"
set_resistance 0.019 "n16379"
set_resistance 0.015 "n14847"
set_resistance 0.014 "n16364"
set_resistance 0.031 "n16096"
set_resistance 0.014 "n17564"
set_resistance 0.014 "n14832"
set_resistance 0.014 "n16348"
set_resistance 0.015 "n16115"
set_resistance 0.015 "n15995"
set_resistance 0.015 "n16363"
set_resistance 0.015 "n13100"
set_resistance 0.015 "n16326"
set_resistance 0.015 "n15932"
set_resistance 0.014 "n16417"
set_resistance 0.024 "\pipeline/RegFile_DEC_WB/RegBank[24][28] "
set_resistance 0.020 "n16345"
set_resistance 0.020 "n16349"
set_resistance 0.016 "n16383"
set_resistance 0.025 "\pipeline/RegFile_DEC_WB/RegBank[24][29] "
set_resistance 0.024 "n16347"
set_resistance 0.015 "n14808"
set_resistance 0.015 "n16367"
set_resistance 0.013 "n16381"
set_resistance 0.014 "n14792"
set_resistance 0.013 "n14312"
set_resistance 0.013 "n14326"
set_resistance 0.013 "n16440"
set_resistance 0.015 "n16368"
set_resistance 0.013 "n14880"
set_resistance 0.015 "n14828"
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[31][2] "
set_resistance 0.016 "n14793"
set_resistance 0.015 "n14328"
set_resistance 0.015 "n14313"
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[20][8] "
set_resistance 0.023 "\pipeline/IDEX_Stage/N201 "
set_resistance 0.014 "n14772"
set_resistance 0.013 "n14786"
set_resistance 0.027 "\pipeline/RegFile_DEC_WB/RegBank[24][6] "
set_resistance 0.014 "n16324"
set_resistance 0.013 "n15922"
set_resistance 0.026 "\pipeline/RegFile_DEC_WB/RegBank[21][8] "
set_resistance 0.024 "n13082"
set_resistance 0.014 "n14773"
set_resistance 0.021 "n15954"
set_resistance 0.026 "\pipeline/RegFile_DEC_WB/RegBank[24][3] "
set_resistance 0.015 "n15893"
set_resistance 0.032 "\pipeline/RegFile_DEC_WB/RegBank[24][0] "
set_resistance 0.025 "\pipeline/RegFile_DEC_WB/RegBank[27][28] "
set_resistance 0.015 "n13940"
set_resistance 0.018 "n14770"
set_resistance 0.015 "n14304"
set_resistance 0.013 "n13163"
set_resistance 0.029 "\pipeline/RegFile_DEC_WB/RegBank[24][4] "
set_resistance 0.014 "n16805"
set_resistance 0.025 "n14790"
set_resistance 0.015 "n15926"
set_resistance 0.021 "n16232"
set_resistance 0.014 "n15928"
set_resistance 0.015 "n14700"
set_resistance 0.019 "n14720"
set_resistance 0.015 "n14734"
set_resistance 0.015 "n14280"
set_resistance 0.014 "n14274"
set_resistance 0.015 "n14300"
set_resistance 0.016 "n16342"
set_resistance 0.021 "n14260"
set_resistance 0.020 "n14825"
set_resistance 0.015 "n14760"
set_resistance 0.015 "n14261"
set_resistance 0.018 "n14287"
set_resistance 0.015 "n14224"
set_resistance 0.014 "n15929"
set_resistance 0.016 "n14780"
set_resistance 0.017 "n14800"
set_resistance 0.015 "n14320"
set_resistance 0.026 "\pipeline/RegFile_DEC_WB/RegBank[27][22] "
set_resistance 0.015 "n14840"
set_resistance 0.014 "n14854"
set_resistance 0.018 "n15963"
set_resistance 0.025 "\pipeline/RegFile_DEC_WB/RegBank[13][5] "
set_resistance 0.020 "n15976"
set_resistance 0.025 "\pipeline/RegFile_DEC_WB/RegBank[13][1] "
set_resistance 0.020 "n14425"
set_resistance 0.026 "n14820"
set_resistance 0.022 "n16426"
set_resistance 0.017 "n15972"
set_resistance 0.021 "n16337"
set_resistance 0.013 "n15914"
set_resistance 0.019 "n16321"
set_resistance 0.018 "n16359"
set_resistance 0.016 "n16110"
set_resistance 0.019 "n16456"
set_resistance 0.014 "n16111"
set_resistance 0.020 "n16454"
set_resistance 0.019 "n16378"
set_resistance 0.018 "n16412"
set_resistance 0.021 "n14747"
set_resistance 0.020 "n14745"
set_resistance 0.023 "n16340"
set_resistance 0.030 "n16335"
set_resistance 0.016 "n16408"
set_resistance 0.022 "n15910"
set_resistance 0.034 "\pipeline/RegFile_DEC_WB/RegBank[9][8] "
set_resistance 0.037 "n16435"
set_resistance 0.016 "n15917"
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[10][28] "
set_resistance 0.037 "n16336"
set_resistance 0.028 "\pipeline/RegFile_DEC_WB/RegBank[9][29] "
set_resistance 0.086 "\pipeline/RegFile_DEC_WB/RegBank[14][2] "
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[9][0] "
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[5][2] "
set_resistance 0.057 "\pipeline/RegFile_DEC_WB/RegBank[11][2] "
set_resistance 0.055 "n16352"
set_resistance 0.015 "n16225"
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[15][22] "
set_resistance 0.039 "n14819"
set_resistance 0.027 "\pipeline/RegFile_DEC_WB/RegBank[3][6] "
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[3][7] "
set_resistance 0.014 "n16420"
set_resistance 0.014 "n16219"
set_resistance 0.017 "n14423"
set_resistance 0.014 "n15985"
set_resistance 0.025 "n16221"
set_resistance 0.028 "\pipeline/RegFile_DEC_WB/RegBank[10][1] "
set_resistance 0.017 "n16414"
set_resistance 0.015 "n14697"
set_resistance 0.027 "n14419"
set_resistance 0.013 "n14417"
set_resistance 0.030 "\pipeline/RegFile_DEC_WB/RegBank[1][22] "
set_resistance 0.014 "n14277"
set_resistance 0.016 "n14418"
set_resistance 0.015 "n14858"
set_resistance 0.016 "n14717"
set_resistance 0.017 "n14297"
set_resistance 0.043 "\pipeline/RegFile_DEC_WB/RegBank[13][22] "
set_resistance 0.020 "n16450"
set_resistance 0.016 "n14777"
set_resistance 0.014 "n14757"
set_resistance 0.015 "n14298"
set_resistance 0.015 "n14837"
set_resistance 0.017 "n14797"
set_resistance 0.014 "n14778"
set_resistance 0.023 "n14876"
set_resistance 0.014 "n14215"
set_resistance 0.028 "\pipeline/RegFile_DEC_WB/RegBank[6][1] "
set_resistance 0.014 "n14798"
set_resistance 0.024 "\pipeline/RegFile_DEC_WB/RegBank[6][7] "
set_resistance 0.014 "n14839"
set_resistance 0.016 "n14758"
set_resistance 0.012 "n15903"
set_resistance 0.020 "n14766"
set_resistance 0.017 "n14504"
set_resistance 0.019 "n14259"
set_resistance 0.019 "n14213"
set_resistance 0.026 "\pipeline/RegFile_DEC_WB/RegBank[1][30] "
set_resistance 0.020 "n14506"
set_resistance 0.015 "n16436"
set_resistance 0.027 "\pipeline/RegFile_DEC_WB/RegBank[12][10] "
set_resistance 0.017 "n14507"
set_resistance 0.033 "n16303"
set_resistance 0.026 "\pipeline/RegFile_DEC_WB/RegBank[7][30] "
set_resistance 0.014 "n16304"
set_resistance 0.026 "\pipeline/RegFile_DEC_WB/RegBank[18][18] "
set_resistance 0.018 "n16439"
set_resistance 0.020 "n14663"
set_resistance 0.026 "\pipeline/RegFile_DEC_WB/RegBank[5][10] "
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[23][5] "
set_resistance 0.020 "n16143"
set_resistance 0.035 "n16144"
set_resistance 0.025 "n16146"
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[1][12] "
set_resistance 0.013 "n16142"
set_resistance 0.028 "\pipeline/RegFile_DEC_WB/RegBank[6][15] "
set_resistance 0.020 "n14658"
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[7][10] "
set_resistance 0.021 "n14559"
set_resistance 0.026 "\pipeline/RegFile_DEC_WB/RegBank[7][26] "
set_resistance 0.028 "\pipeline/RegFile_DEC_WB/RegBank[20][24] "
set_resistance 0.020 "n14496"
set_resistance 0.027 "n16298"
set_resistance 0.015 "n14517"
set_resistance 0.025 "\pipeline/RegFile_DEC_WB/RegBank[19][10] "
set_resistance 0.024 "n14498"
set_resistance 0.026 "\pipeline/RegFile_DEC_WB/RegBank[5][12] "
set_resistance 0.024 "\pipeline/RegFile_DEC_WB/RegBank[1][31] "
set_resistance 0.014 "n14378"
set_resistance 0.031 "\pipeline/RegFile_DEC_WB/RegBank[7][18] "
set_resistance 0.014 "n14538"
set_resistance 0.014 "n14558"
set_resistance 0.016 "n14387"
set_resistance 0.026 "n16297"
set_resistance 0.017 "n14337"
set_resistance 0.020 "n16152"
set_resistance 0.018 "n16488"
set_resistance 0.015 "n14375"
set_resistance 0.020 "n14385"
set_resistance 0.014 "n16151"
set_resistance 0.026 "\pipeline/RegFile_DEC_WB/RegBank[5][18] "
set_resistance 0.015 "n14597"
set_resistance 0.015 "n14384"
set_resistance 0.019 "n16295"
set_resistance 0.028 "\pipeline/RegFile_DEC_WB/RegBank[3][17] "
set_resistance 0.022 "n14536"
set_resistance 0.015 "n14207"
set_resistance 0.015 "n14638"
set_resistance 0.021 "\pipeline/RegFile_DEC_WB/RegBank[5][24] "
set_resistance 0.014 "n14637"
set_resistance 0.015 "n14357"
set_resistance 0.016 "n16496"
set_resistance 0.021 "n16294"
set_resistance 0.017 "n14596"
set_resistance 0.014 "n14397"
set_resistance 0.019 "n16494"
set_resistance 0.015 "n14666"
set_resistance 0.022 "n14556"
set_resistance 0.014 "n14665"
set_resistance 0.015 "n14636"
set_resistance 0.014 "n14677"
set_resistance 0.016 "n14356"
set_resistance 0.015 "n16493"
set_resistance 0.015 "n14577"
set_resistance 0.012 "n16484"
set_resistance 0.027 "\pipeline/RegFile_DEC_WB/RegBank[3][13] "
set_resistance 0.016 "n14395"
set_resistance 0.015 "n14407"
set_resistance 0.056 "\pipeline/RegFile_DEC_WB/RegBank[11][21] "
set_resistance 0.015 "n16238"
set_resistance 0.020 "n14396"
set_resistance 0.020 "n16505"
set_resistance 0.031 "n14406"
set_resistance 0.025 "n14436"
set_resistance 0.015 "n14576"
set_resistance 0.019 "n14405"
set_resistance 0.016 "n16010"
set_resistance 0.026 "\pipeline/RegFile_DEC_WB/RegBank[3][14] "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[3][26] "
set_resistance 0.024 "n14438"
set_resistance 0.016 "n16395"
set_resistance 0.015 "n16465"
set_resistance 0.014 "n16524"
set_resistance 0.016 "n14435"
set_resistance 0.030 "\pipeline/RegFile_DEC_WB/RegBank[1][21] "
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[10][16] "
set_resistance 0.016 "n16467"
set_resistance 0.027 "\pipeline/RegFile_DEC_WB/RegBank[26][10] "
set_resistance 0.019 "n16206"
set_resistance 0.034 "\pipeline/RegFile_DEC_WB/RegBank[10][11] "
set_resistance 0.017 "n16475"
set_resistance 0.034 "n16202"
set_resistance 0.029 "\pipeline/RegFile_DEC_WB/RegBank[10][13] "
set_resistance 0.019 "n16477"
set_resistance 0.016 "n16124"
set_resistance 0.014 "n16255"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[10][26] "
set_resistance 0.018 "n16198"
set_resistance 0.027 "\pipeline/RegFile_DEC_WB/RegBank[9][17] "
set_resistance 0.028 "\pipeline/RegFile_DEC_WB/RegBank[9][31] "
set_resistance 0.018 "n16244"
set_resistance 0.021 "\pipeline/RegFile_DEC_WB/RegBank[10][9] "
set_resistance 0.015 "n16254"
set_resistance 0.025 "\pipeline/RegFile_DEC_WB/RegBank[9][23] "
set_resistance 0.015 "n16282"
set_resistance 0.028 "n16203"
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[7][19] "
set_resistance 0.017 "n16045"
set_resistance 0.018 "n16054"
set_resistance 0.014 "n16241"
set_resistance 0.020 "n16263"
set_resistance 0.018 "n16235"
set_resistance 0.019 "n16199"
set_resistance 0.014 "n16502"
set_resistance 0.070 "\pipeline/RegFile_DEC_WB/RegBank[2][19] "
set_resistance 0.020 "n16026"
set_resistance 0.021 "n16390"
set_resistance 0.016 "n16389"
set_resistance 0.018 "n16511"
set_resistance 0.020 "n16013"
set_resistance 0.015 "n16473"
set_resistance 0.020 "n16515"
set_resistance 0.026 "n16514"
set_resistance 0.020 "n16207"
set_resistance 0.016 "n14560"
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[6][20] "
set_resistance 0.035 "n14459"
set_resistance 0.030 "n14366"
set_resistance 0.018 "n16130"
set_resistance 0.017 "n14367"
set_resistance 0.022 "n14365"
set_resistance 0.026 "n14476"
set_resistance 0.020 "n16208"
set_resistance 0.078 "\pipeline/RegFile_DEC_WB/RegBank[11][19] "
set_resistance 0.015 "n16073"
set_resistance 0.021 "n14521"
set_resistance 0.021 "n14614"
set_resistance 0.020 "n16121"
set_resistance 0.015 "n16521"
set_resistance 0.018 "n16127"
set_resistance 0.024 "n16489"
set_resistance 0.020 "n14360"
set_resistance 0.020 "n14218"
set_resistance 0.020 "n14640"
set_resistance 0.019 "n16160"
set_resistance 0.014 "n14641"
set_resistance 0.015 "n14381"
set_resistance 0.015 "n16168"
set_resistance 0.017 "n14380"
set_resistance 0.014 "n14907"
set_resistance 0.014 "n14341"
set_resistance 0.014 "n16179"
set_resistance 0.026 "\pipeline/RegFile_DEC_WB/RegBank[5][20] "
set_resistance 0.014 "n14905"
set_resistance 0.014 "n14574"
set_resistance 0.014 "n14680"
set_resistance 0.020 "n16154"
set_resistance 0.015 "n14580"
set_resistance 0.015 "n14334"
set_resistance 0.032 "\pipeline/RegFile_DEC_WB/RegBank[22][26] "
set_resistance 0.017 "n16544"
set_resistance 0.028 "\pipeline/RegFile_DEC_WB/RegBank[19][21] "
set_resistance 0.021 "n14345"
set_resistance 0.020 "n14668"
set_resistance 0.015 "n16250"
set_resistance 0.019 "n16542"
set_resistance 0.031 "\pipeline/RegFile_DEC_WB/RegBank[13][20] "
set_resistance 0.022 "n16061"
set_resistance 0.023 "n14570"
set_resistance 0.025 "\pipeline/RegFile_DEC_WB/RegBank[24][17] "
set_resistance 0.021 "n14549"
set_resistance 0.017 "n14569"
set_resistance 0.026 "n14454"
set_resistance 0.013 "n16040"
set_resistance 0.019 "n16541"
set_resistance 0.031 "\pipeline/RegFile_DEC_WB/RegBank[4][14] "
set_resistance 0.029 "\pipeline/RegFile_DEC_WB/RegBank[24][12] "
set_resistance 0.015 "n14608"
set_resistance 0.020 "n16398"
set_resistance 0.015 "n14629"
set_resistance 0.017 "n14586"
set_resistance 0.015 "n14485"
set_resistance 0.029 "\pipeline/RegFile_DEC_WB/RegBank[25][18] "
set_resistance 0.015 "n14241"
set_resistance 0.015 "n14486"
set_resistance 0.031 "\pipeline/RegFile_DEC_WB/RegBank[24][14] "
set_resistance 0.026 "\pipeline/RegFile_DEC_WB/RegBank[25][9] "
set_resistance 0.015 "n16076"
set_resistance 0.016 "n16188"
set_resistance 0.017 "n16170"
set_resistance 0.023 "\pipeline/RegFile_DEC_WB/RegBank[28][31] "
set_resistance 0.015 "n16171"
set_resistance 0.026 "\pipeline/RegFile_DEC_WB/RegBank[24][25] "
set_resistance 0.019 "n16019"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[25][21] "
set_resistance 0.026 "\pipeline/RegFile_DEC_WB/RegBank[28][21] "
set_resistance 0.024 "\pipeline/RegFile_DEC_WB/RegBank[24][26] "
set_resistance 0.014 "n16020"
set_resistance 0.031 "\pipeline/RegFile_DEC_WB/RegBank[26][17] "
set_resistance 0.025 "\pipeline/RegFile_DEC_WB/RegBank[26][13] "
set_resistance 0.026 "\pipeline/RegFile_DEC_WB/RegBank[28][11] "
set_resistance 0.014 "n14647"
set_resistance 0.020 "n14646"
set_resistance 0.021 "n14349"
set_resistance 0.017 "n14566"
set_resistance 0.016 "n16057"
set_resistance 0.019 "n16266"
set_resistance 0.014 "n14526"
set_resistance 0.014 "n14231"
set_resistance 0.020 "n16174"
set_resistance 0.027 "n16548"
set_resistance 0.020 "n16247"
set_resistance 0.021 "n16403"
set_resistance 0.018 "n14467"
set_resistance 0.020 "n16285"
set_resistance 0.015 "n14606"
set_resistance 0.026 "\pipeline/RegFile_DEC_WB/RegBank[23][11] "
set_resistance 0.024 "\pipeline/RegFile_DEC_WB/RegBank[25][20] "
set_resistance 0.015 "n14469"
set_resistance 0.013 "n16286"
set_resistance 0.015 "n14625"
set_resistance 0.016 "n16404"
set_resistance 0.020 "n16193"
set_resistance 0.020 "n16248"
set_resistance 0.027 "n14547"
set_resistance 0.038 "n14061"
set_resistance 0.024 "n15641"
set_resistance 0.046 "n14033"
set_resistance 0.023 "n3959"
set_resistance 0.091 "n14047"
set_resistance 0.035 "n14185"
set_resistance 0.027 "n3958"
set_resistance 0.023 "n3967"
set_resistance 0.024 "\pipeline/IDEX_Stage/N199 "
set_resistance 0.048 "n14046"
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[19][2] "
set_resistance 0.029 "n3987"
set_resistance 0.067 "n17062"
set_resistance 0.022 "n15621"
set_resistance 0.022 "n15626"
set_resistance 0.043 "n14031"
set_resistance 0.050 "n14020"
set_resistance 0.022 "n15653"
set_resistance 0.022 "n15649"
set_resistance 0.022 "n15644"
set_resistance 0.026 "n15642"
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[18][10] "
set_resistance 0.079 "n14032"
set_resistance 0.027 "n17061"
set_resistance 0.099 "\pipeline/inst_IFID_DEC[26] "
set_resistance 0.027 "n14043"
set_resistance 0.145 "\pipeline/inst_IFID_DEC[30] "
set_resistance 0.027 "n13929"
set_resistance 0.082 "n14186"
set_resistance 0.027 "n3962"
set_resistance 0.029 "\pipeline/IDEX_Stage/N207 "
set_resistance 0.027 "\pipeline/IDEX_Stage/N202 "
set_resistance 0.065 "n14045"
set_resistance 0.036 "n14068"
set_resistance 0.078 "\pipeline/inst_IFID_DEC[31] "
set_resistance 0.024 "n14070"
set_resistance 0.113 "n14049"
set_resistance 0.055 "n14051"
set_resistance 0.045 "\pipeline/Reg1_Addr_to_exe [4]"
set_resistance 0.050 "n14179"
set_resistance 0.030 "n14069"
set_resistance 0.138 "n17382"
set_resistance 0.034 "n15650"
set_resistance 0.021 "n13934"
set_resistance 0.023 "n15645"
set_resistance 0.023 "\pipeline/regDst_to_mem[3] "
set_resistance 0.050 "n17399"
set_resistance 0.030 "\pipeline/IDEX_Stage/N198 "
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[18][2] "
set_resistance 0.043 "\pipeline/RegFile_DEC_WB/RegBank[22][22] "
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[18][22] "
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[22][18] "
set_resistance 0.048 "\pipeline/RegFile_DEC_WB/RegBank[22][10] "
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[22][21] "
set_resistance 0.064 "n14021"
set_resistance 0.027 "n16811"
set_resistance 0.049 "\pipeline/RegFile_DEC_WB/RegBank[23][22] "
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[19][22] "
set_resistance 0.046 "\pipeline/RegFile_DEC_WB/RegBank[23][18] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[23][10] "
set_resistance 0.051 "\pipeline/RegFile_DEC_WB/RegBank[23][21] "
set_resistance 0.069 "\pipeline/RegFile_DEC_WB/RegBank[19][18] "
set_resistance 0.026 "n3963"
set_resistance 0.026 "n14505"
set_resistance 0.030 "n14667"
set_resistance 0.027 "n14445"
set_resistance 0.064 "n14019"
set_resistance 0.067 "n13995"
set_resistance 0.031 "\pipeline/inst_IFID_DEC[28] "
set_resistance 0.072 "n14029"
set_resistance 0.026 "\pipeline/EXMEM_stage/N75 "
set_resistance 0.041 "n14427"
set_resistance 0.056 "n14044"
set_resistance 0.052 "n14041"
set_resistance 0.120 "n14058"
set_resistance 0.063 "n14040"
set_resistance 0.066 "\pipeline/regDst_to_mem[4] "
set_resistance 0.027 "n16227"
set_resistance 0.050 "\pipeline/RegFile_DEC_WB/RegBank[27][21] "
set_resistance 0.032 "n14447"
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[23][19] "
set_resistance 0.036 "n14064"
set_resistance 0.073 "n14023"
set_resistance 0.025 "n14035"
set_resistance 0.070 "n14042"
set_resistance 0.044 "n14028"
set_resistance 0.034 "n16573"
set_resistance 0.156 "n17340"
set_resistance 0.030 "\pipeline/RegFile_DEC_WB/RegBank[23][2] "
set_resistance 0.035 "n16229"
set_resistance 0.024 "n16153"
set_resistance 0.036 "n14444"
set_resistance 0.025 "n15622"
set_resistance 0.039 "n14065"
set_resistance 0.093 "n14012"
set_resistance 0.021 "n14034"
set_resistance 0.040 "n14016"
set_resistance 0.035 "n14084"
set_resistance 0.100 "n15648"
set_resistance 0.031 "n17672"
set_resistance 0.024 "\pipeline/EXMEM_stage/N72 "
set_resistance 0.027 "n16574"
set_resistance 0.022 "n17555"
set_resistance 0.024 "n16808"
set_resistance 0.023 "n16809"
set_resistance 0.043 "\pipeline/RegFile_DEC_WB/RegBank[22][2] "
set_resistance 0.030 "n16150"
set_resistance 0.027 "n14664"
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[26][21] "
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[18][21] "
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[22][19] "
set_resistance 0.042 "\pipeline/IDEX_Stage/N212 "
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[27][2] "
set_resistance 0.035 "n14053"
set_resistance 0.046 "\pipeline/Reg1_Addr_to_exe [0]"
set_resistance 0.031 "n13928"
set_resistance 0.029 "n14027"
set_resistance 0.055 "n17064"
set_resistance 0.054 "n14083"
set_resistance 0.033 "n16226"
set_resistance 0.099 "n14015"
set_resistance 0.031 "\pipeline/MEMWB_Stage/N46 "
set_resistance 0.029 "n14173"
set_resistance 0.181 "n17348"
set_resistance 0.036 "n16210"
set_resistance 0.023 "n14172"
set_resistance 0.052 "n14010"
set_resistance 0.040 "\pipeline/IDEX_Stage/N211 "
set_resistance 0.051 "n14098"
set_resistance 0.032 "n16228"
set_resistance 0.028 "n14446"
set_resistance 0.060 "n14009"
set_resistance 0.038 "n13998"
set_resistance 0.081 "n14177"
set_resistance 0.025 "n14099"
set_resistance 0.029 "n16344"
set_resistance 0.031 "n16302"
set_resistance 0.026 "n14484"
set_resistance 0.030 "n14487"
set_resistance 0.029 "n3984"
set_resistance 0.026 "n15624"
set_resistance 0.034 "n14066"
set_resistance 0.028 "n14014"
set_resistance 0.085 "n14007"
set_resistance 0.053 "n13999"
set_resistance 0.033 "n13994"
set_resistance 0.034 "n14169"
set_resistance 0.055 "n14176"
set_resistance 0.028 "\pipeline/cu_hazard/N40 "
set_resistance 0.023 "FE_PHN222_Rst"
set_resistance 0.022 "n14097"
set_resistance 0.024 "\pipeline/EXMEM_stage/N73 "
set_resistance 0.024 "n17554"
set_resistance 0.031 "n16807"
set_resistance 0.101 "\pipeline/Reg1_Addr_to_exe [3]"
set_resistance 0.025 "n16341"
set_resistance 0.034 "\pipeline/RegFile_DEC_WB/RegBank[26][18] "
set_resistance 0.027 "n16305"
set_resistance 0.047 "\pipeline/RegFile_DEC_WB/RegBank[27][10] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[20][21] "
set_resistance 0.030 "\pipeline/RegFile_DEC_WB/RegBank[26][19] "
set_resistance 0.026 "n16169"
set_resistance 0.023 "n16172"
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[18][19] "
set_resistance 0.084 "n14024"
set_resistance 0.057 "n14001"
set_resistance 0.041 "n14190"
set_resistance 0.102 "n17393"
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[21][22] "
set_resistance 0.034 "\pipeline/RegFile_DEC_WB/RegBank[27][18] "
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[27][19] "
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[19][19] "
set_resistance 0.037 "\pipeline/cu_pipeline/N102 "
set_resistance 0.035 "n14183"
set_resistance 0.060 "\pipeline/IDEX_Stage/N90 "
set_resistance 0.090 "n14101"
set_resistance 0.089 "n14100"
set_resistance 0.038 "\pipeline/MEMWB_Stage/N47 "
set_resistance 0.035 "n14426"
set_resistance 0.045 "\pipeline/RegFile_DEC_WB/RegBank[21][10] "
set_resistance 0.031 "FE_PHN227_Rst"
set_resistance 0.026 "n14181"
set_resistance 0.080 "n14170"
set_resistance 0.026 "n14424"
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[20][22] "
set_resistance 0.026 "n16209"
set_resistance 0.067 "n14030"
set_resistance 0.044 "n17449"
set_resistance 0.111 "\pipeline/regDst_to_mem[0] "
set_resistance 0.039 "n14002"
set_resistance 0.068 "n13988"
set_resistance 0.043 "n14126"
set_resistance 0.040 "\pipeline/WB_controls_in_EXMEM[1] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[21][18] "
set_resistance 0.056 "\pipeline/RegFile_DEC_WB/RegBank[21][21] "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[21][19] "
set_resistance 0.029 "n3985"
set_resistance 0.023 "n15623"
set_resistance 0.024 "n3983"
set_resistance 0.024 "n14086"
set_resistance 0.022 "n17060"
set_resistance 0.024 "n17058"
set_resistance 0.025 "\pipeline/EXMEM_stage/N71 "
set_resistance 0.034 "\pipeline/RegFile_DEC_WB/RegBank[26][2] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[26][22] "
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[20][18] "
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[20][10] "
set_resistance 0.046 "\pipeline/RegFile_DEC_WB/RegBank[20][19] "
set_resistance 0.088 "n13983"
set_resistance 0.082 "\pipeline/MEM_controls_in_EXMEM[1] "
set_resistance 0.028 "n14088"
set_resistance 0.026 "n17059"
set_resistance 0.044 "n14076"
set_resistance 0.025 "n14824"
set_resistance 0.026 "\pipeline/cu_pipeline/N105 "
set_resistance 0.030 "n17561"
set_resistance 0.027 "\DataMem/N1715 "
set_resistance 0.027 "n14078"
set_resistance 0.053 "n13987"
set_resistance 0.027 "\pipeline/IDEX_Stage/N206 "
set_resistance 0.110 "n13984"
set_resistance 0.034 "\pipeline/cu_hazard/N39 "
set_resistance 0.028 "n15625"
set_resistance 0.060 "n14073"
set_resistance 0.055 "n14125"
set_resistance 0.030 "n17051"
set_resistance 0.028 "n14826"
set_resistance 0.055 "n13989"
set_resistance 0.058 "\pipeline/IDEX_Stage/N100 "
set_resistance 0.024 "\DataMem/Mem[0][3] "
set_resistance 0.022 "\DataMem/Mem[0][1] "
set_resistance 0.024 "\DataMem/N2289 "
set_resistance 0.027 "\pipeline/IDEX_Stage/N171 "
set_resistance 0.021 "n14071"
set_resistance 0.024 "n14077"
set_resistance 0.025 "n13992"
set_resistance 0.027 "\pipeline/cu_pipeline/N109 "
set_resistance 0.077 "n13980"
set_resistance 0.086 "n13981"
set_resistance 0.045 "n14122"
set_resistance 0.023 "n14119"
set_resistance 0.082 "\pipeline/Reg2_Addr_to_exe [3]"
set_resistance 0.023 "n17560"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[20][2] "
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[26][20] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[18][20] "
set_resistance 0.045 "n14004"
set_resistance 0.114 "n17050"
set_resistance 0.043 "\pipeline/RegFile_DEC_WB/RegBank[19][20] "
set_resistance 0.078 "n13990"
set_resistance 0.025 "n14074"
set_resistance 0.052 "\pipeline/cu_pipeline/N103 "
set_resistance 0.043 "\pipeline/cu_pipeline/N113 "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[21][2] "
set_resistance 0.033 "n15840"
set_resistance 0.054 "n14093"
set_resistance 0.031 "n14102"
set_resistance 0.044 "\pipeline/MEMWB_Stage/N10 "
set_resistance 0.026 "n16191"
set_resistance 0.038 "FE_PHN215_Rst"
set_resistance 0.040 "\pipeline/cu_pipeline/N104 "
set_resistance 0.025 "n17549"
set_resistance 0.026 "\pipeline/MEMWB_Stage/N43 "
set_resistance 0.027 "\DataMem/N1655 "
set_resistance 0.033 "\pipeline/IDEX_Stage/N216 "
set_resistance 0.065 "n14092"
set_resistance 0.080 "\pipeline/Reg2_Addr_to_exe [0]"
set_resistance 0.083 "\pipeline/Reg2_Addr_to_exe [4]"
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[17][10] "
set_resistance 0.030 "n16190"
set_resistance 0.077 "n14947"
set_resistance 0.112 "n14094"
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[17][22] "
set_resistance 0.034 "\pipeline/RegFile_DEC_WB/RegBank[17][18] "
set_resistance 0.048 "\pipeline/RegFile_DEC_WB/RegBank[17][21] "
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[27][20] "
set_resistance 0.030 "n16189"
set_resistance 0.025 "\pipeline/IDEX_Stage/N166 "
set_resistance 0.050 "n13986"
set_resistance 0.030 "\pipeline/EXE_controls_in_IDEX[7] "
set_resistance 0.021 "n15838"
set_resistance 0.024 "n14104"
set_resistance 0.021 "n13925"
set_resistance 0.033 "n17644"
set_resistance 0.044 "n16584"
set_resistance 0.029 "\pipeline/RegFile_DEC_WB/RegBank[16][22] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[16][10] "
set_resistance 0.029 "\pipeline/RegFile_DEC_WB/RegBank[16][18] "
set_resistance 0.030 "\pipeline/RegFile_DEC_WB/RegBank[16][21] "
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[16][19] "
set_resistance 0.027 "n14464"
set_resistance 0.027 "\pipeline/EXE_controls_in_IDEX[1] "
set_resistance 0.023 "n16784"
set_resistance 0.028 "n14466"
set_resistance 0.038 "n16222"
set_resistance 0.035 "FE_PHN210_Rst"
set_resistance 0.029 "n16791"
set_resistance 0.027 "\DataMem/N1813 "
set_resistance 0.182 "\pipeline/MEM_controls_in_MEM[1] "
set_resistance 0.033 "n14105"
set_resistance 0.158 "n14005"
set_resistance 0.065 "n17557"
set_resistance 0.054 "\pipeline/stageD/evaluate_jump_target/N35 "
set_resistance 0.027 "\pipeline/IDEX_Stage/N208 "
set_resistance 0.027 "n14174"
set_resistance 0.040 "n16785"
set_resistance 0.027 "n14465"
set_resistance 0.067 "\pipeline/RegDst_to_WB[3] "
set_resistance 0.025 "\DataMem/N1797 "
set_resistance 0.025 "\DataMem/N1783 "
set_resistance 0.024 "\DataMem/N1779 "
set_resistance 0.025 "\DataMem/N1749 "
set_resistance 0.029 "\pipeline/IDEX_Stage/N98 "
set_resistance 0.030 "\pipeline/IDEX_Stage/N168 "
set_resistance 0.023 "n17056"
set_resistance 0.022 "n17055"
set_resistance 0.023 "n17054"
set_resistance 0.023 "n16568"
set_resistance 0.061 "\pipeline/RegDst_to_WB[4] "
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[16][2] "
set_resistance 0.047 "\pipeline/RegFile_DEC_WB/RegBank[16][20] "
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[20][20] "
set_resistance 0.226 "n14167"
set_resistance 0.063 "n16786"
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[17][2] "
set_resistance 0.045 "\pipeline/RegFile_DEC_WB/RegBank[17][20] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[21][20] "
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[23][20] "
set_resistance 0.036 "n16875"
set_resistance 0.126 "n14116"
set_resistance 0.028 "n16560"
set_resistance 0.026 "n16571"
set_resistance 0.028 "n16184"
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[22][20] "
set_resistance 0.031 "\DataMem/Mem[2][2] "
set_resistance 0.031 "\DataMem/Mem[2][21] "
set_resistance 0.044 "n17274"
set_resistance 0.084 "n14103"
set_resistance 0.025 "n13932"
set_resistance 0.024 "FE_PHN216_Rst"
set_resistance 0.145 "n16585"
set_resistance 0.030 "n16878"
set_resistance 0.023 "\pipeline/stageD/evaluate_jump_target/add_29/n144 "
set_resistance 0.060 "n16554"
set_resistance 0.042 "n16562"
set_resistance 0.055 "\pipeline/RegFile_DEC_WB/RegBank[12][2] "
set_resistance 0.022 "n16187"
set_resistance 0.058 "\pipeline/RegFile_DEC_WB/RegBank[15][20] "
set_resistance 0.025 "\DataMem/N1861 "
set_resistance 0.025 "\DataMem/N1847 "
set_resistance 0.025 "\DataMem/N1843 "
set_resistance 0.025 "\DataMem/N1845 "
set_resistance 0.024 "\DataMem/N1883 "
set_resistance 0.025 "\DataMem/Mem[3][20] "
set_resistance 0.022 "\DataMem/Mem[0][18] "
set_resistance 0.024 "\pipeline/stageD/evaluate_jump_target/N36 "
set_resistance 0.025 "\pipeline/EXMEM_stage/N3 "
set_resistance 0.039 "\pipeline/IDEX_Stage/N91 "
set_resistance 0.023 "FE_PHN200_Rst"
set_resistance 0.067 "\pipeline/WB_controls_in_MEMWB[1] "
set_resistance 0.023 "FE_PHN224_Rst"
set_resistance 0.036 "n16795"
set_resistance 0.055 "\pipeline/RegFile_DEC_WB/RegBank[15][2] "
set_resistance 0.030 "n16186"
set_resistance 0.030 "\DataMem/N2295 "
set_resistance 0.035 "n17019"
set_resistance 0.030 "FE_PHN213_Rst"
set_resistance 0.024 "FE_PHN220_Rst"
set_resistance 0.059 "\pipeline/stageF/PC_reg/N30 "
set_resistance 0.037 "n16563"
set_resistance 0.030 "\DataMem/Mem[3][2] "
set_resistance 0.030 "\DataMem/Mem[3][18] "
set_resistance 0.103 "n13979"
set_resistance 0.035 "n16339"
set_resistance 0.033 "n16888"
set_resistance 0.052 "\pipeline/stageD/target_Jump_temp [3]"
set_resistance 0.027 "FE_PHN195_Rst"
set_resistance 0.031 "\pipeline/MEMWB_Stage/N45 "
set_resistance 0.032 "\DataMem/Mem[3][10] "
set_resistance 0.028 "n7648"
set_resistance 0.031 "FE_PHN204_Rst"
set_resistance 0.027 "\pipeline/stageF/PC_reg/N28 "
set_resistance 0.204 "n17314"
set_resistance 0.023 "n16973"
set_resistance 0.099 "\pipeline/nextPC_IFID_DEC[3] "
set_resistance 0.034 "n17447"
set_resistance 0.024 "FE_PHN209_Rst"
set_resistance 0.184 "n17304"
set_resistance 0.026 "n16148"
set_resistance 0.022 "n16301"
set_resistance 0.031 "\DataMem/Mem[3][1] "
set_resistance 0.025 "n16885"
set_resistance 0.021 "n17276"
set_resistance 0.099 "n17181"
set_resistance 0.023 "n17020"
set_resistance 0.025 "\pipeline/EXMEM_stage/N5 "
set_resistance 0.031 "\pipeline/Reg1_Addr_to_exe [2]"
set_resistance 0.024 "n16224"
set_resistance 0.022 "n16149"
set_resistance 0.024 "n16300"
set_resistance 0.034 "\pipeline/RegFile_DEC_WB/RegBank[15][18] "
set_resistance 0.025 "n16205"
set_resistance 0.032 "n7658"
set_resistance 0.026 "FE_PHN199_Rst"
set_resistance 0.158 "n17646"
set_resistance 0.051 "\pipeline/RegFile_DEC_WB/RegBank[12][18] "
set_resistance 0.045 "\pipeline/RegFile_DEC_WB/RegBank[12][21] "
set_resistance 0.048 "\pipeline/RegFile_DEC_WB/RegBank[12][19] "
set_resistance 0.053 "n16969"
set_resistance 0.035 "\pipeline/IDEX_Stage/N213 "
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[12][22] "
set_resistance 0.025 "\DataMem/N1669 "
set_resistance 0.033 "n14502"
set_resistance 0.027 "n16167"
set_resistance 0.026 "n14481"
set_resistance 0.116 "n17410"
set_resistance 0.058 "\pipeline/RegFile_DEC_WB/RegBank[13][21] "
set_resistance 0.065 "n16561"
set_resistance 0.025 "n14821"
set_resistance 0.024 "n14422"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[15][10] "
set_resistance 0.029 "n14442"
set_resistance 0.048 "n16178"
set_resistance 0.060 "\pipeline/RegFile_DEC_WB/RegBank[15][19] "
set_resistance 0.049 "n16964"
set_resistance 0.090 "\pipeline/stageF/PC_plus4/N8 "
set_resistance 0.049 "n17439"
set_resistance 0.096 "n17668"
set_resistance 0.064 "\pipeline/RegDst_to_WB[1] "
set_resistance 0.024 "n14822"
set_resistance 0.072 "n16216"
set_resistance 0.024 "n14421"
set_resistance 0.023 "n14662"
set_resistance 0.024 "n14441"
set_resistance 0.086 "\pipeline/RegFile_DEC_WB/RegBank[8][21] "
set_resistance 0.067 "\pipeline/RegFile_DEC_WB/RegBank[8][19] "
set_resistance 0.047 "n17275"
set_resistance 0.034 "n17267"
set_resistance 0.050 "n16779"
set_resistance 0.112 "n17326"
set_resistance 0.056 "\pipeline/RegFile_DEC_WB/RegBank[13][18] "
set_resistance 0.065 "\pipeline/RegFile_DEC_WB/RegBank[8][20] "
set_resistance 0.023 "n16962"
set_resistance 0.022 "\DataMem/Mem[4][1] "
set_resistance 0.032 "n17268"
set_resistance 0.024 "\pipeline/stageD/evaluate_jump_target/N37 "
set_resistance 0.024 "n15824"
set_resistance 0.033 "n17482"
set_resistance 0.032 "\pipeline/IDEX_Stage/N214 "
set_resistance 0.024 "\pipeline/IDEX_Stage/N200 "
set_resistance 0.040 "n16780"
set_resistance 0.144 "n16588"
set_resistance 0.138 "n16587"
set_resistance 0.028 "n14814"
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[9][2] "
set_resistance 0.023 "n14661"
set_resistance 0.023 "n14501"
set_resistance 0.028 "n14482"
set_resistance 0.027 "\DataMem/N2346 "
set_resistance 0.040 "\pipeline/stageD/evaluate_jump_target/add_29/n214 "
set_resistance 0.041 "n17401"
set_resistance 0.035 "n14823"
set_resistance 0.028 "\DataMem/Mem[5][3] "
set_resistance 0.028 "\DataMem/Mem[5][1] "
set_resistance 0.023 "\pipeline/stageD/evaluate_jump_target/add_29/n141 "
set_resistance 0.159 "\pipeline/RegDst_to_WB[2] "
set_resistance 0.027 "n14503"
set_resistance 0.028 "n15778"
set_resistance 0.078 "n16960"
set_resistance 0.031 "\DataMem/N2170 "
set_resistance 0.029 "\pipeline/IDEX_Stage/N167 "
set_resistance 0.077 "\pipeline/stageD/target_Jump_temp [4]"
set_resistance 0.028 "n17377"
set_resistance 0.044 "\pipeline/stageF/PC_reg/N12 "
set_resistance 0.026 "n3878"
set_resistance 0.033 "n3877"
set_resistance 0.028 "n3941"
set_resistance 0.027 "n3950"
set_resistance 0.063 "\pipeline/Reg2_Addr_to_exe [2]"
set_resistance 0.042 "n16338"
set_resistance 0.034 "n14483"
set_resistance 0.031 "n15825"
set_resistance 0.080 "n14815"
set_resistance 0.027 "n14443"
set_resistance 0.027 "n14462"
set_resistance 0.023 "n16872"
set_resistance 0.028 "\DataMem/Mem[4][18] "
set_resistance 0.023 "\DataMem/N30 "
set_resistance 0.037 "addr_to_iram[3]"
set_resistance 0.024 "n15774"
set_resistance 0.029 "\pipeline/stageF/PC_reg/N11 "
set_resistance 0.025 "\DataMem/N1733 "
set_resistance 0.023 "n16967"
set_resistance 0.023 "n17272"
set_resistance 0.040 "\pipeline/stageD/target_Jump_temp [1]"
set_resistance 0.039 "addr_to_iram[2]"
set_resistance 0.023 "n3939"
set_resistance 0.378 "n14025"
set_resistance 0.021 "n13103"
set_resistance 0.022 "n13151"
set_resistance 0.054 "\pipeline/RegFile_DEC_WB/RegBank[10][2] "
set_resistance 0.043 "\pipeline/RegFile_DEC_WB/RegBank[10][18] "
set_resistance 0.023 "n14461"
set_resistance 0.035 "n14463"
set_resistance 0.025 "\DataMem/Mem[5][18] "
set_resistance 0.040 "n15775"
set_resistance 0.094 "n15834"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[9][10] "
set_resistance 0.043 "\pipeline/RegFile_DEC_WB/RegBank[9][19] "
set_resistance 0.027 "\DataMem/Mem[5][20] "
set_resistance 0.081 "\pipeline/stageF/PC_plus4/N10 "
set_resistance 0.034 "n17481"
set_resistance 0.038 "\pipeline/EXMEM_stage/N76 "
set_resistance 0.033 "\pipeline/IDEX_Stage/N209 "
set_resistance 0.035 "n16223"
set_resistance 0.045 "\pipeline/RegFile_DEC_WB/RegBank[9][21] "
set_resistance 0.059 "n16965"
set_resistance 0.025 "\pipeline/IDEX_Stage/N169 "
set_resistance 0.043 "\pipeline/stageD/target_Jump_temp [2]"
set_resistance 0.035 "\pipeline/stageF/PC_reg/N29 "
set_resistance 0.054 "n15830"
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[9][22] "
set_resistance 0.048 "\pipeline/RegFile_DEC_WB/RegBank[24][19] "
set_resistance 0.029 "n3930"
set_resistance 0.048 "n16331"
set_resistance 0.026 "\DataMem/N1975 "
set_resistance 0.025 "\DataMem/N1971 "
set_resistance 0.052 "n16870"
set_resistance 0.067 "\pipeline/stageF/PC_plus4/N11 "
set_resistance 0.027 "FE_PHN197_Rst"
set_resistance 0.027 "n3970"
set_resistance 0.087 "\pipeline/RegFile_DEC_WB/RegBank[8][2] "
set_resistance 0.035 "n16204"
set_resistance 0.040 "n16166"
set_resistance 0.037 "n16966"
set_resistance 0.027 "\DataMem/Mem[2][19] "
set_resistance 0.058 "\pipeline/nextPC_IFID_DEC[4] "
set_resistance 0.031 "n13810"
set_resistance 0.024 "FE_PHN202_Rst"
set_resistance 0.025 "FE_PHN207_Rst"
set_resistance 0.117 "n16580"
set_resistance 0.043 "\pipeline/RegFile_DEC_WB/RegBank[10][20] "
set_resistance 0.023 "n7649"
set_resistance 0.027 "n17473"
set_resistance 0.032 "n7667"
set_resistance 0.134 "\pipeline/stageD/offset_jump_sign_ext [17]"
set_resistance 0.125 "\pipeline/stageD/offset_jump_sign_ext [18]"
set_resistance 0.074 "n14872"
set_resistance 0.025 "n14227"
set_resistance 0.072 "\pipeline/RegFile_DEC_WB/RegBank[13][10] "
set_resistance 0.046 "\pipeline/RegFile_DEC_WB/RegBank[9][18] "
set_resistance 0.028 "\DataMem/Mem[5][10] "
set_resistance 0.025 "\DataMem/N1973 "
set_resistance 0.023 "n3873"
set_resistance 0.026 "n15788"
set_resistance 0.039 "\pipeline/stageF/PC_plus4/add_26/carry[4] "
set_resistance 0.022 "n15638"
set_resistance 0.025 "n15637"
set_resistance 0.021 "n14234"
set_resistance 0.021 "n14236"
set_resistance 0.021 "n14235"
set_resistance 0.021 "n14238"
set_resistance 0.023 "n14228"
set_resistance 0.024 "FE_PHN193_Rst"
set_resistance 0.031 "n16929"
set_resistance 0.028 "n15784"
set_resistance 0.057 "\pipeline/IDEX_Stage/N136 "
set_resistance 0.031 "FE_PHN196_Rst"
set_resistance 0.065 "n16185"
set_resistance 0.043 "\pipeline/RegFile_DEC_WB/RegBank[24][20] "
set_resistance 0.029 "\pipeline/IDEX_Stage/N104 "
set_resistance 0.031 "\pipeline/IDEX_Stage/N204 "
set_resistance 0.027 "\pipeline/IDEX_Stage/N170 "
set_resistance 0.026 "n7656"
set_resistance 0.030 "n3938"
set_resistance 0.027 "FE_PHN214_Rst"
set_resistance 0.089 "n14873"
set_resistance 0.105 "\pipeline/RegFile_DEC_WB/RegBank[8][18] "
set_resistance 0.030 "n15819"
set_resistance 0.099 "n16884"
set_resistance 0.027 "n3860"
set_resistance 0.040 "n16883"
set_resistance 0.048 "addr_to_iram[4]"
set_resistance 0.056 "\pipeline/stageD/evaluate_jump_target/add_29/n180 "
set_resistance 0.050 "\DataMem/N2340 "
set_resistance 0.041 "n3874"
set_resistance 0.172 "n14867"
set_resistance 0.035 "n16880"
set_resistance 0.023 "\DataMem/N12 "
set_resistance 0.034 "n15820"
set_resistance 0.030 "\pipeline/stageF/PC_reg/N27 "
set_resistance 0.099 "\pipeline/IDEX_Stage/N152 "
set_resistance 0.053 "addr_to_iram[20]"
set_resistance 0.024 "n15733"
set_resistance 0.024 "FE_PHN206_Rst"
set_resistance 0.065 "n14941"
set_resistance 0.025 "\DataMem/N1925 "
set_resistance 0.023 "n16927"
set_resistance 0.025 "\DataMem/N2103 "
set_resistance 0.025 "n16882"
set_resistance 0.032 "\DataMem/N2292 "
set_resistance 0.029 "n17483"
set_resistance 0.021 "n15611"
set_resistance 0.032 "n13857"
set_resistance 0.023 "FE_PHN201_Rst"
set_resistance 0.042 "\pipeline/stageD/offset_to_jump_temp [20]"
set_resistance 0.021 "n14233"
set_resistance 0.021 "n14237"
set_resistance 0.021 "n14225"
set_resistance 0.021 "n14222"
set_resistance 0.029 "\DataMem/Mem[4][10] "
set_resistance 0.025 "\pipeline/stageD/evaluate_jump_target/add_29/n138 "
set_resistance 0.042 "\pipeline/nextPC_IFID_DEC[20] "
set_resistance 0.062 "n16176"
set_resistance 0.055 "\pipeline/stageD/evaluate_jump_target/N33 "
set_resistance 0.052 "\pipeline/stageF/PC_plus4/N27 "
set_resistance 0.067 "n14903"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[24][18] "
set_resistance 0.040 "n16194"
set_resistance 0.031 "\DataMem/N2137 "
set_resistance 0.025 "\DataMem/Mem[4][19] "
set_resistance 0.027 "n15729"
set_resistance 0.141 "n14866"
set_resistance 0.048 "\pipeline/RegFile_DEC_WB/RegBank[25][19] "
set_resistance 0.040 "n15730"
set_resistance 0.027 "\pipeline/stageD/evaluate_jump_target/add_29/n181 "
set_resistance 0.081 "n16195"
set_resistance 0.029 "FE_PHN211_Rst"
set_resistance 0.050 "\pipeline/RegFile_DEC_WB/RegBank[24][21] "
set_resistance 0.026 "\DataMem/N2099 "
set_resistance 0.029 "\DataMem/Mem[5][19] "
set_resistance 0.026 "n15785"
set_resistance 0.086 "n14492"
set_resistance 0.025 "\DataMem/Mem[7][1] "
set_resistance 0.060 "\pipeline/RegFile_DEC_WB/RegBank[10][22] "
set_resistance 0.048 "\pipeline/RegFile_DEC_WB/RegBank[10][21] "
set_resistance 0.038 "n16213"
set_resistance 0.027 "\DataMem/Mem[7][3] "
set_resistance 0.077 "\pipeline/stageD/evaluate_jump_target/add_29/n139 "
set_resistance 0.023 "n7655"
set_resistance 0.211 "FE_OFN64_n14941"
set_resistance 0.023 "\pipeline/stageD/target_Jump_temp [20]"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[10][10] "
set_resistance 0.025 "\DataMem/N2073 "
set_resistance 0.025 "\DataMem/N2286 "
set_resistance 0.030 "n3979"
set_resistance 0.028 "n3943"
set_resistance 0.021 "n13801"
set_resistance 0.027 "\pipeline/EXMEM_stage/N57 "
set_resistance 0.024 "\pipeline/stageD/evaluate_jump_target/N53 "
set_resistance 0.026 "n14246"
set_resistance 0.051 "\pipeline/RegFile_DEC_WB/RegBank[3][2] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[3][10] "
set_resistance 0.034 "\pipeline/RegFile_DEC_WB/RegBank[3][18] "
set_resistance 0.029 "\pipeline/RegFile_DEC_WB/RegBank[3][21] "
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[3][20] "
set_resistance 0.025 "n16181"
set_resistance 0.027 "n16180"
set_resistance 0.070 "\pipeline/RegFile_DEC_WB/RegBank[4][20] "
set_resistance 0.095 "\pipeline/IDEX_Stage/N154 "
set_resistance 0.069 "\pipeline/RegFile_DEC_WB/RegBank[4][19] "
set_resistance 0.030 "\pipeline/stageF/PC_reg/N26 "
set_resistance 0.069 "\pipeline/RegFile_DEC_WB/RegBank[11][10] "
set_resistance 0.028 "n16200"
set_resistance 0.037 "n16308"
set_resistance 0.033 "n16334"
set_resistance 0.084 "\pipeline/RegFile_DEC_WB/RegBank[4][18] "
set_resistance 0.027 "\DataMem/N2133 "
set_resistance 0.026 "n17266"
set_resistance 0.068 "\pipeline/RegFile_DEC_WB/RegBank[4][22] "
set_resistance 0.031 "n16991"
set_resistance 0.033 "n14470"
set_resistance 0.027 "\DataMem/N1943 "
set_resistance 0.027 "FE_PHN218_Rst"
set_resistance 0.031 "n3969"
set_resistance 0.044 "n14452"
set_resistance 0.028 "n17265"
set_resistance 0.028 "n13833"
set_resistance 0.085 "\pipeline/RegFile_DEC_WB/RegBank[4][10] "
set_resistance 0.222 "FE_OFN171_n17010"
set_resistance 0.027 "n15629"
set_resistance 0.074 "\pipeline/nextPC_IFID_DEC[5] "
set_resistance 0.082 "n14878"
set_resistance 0.032 "n14510"
set_resistance 0.026 "n15793"
set_resistance 0.023 "n15790"
set_resistance 0.038 "\pipeline/stageF/PC_plus4/add_26/carry[5] "
set_resistance 0.024 "\DataMem/N1977 "
set_resistance 0.025 "\DataMem/N2039 "
set_resistance 0.024 "\DataMem/N2035 "
set_resistance 0.025 "\DataMem/N2069 "
set_resistance 0.029 "n3871"
set_resistance 0.036 "n15792"
set_resistance 0.023 "n15789"
set_resistance 0.032 "addr_to_iram[5]"
set_resistance 0.023 "n3937"
set_resistance 0.023 "n15738"
set_resistance 0.023 "FE_PHN223_Rst"
set_resistance 0.023 "n15639"
set_resistance 0.029 "n15643"
set_resistance 0.021 "n14240"
set_resistance 0.021 "n14245"
set_resistance 0.051 "\pipeline/RegFile_DEC_WB/RegBank[4][2] "
set_resistance 0.035 "n16218"
set_resistance 0.025 "\DataMem/Mem[7][21] "
set_resistance 0.053 "\pipeline/stageF/PC_plus4/N12 "
set_resistance 0.033 "n17479"
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[3][22] "
set_resistance 0.056 "n16157"
set_resistance 0.034 "\DataMem/N2343 "
set_resistance 0.048 "\pipeline/stageD/target_Jump_temp [5]"
set_resistance 0.037 "n17497"
set_resistance 0.027 "n14239"
set_resistance 0.032 "n13091"
set_resistance 0.049 "n14456"
set_resistance 0.027 "n16162"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[24][10] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[24][2] "
set_resistance 0.078 "n16290"
set_resistance 0.051 "\pipeline/IDEX_Stage/N122 "
set_resistance 0.030 "FE_PHN229_Rst"
set_resistance 0.034 "n16161"
set_resistance 0.027 "n3981"
set_resistance 0.031 "n3894"
set_resistance 0.048 "n16332"
set_resistance 0.045 "n14508"
set_resistance 0.044 "\pipeline/stageD/evaluate_jump_target/add_29/n178 "
set_resistance 0.041 "n17215"
set_resistance 0.061 "n16329"
set_resistance 0.033 "n14509"
set_resistance 0.026 "n7654"
set_resistance 0.050 "\pipeline/stageF/PC_plus4/N26 "
set_resistance 0.035 "n17236"
set_resistance 0.038 "n16217"
set_resistance 0.039 "n14450"
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[29][20] "
set_resistance 0.024 "\DataMem/N1913 "
set_resistance 0.022 "\DataMem/Mem[4][4] "
set_resistance 0.025 "n16956"
set_resistance 0.022 "\DataMem/Mem[6][4] "
set_resistance 0.024 "\DataMem/N2041 "
set_resistance 0.024 "\DataMem/N2075 "
set_resistance 0.022 "n15627"
set_resistance 0.032 "\pipeline/stageD/evaluate_jump_target/add_29/n134 "
set_resistance 0.032 "\pipeline/EXMEM_stage/N59 "
set_resistance 0.038 "n15735"
set_resistance 0.096 "\pipeline/nextPC_IFID_DEC[19] "
set_resistance 0.036 "n17235"
set_resistance 0.022 "n14244"
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[25][2] "
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[25][22] "
set_resistance 0.031 "\pipeline/RegFile_DEC_WB/RegBank[24][22] "
set_resistance 0.032 "n16333"
set_resistance 0.021 "n16141"
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[3][19] "
set_resistance 0.038 "n16175"
set_resistance 0.023 "n16957"
set_resistance 0.320 "FE_OFN153_n16990"
set_resistance 0.030 "\DataMem/N2337 "
set_resistance 0.023 "n15734"
set_resistance 0.025 "n16293"
set_resistance 0.063 "n14432"
set_resistance 0.027 "n16958"
set_resistance 0.028 "\DataMem/Mem[7][4] "
set_resistance 0.024 "\pipeline/stageD/evaluate_jump_target/add_29/n135 "
set_resistance 0.031 "n14430"
set_resistance 0.206 "FE_OFN164_n17001"
set_resistance 0.035 "n16214"
set_resistance 0.072 "n16138"
set_resistance 0.069 "n16955"
set_resistance 0.031 "\pipeline/stageF/PC_reg/N24 "
set_resistance 0.026 "n3951"
set_resistance 0.026 "\pipeline/stageD/evaluate_jump_target/add_29/n185 "
set_resistance 0.040 "n14925"
set_resistance 0.053 "n14455"
set_resistance 0.027 "\DataMem/N1657 "
set_resistance 0.101 "n16925"
set_resistance 0.031 "\pipeline/stageD/evaluate_jump_target/N39 "
set_resistance 0.030 "n17490"
set_resistance 0.027 "\pipeline/stageD/target_Jump_temp [19]"
set_resistance 0.033 "\pipeline/stageD/offset_to_jump_temp [21]"
set_resistance 0.122 "n17456"
set_resistance 0.028 "n14817"
set_resistance 0.034 "n14449"
set_resistance 0.042 "n16959"
set_resistance 0.039 "\pipeline/stageF/PC_plus4/add_26/carry[6] "
set_resistance 0.031 "n17484"
set_resistance 0.023 "n13088"
set_resistance 0.041 "n14816"
set_resistance 0.031 "n16212"
set_resistance 0.025 "\DataMem/N2071 "
set_resistance 0.034 "\pipeline/nextPC_IFID_DEC[6] "
set_resistance 0.023 "n15794"
set_resistance 0.041 "addr_to_iram[6]"
set_resistance 0.077 "n14901"
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[28][18] "
set_resistance 0.024 "\DataMem/Mem[2][4] "
set_resistance 0.025 "\DataMem/N2135 "
set_resistance 0.025 "\DataMem/Mem[6][19] "
set_resistance 0.022 "n15798"
set_resistance 0.022 "n17262"
set_resistance 0.037 "\pipeline/IDEX_Stage/N105 "
set_resistance 0.023 "n15795"
set_resistance 0.028 "n13829"
set_resistance 0.030 "n13808"
set_resistance 0.025 "\pipeline/EXMEM_stage/N41 "
set_resistance 0.021 "n13798"
set_resistance 0.043 "\pipeline/IDEX_Stage/N121 "
set_resistance 0.028 "\pipeline/stageD/evaluate_jump_target/N52 "
set_resistance 0.024 "n14247"
set_resistance 0.034 "n14428"
set_resistance 0.024 "n14497"
set_resistance 0.024 "n14437"
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[25][10] "
set_resistance 0.032 "n16307"
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[28][20] "
set_resistance 0.026 "\DataMem/Mem[7][19] "
set_resistance 0.042 "\pipeline/stageD/target_Jump_temp [6]"
set_resistance 0.156 "n15118"
set_resistance 0.033 "\pipeline/stageD/evaluate_jump_target/add_29/n177 "
set_resistance 0.088 "n14879"
set_resistance 0.035 "n14830"
set_resistance 0.032 "\pipeline/RegFile_DEC_WB/RegBank[29][18] "
set_resistance 0.025 "\DataMem/N1785 "
set_resistance 0.030 "n3869"
set_resistance 0.074 "\pipeline/stageF/PC_plus4/N13 "
set_resistance 0.032 "\pipeline/EXMEM_stage/N60 "
set_resistance 0.146 "n14431"
set_resistance 0.075 "n14652"
set_resistance 0.028 "\DataMem/Mem[7][10] "
set_resistance 0.029 "n17220"
set_resistance 0.028 "n14657"
set_resistance 0.026 "n14670"
set_resistance 0.035 "n16231"
set_resistance 0.054 "n14415"
set_resistance 0.026 "\DataMem/N2105 "
set_resistance 0.030 "\DataMem/N2191 "
set_resistance 0.028 "n14429"
set_resistance 0.121 "n14651"
set_resistance 0.028 "n14655"
set_resistance 0.039 "n16156"
set_resistance 0.064 "n16926"
set_resistance 0.038 "\DataMem/N2059 "
set_resistance 0.047 "\pipeline/RegFile_DEC_WB/RegBank[5][22] "
set_resistance 0.060 "\pipeline/nextPC_IFID_DEC[7] "
set_resistance 0.027 "n7657"
set_resistance 0.029 "\pipeline/stageD/target_Jump_temp [21]"
set_resistance 0.029 "\pipeline/stageD/evaluate_jump_target/N54 "
set_resistance 0.074 "n14411"
set_resistance 0.033 "n14829"
set_resistance 0.027 "n14669"
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[29][19] "
set_resistance 0.025 "\DataMem/N1693 "
set_resistance 0.027 "\DataMem/N1849 "
set_resistance 0.024 "\DataMem/N2141 "
set_resistance 0.025 "\DataMem/N2123 "
set_resistance 0.024 "\DataMem/N1739 "
set_resistance 0.028 "\DataMem/Mem[0][13] "
set_resistance 0.024 "\DataMem/N1675 "
set_resistance 0.033 "\pipeline/IDEX_Stage/N172 "
set_resistance 0.030 "n3875"
set_resistance 0.024 "n15783"
set_resistance 0.059 "\pipeline/stageF/PC_plus4/N14 "
set_resistance 0.023 "n13816"
set_resistance 0.025 "\pipeline/EXMEM_stage/N49 "
set_resistance 0.099 "\pipeline/IDEX_Stage/N155 "
set_resistance 0.035 "addr_to_iram[21]"
set_resistance 0.063 "n17448"
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[28][2] "
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[28][22] "
set_resistance 0.044 "n14656"
set_resistance 0.024 "n14457"
set_resistance 0.025 "n16155"
set_resistance 0.032 "\pipeline/RegFile_DEC_WB/RegBank[28][10] "
set_resistance 0.050 "\pipeline/RegFile_DEC_WB/RegBank[29][21] "
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[28][19] "
set_resistance 0.032 "\DataMem/Mem[7][22] "
set_resistance 0.031 "\DataMem/N2319 "
set_resistance 0.059 "\pipeline/stageF/PC_plus4/add_26/carry[21] "
set_resistance 0.034 "addr_to_iram[7]"
set_resistance 0.050 "n16992"
set_resistance 0.034 "n14818"
set_resistance 0.042 "n14458"
set_resistance 0.037 "n16145"
set_resistance 0.041 "n14499"
set_resistance 0.027 "n3876"
set_resistance 0.029 "n3898"
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[29][2] "
set_resistance 0.052 "\pipeline/IDEX_Stage/N123 "
set_resistance 0.120 "n13154"
set_resistance 0.043 "n14472"
set_resistance 0.069 "\pipeline/nextPC_IFID_DEC[21] "
set_resistance 0.029 "n16346"
set_resistance 0.056 "n13157"
set_resistance 0.039 "\DataMem/Mem[7][13] "
set_resistance 0.023 "\DataMem/N21 "
set_resistance 0.023 "n15779"
set_resistance 0.120 "\pipeline/IDEX_Stage/N144 "
set_resistance 0.023 "n15724"
set_resistance 0.024 "n15728"
set_resistance 0.036 "n14475"
set_resistance 0.029 "n14489"
set_resistance 0.024 "\DataMem/N1949 "
set_resistance 0.022 "\DataMem/Mem[3][22] "
set_resistance 0.022 "\DataMem/Mem[2][22] "
set_resistance 0.051 "\pipeline/stageD/evaluate_jump_target/add_29/n133 "
set_resistance 0.029 "n15773"
set_resistance 0.027 "n15780"
set_resistance 0.029 "n17516"
set_resistance 0.039 "n15725"
set_resistance 0.043 "\pipeline/stageD/offset_to_jump_temp [18]"
set_resistance 0.023 "n17224"
set_resistance 0.032 "n3897"
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[29][22] "
set_resistance 0.034 "\pipeline/RegFile_DEC_WB/RegBank[7][22] "
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[5][21] "
set_resistance 0.025 "n14477"
set_resistance 0.026 "n7659"
set_resistance 0.069 "\pipeline/stageF/PC_plus4/N28 "
set_resistance 0.026 "\DataMem/Mem[1][22] "
set_resistance 0.029 "\DataMem/Mem[5][13] "
set_resistance 0.274 "n14864"
set_resistance 0.046 "n16869"
set_resistance 0.029 "n16912"
set_resistance 0.027 "\DataMem/N1867 "
set_resistance 0.061 "n17462"
set_resistance 0.036 "n16230"
set_resistance 0.034 "n14478"
set_resistance 0.043 "n16306"
set_resistance 0.026 "n14488"
set_resistance 0.067 "\pipeline/stageF/PC_plus4/N7 "
set_resistance 0.107 "\pipeline/IDEX_Stage/N156 "
set_resistance 0.033 "\DataMem/Mem[3][13] "
set_resistance 0.038 "\pipeline/nextPC_IFID_DEC[8] "
set_resistance 0.024 "n7660"
set_resistance 0.029 "\pipeline/EXMEM_stage/N58 "
set_resistance 0.035 "\pipeline/nextPC_IFID_DEC[18] "
set_resistance 0.033 "n17221"
set_resistance 0.056 "\pipeline/RegFile_DEC_WB/RegBank[7][2] "
set_resistance 0.049 "\pipeline/RegFile_DEC_WB/RegBank[31][10] "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[31][18] "
set_resistance 0.047 "\pipeline/RegFile_DEC_WB/RegBank[31][19] "
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[31][20] "
set_resistance 0.025 "\DataMem/N1757 "
set_resistance 0.027 "n16866"
set_resistance 0.022 "\DataMem/Mem[6][22] "
set_resistance 0.024 "\DataMem/N2077 "
set_resistance 0.071 "n16865"
set_resistance 0.024 "n16913"
set_resistance 0.023 "n15628"
set_resistance 0.032 "n13849"
set_resistance 0.028 "n3936"
set_resistance 0.021 "n13800"
set_resistance 0.023 "n17514"
set_resistance 0.087 "\pipeline/IDEX_Stage/N153 "
set_resistance 0.022 "n15743"
set_resistance 0.051 "\pipeline/stageD/evaluate_jump_target/add_29/n188 "
set_resistance 0.022 "n17294"
set_resistance 0.021 "n17222"
set_resistance 0.021 "n15941"
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[30][2] "
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[30][22] "
set_resistance 0.054 "\pipeline/RegFile_DEC_WB/RegBank[1][2] "
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[30][10] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[30][18] "
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[30][21] "
set_resistance 0.032 "\pipeline/RegFile_DEC_WB/RegBank[30][19] "
set_resistance 0.030 "n16867"
set_resistance 0.027 "n16911"
set_resistance 0.024 "n17290"
set_resistance 0.028 "n13850"
set_resistance 0.033 "\pipeline/stageF/PC_reg/N23 "
set_resistance 0.027 "\pipeline/stageD/evaluate_jump_target/add_29/n189 "
set_resistance 0.049 "\pipeline/RegFile_DEC_WB/RegBank[31][21] "
set_resistance 0.118 "n17010"
set_resistance 0.051 "n13880"
set_resistance 0.027 "\DataMem/N1807 "
set_resistance 0.029 "\DataMem/N1931 "
set_resistance 0.027 "\DataMem/N2227 "
set_resistance 0.031 "n3880"
set_resistance 0.082 "n16545"
set_resistance 0.027 "n3882"
set_resistance 0.028 "n3931"
set_resistance 0.027 "n17223"
set_resistance 0.029 "\DataMem/Mem[2][13] "
set_resistance 0.039 "addr_to_iram[18]"
set_resistance 0.029 "\pipeline/stageD/evaluate_jump_target/add_29/n129 "
set_resistance 0.026 "\pipeline/stageF/PC_reg/N13 "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[31][22] "
set_resistance 0.048 "\pipeline/stageD/target_Jump_temp [8]"
set_resistance 0.023 "n15764"
set_resistance 0.036 "\pipeline/stageF/PC_plus4/add_26/carry[8] "
set_resistance 0.022 "n16989"
set_resistance 0.027 "\DataMem/N2013 "
set_resistance 0.024 "\DataMem/N2063 "
set_resistance 0.026 "\DataMem/N1803 "
set_resistance 0.027 "\DataMem/N2283 "
set_resistance 0.024 "n15631"
set_resistance 0.071 "\pipeline/stageD/evaluate_jump_target/add_29/n128 "
set_resistance 0.023 "n15765"
set_resistance 0.032 "addr_to_iram[8]"
set_resistance 0.024 "n15770"
set_resistance 0.023 "n3940"
set_resistance 0.023 "n17517"
set_resistance 0.027 "n17474"
set_resistance 0.061 "\pipeline/stageD/offset_to_jump_temp [17]"
set_resistance 0.021 "n15930"
set_resistance 0.021 "n15924"
set_resistance 0.051 "\pipeline/RegFile_DEC_WB/RegBank[6][2] "
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[1][18] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[5][19] "
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[30][20] "
set_resistance 0.096 "\pipeline/stageF/PC_plus4/N15 "
set_resistance 0.033 "n17376"
set_resistance 0.047 "\pipeline/stageF/PC_plus4/N25 "
set_resistance 0.049 "\pipeline/RegFile_DEC_WB/RegBank[6][22] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[6][18] "
set_resistance 0.048 "\pipeline/RegFile_DEC_WB/RegBank[6][21] "
set_resistance 0.029 "n17168"
set_resistance 0.058 "\pipeline/RegFile_DEC_WB/RegBank[7][21] "
set_resistance 0.230 "FE_OFN161_n16998"
set_resistance 0.028 "n3977"
set_resistance 0.059 "\pipeline/RegFile_DEC_WB/RegBank[1][20] "
set_resistance 0.025 "\DataMem/N1967 "
set_resistance 0.028 "\pipeline/stageD/evaluate_jump_target/N51 "
set_resistance 0.071 "n16546"
set_resistance 0.027 "n13855"
set_resistance 0.050 "n16904"
set_resistance 0.069 "n16900"
set_resistance 0.037 "\pipeline/EXMEM_stage/N61 "
set_resistance 0.026 "n16901"
set_resistance 0.023 "\pipeline/stageD/evaluate_jump_target/add_29/n126 "
set_resistance 0.024 "n7652"
set_resistance 0.030 "n7665"
set_resistance 0.022 "\pipeline/stageD/target_Jump_temp [18]"
set_resistance 0.038 "\pipeline/nextPC_IFID_DEC[22] "
set_resistance 0.239 "n14862"
set_resistance 0.031 "\pipeline/RegFile_DEC_WB/RegBank[6][10] "
set_resistance 0.022 "\DataMem/Mem[4][15] "
set_resistance 0.022 "\DataMem/Mem[5][15] "
set_resistance 0.023 "n16903"
set_resistance 0.029 "\DataMem/Mem[7][15] "
set_resistance 0.024 "\DataMem/N1839 "
set_resistance 0.025 "\DataMem/N2031 "
set_resistance 0.022 "\DataMem/N2206 "
set_resistance 0.035 "n17250"
set_resistance 0.024 "\pipeline/stageD/evaluate_jump_target/N42 "
set_resistance 0.034 "n13805"
set_resistance 0.027 "n3973"
set_resistance 0.021 "n15742"
set_resistance 0.030 "n3899"
set_resistance 0.021 "n15940"
set_resistance 0.081 "n16540"
set_resistance 0.021 "n15918"
set_resistance 0.033 "n16902"
set_resistance 0.028 "\DataMem/N2304 "
set_resistance 0.024 "n15723"
set_resistance 0.030 "\DataMem/Mem[1][15] "
set_resistance 0.050 "n16910"
set_resistance 0.074 "n13811"
set_resistance 0.063 "\pipeline/RegFile_DEC_WB/RegBank[7][20] "
set_resistance 0.054 "\pipeline/RegFile_DEC_WB/RegBank[6][19] "
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[1][19] "
set_resistance 0.027 "n17253"
set_resistance 0.049 "\pipeline/stageD/target_Jump_temp [9]"
set_resistance 0.026 "n3945"
set_resistance 0.027 "\DataMem/N1935 "
set_resistance 0.028 "\DataMem/N2065 "
set_resistance 0.030 "n3892"
set_resistance 0.067 "n17468"
set_resistance 0.035 "n16813"
set_resistance 0.028 "n13821"
set_resistance 0.024 "\pipeline/stageF/PC_reg/N14 "
set_resistance 0.025 "\pipeline/stageD/evaluate_jump_target/add_29/n175 "
set_resistance 0.023 "\DataMem/N16 "
set_resistance 0.023 "n15808"
set_resistance 0.023 "n15804"
set_resistance 0.039 "\pipeline/stageF/PC_plus4/add_26/carry[9] "
set_resistance 0.045 "n15740"
set_resistance 0.025 "\DataMem/N1743 "
set_resistance 0.025 "\DataMem/N1871 "
set_resistance 0.024 "\DataMem/N1809 "
set_resistance 0.025 "n16815"
set_resistance 0.024 "n15630"
set_resistance 0.036 "n17176"
set_resistance 0.032 "n17252"
set_resistance 0.072 "n17177"
set_resistance 0.071 "n17454"
set_resistance 0.025 "n15805"
set_resistance 0.033 "addr_to_iram[9]"
set_resistance 0.035 "n13870"
set_resistance 0.029 "n3949"
set_resistance 0.036 "addr_to_iram[17]"
set_resistance 0.022 "n15635"
set_resistance 0.064 "\pipeline/stageD/evaluate_jump_target/add_29/n174 "
set_resistance 0.021 "n15939"
set_resistance 0.029 "n15937"
set_resistance 0.021 "n15925"
set_resistance 0.021 "n15927"
set_resistance 0.021 "n15935"
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[28][16] "
set_resistance 0.027 "n16814"
set_resistance 0.133 "\pipeline/nextPC_IFID_DEC[9] "
set_resistance 0.056 "\pipeline/stageF/PC_plus4/N16 "
set_resistance 0.154 "n15120"
set_resistance 0.052 "\pipeline/IDEX_Stage/N181 "
set_resistance 0.045 "\pipeline/stageD/offset_to_jump_temp [22]"
set_resistance 0.032 "\pipeline/RegFile_DEC_WB/RegBank[29][16] "
set_resistance 0.027 "n17173"
set_resistance 0.036 "\pipeline/stageD/evaluate_jump_target/N43 "
set_resistance 0.076 "n15726"
set_resistance 0.026 "\DataMem/N2001 "
set_resistance 0.039 "n16812"
set_resistance 0.029 "n3865"
set_resistance 0.060 "n15741"
set_resistance 0.026 "\DataMem/N2095 "
set_resistance 0.027 "n16816"
set_resistance 0.027 "n17247"
set_resistance 0.030 "\pipeline/stageD/evaluate_jump_target/add_29/n213 "
set_resistance 0.092 "n15731"
set_resistance 0.066 "\pipeline/stageF/PC_plus4/add_26/carry[17] "
set_resistance 0.025 "\DataMem/Mem[2][16] "
set_resistance 0.026 "\DataMem/Mem[3][31] "
set_resistance 0.026 "n17496"
set_resistance 0.022 "n15608"
set_resistance 0.028 "n17488"
set_resistance 0.224 "n15902"
set_resistance 0.027 "n16896"
set_resistance 0.026 "\pipeline/stageD/target_Jump_temp [10]"
set_resistance 0.028 "n7664"
set_resistance 0.098 "\pipeline/nextPC_IFID_DEC[17] "
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[30][16] "
set_resistance 0.031 "\pipeline/RegFile_DEC_WB/RegBank[21][16] "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[19][16] "
set_resistance 0.023 "n16898"
set_resistance 0.022 "\DataMem/Mem[7][16] "
set_resistance 0.024 "\DataMem/N2129 "
set_resistance 0.023 "\DataMem/Mem[0][31] "
set_resistance 0.024 "\DataMem/N1711 "
set_resistance 0.022 "n17248"
set_resistance 0.023 "n3935"
set_resistance 0.033 "n3890"
set_resistance 0.029 "n3889"
set_resistance 0.084 "n17464"
set_resistance 0.048 "\pipeline/RegFile_DEC_WB/RegBank[19][1] "
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[18][1] "
set_resistance 0.032 "n16316"
set_resistance 0.029 "n16268"
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[20][16] "
set_resistance 0.043 "\pipeline/RegFile_DEC_WB/RegBank[18][16] "
set_resistance 0.046 "n16899"
set_resistance 0.033 "n17375"
set_resistance 0.022 "n15748"
set_resistance 0.053 "n16252"
set_resistance 0.023 "n16269"
set_resistance 0.029 "n16325"
set_resistance 0.031 "n16267"
set_resistance 0.111 "data_from_dram[21]"
set_resistance 0.028 "\DataMem/N1873 "
set_resistance 0.027 "\DataMem/N1775 "
set_resistance 0.087 "n17458"
set_resistance 0.044 "n13848"
set_resistance 0.040 "n15722"
set_resistance 0.068 "n16313"
set_resistance 0.028 "\DataMem/Mem[5][16] "
set_resistance 0.029 "n16317"
set_resistance 0.076 "n16895"
set_resistance 0.028 "n3864"
set_resistance 0.065 "\pipeline/IDEX_Stage/N124 "
set_resistance 0.033 "n16897"
set_resistance 0.027 "\DataMem/N1903 "
set_resistance 0.027 "n16315"
set_resistance 0.032 "n16270"
set_resistance 0.046 "\pipeline/RegFile_DEC_WB/RegBank[31][16] "
set_resistance 0.025 "\DataMem/N1745 "
set_resistance 0.097 "n17440"
set_resistance 0.029 "n17257"
set_resistance 0.022 "n15813"
set_resistance 0.023 "n15809"
set_resistance 0.068 "n16635"
set_resistance 0.050 "n14831"
set_resistance 0.024 "n16311"
set_resistance 0.027 "\DataMem/Mem[1][16] "
set_resistance 0.024 "\DataMem/N1937 "
set_resistance 0.022 "\DataMem/Mem[4][16] "
set_resistance 0.058 "\pipeline/nextPC_IFID_DEC[10] "
set_resistance 0.036 "n15810"
set_resistance 0.032 "n15832"
set_resistance 0.023 "n15744"
set_resistance 0.033 "n17226"
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[26][1] "
set_resistance 0.048 "n16312"
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[22][1] "
set_resistance 0.032 "\pipeline/RegFile_DEC_WB/RegBank[16][1] "
set_resistance 0.022 "n16318"
set_resistance 0.035 "n16319"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[3][1] "
set_resistance 0.049 "\pipeline/RegFile_DEC_WB/RegBank[1][1] "
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[7][1] "
set_resistance 0.046 "\pipeline/RegFile_DEC_WB/RegBank[15][16] "
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[8][16] "
set_resistance 0.023 "n14548"
set_resistance 0.027 "n14546"
set_resistance 0.078 "\pipeline/stageF/PC_plus4/N17 "
set_resistance 0.042 "n15745"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[27][1] "
set_resistance 0.027 "n16323"
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[17][1] "
set_resistance 0.043 "\pipeline/RegFile_DEC_WB/RegBank[2][1] "
set_resistance 0.047 "\pipeline/RegFile_DEC_WB/RegBank[2][16] "
set_resistance 0.035 "\DataMem/N2301 "
set_resistance 0.032 "n3863"
set_resistance 0.082 "\pipeline/MEMWB_Stage/N31 "
set_resistance 0.045 "\pipeline/RegFile_DEC_WB/RegBank[23][1] "
set_resistance 0.050 "addr_to_iram[10]"
set_resistance 0.070 "n13947"
set_resistance 0.037 "n16322"
set_resistance 0.026 "n14838"
set_resistance 0.043 "\pipeline/RegFile_DEC_WB/RegBank[14][16] "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[24][16] "
set_resistance 0.026 "\DataMem/N2254 "
set_resistance 0.027 "n14550"
set_resistance 0.052 "\pipeline/MEMWB_Stage/N32 "
set_resistance 0.025 "\DataMem/N2131 "
set_resistance 0.036 "n14845"
set_resistance 0.030 "n16320"
set_resistance 0.048 "\pipeline/RegFile_DEC_WB/RegBank[11][1] "
set_resistance 0.051 "n14913"
set_resistance 0.027 "n14544"
set_resistance 0.031 "n14545"
set_resistance 0.058 "\DataMem/N2310 "
set_resistance 0.027 "n14846"
set_resistance 0.053 "\pipeline/RegFile_DEC_WB/RegBank[12][1] "
set_resistance 0.048 "\pipeline/RegFile_DEC_WB/RegBank[9][1] "
set_resistance 0.034 "\pipeline/RegFile_DEC_WB/RegBank[6][16] "
set_resistance 0.045 "n14535"
set_resistance 0.051 "\pipeline/IDEX_Stage/N119 "
set_resistance 0.023 "n14539"
set_resistance 0.031 "\pipeline/RegFile_DEC_WB/RegBank[9][16] "
set_resistance 0.065 "n14533"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[25][16] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[27][16] "
set_resistance 0.023 "n16265"
set_resistance 0.025 "\DataMem/N1683 "
set_resistance 0.025 "\DataMem/N2003 "
set_resistance 0.024 "\DataMem/N1811 "
set_resistance 0.034 "n17432"
set_resistance 0.025 "n14146"
set_resistance 0.046 "n14145"
set_resistance 0.056 "n16744"
set_resistance 0.046 "addr_to_iram[22]"
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[21][1] "
set_resistance 0.024 "n14841"
set_resistance 0.022 "n14836"
set_resistance 0.024 "n14537"
set_resistance 0.049 "n14532"
set_resistance 0.022 "n16264"
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[23][16] "
set_resistance 0.025 "n16003"
set_resistance 0.024 "n14833"
set_resistance 0.048 "n14843"
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[26][16] "
set_resistance 0.031 "\DataMem/Mem[7][17] "
set_resistance 0.037 "\pipeline/immediate_to_exe [10]"
set_resistance 0.106 "\pipeline/stageD/evaluate_jump_target/add_29/n190 "
set_resistance 0.046 "n14834"
set_resistance 0.056 "n16314"
set_resistance 0.033 "n16261"
set_resistance 0.072 "n16253"
set_resistance 0.048 "\pipeline/RegFile_DEC_WB/RegBank[22][16] "
set_resistance 0.079 "\pipeline/IDEX_Stage/N109 "
set_resistance 0.031 "n16745"
set_resistance 0.054 "\pipeline/nextPC_IFID_DEC[16] "
set_resistance 0.082 "n16000"
set_resistance 0.030 "n14542"
set_resistance 0.027 "\DataMem/N1875 "
set_resistance 0.037 "\pipeline/IDEX_Stage/N174 "
set_resistance 0.039 "n14543"
set_resistance 0.094 "data_from_dram[10]"
set_resistance 0.029 "n3932"
set_resistance 0.026 "n3990"
set_resistance 0.028 "\pipeline/stageD/evaluate_jump_target/add_29/n195 "
set_resistance 0.044 "n16894"
set_resistance 0.083 "n14835"
set_resistance 0.033 "n16892"
set_resistance 0.059 "\pipeline/stageD/evaluate_jump_target/add_29/n194 "
set_resistance 0.028 "n14842"
set_resistance 0.031 "n14534"
set_resistance 0.025 "n16891"
set_resistance 0.026 "n14148"
set_resistance 0.024 "n17229"
set_resistance 0.032 "n16327"
set_resistance 0.048 "\pipeline/RegFile_DEC_WB/RegBank[25][1] "
set_resistance 0.055 "\pipeline/RegFile_DEC_WB/RegBank[4][1] "
set_resistance 0.033 "n16259"
set_resistance 0.041 "n16256"
set_resistance 0.025 "\DataMem/N1747 "
set_resistance 0.022 "\DataMem/Mem[3][17] "
set_resistance 0.023 "n16893"
set_resistance 0.022 "\DataMem/Mem[6][17] "
set_resistance 0.024 "\DataMem/N2067 "
set_resistance 0.028 "\pipeline/IDEX_Stage/N102 "
set_resistance 0.029 "\pipeline/MEMWB_Stage/N29 "
set_resistance 0.022 "n15612"
set_resistance 0.032 "n17232"
set_resistance 0.021 "n17228"
set_resistance 0.039 "n13859"
set_resistance 0.027 "n3929"
set_resistance 0.024 "n14849"
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[24][1] "
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[15][1] "
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[1][16] "
set_resistance 0.023 "n16262"
set_resistance 0.026 "n14540"
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[13][16] "
set_resistance 0.047 "\pipeline/RegFile_DEC_WB/RegBank[4][16] "
set_resistance 0.027 "\DataMem/Mem[1][17] "
set_resistance 0.059 "n16890"
set_resistance 0.043 "n17162"
set_resistance 0.033 "n7669"
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[29][1] "
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[8][1] "
set_resistance 0.037 "n16258"
set_resistance 0.024 "n14541"
set_resistance 0.034 "\DataMem/N2298 "
set_resistance 0.029 "n14850"
set_resistance 0.056 "\pipeline/RegFile_DEC_WB/RegBank[14][1] "
set_resistance 0.048 "\pipeline/RegFile_DEC_WB/RegBank[5][16] "
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[12][16] "
set_resistance 0.027 "n15719"
set_resistance 0.033 "n16328"
set_resistance 0.048 "\pipeline/RegFile_DEC_WB/RegBank[17][16] "
set_resistance 0.042 "\pipeline/IDEX_Stage/N175 "
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[28][1] "
set_resistance 0.038 "n15811"
set_resistance 0.170 "n16739"
set_resistance 0.027 "\pipeline/stageD/evaluate_jump_target/N49 "
set_resistance 0.026 "n14848"
set_resistance 0.028 "n16257"
set_resistance 0.027 "n16260"
set_resistance 0.027 "\pipeline/MEMWB_Stage/N14 "
set_resistance 0.085 "n16722"
set_resistance 0.025 "n13846"
set_resistance 0.034 "\pipeline/stageF/PC_plus4/N23 "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[31][1] "
set_resistance 0.046 "\pipeline/RegFile_DEC_WB/RegBank[29][15] "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[19][15] "
set_resistance 0.025 "\DataMem/N1673 "
set_resistance 0.025 "\DataMem/N1801 "
set_resistance 0.074 "n17013"
set_resistance 0.021 "n17016"
set_resistance 0.127 "\pipeline/Alu_Out_Addr_to_mem[1] "
set_resistance 0.041 "n16723"
set_resistance 0.037 "n16742"
set_resistance 0.023 "n17498"
set_resistance 0.037 "addr_to_iram[16]"
set_resistance 0.080 "n17461"
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[30][1] "
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[3][16] "
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[16][16] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[28][15] "
set_resistance 0.029 "\pipeline/RegFile_DEC_WB/RegBank[18][15] "
set_resistance 0.022 "n17014"
set_resistance 0.023 "\DataMem/N14 "
set_resistance 0.041 "n16738"
set_resistance 0.064 "\pipeline/stageF/PC_plus4/add_26/carry[16] "
set_resistance 0.070 "\pipeline/EXMEM_stage/N42 "
set_resistance 0.030 "n15602"
set_resistance 0.090 "\pipeline/IDEX_Stage/N150 "
set_resistance 0.058 "\pipeline/RegFile_DEC_WB/RegBank[11][16] "
set_resistance 0.041 "\pipeline/IDEX_Stage/N118 "
set_resistance 0.077 "\pipeline/IDEX_Stage/N137 "
set_resistance 0.082 "\pipeline/MEMWB_Stage/N30 "
set_resistance 0.633 "n13223"
set_resistance 0.035 "n16917"
set_resistance 0.108 "addr_to_dataRam[3]"
set_resistance 0.054 "n17363"
set_resistance 0.023 "n16918"
set_resistance 0.096 "n17012"
set_resistance 0.022 "n14156"
set_resistance 0.118 "\pipeline/data_to_RF_from_WB[3] "
set_resistance 0.157 "n15116"
set_resistance 0.031 "n14567"
set_resistance 0.024 "\DataMem/N1929 "
set_resistance 0.022 "\DataMem/Mem[4][12] "
set_resistance 0.022 "\DataMem/Mem[5][12] "
set_resistance 0.024 "\DataMem/N1993 "
set_resistance 0.047 "n17015"
set_resistance 0.025 "\pipeline/MEMWB_Stage/N12 "
set_resistance 0.022 "n16699"
set_resistance 0.036 "n17423"
set_resistance 0.037 "n15603"
set_resistance 0.188 "FE_OFN51_n14915"
set_resistance 0.600 "n13178"
set_resistance 0.021 "n15906"
set_resistance 0.024 "n15912"
set_resistance 0.054 "\pipeline/RegFile_DEC_WB/RegBank[15][15] "
set_resistance 0.025 "n16249"
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[30][15] "
set_resistance 0.025 "n16245"
set_resistance 0.025 "n16246"
set_resistance 0.046 "n16919"
set_resistance 0.043 "\pipeline/RegFile_DEC_WB/RegBank[8][15] "
set_resistance 0.027 "n14568"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[22][15] "
set_resistance 0.025 "\DataMem/Mem[3][12] "
set_resistance 0.153 "addr_to_dataRam[4]"
set_resistance 0.022 "n16818"
set_resistance 0.032 "\DataMem/N2313 "
set_resistance 0.041 "n17552"
set_resistance 0.071 "n17322"
set_resistance 0.028 "n17511"
set_resistance 0.056 "\pipeline/RegFile_DEC_WB/RegBank[31][15] "
set_resistance 0.170 "addr_to_dataRam[2]"
set_resistance 0.025 "n14164"
set_resistance 0.060 "n15604"
set_resistance 0.050 "\pipeline/RegFile_DEC_WB/RegBank[14][15] "
set_resistance 0.036 "n14562"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[26][15] "
set_resistance 0.042 "n14552"
set_resistance 0.035 "\DataMem/Mem[0][12] "
set_resistance 0.029 "n16916"
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[22][3] "
set_resistance 0.057 "n14915"
set_resistance 0.026 "n16251"
set_resistance 0.070 "n17021"
set_resistance 0.034 "n16360"
set_resistance 0.048 "n16233"
set_resistance 0.027 "\DataMem/Mem[1][12] "
set_resistance 0.023 "\DataMem/Mem[7][12] "
set_resistance 0.023 "\DataMem/Mem[1][0] "
set_resistance 0.067 "data_from_dram[16]"
set_resistance 0.026 "n17039"
set_resistance 0.032 "n7711"
set_resistance 0.027 "\pipeline/stageD/evaluate_jump_target/add_29/n197 "
set_resistance 0.024 "\pipeline/stageD/target_Jump_temp [15]"
set_resistance 0.024 "n16362"
set_resistance 0.034 "\pipeline/RegFile_DEC_WB/RegBank[20][3] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[23][3] "
set_resistance 0.022 "n15905"
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[5][15] "
set_resistance 0.072 "n16234"
set_resistance 0.032 "\pipeline/RegFile_DEC_WB/RegBank[27][15] "
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[23][15] "
set_resistance 0.025 "\DataMem/N1737 "
set_resistance 0.024 "\DataMem/N2121 "
set_resistance 0.022 "\DataMem/Mem[0][0] "
set_resistance 0.053 "\pipeline/MEMWB_Stage/N21 "
set_resistance 0.023 "n16704"
set_resistance 0.023 "n16636"
set_resistance 0.032 "n16637"
set_resistance 0.051 "n15829"
set_resistance 0.028 "n3991"
set_resistance 0.024 "\pipeline/stageD/evaluate_jump_target/N48 "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[1][15] "
set_resistance 0.030 "n16240"
set_resistance 0.031 "n16236"
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[25][15] "
set_resistance 0.023 "n14564"
set_resistance 0.025 "n14565"
set_resistance 0.035 "n16361"
set_resistance 0.050 "n16237"
set_resistance 0.057 "\pipeline/RegFile_DEC_WB/RegBank[11][15] "
set_resistance 0.057 "n14553"
set_resistance 0.028 "\DataMem/N1713 "
set_resistance 0.087 "n17023"
set_resistance 0.083 "\pipeline/IDEX_Stage/N149 "
set_resistance 0.027 "n14554"
set_resistance 0.223 "FE_OFN162_n16999"
set_resistance 0.032 "n3888"
set_resistance 0.170 "n14551"
set_resistance 0.056 "n14555"
set_resistance 0.061 "addr_to_iram[15]"
set_resistance 0.040 "n13853"
set_resistance 0.040 "n16239"
set_resistance 0.029 "\DataMem/Mem[5][11] "
set_resistance 0.068 "\pipeline/RegFile_DEC_WB/RegBank[2][3] "
set_resistance 0.037 "n16924"
set_resistance 0.065 "n16920"
set_resistance 0.023 "\DataMem/N18 "
set_resistance 0.120 "n16735"
set_resistance 0.035 "n14144"
set_resistance 0.046 "n13803"
set_resistance 0.022 "n15753"
set_resistance 0.023 "n15749"
set_resistance 0.033 "n14804"
set_resistance 0.027 "n16242"
set_resistance 0.026 "\DataMem/N1735 "
set_resistance 0.025 "n16922"
set_resistance 0.024 "\DataMem/N2055 "
set_resistance 0.025 "\DataMem/N2097 "
set_resistance 0.024 "\DataMem/N1777 "
set_resistance 0.022 "\pipeline/immediate_to_exe [18]"
set_resistance 0.026 "n17398"
set_resistance 0.023 "\pipeline/MEMWB_Stage/N33 "
set_resistance 0.039 "n13873"
set_resistance 0.029 "\pipeline/EXMEM_stage/N55 "
set_resistance 0.029 "n7663"
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[18][3] "
set_resistance 0.023 "n14806"
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[7][3] "
set_resistance 0.027 "n14557"
set_resistance 0.031 "\pipeline/RegFile_DEC_WB/RegBank[9][15] "
set_resistance 0.025 "n16243"
set_resistance 0.025 "n14561"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[4][15] "
set_resistance 0.047 "\pipeline/RegFile_DEC_WB/RegBank[24][15] "
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[20][15] "
set_resistance 0.028 "\DataMem/Mem[1][11] "
set_resistance 0.085 "n15746"
set_resistance 0.043 "\pipeline/stageF/PC_plus4/N22 "
set_resistance 0.034 "\pipeline/RegFile_DEC_WB/RegBank[27][3] "
set_resistance 0.030 "n14807"
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[10][15] "
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[12][15] "
set_resistance 0.031 "\pipeline/RegFile_DEC_WB/RegBank[21][15] "
set_resistance 0.026 "\DataMem/Mem[4][11] "
set_resistance 0.038 "n17369"
set_resistance 0.068 "n13804"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[19][3] "
set_resistance 0.031 "n14805"
set_resistance 0.034 "n14563"
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[13][15] "
set_resistance 0.029 "n16748"
set_resistance 0.069 "n15751"
set_resistance 0.036 "n16354"
set_resistance 0.028 "\DataMem/Mem[0][11] "
set_resistance 0.028 "n16921"
set_resistance 0.025 "\DataMem/N1969 "
set_resistance 0.045 "n16639"
set_resistance 0.052 "\pipeline/RegFile_DEC_WB/RegBank[21][3] "
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[16][3] "
set_resistance 0.051 "\pipeline/RegFile_DEC_WB/RegBank[11][3] "
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[3][15] "
set_resistance 0.026 "\DataMem/Mem[5][0] "
set_resistance 0.063 "\pipeline/nextPC_IFID_DEC[15] "
set_resistance 0.049 "\pipeline/RegFile_DEC_WB/RegBank[17][3] "
set_resistance 0.023 "n16353"
set_resistance 0.032 "\pipeline/RegFile_DEC_WB/RegBank[6][3] "
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[17][15] "
set_resistance 0.025 "\DataMem/N1671 "
set_resistance 0.024 "\DataMem/N1927 "
set_resistance 0.022 "\DataMem/Mem[3][11] "
set_resistance 0.025 "\DataMem/Mem[7][11] "
set_resistance 0.024 "\DataMem/N2119 "
set_resistance 0.025 "\DataMem/Mem[3][0] "
set_resistance 0.025 "n16977"
set_resistance 0.032 "\DataMem/N2349 "
set_resistance 0.059 "n17306"
set_resistance 0.056 "n17321"
set_resistance 0.022 "n17397"
set_resistance 0.032 "n14151"
set_resistance 0.029 "\pipeline/MEMWB_Stage/N26 "
set_resistance 0.022 "n16640"
set_resistance 0.032 "n13878"
set_resistance 0.028 "n17510"
set_resistance 0.040 "\pipeline/IDEX_Stage/N117 "
set_resistance 0.023 "n16356"
set_resistance 0.026 "n16358"
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[3][3] "
set_resistance 0.022 "n14799"
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[16][15] "
set_resistance 0.041 "n16975"
set_resistance 0.023 "\DataMem/N31 "
set_resistance 0.036 "n16994"
set_resistance 0.036 "n3948"
set_resistance 0.043 "n14794"
set_resistance 0.056 "\pipeline/RegFile_DEC_WB/RegBank[12][3] "
set_resistance 0.033 "n16357"
set_resistance 0.022 "n14796"
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[7][15] "
set_resistance 0.038 "n16976"
set_resistance 0.025 "n16978"
set_resistance 0.052 "n16350"
set_resistance 0.038 "n16355"
set_resistance 0.056 "\pipeline/RegFile_DEC_WB/RegBank[2][15] "
set_resistance 0.054 "n14939"
set_resistance 0.068 "n16351"
set_resistance 0.030 "\DataMem/N2194 "
set_resistance 0.062 "n14791"
set_resistance 0.046 "data_from_dram[0]"
set_resistance 0.027 "\DataMem/N1841 "
set_resistance 0.201 "n15092"
set_resistance 0.031 "n13813"
set_resistance 0.026 "n3934"
set_resistance 0.080 "n14795"
set_resistance 0.027 "n13835"
set_resistance 0.039 "n13789"
set_resistance 0.028 "n7650"
set_resistance 0.030 "n17477"
set_resistance 0.082 "n16746"
set_resistance 0.037 "n14162"
set_resistance 0.080 "n16687"
set_resistance 0.048 "\pipeline/nextPC_IFID_DEC[12] "
set_resistance 0.022 "n15818"
set_resistance 0.023 "n15814"
set_resistance 0.038 "addr_to_iram[12]"
set_resistance 0.028 "n14809"
set_resistance 0.047 "\pipeline/RegFile_DEC_WB/RegBank[8][3] "
set_resistance 0.025 "\DataMem/N1723 "
set_resistance 0.024 "\DataMem/N1979 "
set_resistance 0.025 "\DataMem/N1799 "
set_resistance 0.025 "\DataMem/N2033 "
set_resistance 0.032 "n16686"
set_resistance 0.029 "n16647"
set_resistance 0.026 "\pipeline/EXMEM_stage/N54 "
set_resistance 0.026 "n15633"
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[28][3] "
set_resistance 0.023 "n14802"
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[1][3] "
set_resistance 0.049 "n14911"
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[28][17] "
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[18][17] "
set_resistance 0.031 "n16685"
set_resistance 0.024 "n3861"
set_resistance 0.041 "\pipeline/stageF/PC_plus4/N19 "
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[29][3] "
set_resistance 0.023 "n14801"
set_resistance 0.049 "\pipeline/RegFile_DEC_WB/RegBank[5][3] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[29][17] "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[19][17] "
set_resistance 0.082 "\pipeline/MEMWB_Stage/N27 "
set_resistance 0.029 "n16365"
set_resistance 0.031 "n14810"
set_resistance 0.033 "n16366"
set_resistance 0.033 "\DataMem/Mem[5][5] "
set_resistance 0.059 "\pipeline/MEMWB_Stage/N28 "
set_resistance 0.030 "\pipeline/stageD/evaluate_jump_target/add_29/n207 "
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[25][3] "
set_resistance 0.047 "n14803"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[10][3] "
set_resistance 0.030 "n16288"
set_resistance 0.026 "\pipeline/EXMEM_stage/N43 "
set_resistance 0.067 "\pipeline/MEMWB_Stage/N15 "
set_resistance 0.074 "n16272"
set_resistance 0.045 "n13802"
set_resistance 0.026 "n16289"
set_resistance 0.035 "n14527"
set_resistance 0.102 "n16638"
set_resistance 0.099 "\pipeline/data_to_RF_from_WB[17] "
set_resistance 0.024 "\pipeline/stageD/target_Jump_temp [12]"
set_resistance 0.036 "n7653"
set_resistance 0.043 "\pipeline/RegFile_DEC_WB/RegBank[31][3] "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[13][3] "
set_resistance 0.045 "\pipeline/RegFile_DEC_WB/RegBank[9][3] "
set_resistance 0.025 "\DataMem/Mem[7][5] "
set_resistance 0.024 "\DataMem/N2107 "
set_resistance 0.024 "\DataMem/N2061 "
set_resistance 0.024 "\DataMem/N1805 "
set_resistance 0.025 "\DataMem/N1933 "
set_resistance 0.022 "\pipeline/immediate_to_exe [16]"
set_resistance 0.024 "\pipeline/MEMWB_Stage/N11 "
set_resistance 0.050 "n13959"
set_resistance 0.024 "\pipeline/stageD/evaluate_jump_target/N45 "
set_resistance 0.043 "\pipeline/stageF/PC_plus4/add_26/carry[12] "
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[30][3] "
set_resistance 0.051 "\pipeline/RegFile_DEC_WB/RegBank[4][3] "
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[15][3] "
set_resistance 0.056 "\pipeline/RegFile_DEC_WB/RegBank[14][3] "
set_resistance 0.031 "n16274"
set_resistance 0.032 "\pipeline/RegFile_DEC_WB/RegBank[8][17] "
set_resistance 0.023 "n16287"
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[30][17] "
set_resistance 0.024 "n16283"
set_resistance 0.024 "n16284"
set_resistance 0.028 "\DataMem/Mem[0][5] "
set_resistance 0.032 "\DataMem/N2316 "
set_resistance 0.097 "\pipeline/IDEX_Stage/N108 "
set_resistance 0.040 "n16641"
set_resistance 0.032 "n14522"
set_resistance 0.051 "n16271"
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[23][17] "
set_resistance 0.028 "n15632"
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[27][17] "
set_resistance 0.142 "n16999"
set_resistance 0.049 "n16954"
set_resistance 0.033 "\DataMem/Mem[4][14] "
set_resistance 0.028 "n17575"
set_resistance 0.053 "addr_to_iram[11]"
set_resistance 0.027 "\DataMem/N1915 "
set_resistance 0.220 "n17011"
set_resistance 0.026 "n15817"
set_resistance 0.029 "n3946"
set_resistance 0.027 "n13838"
set_resistance 0.028 "\DataMem/Mem[3][5] "
set_resistance 0.030 "n17178"
set_resistance 0.168 "n15114"
set_resistance 0.059 "\pipeline/RegFile_DEC_WB/RegBank[25][17] "
set_resistance 0.024 "n16953"
set_resistance 0.028 "\DataMem/Mem[2][14] "
set_resistance 0.048 "n16733"
set_resistance 0.088 "\pipeline/stageD/offset_to_jump_temp [11]"
set_resistance 0.042 "\pipeline/stageF/PC_plus4/N18 "
set_resistance 0.053 "n16275"
set_resistance 0.033 "n16273"
set_resistance 0.029 "n14520"
set_resistance 0.023 "n14528"
set_resistance 0.026 "\DataMem/N1659 "
set_resistance 0.027 "n16951"
set_resistance 0.028 "\DataMem/Mem[6][5] "
set_resistance 0.024 "\DataMem/N2043 "
set_resistance 0.025 "\DataMem/N1997 "
set_resistance 0.023 "n17574"
set_resistance 0.024 "n17573"
set_resistance 0.036 "n13812"
set_resistance 0.185 "n15088"
set_resistance 0.029 "n3976"
set_resistance 0.091 "\pipeline/nextPC_IFID_DEC[11] "
set_resistance 0.022 "n15803"
set_resistance 0.025 "n17389"
set_resistance 0.626 "n13184"
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[7][17] "
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[10][17] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[16][17] "
set_resistance 0.025 "n14524"
set_resistance 0.025 "n14525"
set_resistance 0.029 "n16952"
set_resistance 0.023 "\DataMem/Mem[3][14] "
set_resistance 0.076 "n16950"
set_resistance 0.066 "n13964"
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[6][17] "
set_resistance 0.023 "n16276"
set_resistance 0.049 "\pipeline/RegFile_DEC_WB/RegBank[17][17] "
set_resistance 0.025 "\DataMem/Mem[7][14] "
set_resistance 0.027 "\pipeline/immediate_to_exe [20]"
set_resistance 0.039 "\pipeline/immediate_to_exe [22]"
set_resistance 0.032 "n16277"
set_resistance 0.040 "n14523"
set_resistance 0.026 "n14530"
set_resistance 0.026 "n16908"
set_resistance 0.025 "\pipeline/stageD/evaluate_jump_target/add_29/n209 "
set_resistance 0.045 "\pipeline/RegFile_DEC_WB/RegBank[25][4] "
set_resistance 0.026 "n14518"
set_resistance 0.028 "n14514"
set_resistance 0.039 "n14512"
set_resistance 0.037 "n16906"
set_resistance 0.028 "n14519"
set_resistance 0.036 "n16278"
set_resistance 0.026 "n16279"
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[22][17] "
set_resistance 0.026 "\DataMem/N1869 "
set_resistance 0.034 "n13784"
set_resistance 0.027 "n17512"
set_resistance 0.056 "n14513"
set_resistance 0.039 "n16905"
set_resistance 0.025 "n17293"
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[29][4] "
set_resistance 0.032 "\pipeline/RegFile_DEC_WB/RegBank[31][4] "
set_resistance 0.057 "n14515"
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[21][17] "
set_resistance 0.025 "\DataMem/N1729 "
set_resistance 0.025 "\DataMem/N1921 "
set_resistance 0.024 "\DataMem/N1787 "
set_resistance 0.025 "\DataMem/N2113 "
set_resistance 0.026 "\DataMem/N2125 "
set_resistance 0.174 "FE_OFN160_n16997"
set_resistance 0.032 "n16907"
set_resistance 0.024 "\DataMem/N2307 "
set_resistance 0.021 "n17641"
set_resistance 0.048 "n17323"
set_resistance 0.046 "n16645"
set_resistance 0.030 "n13879"
set_resistance 0.023 "n17289"
set_resistance 0.021 "n17244"
set_resistance 0.040 "n3868"
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[28][4] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[30][4] "
set_resistance 0.052 "\pipeline/RegFile_DEC_WB/RegBank[4][4] "
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[1][17] "
set_resistance 0.025 "n14516"
set_resistance 0.034 "\pipeline/RegFile_DEC_WB/RegBank[20][17] "
set_resistance 0.034 "n17242"
set_resistance 0.042 "\DataMem/N2176 "
set_resistance 0.027 "n15799"
set_resistance 0.036 "n16384"
set_resistance 0.027 "n14788"
set_resistance 0.176 "n16642"
set_resistance 0.028 "\pipeline/stageD/evaluate_jump_target/N44 "
set_resistance 0.030 "n3947"
set_resistance 0.084 "\pipeline/IDEX_Stage/N151 "
set_resistance 0.030 "\DataMem/N1731 "
set_resistance 0.099 "data_from_dram[11]"
set_resistance 0.122 "data_from_dram[12]"
set_resistance 0.095 "\pipeline/data_to_RF_from_WB[12] "
set_resistance 0.029 "n16280"
set_resistance 0.026 "n16937"
set_resistance 0.028 "n16281"
set_resistance 0.023 "n16938"
set_resistance 0.055 "addr_to_iram[13]"
set_resistance 0.035 "n14789"
set_resistance 0.048 "\pipeline/RegFile_DEC_WB/RegBank[2][17] "
set_resistance 0.060 "\pipeline/RegFile_DEC_WB/RegBank[15][17] "
set_resistance 0.024 "\DataMem/N1985 "
set_resistance 0.026 "\DataMem/Mem[3][8] "
set_resistance 0.022 "\DataMem/Mem[6][8] "
set_resistance 0.022 "\DataMem/Mem[5][9] "
set_resistance 0.038 "n14154"
set_resistance 0.033 "\pipeline/MEMWB_Stage/N23 "
set_resistance 0.048 "n13814"
set_resistance 0.035 "\pipeline/IDEX_Stage/N114 "
set_resistance 0.023 "n15800"
set_resistance 0.056 "\pipeline/stageF/PC_plus4/add_26/carry[13] "
set_resistance 0.036 "n16385"
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[5][17] "
set_resistance 0.052 "\pipeline/RegFile_DEC_WB/RegBank[11][17] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[13][17] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[30][12] "
set_resistance 0.025 "\DataMem/Mem[5][8] "
set_resistance 0.033 "n16936"
set_resistance 0.023 "\DataMem/Mem[3][9] "
set_resistance 0.025 "\pipeline/stageD/target_Jump_temp [11]"
set_resistance 0.033 "n7661"
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[5][4] "
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[12][17] "
set_resistance 0.042 "n16939"
set_resistance 0.035 "\DataMem/Mem[4][9] "
set_resistance 0.027 "n16932"
set_resistance 0.084 "n14771"
set_resistance 0.043 "n16371"
set_resistance 0.029 "n16374"
set_resistance 0.052 "\pipeline/RegFile_DEC_WB/RegBank[14][17] "
set_resistance 0.045 "n16931"
set_resistance 0.031 "n17246"
set_resistance 0.025 "\DataMem/N2049 "
set_resistance 0.035 "n16930"
set_resistance 0.066 "n14155"
set_resistance 0.034 "n17395"
set_resistance 0.028 "n15886"
set_resistance 0.047 "\pipeline/RegFile_DEC_WB/RegBank[15][4] "
set_resistance 0.026 "\DataMem/N1859 "
set_resistance 0.034 "n16933"
set_resistance 0.161 "\pipeline/Alu_Out_Addr_to_mem[0] "
set_resistance 0.028 "n17495"
set_resistance 0.026 "n13815"
set_resistance 0.039 "n14783"
set_resistance 0.055 "\pipeline/RegFile_DEC_WB/RegBank[14][4] "
set_resistance 0.045 "n14612"
set_resistance 0.028 "n16662"
set_resistance 0.024 "n14782"
set_resistance 0.050 "\pipeline/RegFile_DEC_WB/RegBank[13][4] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[31][12] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[23][12] "
set_resistance 0.024 "\DataMem/N1665 "
set_resistance 0.026 "\DataMem/N2051 "
set_resistance 0.024 "n16934"
set_resistance 0.028 "\DataMem/N2322 "
set_resistance 0.042 "n16696"
set_resistance 0.023 "n17569"
set_resistance 0.036 "n15844"
set_resistance 0.021 "n16661"
set_resistance 0.080 "\pipeline/IDEX_Stage/N146 "
set_resistance 0.022 "n17240"
set_resistance 0.028 "n15760"
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[26][4] "
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[8][4] "
set_resistance 0.023 "n14781"
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[10][4] "
set_resistance 0.023 "n16372"
set_resistance 0.023 "n14628"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[22][12] "
set_resistance 0.033 "n17571"
set_resistance 0.023 "n15868"
set_resistance 0.043 "\pipeline/immediate_to_exe [12]"
set_resistance 0.056 "n14615"
set_resistance 0.063 "n14613"
set_resistance 0.023 "n15843"
set_resistance 0.039 "n14774"
set_resistance 0.157 "n14611"
set_resistance 0.027 "\DataMem/N1795 "
set_resistance 0.076 "n15887"
set_resistance 0.074 "n15761"
set_resistance 0.056 "\pipeline/IDEX_Stage/N113 "
set_resistance 0.069 "n16370"
set_resistance 0.035 "n16041"
set_resistance 0.048 "data_from_dram[9]"
set_resistance 0.052 "n16369"
set_resistance 0.033 "n14630"
set_resistance 0.032 "n16037"
set_resistance 0.098 "data_from_dram[14]"
set_resistance 0.031 "n16558"
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[3][4] "
set_resistance 0.068 "n16025"
set_resistance 0.031 "n15759"
set_resistance 0.050 "\pipeline/RegFile_DEC_WB/RegBank[9][4] "
set_resistance 0.054 "n14921"
set_resistance 0.027 "\DataMem/N22 "
set_resistance 0.024 "n17238"
set_resistance 0.034 "n16380"
set_resistance 0.031 "n16376"
set_resistance 0.022 "n14776"
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[1][4] "
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[10][12] "
set_resistance 0.053 "n16024"
set_resistance 0.032 "n16042"
set_resistance 0.022 "n16036"
set_resistance 0.024 "\DataMem/N1663 "
set_resistance 0.025 "\DataMem/N1793 "
set_resistance 0.025 "\DataMem/N1791 "
set_resistance 0.024 "\DataMem/N2047 "
set_resistance 0.025 "\DataMem/N2115 "
set_resistance 0.025 "\DataMem/N1667 "
set_resistance 0.025 "\DataMem/N1923 "
set_resistance 0.021 "n13831"
set_resistance 0.023 "\pipeline/MEMWB_Stage/N24 "
set_resistance 0.021 "n17239"
set_resistance 0.026 "\pipeline/stageD/evaluate_jump_target/N46 "
set_resistance 0.034 "n13851"
set_resistance 0.024 "n14785"
set_resistance 0.030 "\pipeline/RegFile_DEC_WB/RegBank[16][4] "
set_resistance 0.023 "n16375"
set_resistance 0.026 "n16377"
set_resistance 0.022 "n14779"
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[3][12] "
set_resistance 0.047 "n16028"
set_resistance 0.032 "\pipeline/RegFile_DEC_WB/RegBank[13][12] "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[4][12] "
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[28][12] "
set_resistance 0.030 "\pipeline/RegFile_DEC_WB/RegBank[26][12] "
set_resistance 0.022 "n14627"
set_resistance 0.026 "\pipeline/stageD/evaluate_jump_target/add_29/n203 "
set_resistance 0.022 "\pipeline/stageD/target_Jump_temp [13]"
set_resistance 0.045 "\pipeline/RegFile_DEC_WB/RegBank[27][4] "
set_resistance 0.033 "n14787"
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[22][4] "
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[17][4] "
set_resistance 0.045 "\pipeline/RegFile_DEC_WB/RegBank[11][4] "
set_resistance 0.031 "\pipeline/RegFile_DEC_WB/RegBank[6][4] "
set_resistance 0.023 "n16029"
set_resistance 0.046 "\pipeline/RegFile_DEC_WB/RegBank[17][12] "
set_resistance 0.052 "\pipeline/RegFile_DEC_WB/RegBank[29][12] "
set_resistance 0.029 "n14624"
set_resistance 0.236 "n17002"
set_resistance 0.037 "n13823"
set_resistance 0.036 "n14784"
set_resistance 0.034 "\pipeline/RegFile_DEC_WB/RegBank[23][4] "
set_resistance 0.036 "n16373"
set_resistance 0.035 "n16031"
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[27][12] "
set_resistance 0.052 "n14153"
set_resistance 0.058 "\pipeline/stageF/PC_plus4/N20 "
set_resistance 0.027 "n16382"
set_resistance 0.026 "n14621"
set_resistance 0.026 "n16039"
set_resistance 0.053 "\pipeline/RegFile_DEC_WB/RegBank[2][4] "
set_resistance 0.038 "n16030"
set_resistance 0.026 "n14626"
set_resistance 0.027 "n16941"
set_resistance 0.058 "n17344"
set_resistance 0.033 "n13790"
set_resistance 0.031 "n17163"
set_resistance 0.045 "addr_to_iram[14]"
set_resistance 0.031 "n14619"
set_resistance 0.049 "\pipeline/RegFile_DEC_WB/RegBank[11][12] "
set_resistance 0.030 "n14620"
set_resistance 0.033 "\DataMem/Mem[5][7] "
set_resistance 0.025 "\DataMem/Mem[3][7] "
set_resistance 0.030 "n17476"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[19][4] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[6][12] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[9][12] "
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[8][12] "
set_resistance 0.031 "n16038"
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[19][12] "
set_resistance 0.024 "\DataMem/N1919 "
set_resistance 0.022 "\DataMem/Mem[4][7] "
set_resistance 0.024 "\DataMem/N1855 "
set_resistance 0.023 "n16943"
set_resistance 0.022 "\DataMem/Mem[7][7] "
set_resistance 0.024 "\DataMem/N2079 "
set_resistance 0.025 "\DataMem/N1823 "
set_resistance 0.025 "\DataMem/N1695 "
set_resistance 0.025 "\DataMem/N1951 "
set_resistance 0.022 "n14157"
set_resistance 0.025 "n13819"
set_resistance 0.037 "n17319"
set_resistance 0.035 "n16725"
set_resistance 0.031 "\pipeline/EXMEM_stage/N52 "
set_resistance 0.024 "\pipeline/IDEX_Stage/N179 "
set_resistance 0.023 "n15634"
set_resistance 0.090 "\pipeline/stageD/offset_to_jump_temp [13]"
set_resistance 0.081 "\pipeline/stageD/evaluate_jump_target/add_29/n202 "
set_resistance 0.022 "n15763"
set_resistance 0.043 "\pipeline/stageF/PC_plus4/add_26/carry[14] "
set_resistance 0.026 "n7662"
set_resistance 0.026 "n3933"
set_resistance 0.032 "\pipeline/RegFile_DEC_WB/RegBank[18][4] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[20][4] "
set_resistance 0.024 "n14617"
set_resistance 0.022 "n14616"
set_resistance 0.024 "n14622"
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[25][12] "
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[21][12] "
set_resistance 0.046 "\pipeline/RegFile_DEC_WB/RegBank[18][12] "
set_resistance 0.035 "n16942"
set_resistance 0.070 "n16940"
set_resistance 0.028 "\DataMem/N2325 "
set_resistance 0.023 "\DataMem/N26 "
set_resistance 0.042 "n14152"
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[7][4] "
set_resistance 0.036 "n14623"
set_resistance 0.050 "n16944"
set_resistance 0.029 "\pipeline/immediate_to_exe [13]"
set_resistance 0.049 "\pipeline/RegFile_DEC_WB/RegBank[21][4] "
set_resistance 0.035 "data_from_dram[5]"
set_resistance 0.035 "\pipeline/MEMWB_Stage/N25 "
set_resistance 0.028 "n3883"
set_resistance 0.036 "\pipeline/EXMEM_stage/N48 "
set_resistance 0.040 "n17237"
set_resistance 0.028 "\DataMem/Mem[2][23] "
set_resistance 0.034 "n16033"
set_resistance 0.036 "n16861"
set_resistance 0.149 "\pipeline/IDEX_Stage/N134 "
set_resistance 0.027 "n14618"
set_resistance 0.027 "n16034"
set_resistance 0.023 "n16863"
set_resistance 0.023 "\DataMem/N23 "
set_resistance 0.023 "n14161"
set_resistance 0.032 "n16729"
set_resistance 0.051 "n13958"
set_resistance 0.025 "\DataMem/N1727 "
set_resistance 0.022 "\DataMem/Mem[3][25] "
set_resistance 0.023 "\DataMem/Mem[2][25] "
set_resistance 0.025 "n16862"
set_resistance 0.078 "n16710"
set_resistance 0.023 "n16712"
set_resistance 0.025 "n13834"
set_resistance 0.022 "n16730"
set_resistance 0.022 "n15599"
set_resistance 0.092 "\pipeline/nextPC_IFID_DEC[13] "
set_resistance 0.022 "n17442"
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[7][12] "
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[2][12] "
set_resistance 0.067 "\pipeline/RegFile_DEC_WB/RegBank[15][12] "
set_resistance 0.025 "n16032"
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[20][12] "
set_resistance 0.025 "\DataMem/Mem[3][23] "
set_resistance 0.026 "\DataMem/Mem[5][23] "
set_resistance 0.035 "n16711"
set_resistance 0.025 "n16732"
set_resistance 0.041 "\pipeline/IDEX_Stage/N115 "
set_resistance 0.057 "\pipeline/RegFile_DEC_WB/RegBank[14][12] "
set_resistance 0.023 "n16035"
set_resistance 0.034 "\DataMem/Mem[0][23] "
set_resistance 0.028 "\pipeline/immediate_to_exe [19]"
set_resistance 0.091 "\pipeline/data_to_RF_from_WB[5] "
set_resistance 0.029 "n3886"
set_resistance 0.031 "\DataMem/N2143 "
set_resistance 0.045 "data_from_dram[8]"
set_resistance 0.063 "\pipeline/MEMWB_Stage/N16 "
set_resistance 0.033 "n14133"
set_resistance 0.025 "\DataMem/N1917 "
set_resistance 0.025 "\DataMem/Mem[4][6] "
set_resistance 0.027 "\DataMem/N1827 "
set_resistance 0.027 "\DataMem/Mem[7][23] "
set_resistance 0.025 "n16552"
set_resistance 0.026 "n3992"
set_resistance 0.028 "\pipeline/stageD/evaluate_jump_target/add_29/n201 "
set_resistance 0.027 "\DataMem/N1887 "
set_resistance 0.058 "n13842"
set_resistance 0.118 "\pipeline/data_to_RF_from_WB[9] "
set_resistance 0.036 "n13852"
set_resistance 0.025 "\pipeline/stageD/target_Jump_temp [14]"
set_resistance 0.049 "\pipeline/stageF/PC_plus4/N21 "
set_resistance 0.024 "\DataMem/N1661 "
set_resistance 0.026 "\DataMem/N1825 "
set_resistance 0.047 "n17305"
set_resistance 0.048 "\pipeline/nextPC_IFID_DEC[14] "
set_resistance 0.023 "n15754"
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[30][27] "
set_resistance 0.031 "\pipeline/RegFile_DEC_WB/RegBank[31][27] "
set_resistance 0.033 "\DataMem/N2328 "
set_resistance 0.026 "n15755"
set_resistance 0.080 "n16668"
set_resistance 0.036 "n16669"
set_resistance 0.036 "\pipeline/IDEX_Stage/N147 "
set_resistance 0.028 "\DataMem/N2081 "
set_resistance 0.042 "n16551"
set_resistance 0.026 "n17209"
set_resistance 0.064 "n14919"
set_resistance 0.047 "n16043"
set_resistance 0.053 "n13839"
set_resistance 0.030 "n13822"
set_resistance 0.043 "n15896"
set_resistance 0.040 "n14603"
set_resistance 0.043 "n16946"
set_resistance 0.051 "\pipeline/RegFile_DEC_WB/RegBank[29][27] "
set_resistance 0.058 "\pipeline/RegFile_DEC_WB/RegBank[4][27] "
set_resistance 0.030 "n16060"
set_resistance 0.034 "n16949"
set_resistance 0.028 "\DataMem/Mem[2][24] "
set_resistance 0.040 "n16860"
set_resistance 0.023 "\DataMem/N24 "
set_resistance 0.022 "n14158"
set_resistance 0.024 "n15933"
set_resistance 0.045 "\pipeline/RegFile_DEC_WB/RegBank[25][27] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[13][27] "
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[7][13] "
set_resistance 0.050 "\pipeline/RegFile_DEC_WB/RegBank[2][13] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[30][13] "
set_resistance 0.024 "\DataMem/N1981 "
set_resistance 0.025 "\DataMem/N1789 "
set_resistance 0.024 "\DataMem/N2147 "
set_resistance 0.022 "\DataMem/Mem[6][6] "
set_resistance 0.024 "\DataMem/N2045 "
set_resistance 0.025 "\DataMem/N1759 "
set_resistance 0.022 "n13785"
set_resistance 0.035 "n13788"
set_resistance 0.023 "n3885"
set_resistance 0.033 "\pipeline/stageD/evaluate_jump_target/N56 "
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[28][27] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[24][27] "
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[8][27] "
set_resistance 0.027 "n14321"
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[10][27] "
set_resistance 0.023 "n15897"
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[7][27] "
set_resistance 0.030 "n16049"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[9][13] "
set_resistance 0.032 "\pipeline/RegFile_DEC_WB/RegBank[13][13] "
set_resistance 0.023 "n16059"
set_resistance 0.032 "\pipeline/RegFile_DEC_WB/RegBank[28][13] "
set_resistance 0.046 "\pipeline/RegFile_DEC_WB/RegBank[18][13] "
set_resistance 0.032 "n17208"
set_resistance 0.031 "n14329"
set_resistance 0.054 "\pipeline/RegFile_DEC_WB/RegBank[9][27] "
set_resistance 0.047 "\pipeline/RegFile_DEC_WB/RegBank[2][27] "
set_resistance 0.034 "\pipeline/RegFile_DEC_WB/RegBank[6][27] "
set_resistance 0.036 "n16050"
set_resistance 0.035 "n16046"
set_resistance 0.023 "n14601"
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[31][13] "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[19][13] "
set_resistance 0.046 "n16853"
set_resistance 0.039 "\pipeline/immediate_to_exe [11]"
set_resistance 0.026 "n14330"
set_resistance 0.031 "n14323"
set_resistance 0.028 "n15898"
set_resistance 0.045 "\pipeline/RegFile_DEC_WB/RegBank[12][13] "
set_resistance 0.045 "\pipeline/RegFile_DEC_WB/RegBank[29][13] "
set_resistance 0.029 "\DataMem/Mem[7][25] "
set_resistance 0.031 "n16858"
set_resistance 0.080 "n15756"
set_resistance 0.030 "n15892"
set_resistance 0.067 "n15895"
set_resistance 0.027 "n15909"
set_resistance 0.026 "n14598"
set_resistance 0.029 "n14594"
set_resistance 0.026 "n16058"
set_resistance 0.117 "n15847"
set_resistance 0.037 "n15934"
set_resistance 0.027 "n14607"
set_resistance 0.026 "\DataMem/N1953 "
set_resistance 0.044 "n14314"
set_resistance 0.028 "n16948"
set_resistance 0.027 "n14322"
set_resistance 0.030 "n15899"
set_resistance 0.026 "n16048"
set_resistance 0.041 "\pipeline/EXMEM_stage/N53 "
set_resistance 0.030 "n14319"
set_resistance 0.025 "n13825"
set_resistance 0.025 "n17207"
set_resistance 0.059 "\pipeline/RegFile_DEC_WB/RegBank[19][27] "
set_resistance 0.054 "n15894"
set_resistance 0.032 "\pipeline/RegFile_DEC_WB/RegBank[3][27] "
set_resistance 0.023 "n14317"
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[6][13] "
set_resistance 0.031 "n16051"
set_resistance 0.054 "n14593"
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[22][13] "
set_resistance 0.025 "\DataMem/N1725 "
set_resistance 0.024 "\DataMem/N1853 "
set_resistance 0.022 "\DataMem/Mem[3][6] "
set_resistance 0.022 "\DataMem/Mem[6][25] "
set_resistance 0.022 "\DataMem/Mem[6][26] "
set_resistance 0.025 "\DataMem/Mem[7][24] "
set_resistance 0.026 "\DataMem/N1889 "
set_resistance 0.025 "n16857"
set_resistance 0.022 "\DataMem/Mem[4][24] "
set_resistance 0.025 "\DataMem/N2331 "
set_resistance 0.035 "n17394"
set_resistance 0.031 "n16653"
set_resistance 0.029 "n16728"
set_resistance 0.023 "n17506"
set_resistance 0.022 "n17204"
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[18][27] "
set_resistance 0.037 "n15908"
set_resistance 0.022 "n14316"
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[5][27] "
set_resistance 0.023 "n16052"
set_resistance 0.027 "n14609"
set_resistance 0.022 "n16055"
set_resistance 0.027 "n16056"
set_resistance 0.036 "data_from_dram[6]"
set_resistance 0.023 "n14160"
set_resistance 0.022 "n16720"
set_resistance 0.025 "n15911"
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[1][27] "
set_resistance 0.022 "n14599"
set_resistance 0.056 "n14595"
set_resistance 0.050 "\pipeline/RegFile_DEC_WB/RegBank[4][13] "
set_resistance 0.059 "n15846"
set_resistance 0.046 "\pipeline/MEMWB_Stage/N42 "
set_resistance 0.053 "n13960"
set_resistance 0.037 "n17194"
set_resistance 0.038 "n14311"
set_resistance 0.070 "n14315"
set_resistance 0.036 "n14592"
set_resistance 0.136 "\pipeline/nextPC_IFID_DEC[23] "
set_resistance 0.029 "\DataMem/Mem[5][24] "
set_resistance 0.029 "n3923"
set_resistance 0.027 "\DataMem/N2083 "
set_resistance 0.027 "\DataMem/N2145 "
set_resistance 0.046 "n16856"
set_resistance 0.167 "n16980"
set_resistance 0.026 "n3901"
set_resistance 0.064 "n16047"
set_resistance 0.035 "n16859"
set_resistance 0.057 "\pipeline/MEMWB_Stage/N17 "
set_resistance 0.027 "n13828"
set_resistance 0.027 "n13937"
set_resistance 0.024 "n17199"
set_resistance 0.033 "n14600"
set_resistance 0.031 "n16855"
set_resistance 0.045 "n13830"
set_resistance 0.086 "\pipeline/data_to_RF_from_WB[6] "
set_resistance 0.096 "n17465"
set_resistance 0.031 "n14327"
set_resistance 0.030 "n16053"
set_resistance 0.031 "n14604"
set_resistance 0.029 "n14605"
set_resistance 0.035 "n16854"
set_resistance 0.041 "data_from_dram[7]"
set_resistance 0.024 "n14159"
set_resistance 0.034 "n17196"
set_resistance 0.024 "n14324"
set_resistance 0.027 "n14325"
set_resistance 0.033 "n16851"
set_resistance 0.025 "\DataMem/N2017 "
set_resistance 0.028 "\pipeline/MEMWB_Stage/N18 "
set_resistance 0.047 "n17343"
set_resistance 0.056 "n17318"
set_resistance 0.025 "\pipeline/EXMEM_stage/N45 "
set_resistance 0.105 "\pipeline/data_to_RF_from_WB[14] "
set_resistance 0.022 "n15718"
set_resistance 0.035 "n17197"
set_resistance 0.026 "n17198"
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[26][27] "
set_resistance 0.030 "n15923"
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[22][27] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[16][27] "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[17][27] "
set_resistance 0.034 "\pipeline/RegFile_DEC_WB/RegBank[1][13] "
set_resistance 0.031 "\pipeline/RegFile_DEC_WB/RegBank[5][13] "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[17][13] "
set_resistance 0.031 "\pipeline/RegFile_DEC_WB/RegBank[24][13] "
set_resistance 0.142 "\pipeline/Alu_Out_Addr_to_mem[7] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[27][27] "
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[23][27] "
set_resistance 0.049 "\pipeline/RegFile_DEC_WB/RegBank[11][13] "
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[8][13] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[25][13] "
set_resistance 0.034 "\pipeline/RegFile_DEC_WB/RegBank[27][13] "
set_resistance 0.045 "\pipeline/RegFile_DEC_WB/RegBank[21][13] "
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[23][13] "
set_resistance 0.031 "\DataMem/N2280 "
set_resistance 0.032 "n15920"
set_resistance 0.028 "n15921"
set_resistance 0.057 "\pipeline/RegFile_DEC_WB/RegBank[12][27] "
set_resistance 0.032 "n14610"
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[20][13] "
set_resistance 0.029 "\DataMem/Mem[5][25] "
set_resistance 0.082 "n16850"
set_resistance 0.081 "n16717"
set_resistance 0.053 "n14891"
set_resistance 0.058 "n17201"
set_resistance 0.028 "\DataMem/N2149 "
set_resistance 0.087 "\pipeline/EXMEM_stage/N27 "
set_resistance 0.040 "\pipeline/stageF/PC_plus4/N30 "
set_resistance 0.093 "data_from_dram[23]"
set_resistance 0.058 "n17425"
set_resistance 0.028 "\pipeline/stageD/evaluate_jump_target/N57 "
set_resistance 0.053 "\pipeline/RegFile_DEC_WB/RegBank[16][13] "
set_resistance 0.036 "n17165"
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[21][27] "
set_resistance 0.053 "\pipeline/RegFile_DEC_WB/RegBank[14][13] "
set_resistance 0.025 "\DataMem/N1763 "
set_resistance 0.022 "\DataMem/Mem[4][25] "
set_resistance 0.022 "\DataMem/Mem[7][29] "
set_resistance 0.022 "\DataMem/Mem[7][30] "
set_resistance 0.022 "\DataMem/Mem[0][24] "
set_resistance 0.081 "n16679"
set_resistance 0.029 "n16680"
set_resistance 0.024 "n13843"
set_resistance 0.023 "n16793"
set_resistance 0.023 "n16777"
set_resistance 0.035 "n13860"
set_resistance 0.028 "n3928"
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[20][27] "
set_resistance 0.056 "\pipeline/RegFile_DEC_WB/RegBank[11][27] "
set_resistance 0.059 "\pipeline/RegFile_DEC_WB/RegBank[15][13] "
set_resistance 0.610 "n13214"
set_resistance 0.023 "\DataMem/N8 "
set_resistance 0.055 "\pipeline/EXMEM_stage/N21 "
set_resistance 0.022 "n16719"
set_resistance 0.035 "n13783"
set_resistance 0.089 "n15867"
set_resistance 0.029 "n16655"
set_resistance 0.029 "\pipeline/stageD/evaluate_jump_target/add_29/n169 "
set_resistance 0.030 "\DataMem/Mem[1][24] "
set_resistance 0.059 "n16836"
set_resistance 0.042 "\pipeline/nextPC_IFID_DEC[24] "
set_resistance 0.028 "n17472"
set_resistance 0.102 "\pipeline/EXMEM_stage/N25 "
set_resistance 0.027 "\DataMem/N1955 "
set_resistance 0.048 "n16718"
set_resistance 0.047 "\pipeline/immediate_to_exe [14]"
set_resistance 0.150 "\pipeline/IDEX_Stage/N139 "
set_resistance 0.069 "n13966"
set_resistance 0.027 "n15714"
set_resistance 0.069 "n16714"
set_resistance 0.032 "\pipeline/MEMWB_Stage/N34 "
set_resistance 0.027 "n16391"
set_resistance 0.024 "\DataMem/N1699 "
set_resistance 0.027 "\DataMem/N2089 "
set_resistance 0.025 "\DataMem/N2093 "
set_resistance 0.025 "\DataMem/N1761 "
set_resistance 0.060 "\pipeline/EXMEM_stage/N18 "
set_resistance 0.044 "n14143"
set_resistance 0.091 "\pipeline/data_to_RF_from_WB[31] "
set_resistance 0.025 "n13874"
set_resistance 0.029 "n17509"
set_resistance 0.029 "\pipeline/IDEX_Stage/N133 "
set_resistance 0.033 "n15715"
set_resistance 0.026 "n15713"
set_resistance 0.045 "n14945"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[2][31] "
set_resistance 0.022 "n16393"
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[13][31] "
set_resistance 0.047 "\pipeline/RegFile_DEC_WB/RegBank[5][0] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[14][31] "
set_resistance 0.025 "n16392"
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[12][31] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[23][31] "
set_resistance 0.064 "n16831"
set_resistance 0.031 "\DataMem/N2274 "
set_resistance 0.123 "n16987"
set_resistance 0.060 "n15716"
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[12][0] "
set_resistance 0.048 "\pipeline/RegFile_DEC_WB/RegBank[11][0] "
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[22][31] "
set_resistance 0.026 "n16606"
set_resistance 0.028 "n16402"
set_resistance 0.039 "n16416"
set_resistance 0.029 "n16715"
set_resistance 0.082 "\pipeline/IDEX_Stage/N148 "
set_resistance 0.065 "n14883"
set_resistance 0.028 "n17526"
set_resistance 0.035 "n16419"
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[15][0] "
set_resistance 0.026 "n14859"
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[5][31] "
set_resistance 0.037 "n14243"
set_resistance 0.039 "\pipeline/EXMEM_stage/N13 "
set_resistance 0.047 "n17366"
set_resistance 0.049 "n13952"
set_resistance 0.055 "\pipeline/stageF/PC_plus4/add_26/carry[24] "
set_resistance 0.025 "n14870"
set_resistance 0.026 "n14856"
set_resistance 0.023 "n14857"
set_resistance 0.030 "n16397"
set_resistance 0.034 "\pipeline/RegFile_DEC_WB/RegBank[27][31] "
set_resistance 0.025 "\DataMem/N1833 "
set_resistance 0.025 "\DataMem/N1893 "
set_resistance 0.025 "\DataMem/N1901 "
set_resistance 0.032 "\pipeline/EXMEM_stage/N46 "
set_resistance 0.023 "n16753"
set_resistance 0.033 "\pipeline/IDEX_Stage/N125 "
set_resistance 0.036 "addr_to_iram[24]"
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[8][0] "
set_resistance 0.023 "n14869"
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[3][0] "
set_resistance 0.034 "\pipeline/RegFile_DEC_WB/RegBank[1][0] "
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[7][31] "
set_resistance 0.034 "n16388"
set_resistance 0.049 "\pipeline/RegFile_DEC_WB/RegBank[4][31] "
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[25][31] "
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[26][31] "
set_resistance 0.022 "n16401"
set_resistance 0.023 "\DataMem/N7 "
set_resistance 0.023 "\DataMem/N6 "
set_resistance 0.033 "n14142"
set_resistance 0.052 "n16605"
set_resistance 0.050 "\pipeline/IDEX_Stage/N126 "
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[10][0] "
set_resistance 0.033 "n16396"
set_resistance 0.033 "n14230"
set_resistance 0.040 "n16826"
set_resistance 0.028 "n17502"
set_resistance 0.090 "\pipeline/IDEX_Stage/N165 "
set_resistance 0.037 "n14871"
set_resistance 0.028 "n14206"
set_resistance 0.111 "data_from_dram[24]"
set_resistance 0.038 "n13963"
set_resistance 0.104 "\pipeline/IDEX_Stage/N145 "
set_resistance 0.061 "\pipeline/RegFile_DEC_WB/RegBank[14][0] "
set_resistance 0.072 "n16386"
set_resistance 0.103 "data_from_dram[25]"
set_resistance 0.033 "\pipeline/MEMWB_Stage/N35 "
set_resistance 0.054 "n16394"
set_resistance 0.101 "n15068"
set_resistance 0.029 "n14229"
set_resistance 0.027 "n7671"
set_resistance 0.055 "n16406"
set_resistance 0.054 "n14204"
set_resistance 0.024 "n15464"
set_resistance 0.237 "FE_OFN148_n16984"
set_resistance 0.042 "n14852"
set_resistance 0.050 "n14855"
set_resistance 0.022 "n15321"
set_resistance 0.022 "n15336"
set_resistance 0.096 "n16553"
set_resistance 0.053 "\pipeline/RegFile_DEC_WB/RegBank[4][0] "
set_resistance 0.048 "\pipeline/RegFile_DEC_WB/RegBank[24][31] "
set_resistance 0.024 "n16828"
set_resistance 0.023 "\DataMem/N1 "
set_resistance 0.045 "n17324"
set_resistance 0.023 "n15710"
set_resistance 0.031 "n3904"
set_resistance 0.026 "n14881"
set_resistance 0.040 "n16413"
set_resistance 0.022 "n14205"
set_resistance 0.023 "n14203"
set_resistance 0.025 "\DataMem/N1897 "
set_resistance 0.022 "\DataMem/Mem[2][27] "
set_resistance 0.022 "\DataMem/Mem[2][26] "
set_resistance 0.038 "\DataMem/N2259 "
set_resistance 0.023 "n15528"
set_resistance 0.025 "n15401"
set_resistance 0.025 "n15269"
set_resistance 0.022 "n16618"
set_resistance 0.023 "n17371"
set_resistance 0.073 "n15711"
set_resistance 0.025 "n15709"
set_resistance 0.036 "n13861"
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[28][0] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[25][0] "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[13][0] "
set_resistance 0.027 "n16410"
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[2][0] "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[7][0] "
set_resistance 0.030 "\pipeline/RegFile_DEC_WB/RegBank[3][31] "
set_resistance 0.030 "\pipeline/RegFile_DEC_WB/RegBank[10][31] "
set_resistance 0.023 "n14217"
set_resistance 0.049 "n14202"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[18][31] "
set_resistance 0.156 "\pipeline/Alu_Out_Addr_to_mem[31] "
set_resistance 0.031 "\pipeline/EXMEM_stage/N66 "
set_resistance 0.042 "\pipeline/stageD/target_Jump_temp [24]"
set_resistance 0.027 "n16418"
set_resistance 0.027 "n16415"
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[6][0] "
set_resistance 0.026 "n14208"
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[17][31] "
set_resistance 0.027 "n14219"
set_resistance 0.027 "n14232"
set_resistance 0.028 "\pipeline/EXMEM_stage/N29 "
set_resistance 0.036 "n13793"
set_resistance 0.033 "n3925"
set_resistance 0.043 "\pipeline/RegFile_DEC_WB/RegBank[29][0] "
set_resistance 0.026 "n14882"
set_resistance 0.038 "n16407"
set_resistance 0.045 "\pipeline/RegFile_DEC_WB/RegBank[8][31] "
set_resistance 0.045 "\pipeline/RegFile_DEC_WB/RegBank[19][31] "
set_resistance 0.028 "\DataMem/N1899 "
set_resistance 0.025 "\DataMem/N1895 "
set_resistance 0.096 "\pipeline/data_to_RF_from_WB[24] "
set_resistance 0.042 "n14220"
set_resistance 0.028 "n16400"
set_resistance 0.089 "n16984"
set_resistance 0.061 "\pipeline/RegFile_DEC_WB/RegBank[11][31] "
set_resistance 0.044 "n16666"
set_resistance 0.073 "\pipeline/RegFile_DEC_WB/RegBank[15][31] "
set_resistance 0.025 "\DataMem/Mem[2][29] "
set_resistance 0.029 "\DataMem/Mem[3][27] "
set_resistance 0.032 "n14868"
set_resistance 0.035 "n16409"
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[6][31] "
set_resistance 0.042 "n14201"
set_resistance 0.025 "\DataMem/Mem[3][28] "
set_resistance 0.047 "n15461"
set_resistance 0.027 "n3952"
set_resistance 0.031 "n17491"
set_resistance 0.044 "n3906"
set_resistance 0.045 "\pipeline/RegFile_DEC_WB/RegBank[16][31] "
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[29][31] "
set_resistance 0.027 "\DataMem/Mem[1][30] "
set_resistance 0.036 "\pipeline/stageF/PC_plus4/N32 "
set_resistance 0.034 "\pipeline/RegFile_DEC_WB/RegBank[31][0] "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[17][0] "
set_resistance 0.031 "n16399"
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[21][31] "
set_resistance 0.022 "\DataMem/Mem[3][29] "
set_resistance 0.024 "\DataMem/N1765 "
set_resistance 0.034 "n16825"
set_resistance 0.025 "\DataMem/N2268 "
set_resistance 0.023 "n15302"
set_resistance 0.117 "\pipeline/IDEX_Stage/N161 "
set_resistance 0.025 "\pipeline/stageD/evaluate_jump_target/N58 "
set_resistance 0.038 "n13862"
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[30][0] "
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[16][0] "
set_resistance 0.023 "n14242"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[20][31] "
set_resistance 0.023 "n15475"
set_resistance 0.035 "n15704"
set_resistance 0.026 "n15417"
set_resistance 0.044 "n14141"
set_resistance 0.027 "n16833"
set_resistance 0.095 "\pipeline/EXMEM_stage/N19 "
set_resistance 0.036 "n13884"
set_resistance 0.068 "n15706"
set_resistance 0.028 "n3955"
set_resistance 0.033 "n16838"
set_resistance 0.052 "n16840"
set_resistance 0.150 "\pipeline/Alu_Out_Addr_to_mem[24] "
set_resistance 0.037 "n16664"
set_resistance 0.025 "n15460"
set_resistance 0.025 "n15353"
set_resistance 0.125 "n16986"
set_resistance 0.030 "\pipeline/stageF/PC_reg/N1 "
set_resistance 0.044 "addr_to_iram[25]"
set_resistance 0.024 "n16834"
set_resistance 0.025 "n17589"
set_resistance 0.028 "n15705"
set_resistance 0.024 "\DataMem/N1707 "
set_resistance 0.022 "\DataMem/Mem[0][29] "
set_resistance 0.025 "\DataMem/N1709 "
set_resistance 0.023 "n17590"
set_resistance 0.021 "n17588"
set_resistance 0.021 "n17585"
set_resistance 0.033 "n15462"
set_resistance 0.022 "\pipeline/immediate_to_exe [31]"
set_resistance 0.166 "\pipeline/Alu_Out_Addr_to_mem[23] "
set_resistance 0.026 "n15708"
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[16][11] "
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[30][31] "
set_resistance 0.048 "n15463"
set_resistance 0.033 "n7710"
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[17][11] "
set_resistance 0.053 "n15494"
set_resistance 0.027 "n16849"
set_resistance 0.028 "n15476"
set_resistance 0.028 "\pipeline/stageF/PC_reg/N2 "
set_resistance 0.091 "n15459"
set_resistance 0.057 "n13953"
set_resistance 0.027 "\pipeline/stageF/PC_reg/N6 "
set_resistance 0.035 "\pipeline/MEMWB_Stage/N41 "
set_resistance 0.026 "n13782"
set_resistance 0.036 "n16764"
set_resistance 0.033 "n15495"
set_resistance 0.033 "n17638"
set_resistance 0.031 "n16442"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[17][5] "
set_resistance 0.100 "n14917"
set_resistance 0.024 "n15493"
set_resistance 0.146 "\pipeline/Alu_Out_Addr_to_mem[25] "
set_resistance 0.028 "\pipeline/IDEX_Stage/N127 "
set_resistance 0.031 "n17492"
set_resistance 0.048 "\pipeline/RegFile_DEC_WB/RegBank[9][5] "
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[2][5] "
set_resistance 0.034 "\pipeline/RegFile_DEC_WB/RegBank[6][5] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[6][11] "
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[31][31] "
set_resistance 0.027 "n16839"
set_resistance 0.055 "n16830"
set_resistance 0.031 "n15445"
set_resistance 0.036 "n15477"
set_resistance 0.045 "n15384"
set_resistance 0.025 "n16754"
set_resistance 0.025 "n17636"
set_resistance 0.048 "n17451"
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[8][5] "
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[16][5] "
set_resistance 0.046 "\pipeline/RegFile_DEC_WB/RegBank[10][5] "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[7][5] "
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[7][11] "
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[2][11] "
set_resistance 0.036 "\DataMem/N2271 "
set_resistance 0.030 "\DataMem/N2262 "
set_resistance 0.032 "n15478"
set_resistance 0.033 "n16667"
set_resistance 0.051 "n15040"
set_resistance 0.029 "n16432"
set_resistance 0.031 "n16433"
set_resistance 0.034 "n16657"
set_resistance 0.022 "n15371"
set_resistance 0.029 "n15385"
set_resistance 0.103 "\pipeline/data_to_RF_from_WB[25] "
set_resistance 0.025 "\pipeline/stageF/PC_plus4/add_26/n1 "
set_resistance 0.031 "n16014"
set_resistance 0.029 "\pipeline/immediate_to_exe [30]"
set_resistance 0.096 "\pipeline/data_to_RF_from_WB[30] "
set_resistance 0.045 "n14763"
set_resistance 0.029 "\DataMem/N1769 "
set_resistance 0.033 "n17639"
set_resistance 0.032 "n17372"
set_resistance 0.069 "\pipeline/RegFile_DEC_WB/RegBank[15][11] "
set_resistance 0.042 "n16430"
set_resistance 0.076 "n14923"
set_resistance 0.034 "n7709"
set_resistance 0.059 "n14755"
set_resistance 0.047 "n14643"
set_resistance 0.102 "n14751"
set_resistance 0.033 "n14752"
set_resistance 0.032 "n16847"
set_resistance 0.031 "n16774"
set_resistance 0.086 "n17164"
set_resistance 0.048 "n16424"
set_resistance 0.035 "n16011"
set_resistance 0.048 "n15429"
set_resistance 0.031 "n14139"
set_resistance 0.107 "\pipeline/data_to_RF_from_WB[27] "
set_resistance 0.023 "n16441"
set_resistance 0.023 "n14754"
set_resistance 0.042 "n16428"
set_resistance 0.032 "\pipeline/RegFile_DEC_WB/RegBank[3][5] "
set_resistance 0.029 "n16012"
set_resistance 0.023 "n14634"
set_resistance 0.024 "\DataMem/N1767 "
set_resistance 0.025 "\DataMem/N2029 "
set_resistance 0.056 "n16835"
set_resistance 0.447 "FE_OFN3_n12766"
set_resistance 0.044 "n15508"
set_resistance 0.062 "n15039"
set_resistance 0.047 "n17421"
set_resistance 0.027 "\pipeline/MEMWB_Stage/N38 "
set_resistance 0.024 "n16765"
set_resistance 0.024 "n17637"
set_resistance 0.037 "addr_to_iram[28]"
set_resistance 0.068 "\pipeline/stageF/PC_plus4/add_26/carry[28] "
set_resistance 0.026 "n3954"
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[28][5] "
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[25][5] "
set_resistance 0.023 "n16429"
set_resistance 0.023 "n14756"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[1][5] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[1][11] "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[9][11] "
set_resistance 0.022 "n16016"
set_resistance 0.027 "n16007"
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[8][11] "
set_resistance 0.025 "n16022"
set_resistance 0.029 "\DataMem/Mem[5][30] "
set_resistance 0.104 "n15030"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[29][5] "
set_resistance 0.030 "n14762"
set_resistance 0.027 "n14759"
set_resistance 0.027 "n14639"
set_resistance 0.027 "n14642"
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[29][11] "
set_resistance 0.032 "\DataMem/Mem[4][28] "
set_resistance 0.049 "n16842"
set_resistance 0.107 "n15032"
set_resistance 0.029 "n16776"
set_resistance 0.045 "\pipeline/stageF/PC_plus4/add_26/carry[29] "
set_resistance 0.031 "n14769"
set_resistance 0.034 "n16431"
set_resistance 0.041 "n16008"
set_resistance 0.027 "n16023"
set_resistance 0.026 "n15450"
set_resistance 0.071 "n15696"
set_resistance 0.053 "n16005"
set_resistance 0.095 "n15029"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[25][11] "
set_resistance 0.046 "\pipeline/EXMEM_stage/N38 "
set_resistance 0.092 "n15701"
set_resistance 0.034 "n16021"
set_resistance 0.037 "n16832"
set_resistance 0.027 "n15437"
set_resistance 0.027 "n14137"
set_resistance 0.039 "\pipeline/stageD/target_Jump_temp [30]"
set_resistance 0.029 "n14768"
set_resistance 0.027 "n14761"
set_resistance 0.043 "\pipeline/RegFile_DEC_WB/RegBank[3][11] "
set_resistance 0.026 "n16015"
set_resistance 0.046 "n14632"
set_resistance 0.067 "n15479"
set_resistance 0.032 "n17069"
set_resistance 0.026 "n14650"
set_resistance 0.029 "\DataMem/Mem[5][26] "
set_resistance 0.038 "n15430"
set_resistance 0.039 "n15509"
set_resistance 0.086 "\pipeline/data_to_RF_from_WB[29] "
set_resistance 0.026 "n17621"
set_resistance 0.024 "n7674"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[31][5] "
set_resistance 0.050 "\pipeline/RegFile_DEC_WB/RegBank[12][5] "
set_resistance 0.050 "\pipeline/RegFile_DEC_WB/RegBank[14][5] "
set_resistance 0.046 "\pipeline/RegFile_DEC_WB/RegBank[11][11] "
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[12][11] "
set_resistance 0.046 "\pipeline/RegFile_DEC_WB/RegBank[4][11] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[31][11] "
set_resistance 0.025 "\DataMem/N1961 "
set_resistance 0.025 "\DataMem/N2021 "
set_resistance 0.024 "\DataMem/N2265 "
set_resistance 0.035 "n15432"
set_resistance 0.031 "n15431"
set_resistance 0.025 "n16658"
set_resistance 0.038 "n16672"
set_resistance 0.028 "n15500"
set_resistance 0.022 "n15456"
set_resistance 0.021 "n15436"
set_resistance 0.024 "n15124"
set_resistance 0.046 "n16792"
set_resistance 0.023 "n17622"
set_resistance 0.023 "n3910"
set_resistance 0.031 "n17493"
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[30][5] "
set_resistance 0.049 "\pipeline/RegFile_DEC_WB/RegBank[4][5] "
set_resistance 0.053 "\pipeline/RegFile_DEC_WB/RegBank[11][5] "
set_resistance 0.032 "\pipeline/RegFile_DEC_WB/RegBank[5][5] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[5][11] "
set_resistance 0.049 "\pipeline/RegFile_DEC_WB/RegBank[14][11] "
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[13][11] "
set_resistance 0.023 "n14649"
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[30][11] "
set_resistance 0.059 "n16982"
set_resistance 0.026 "n14648"
set_resistance 0.037 "n15505"
set_resistance 0.031 "n14138"
set_resistance 0.034 "addr_to_iram[27]"
set_resistance 0.029 "\DataMem/N1963 "
set_resistance 0.027 "\DataMem/N1959 "
set_resistance 0.027 "\DataMem/N2023 "
set_resistance 0.027 "\DataMem/N1957 "
set_resistance 0.031 "n15428"
set_resistance 0.031 "n15393"
set_resistance 0.046 "n17071"
set_resistance 0.028 "n3927"
set_resistance 0.098 "n15442"
set_resistance 0.051 "\pipeline/RegFile_DEC_WB/RegBank[24][11] "
set_resistance 0.033 "n15451"
set_resistance 0.027 "n3912"
set_resistance 0.034 "\DataMem/Mem[4][29] "
set_resistance 0.035 "n15694"
set_resistance 0.031 "\DataMem/Mem[5][29] "
set_resistance 0.022 "n15396"
set_resistance 0.033 "\pipeline/stageF/PC_plus4/add_26/carry[27] "
set_resistance 0.100 "n15033"
set_resistance 0.067 "n16983"
set_resistance 0.023 "n15689"
set_resistance 0.030 "\DataMem/Mem[5][27] "
set_resistance 0.066 "n15397"
set_resistance 0.022 "n17581"
set_resistance 0.024 "n17026"
set_resistance 0.021 "n15513"
set_resistance 0.022 "n15373"
set_resistance 0.068 "n15150"
set_resistance 0.024 "n14140"
set_resistance 0.027 "\pipeline/MEMWB_Stage/N40 "
set_resistance 0.022 "n15837"
set_resistance 0.080 "\pipeline/data_to_RF_from_WB[28] "
set_resistance 0.030 "n17471"
set_resistance 0.059 "n16985"
set_resistance 0.027 "\pipeline/MEMWB_Stage/N37 "
set_resistance 0.027 "\pipeline/stageF/PC_reg/N5 "
set_resistance 0.030 "n15514"
set_resistance 0.034 "\pipeline/stageD/evaluate_jump_target/N63 "
set_resistance 0.028 "n15690"
set_resistance 0.042 "addr_to_iram[26]"
set_resistance 0.044 "\pipeline/nextPC_IFID_DEC[30] "
set_resistance 0.053 "\pipeline/RegFile_DEC_WB/RegBank[14][14] "
set_resistance 0.031 "n16080"
set_resistance 0.100 "\pipeline/data_to_RF_from_WB[26] "
set_resistance 0.029 "n15700"
set_resistance 0.035 "\pipeline/stageF/PC_plus4/N33 "
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[8][14] "
set_resistance 0.066 "n15369"
set_resistance 0.025 "n16650"
set_resistance 0.055 "n15521"
set_resistance 0.031 "n15388"
set_resistance 0.043 "n15588"
set_resistance 0.023 "n15152"
set_resistance 0.024 "n15148"
set_resistance 0.050 "\pipeline/MEMWB_Stage/N39 "
set_resistance 0.031 "\pipeline/IDEX_Stage/N132 "
set_resistance 0.024 "n15699"
set_resistance 0.051 "\pipeline/stageF/PC_plus4/add_26/carry[26] "
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[16][6] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[1][14] "
set_resistance 0.031 "\pipeline/RegFile_DEC_WB/RegBank[5][14] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[10][14] "
set_resistance 0.050 "\pipeline/RegFile_DEC_WB/RegBank[9][14] "
set_resistance 0.043 "\pipeline/RegFile_DEC_WB/RegBank[15][14] "
set_resistance 0.027 "n16078"
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[30][14] "
set_resistance 0.033 "n16646"
set_resistance 0.069 "n15573"
set_resistance 0.044 "n14572"
set_resistance 0.031 "n16079"
set_resistance 0.027 "n15522"
set_resistance 0.028 "n16451"
set_resistance 0.036 "n16452"
set_resistance 0.046 "n14583"
set_resistance 0.032 "n14582"
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[9][6] "
set_resistance 0.035 "n15399"
set_resistance 0.091 "n15379"
set_resistance 0.027 "n16599"
set_resistance 0.034 "n3908"
set_resistance 0.068 "n14933"
set_resistance 0.040 "n13863"
set_resistance 0.034 "n14579"
set_resistance 0.056 "n15414"
set_resistance 0.032 "n15395"
set_resistance 0.026 "n7673"
set_resistance 0.057 "\pipeline/RegFile_DEC_WB/RegBank[15][6] "
set_resistance 0.059 "n14575"
set_resistance 0.045 "n16598"
set_resistance 0.036 "\pipeline/stageD/target_Jump_temp [27]"
set_resistance 0.044 "n16443"
set_resistance 0.060 "\pipeline/RegFile_DEC_WB/RegBank[2][6] "
set_resistance 0.049 "n16066"
set_resistance 0.023 "n15295"
set_resistance 0.027 "n15412"
set_resistance 0.074 "n15027"
set_resistance 0.061 "n17312"
set_resistance 0.046 "n14743"
set_resistance 0.032 "n16449"
set_resistance 0.035 "n16069"
set_resistance 0.053 "n16062"
set_resistance 0.044 "n16626"
set_resistance 0.059 "n15398"
set_resistance 0.051 "n17365"
set_resistance 0.023 "n16770"
set_resistance 0.046 "n13956"
set_resistance 0.022 "n15698"
set_resistance 0.031 "n16460"
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[8][6] "
set_resistance 0.049 "\pipeline/RegFile_DEC_WB/RegBank[17][6] "
set_resistance 0.042 "n16446"
set_resistance 0.024 "n16064"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[28][14] "
set_resistance 0.024 "n15294"
set_resistance 0.043 "n16629"
set_resistance 0.034 "n15413"
set_resistance 0.027 "n15524"
set_resistance 0.032 "n16676"
set_resistance 0.023 "n15284"
set_resistance 0.029 "n15403"
set_resistance 0.099 "\pipeline/EXE_controls_in_EXEcute [6]"
set_resistance 0.033 "n16608"
set_resistance 0.022 "n16766"
set_resistance 0.026 "\pipeline/stageD/evaluate_jump_target/N62 "
set_resistance 0.024 "n16459"
set_resistance 0.023 "n14742"
set_resistance 0.022 "n14740"
set_resistance 0.022 "n16445"
set_resistance 0.034 "\pipeline/RegFile_DEC_WB/RegBank[10][6] "
set_resistance 0.023 "n16448"
set_resistance 0.045 "\pipeline/RegFile_DEC_WB/RegBank[7][6] "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[7][14] "
set_resistance 0.045 "\pipeline/RegFile_DEC_WB/RegBank[2][14] "
set_resistance 0.028 "n16071"
set_resistance 0.023 "n14581"
set_resistance 0.024 "n14589"
set_resistance 0.037 "n15299"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[30][6] "
set_resistance 0.050 "\pipeline/RegFile_DEC_WB/RegBank[14][6] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[6][6] "
set_resistance 0.034 "\pipeline/RegFile_DEC_WB/RegBank[6][14] "
set_resistance 0.023 "n14578"
set_resistance 0.023 "n16067"
set_resistance 0.039 "n16065"
set_resistance 0.049 "\pipeline/RegFile_DEC_WB/RegBank[31][14] "
set_resistance 0.119 "n15017"
set_resistance 0.026 "n17030"
set_resistance 0.056 "n17538"
set_resistance 0.039 "\pipeline/stageD/evaluate_jump_target/N59 "
set_resistance 0.027 "n16461"
set_resistance 0.031 "n14741"
set_resistance 0.034 "n16068"
set_resistance 0.028 "n16070"
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[13][14] "
set_resistance 0.026 "n14590"
set_resistance 0.033 "n14588"
set_resistance 0.094 "n15025"
set_resistance 0.053 "n17424"
set_resistance 0.033 "\pipeline/stageD/target_Jump_temp [28]"
set_resistance 0.031 "n15703"
set_resistance 0.030 "n14738"
set_resistance 0.046 "\pipeline/RegFile_DEC_WB/RegBank[29][14] "
set_resistance 0.056 "n15161"
set_resistance 0.035 "n14739"
set_resistance 0.080 "n15416"
set_resistance 0.030 "n17032"
set_resistance 0.066 "n13792"
set_resistance 0.124 "FE_OFN38_n14887"
set_resistance 0.026 "n16453"
set_resistance 0.028 "n16072"
set_resistance 0.049 "\pipeline/RegFile_DEC_WB/RegBank[25][14] "
set_resistance 0.048 "n15296"
set_resistance 0.026 "n17582"
set_resistance 0.022 "n17031"
set_resistance 0.066 "n13955"
set_resistance 0.041 "\pipeline/nextPC_IFID_DEC[26] "
set_resistance 0.027 "n14750"
set_resistance 0.049 "n16447"
set_resistance 0.023 "n15313"
set_resistance 0.054 "n15297"
set_resistance 0.053 "n15525"
set_resistance 0.036 "n15473"
set_resistance 0.070 "n15142"
set_resistance 0.029 "n17617"
set_resistance 0.167 "\pipeline/Alu_Out_Addr_to_mem[27] "
set_resistance 0.028 "\pipeline/EXMEM_stage/N68 "
set_resistance 0.028 "\pipeline/IDEX_Stage/N131 "
set_resistance 0.133 "FE_OFN39_n14891"
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[29][6] "
set_resistance 0.045 "\pipeline/RegFile_DEC_WB/RegBank[25][6] "
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[12][6] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[5][6] "
set_resistance 0.043 "\pipeline/RegFile_DEC_WB/RegBank[11][14] "
set_resistance 0.050 "\pipeline/RegFile_DEC_WB/RegBank[12][14] "
set_resistance 0.022 "n15320"
set_resistance 0.050 "n15301"
set_resistance 0.028 "n17601"
set_resistance 0.035 "n15366"
set_resistance 0.039 "n16651"
set_resistance 0.024 "n17584"
set_resistance 0.043 "n15527"
set_resistance 0.049 "n17025"
set_resistance 0.023 "n15355"
set_resistance 0.021 "n17036"
set_resistance 0.033 "n15000"
set_resistance 0.022 "n17616"
set_resistance 0.030 "n17543"
set_resistance 0.027 "n16758"
set_resistance 0.037 "\pipeline/EXMEM_stage/N62 "
set_resistance 0.034 "n17452"
set_resistance 0.032 "\pipeline/stageD/evaluate_jump_target/N61 "
set_resistance 0.033 "\pipeline/stageD/evaluate_jump_target/N60 "
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[28][6] "
set_resistance 0.023 "n14748"
set_resistance 0.047 "\pipeline/RegFile_DEC_WB/RegBank[4][6] "
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[13][6] "
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[11][6] "
set_resistance 0.022 "n14736"
set_resistance 0.023 "n14737"
set_resistance 0.045 "\pipeline/RegFile_DEC_WB/RegBank[1][6] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[16][14] "
set_resistance 0.121 "n15368"
set_resistance 0.057 "n17066"
set_resistance 0.027 "n14749"
set_resistance 0.050 "\pipeline/RegFile_DEC_WB/RegBank[17][14] "
set_resistance 0.075 "n15298"
set_resistance 0.044 "n15146"
set_resistance 0.065 "n13787"
set_resistance 0.025 "n17191"
set_resistance 0.024 "\pipeline/stageD/evaluate_jump_target/add_29/n163 "
set_resistance 0.050 "n14735"
set_resistance 0.055 "n15283"
set_resistance 0.045 "n15005"
set_resistance 0.044 "n17542"
set_resistance 0.040 "n14732"
set_resistance 0.070 "n13791"
set_resistance 0.032 "n17613"
set_resistance 0.028 "n17648"
set_resistance 0.081 "n14995"
set_resistance 0.027 "n15145"
set_resistance 0.095 "n17411"
set_resistance 0.037 "n17547"
set_resistance 0.105 "n15410"
set_resistance 0.024 "n17614"
set_resistance 0.036 "n15316"
set_resistance 0.081 "n15383"
set_resistance 0.052 "n15540"
set_resistance 0.027 "n17619"
set_resistance 0.023 "n15317"
set_resistance 0.035 "n17598"
set_resistance 0.067 "n15367"
set_resistance 0.051 "n15542"
set_resistance 0.023 "n15530"
set_resistance 0.022 "n17618"
set_resistance 0.023 "n17551"
set_resistance 0.021 "n15162"
set_resistance 0.053 "n15166"
set_resistance 0.023 "\pipeline/immediate_to_exe [27]"
set_resistance 0.030 "n16762"
set_resistance 0.080 "n13962"
set_resistance 0.025 "\pipeline/IDEX_Stage/N129 "
set_resistance 0.022 "n17469"
set_resistance 0.032 "\pipeline/RegFile_DEC_WB/RegBank[5][9] "
set_resistance 0.053 "\pipeline/RegFile_DEC_WB/RegBank[15][9] "
set_resistance 0.035 "n15526"
set_resistance 0.036 "n17545"
set_resistance 0.051 "\pipeline/RegFile_DEC_WB/RegBank[14][9] "
set_resistance 0.040 "n17649"
set_resistance 0.037 "n15007"
set_resistance 0.042 "n14927"
set_resistance 0.026 "n17594"
set_resistance 0.032 "n15554"
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[31][9] "
set_resistance 0.073 "n15541"
set_resistance 0.035 "n16125"
set_resistance 0.092 "n15021"
set_resistance 0.022 "n17630"
set_resistance 0.061 "n15137"
set_resistance 0.062 "n15010"
set_resistance 0.042 "n17524"
set_resistance 0.049 "n15693"
set_resistance 0.071 "n14887"
set_resistance 0.029 "n14679"
set_resistance 0.050 "\pipeline/RegFile_DEC_WB/RegBank[11][9] "
set_resistance 0.027 "n16137"
set_resistance 0.058 "n15352"
set_resistance 0.023 "n17042"
set_resistance 0.052 "n15345"
set_resistance 0.036 "n15165"
set_resistance 0.022 "n17544"
set_resistance 0.028 "\pipeline/EXMEM_stage/N63 "
set_resistance 0.027 "\pipeline/EXMEM_stage/N69 "
set_resistance 0.076 "\pipeline/stageD/evaluate_jump_target/add_29/n160 "
set_resistance 0.032 "\pipeline/RegFile_DEC_WB/RegBank[17][29] "
set_resistance 0.023 "n15971"
set_resistance 0.046 "\pipeline/RegFile_DEC_WB/RegBank[7][29] "
set_resistance 0.034 "\pipeline/RegFile_DEC_WB/RegBank[6][9] "
set_resistance 0.029 "n16126"
set_resistance 0.043 "\pipeline/RegFile_DEC_WB/RegBank[8][9] "
set_resistance 0.021 "n17599"
set_resistance 0.036 "n16630"
set_resistance 0.042 "n15568"
set_resistance 0.021 "n16682"
set_resistance 0.036 "n16677"
set_resistance 0.024 "n15338"
set_resistance 0.023 "n17631"
set_resistance 0.034 "n15164"
set_resistance 0.043 "n16772"
set_resistance 0.023 "n17184"
set_resistance 0.023 "n17190"
set_resistance 0.023 "n17285"
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[16][29] "
set_resistance 0.038 "n15970"
set_resistance 0.049 "\pipeline/RegFile_DEC_WB/RegBank[2][29] "
set_resistance 0.034 "\pipeline/RegFile_DEC_WB/RegBank[6][29] "
set_resistance 0.034 "\pipeline/RegFile_DEC_WB/RegBank[1][9] "
set_resistance 0.022 "n14676"
set_resistance 0.044 "n16122"
set_resistance 0.030 "n16135"
set_resistance 0.058 "n15348"
set_resistance 0.038 "n15569"
set_resistance 0.077 "n15147"
set_resistance 0.096 "n13794"
set_resistance 0.064 "n17280"
set_resistance 0.067 "n17283"
set_resistance 0.024 "n15969"
set_resistance 0.027 "n14678"
set_resistance 0.050 "n16119"
set_resistance 0.031 "n15567"
set_resistance 0.032 "n16609"
set_resistance 0.023 "n17612"
set_resistance 0.027 "n16771"
set_resistance 0.023 "\pipeline/stageD/evaluate_jump_target/add_29/n159 "
set_resistance 0.034 "n14682"
set_resistance 0.071 "n15319"
set_resistance 0.058 "n15041"
set_resistance 0.051 "n15163"
set_resistance 0.066 "n17539"
set_resistance 0.058 "n14675"
set_resistance 0.048 "n15042"
set_resistance 0.031 "\pipeline/EXMEM_stage/N67 "
set_resistance 0.027 "n17185"
set_resistance 0.091 "n15314"
set_resistance 0.029 "n13885"
set_resistance 0.047 "n15961"
set_resistance 0.055 "n16123"
set_resistance 0.024 "n15280"
set_resistance 0.022 "n15595"
set_resistance 0.114 "n15278"
set_resistance 0.031 "n15167"
set_resistance 0.040 "n15967"
set_resistance 0.041 "n14683"
set_resistance 0.033 "n16136"
set_resistance 0.042 "n16624"
set_resistance 0.077 "\pipeline/nextPC_IFID_DEC[29] "
set_resistance 0.028 "n15977"
set_resistance 0.050 "\pipeline/RegFile_DEC_WB/RegBank[11][29] "
set_resistance 0.023 "n14674"
set_resistance 0.042 "n14672"
set_resistance 0.034 "\pipeline/RegFile_DEC_WB/RegBank[28][9] "
set_resistance 0.040 "n15268"
set_resistance 0.039 "n16683"
set_resistance 0.021 "n15057"
set_resistance 0.052 "n17035"
set_resistance 0.040 "n15011"
set_resistance 0.033 "n17611"
set_resistance 0.038 "n16611"
set_resistance 0.026 "\pipeline/EXMEM_stage/N64 "
set_resistance 0.034 "n17279"
set_resistance 0.027 "n17282"
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[30][29] "
set_resistance 0.026 "n14282"
set_resistance 0.042 "n14283"
set_resistance 0.024 "n14276"
set_resistance 0.027 "n14279"
set_resistance 0.034 "\pipeline/RegFile_DEC_WB/RegBank[3][9] "
set_resistance 0.024 "n16129"
set_resistance 0.023 "n14681"
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[4][9] "
set_resistance 0.023 "n14689"
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[30][9] "
set_resistance 0.041 "n17278"
set_resistance 0.049 "\pipeline/RegFile_DEC_WB/RegBank[31][29] "
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[8][29] "
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[15][29] "
set_resistance 0.023 "n14278"
set_resistance 0.030 "\pipeline/RegFile_DEC_WB/RegBank[9][9] "
set_resistance 0.029 "n16128"
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[13][9] "
set_resistance 0.040 "n15056"
set_resistance 0.026 "\pipeline/immediate_to_exe [28]"
set_resistance 0.058 "\pipeline/IDEX_Stage/N163 "
set_resistance 0.028 "n15979"
set_resistance 0.047 "\pipeline/RegFile_DEC_WB/RegBank[2][9] "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[12][9] "
set_resistance 0.028 "n14690"
set_resistance 0.031 "n14688"
set_resistance 0.038 "n15596"
set_resistance 0.027 "n15180"
set_resistance 0.043 "n17610"
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[3][29] "
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[24][9] "
set_resistance 0.045 "\pipeline/RegFile_DEC_WB/RegBank[29][9] "
set_resistance 0.132 "n15024"
set_resistance 0.046 "n15964"
set_resistance 0.122 "n15023"
set_resistance 0.051 "n15252"
set_resistance 0.030 "n17609"
set_resistance 0.027 "n17193"
set_resistance 0.030 "n15978"
set_resistance 0.029 "n14281"
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[7][9] "
set_resistance 0.059 "n15265"
set_resistance 0.023 "n15184"
set_resistance 0.045 "n17519"
set_resistance 0.027 "n17523"
set_resistance 0.029 "n14288"
set_resistance 0.026 "n14290"
set_resistance 0.024 "n17603"
set_resistance 0.056 "n15050"
set_resistance 0.039 "n13867"
set_resistance 0.057 "n17189"
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[29][29] "
set_resistance 0.055 "n14275"
set_resistance 0.025 "n15968"
set_resistance 0.043 "\pipeline/RegFile_DEC_WB/RegBank[1][29] "
set_resistance 0.049 "\pipeline/RegFile_DEC_WB/RegBank[17][9] "
set_resistance 0.031 "n15267"
set_resistance 0.024 "n17045"
set_resistance 0.033 "n15263"
set_resistance 0.022 "n15597"
set_resistance 0.025 "n15253"
set_resistance 0.022 "n15189"
set_resistance 0.021 "n15183"
set_resistance 0.021 "n15170"
set_resistance 0.032 "n16750"
set_resistance 0.024 "n16768"
set_resistance 0.027 "\pipeline/EXMEM_stage/N65 "
set_resistance 0.071 "n17467"
set_resistance 0.043 "\pipeline/RegFile_DEC_WB/RegBank[28][29] "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[25][29] "
set_resistance 0.049 "\pipeline/RegFile_DEC_WB/RegBank[4][29] "
set_resistance 0.046 "\pipeline/RegFile_DEC_WB/RegBank[12][29] "
set_resistance 0.032 "\pipeline/RegFile_DEC_WB/RegBank[10][29] "
set_resistance 0.023 "n15966"
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[5][29] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[16][9] "
set_resistance 0.035 "n15262"
set_resistance 0.039 "n16751"
set_resistance 0.023 "n14289"
set_resistance 0.045 "n15965"
set_resistance 0.028 "n15052"
set_resistance 0.024 "n15571"
set_resistance 0.022 "n15192"
set_resistance 0.037 "n16767"
set_resistance 0.067 "n14271"
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[13][29] "
set_resistance 0.026 "n15333"
set_resistance 0.075 "n13866"
set_resistance 0.042 "n14272"
set_resistance 0.054 "n15260"
set_resistance 0.030 "n16760"
set_resistance 0.037 "n17520"
set_resistance 0.060 "n15282"
set_resistance 0.029 "\pipeline/immediate_to_exe [23]"
set_resistance 0.022 "n15236"
set_resistance 0.039 "n16615"
set_resistance 0.041 "n15946"
set_resistance 0.069 "\pipeline/RegFile_DEC_WB/RegBank[14][29] "
set_resistance 0.101 "n15169"
set_resistance 0.032 "n16756"
set_resistance 0.037 "n13883"
set_resistance 0.027 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n101 "
set_resistance 0.035 "n15264"
set_resistance 0.031 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n66 "
set_resistance 0.046 "n15058"
set_resistance 0.041 "n15048"
set_resistance 0.038 "n15311"
set_resistance 0.021 "n15286"
set_resistance 0.086 "n15046"
set_resistance 0.022 "n15231"
set_resistance 0.037 "n15176"
set_resistance 0.027 "n16755"
set_resistance 0.029 "\pipeline/IDEX_Stage/N130 "
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[31][28] "
set_resistance 0.023 "n15947"
set_resistance 0.029 "n15949"
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[1][28] "
set_resistance 0.058 "n15053"
set_resistance 0.027 "n15047"
set_resistance 0.036 "n13882"
set_resistance 0.045 "\pipeline/RegFile_DEC_WB/RegBank[30][28] "
set_resistance 0.034 "n15948"
set_resistance 0.031 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n161 "
set_resistance 0.046 "n13868"
set_resistance 0.033 "n14975"
set_resistance 0.031 "n15226"
set_resistance 0.028 "n15206"
set_resistance 0.065 "\pipeline/IDEX_Stage/N162 "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[25][23] "
set_resistance 0.077 "n15049"
set_resistance 0.136 "n15224"
set_resistance 0.046 "\pipeline/RegFile_DEC_WB/RegBank[3][28] "
set_resistance 0.113 "n14970"
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[24][23] "
set_resistance 0.073 "n15055"
set_resistance 0.066 "n15045"
set_resistance 0.066 "n14295"
set_resistance 0.031 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n138 "
set_resistance 0.117 "n14948"
set_resistance 0.026 "\pipeline/immediate_to_exe [25]"
set_resistance 0.041 "n17521"
set_resistance 0.027 "n14310"
set_resistance 0.063 "n15945"
set_resistance 0.026 "n16480"
set_resistance 0.034 "n16478"
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[31][23] "
set_resistance 0.041 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n26 "
set_resistance 0.028 "n15013"
set_resistance 0.064 "n15234"
set_resistance 0.150 "n15405"
set_resistance 0.061 "n14291"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[17][28] "
set_resistance 0.024 "n14299"
set_resistance 0.053 "\pipeline/RegFile_DEC_WB/RegBank[14][24] "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[17][24] "
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[29][23] "
set_resistance 0.033 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n27 "
set_resistance 0.027 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n144 "
set_resistance 0.026 "n15593"
set_resistance 0.031 "n17579"
set_resistance 0.034 "n16693"
set_resistance 0.023 "n15292"
set_resistance 0.071 "n17536"
set_resistance 0.028 "n17535"
set_resistance 0.028 "n15207"
set_resistance 0.025 "n17605"
set_resistance 0.054 "\pipeline/IDEX_Stage/N157 "
set_resistance 0.027 "n14309"
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[25][28] "
set_resistance 0.043 "\pipeline/RegFile_DEC_WB/RegBank[16][28] "
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[6][28] "
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[1][24] "
set_resistance 0.034 "\pipeline/RegFile_DEC_WB/RegBank[16][24] "
set_resistance 0.023 "n16479"
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[28][23] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[30][23] "
set_resistance 0.051 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n63 "
set_resistance 0.045 "n15944"
set_resistance 0.072 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n24 "
set_resistance 0.027 "n15591"
set_resistance 0.059 "n15598"
set_resistance 0.042 "n15343"
set_resistance 0.034 "n15958"
set_resistance 0.030 "n14377"
set_resistance 0.028 "n16492"
set_resistance 0.028 "n14409"
set_resistance 0.034 "n14292"
set_resistance 0.096 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n29 "
set_resistance 0.056 "\pipeline/IDEX_Stage/N159 "
set_resistance 0.034 "n15942"
set_resistance 0.129 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n28 "
set_resistance 0.066 "n15204"
set_resistance 0.035 "\pipeline/IDEX_Stage/N160 "
set_resistance 0.069 "\pipeline/IDEX_Stage/N158 "
set_resistance 0.034 "n14294"
set_resistance 0.032 "n14296"
set_resistance 0.049 "n14897"
set_resistance 0.043 "n14972"
set_resistance 0.041 "n15014"
set_resistance 0.036 "\pipeline/immediate_to_exe [26]"
set_resistance 0.040 "n14303"
set_resistance 0.076 "n16481"
set_resistance 0.042 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n102 "
set_resistance 0.046 "n17429"
set_resistance 0.036 "n15218"
set_resistance 0.028 "n15950"
set_resistance 0.037 "n15951"
set_resistance 0.063 "n16485"
set_resistance 0.084 "n15235"
set_resistance 0.034 "n15221"
set_resistance 0.023 "n15959"
set_resistance 0.039 "n16483"
set_resistance 0.037 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n60 "
set_resistance 0.026 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n147 "
set_resistance 0.025 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n141 "
set_resistance 0.053 "n16691"
set_resistance 0.045 "n15015"
set_resistance 0.033 "n15220"
set_resistance 0.021 "n15219"
set_resistance 0.047 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[4][22] "
set_resistance 0.039 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[3][22] "
set_resistance 0.043 "\pipeline/RegFile_DEC_WB/RegBank[29][28] "
set_resistance 0.045 "\pipeline/RegFile_DEC_WB/RegBank[8][28] "
set_resistance 0.023 "n14301"
set_resistance 0.026 "n15953"
set_resistance 0.022 "n14379"
set_resistance 0.027 "n16486"
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[10][24] "
set_resistance 0.026 "n16490"
set_resistance 0.054 "\pipeline/RegFile_DEC_WB/RegBank[15][24] "
set_resistance 0.031 "n16499"
set_resistance 0.026 "n16497"
set_resistance 0.061 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n62 "
set_resistance 0.046 "n15233"
set_resistance 0.025 "n15217"
set_resistance 0.051 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[4][6] "
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[28][28] "
set_resistance 0.024 "n14302"
set_resistance 0.043 "\pipeline/RegFile_DEC_WB/RegBank[13][28] "
set_resistance 0.023 "n15952"
set_resistance 0.049 "\pipeline/RegFile_DEC_WB/RegBank[5][28] "
set_resistance 0.034 "\pipeline/RegFile_DEC_WB/RegBank[6][24] "
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[9][24] "
set_resistance 0.025 "n14382"
set_resistance 0.027 "n14408"
set_resistance 0.038 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n61 "
set_resistance 0.024 "n14974"
set_resistance 0.030 "n15960"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[12][28] "
set_resistance 0.026 "n16491"
set_resistance 0.031 "n14410"
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[31][24] "
set_resistance 0.033 "n16487"
set_resistance 0.044 "n14383"
set_resistance 0.084 "n15342"
set_resistance 0.051 "\pipeline/RegFile_DEC_WB/RegBank[14][28] "
set_resistance 0.031 "n14376"
set_resistance 0.034 "n15575"
set_resistance 0.142 "n14371"
set_resistance 0.029 "n16498"
set_resistance 0.028 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n90 "
set_resistance 0.057 "n14965"
set_resistance 0.051 "\pipeline/RegFile_DEC_WB/RegBank[2][28] "
set_resistance 0.057 "n14374"
set_resistance 0.052 "\pipeline/RegFile_DEC_WB/RegBank[8][24] "
set_resistance 0.051 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n25 "
set_resistance 0.071 "\pipeline/IDEX_Stage/N164 "
set_resistance 0.057 "\pipeline/RegFile_DEC_WB/RegBank[11][28] "
set_resistance 0.157 "n14391"
set_resistance 0.031 "n14388"
set_resistance 0.062 "n17576"
set_resistance 0.125 "n15202"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[29][8] "
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[11][24] "
set_resistance 0.046 "\pipeline/RegFile_DEC_WB/RegBank[12][24] "
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[28][24] "
set_resistance 0.024 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n160 "
set_resistance 0.030 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n143 "
set_resistance 0.039 "n15249"
set_resistance 0.034 "n15201"
set_resistance 0.033 "n16612"
set_resistance 0.038 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[4][18] "
set_resistance 0.050 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[3][14] "
set_resistance 0.034 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[4][0] "
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[28][8] "
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[7][24] "
set_resistance 0.055 "\pipeline/RegFile_DEC_WB/RegBank[3][24] "
set_resistance 0.023 "n14389"
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[30][24] "
set_resistance 0.073 "\pipeline/RegFile_DEC_WB/RegBank[8][23] "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[29][24] "
set_resistance 0.117 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n78 "
set_resistance 0.027 "n14709"
set_resistance 0.066 "n14899"
set_resistance 0.048 "\pipeline/RegFile_DEC_WB/RegBank[13][24] "
set_resistance 0.072 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[3][6] "
set_resistance 0.041 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[4][16] "
set_resistance 0.080 "n14372"
set_resistance 0.099 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n79 "
set_resistance 0.038 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[4][30] "
set_resistance 0.050 "n14966"
set_resistance 0.050 "\pipeline/RegFile_DEC_WB/RegBank[9][28] "
set_resistance 0.073 "n14691"
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[30][8] "
set_resistance 0.056 "\pipeline/RegFile_DEC_WB/RegBank[4][24] "
set_resistance 0.070 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n12 "
set_resistance 0.030 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n139 "
set_resistance 0.025 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n65 "
set_resistance 0.027 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n142 "
set_resistance 0.021 "n14955"
set_resistance 0.032 "n15215"
set_resistance 0.057 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[2][10] "
set_resistance 0.027 "\pipeline/stageE/EXE_ALU/alu_shift/N53 "
set_resistance 0.049 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[4][8] "
set_resistance 0.026 "n14708"
set_resistance 0.033 "n14710"
set_resistance 0.032 "\pipeline/RegFile_DEC_WB/RegBank[5][23] "
set_resistance 0.046 "n14394"
set_resistance 0.046 "\pipeline/RegFile_DEC_WB/RegBank[15][23] "
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[25][24] "
set_resistance 0.049 "\pipeline/RegFile_DEC_WB/RegBank[14][23] "
set_resistance 0.088 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[3][26] "
set_resistance 0.049 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[2][6] "
set_resistance 0.042 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[2][2] "
set_resistance 0.061 "\pipeline/RegFile_DEC_WB/RegBank[4][23] "
set_resistance 0.031 "n14390"
set_resistance 0.030 "n14402"
set_resistance 0.031 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n14 "
set_resistance 0.057 "n16102"
set_resistance 0.050 "\pipeline/RegFile_DEC_WB/RegBank[2][8] "
set_resistance 0.061 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n146 "
set_resistance 0.028 "n14957"
set_resistance 0.091 "n17625"
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[31][8] "
set_resistance 0.033 "n16464"
set_resistance 0.046 "\pipeline/RegFile_DEC_WB/RegBank[13][23] "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[24][24] "
set_resistance 0.035 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n36 "
set_resistance 0.028 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n145 "
set_resistance 0.040 "\pipeline/stageE/EXE_ALU/alu_shift/N17 "
set_resistance 0.057 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[4][26] "
set_resistance 0.035 "n16118"
set_resistance 0.031 "n16107"
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[6][23] "
set_resistance 0.127 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n15 "
set_resistance 0.054 "n15245"
set_resistance 0.042 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[3][18] "
set_resistance 0.047 "\pipeline/RegFile_DEC_WB/RegBank[25][8] "
set_resistance 0.045 "\pipeline/RegFile_DEC_WB/RegBank[17][8] "
set_resistance 0.048 "\pipeline/RegFile_DEC_WB/RegBank[14][8] "
set_resistance 0.025 "n14399"
set_resistance 0.038 "n16470"
set_resistance 0.030 "n14400"
set_resistance 0.055 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n35 "
set_resistance 0.036 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n37 "
set_resistance 0.031 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n159 "
set_resistance 0.031 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n151 "
set_resistance 0.100 "n17635"
set_resistance 0.046 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[4][10] "
set_resistance 0.047 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[3][10] "
set_resistance 0.039 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[4][14] "
set_resistance 0.041 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[2][26] "
set_resistance 0.039 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[4][24] "
set_resistance 0.023 "n16100"
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[24][8] "
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[16][8] "
set_resistance 0.028 "n16108"
set_resistance 0.030 "n16109"
set_resistance 0.043 "\pipeline/RegFile_DEC_WB/RegBank[5][8] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[1][23] "
set_resistance 0.026 "n16471"
set_resistance 0.023 "n14401"
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[16][23] "
set_resistance 0.040 "n15210"
set_resistance 0.024 "n16116"
set_resistance 0.039 "n16104"
set_resistance 0.029 "n16469"
set_resistance 0.050 "\pipeline/stageE/EXE_ALU/alu_shift/N111 "
set_resistance 0.088 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n16 "
set_resistance 0.030 "\pipeline/stageE/EXE_ALU/alu_shift/N29 "
set_resistance 0.052 "n14929"
set_resistance 0.060 "\pipeline/RegFile_DEC_WB/RegBank[4][8] "
set_resistance 0.070 "n16103"
set_resistance 0.041 "n16468"
set_resistance 0.049 "\pipeline/RegFile_DEC_WB/RegBank[17][23] "
set_resistance 0.083 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n34 "
set_resistance 0.066 "n17624"
set_resistance 0.051 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[2][30] "
set_resistance 0.057 "\pipeline/RegFile_DEC_WB/RegBank[15][8] "
set_resistance 0.029 "n16472"
set_resistance 0.151 "n14959"
set_resistance 0.096 "n15154"
set_resistance 0.054 "n16466"
set_resistance 0.174 "n15425"
set_resistance 0.088 "n17626"
set_resistance 0.290 "n14964"
set_resistance 0.039 "n16106"
set_resistance 0.038 "n14692"
set_resistance 0.072 "n14695"
set_resistance 0.038 "n14403"
set_resistance 0.028 "n16105"
set_resistance 0.029 "n14398"
set_resistance 0.053 "\pipeline/stageE/EXE_ALU/alu_shift/N137 "
set_resistance 0.037 "n15582"
set_resistance 0.103 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[1][4] "
set_resistance 0.056 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[4][6] "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[7][8] "
set_resistance 0.077 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n17 "
set_resistance 0.021 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n26 "
set_resistance 0.058 "n15583"
set_resistance 0.032 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[1][2] "
set_resistance 0.037 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[1][6] "
set_resistance 0.037 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[1][2] "
set_resistance 0.043 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[4][22] "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[29][7] "
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[8][8] "
set_resistance 0.024 "n14701"
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[10][8] "
set_resistance 0.022 "n14696"
set_resistance 0.023 "n14698"
set_resistance 0.034 "\pipeline/RegFile_DEC_WB/RegBank[6][8] "
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[7][23] "
set_resistance 0.031 "\pipeline/RegFile_DEC_WB/RegBank[3][23] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[10][23] "
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[28][25] "
set_resistance 0.025 "\pipeline/stageE/EXE_ALU/alu_shift/N234 "
set_resistance 0.076 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[2][4] "
set_resistance 0.045 "\pipeline/RegFile_DEC_WB/RegBank[28][7] "
set_resistance 0.024 "n14702"
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[12][8] "
set_resistance 0.032 "\pipeline/RegFile_DEC_WB/RegBank[3][8] "
set_resistance 0.025 "n14699"
set_resistance 0.057 "\pipeline/RegFile_DEC_WB/RegBank[2][23] "
set_resistance 0.047 "\pipeline/RegFile_DEC_WB/RegBank[11][23] "
set_resistance 0.043 "\pipeline/RegFile_DEC_WB/RegBank[12][23] "
set_resistance 0.050 "\pipeline/RegFile_DEC_WB/RegBank[29][25] "
set_resistance 0.060 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n95 "
set_resistance 0.045 "n15378"
set_resistance 0.039 "n14694"
set_resistance 0.026 "\pipeline/stageE/EXE_ALU/alu_shift/N125 "
set_resistance 0.026 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n123 "
set_resistance 0.048 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[1][26] "
set_resistance 0.039 "n14703"
set_resistance 0.050 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[1][6] "
set_resistance 0.028 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n133 "
set_resistance 0.061 "n17627"
set_resistance 0.054 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[2][14] "
set_resistance 0.130 "n15377"
set_resistance 0.045 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[2][4] "
set_resistance 0.040 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[1][24] "
set_resistance 0.031 "n14729"
set_resistance 0.048 "\pipeline/RegFile_DEC_WB/RegBank[1][8] "
set_resistance 0.073 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[2][18] "
set_resistance 0.044 "\pipeline/stageE/EXE_ALU/alu_shift/N47 "
set_resistance 0.053 "\pipeline/RegFile_DEC_WB/RegBank[11][8] "
set_resistance 0.032 "n14370"
set_resistance 0.040 "n15242"
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[29][30] "
set_resistance 0.053 "\pipeline/RegFile_DEC_WB/RegBank[17][25] "
set_resistance 0.046 "\pipeline/RegFile_DEC_WB/RegBank[25][25] "
set_resistance 0.046 "\pipeline/RegFile_DEC_WB/RegBank[29][26] "
set_resistance 0.043 "\pipeline/stageE/EXE_ALU/alu_shift/N107 "
set_resistance 0.025 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n122 "
set_resistance 0.025 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n132 "
set_resistance 0.027 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n153 "
set_resistance 0.047 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[1][0] "
set_resistance 0.035 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[2][0] "
set_resistance 0.042 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[1][0] "
set_resistance 0.042 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[1][28] "
set_resistance 0.031 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[2][28] "
set_resistance 0.062 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[2][0] "
set_resistance 0.043 "\pipeline/RegFile_DEC_WB/RegBank[28][30] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[16][25] "
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[28][26] "
set_resistance 0.038 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n66 "
set_resistance 0.055 "\pipeline/RegFile_DEC_WB/RegBank[4][25] "
set_resistance 0.050 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n158 "
set_resistance 0.028 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n87 "
set_resistance 0.039 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[3][0] "
set_resistance 0.121 "\pipeline/stageE/EXE_ALU/alu_shift/N105 "
set_resistance 0.047 "n15504"
set_resistance 0.171 "n15502"
set_resistance 0.060 "\pipeline/stageE/EXE_ALU/alu_shift/N7 "
set_resistance 0.040 "\pipeline/stageE/EXE_ALU/alu_shift/N9 "
set_resistance 0.066 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[3][24] "
set_resistance 0.053 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[3][28] "
set_resistance 0.065 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[1][14] "
set_resistance 0.025 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n79 "
set_resistance 0.031 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[4][16] "
set_resistance 0.050 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[4][10] "
set_resistance 0.048 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[2][16] "
set_resistance 0.097 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[2][8] "
set_resistance 0.041 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[4][4] "
set_resistance 0.023 "n16097"
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[25][7] "
set_resistance 0.023 "n16516"
set_resistance 0.022 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n156 "
set_resistance 0.023 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n154 "
set_resistance 0.023 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n67 "
set_resistance 0.026 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n157 "
set_resistance 0.132 "n17116"
set_resistance 0.026 "\pipeline/stageE/EXE_ALU/alu_shift/N250 "
set_resistance 0.023 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[4][0] "
set_resistance 0.040 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[3][8] "
set_resistance 0.036 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[1][10] "
set_resistance 0.047 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[4][26] "
set_resistance 0.040 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[4][18] "
set_resistance 0.037 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[1][8] "
set_resistance 0.039 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[1][16] "
set_resistance 0.037 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[1][22] "
set_resistance 0.041 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[2][24] "
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[30][7] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[24][7] "
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[16][7] "
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[16][26] "
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[30][25] "
set_resistance 0.116 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n68 "
set_resistance 0.064 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n36 "
set_resistance 0.043 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[4][2] "
set_resistance 0.041 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[4][30] "
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[17][7] "
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[17][26] "
set_resistance 0.070 "n15275"
set_resistance 0.053 "n14960"
set_resistance 0.058 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[3][4] "
set_resistance 0.051 "\pipeline/RegFile_DEC_WB/RegBank[31][7] "
set_resistance 0.026 "n14730"
set_resistance 0.032 "n16518"
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[31][25] "
set_resistance 0.057 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n64 "
set_resistance 0.032 "n14728"
set_resistance 0.036 "n16099"
set_resistance 0.037 "n16508"
set_resistance 0.031 "n14368"
set_resistance 0.077 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n26 "
set_resistance 0.047 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[1][10] "
set_resistance 0.077 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[2][12] "
set_resistance 0.071 "\pipeline/RegFile_DEC_WB/RegBank[4][7] "
set_resistance 0.051 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[4][14] "
set_resistance 0.055 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[2][22] "
set_resistance 0.052 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[4][20] "
set_resistance 0.072 "n14352"
set_resistance 0.111 "\pipeline/stageE/EXE_ALU/alu_shift/N119 "
set_resistance 0.034 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n38 "
set_resistance 0.059 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n85 "
set_resistance 0.037 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[2][8] "
set_resistance 0.043 "\pipeline/stageE/EXE_ALU/alu_shift/N31 "
set_resistance 0.032 "n14270"
set_resistance 0.029 "n14895"
set_resistance 0.051 "\pipeline/RegFile_DEC_WB/RegBank[8][25] "
set_resistance 0.026 "n14350"
set_resistance 0.030 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n170 "
set_resistance 0.038 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[3][16] "
set_resistance 0.046 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[1][18] "
set_resistance 0.032 "\pipeline/RegFile_DEC_WB/RegBank[17][30] "
set_resistance 0.046 "\pipeline/RegFile_DEC_WB/RegBank[6][30] "
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[6][25] "
set_resistance 0.034 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n116 "
set_resistance 0.027 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n157 "
set_resistance 0.026 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n117 "
set_resistance 0.028 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n116 "
set_resistance 0.035 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[4][8] "
set_resistance 0.026 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[4][24] "
set_resistance 0.036 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[2][12] "
set_resistance 0.051 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[3][2] "
set_resistance 0.036 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[3][30] "
set_resistance 0.040 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[3][22] "
set_resistance 0.034 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[1][20] "
set_resistance 0.036 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[2][20] "
set_resistance 0.048 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[3][12] "
set_resistance 0.025 "n14268"
set_resistance 0.061 "\pipeline/RegFile_DEC_WB/RegBank[4][30] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[16][30] "
set_resistance 0.036 "n16085"
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[1][7] "
set_resistance 0.031 "\pipeline/RegFile_DEC_WB/RegBank[1][25] "
set_resistance 0.032 "n16503"
set_resistance 0.029 "n14362"
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[4][26] "
set_resistance 0.025 "n14348"
set_resistance 0.055 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n14 "
set_resistance 0.185 "n15581"
set_resistance 0.044 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[2][2] "
set_resistance 0.022 "n16507"
set_resistance 0.035 "n14363"
set_resistance 0.024 "n14361"
set_resistance 0.036 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n148 "
set_resistance 0.027 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n169 "
set_resistance 0.038 "n16087"
set_resistance 0.043 "\pipeline/RegFile_DEC_WB/RegBank[1][26] "
set_resistance 0.031 "n14354"
set_resistance 0.052 "\pipeline/RegFile_DEC_WB/RegBank[13][25] "
set_resistance 0.068 "n16084"
set_resistance 0.055 "n16504"
set_resistance 0.063 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n45 "
set_resistance 0.034 "n16088"
set_resistance 0.029 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n150 "
set_resistance 0.055 "\pipeline/RegFile_DEC_WB/RegBank[6][26] "
set_resistance 0.047 "n15984"
set_resistance 0.047 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[2][16] "
set_resistance 0.053 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[3][20] "
set_resistance 0.037 "n16506"
set_resistance 0.042 "n14893"
set_resistance 0.034 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n28 "
set_resistance 0.034 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n62 "
set_resistance 0.049 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[1][12] "
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[25][30] "
set_resistance 0.027 "n16086"
set_resistance 0.053 "\pipeline/stageE/EXE_ALU/alu_shift/N252 "
set_resistance 0.061 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[3][26] "
set_resistance 0.023 "n15996"
set_resistance 0.038 "n15998"
set_resistance 0.056 "\pipeline/RegFile_DEC_WB/RegBank[8][7] "
set_resistance 0.040 "n14723"
set_resistance 0.032 "n14339"
set_resistance 0.055 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n30 "
set_resistance 0.041 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n39 "
set_resistance 0.027 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n145 "
set_resistance 0.279 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n50 "
set_resistance 0.025 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n114 "
set_resistance 0.026 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n94 "
set_resistance 0.025 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n60 "
set_resistance 0.022 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[4][2] "
set_resistance 0.041 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[2][10] "
set_resistance 0.032 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[1][14] "
set_resistance 0.040 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[1][16] "
set_resistance 0.047 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[2][2] "
set_resistance 0.039 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[3][14] "
set_resistance 0.037 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[2][18] "
set_resistance 0.033 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[4][0] "
set_resistance 0.033 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[4][28] "
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[30][30] "
set_resistance 0.032 "n14712"
set_resistance 0.024 "n14722"
set_resistance 0.043 "\pipeline/RegFile_DEC_WB/RegBank[10][7] "
set_resistance 0.033 "n15987"
set_resistance 0.029 "\pipeline/RegFile_DEC_WB/RegBank[7][25] "
set_resistance 0.043 "n14355"
set_resistance 0.045 "\pipeline/RegFile_DEC_WB/RegBank[25][26] "
set_resistance 0.025 "n16547"
set_resistance 0.074 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n63 "
set_resistance 0.214 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n49 "
set_resistance 0.032 "\pipeline/stageE/EXE_ALU/alu_shift/C88/n8 "
set_resistance 0.059 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[3][10] "
set_resistance 0.037 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[4][16] "
set_resistance 0.027 "n14721"
set_resistance 0.049 "\pipeline/RegFile_DEC_WB/RegBank[9][30] "
set_resistance 0.037 "n15986"
set_resistance 0.031 "n16526"
set_resistance 0.060 "n16519"
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[30][26] "
set_resistance 0.036 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n155 "
set_resistance 0.069 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[3][18] "
set_resistance 0.043 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[4][8] "
set_resistance 0.048 "n14885"
set_resistance 0.033 "n16525"
set_resistance 0.032 "n16549"
set_resistance 0.035 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n108 "
set_resistance 0.027 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n131 "
set_resistance 0.032 "\pipeline/stageE/EXE_ALU/alu_shift/N240 "
set_resistance 0.047 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[3][24] "
set_resistance 0.041 "n14714"
set_resistance 0.032 "n14719"
set_resistance 0.047 "n14343"
set_resistance 0.030 "n14342"
set_resistance 0.045 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[2][6] "
set_resistance 0.043 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[4][24] "
set_resistance 0.048 "n14254"
set_resistance 0.095 "n15407"
set_resistance 0.033 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[4][18] "
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[24][30] "
set_resistance 0.034 "n14263"
set_resistance 0.026 "n16509"
set_resistance 0.064 "n16523"
set_resistance 0.040 "n16535"
set_resistance 0.050 "\pipeline/RegFile_DEC_WB/RegBank[31][26] "
set_resistance 0.055 "\pipeline/stageE/EXE_ALU/alu_shift/N226 "
set_resistance 0.040 "n16090"
set_resistance 0.053 "n14332"
set_resistance 0.023 "\pipeline/stageE/EXE_ALU/alu_shift/N216 "
set_resistance 0.038 "\pipeline/stageE/EXE_ALU/alu_shift/C88/n4 "
set_resistance 0.049 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[2][14] "
set_resistance 0.057 "\pipeline/RegFile_DEC_WB/RegBank[8][30] "
set_resistance 0.031 "n15989"
set_resistance 0.023 "n14718"
set_resistance 0.024 "n14258"
set_resistance 0.036 "n14358"
set_resistance 0.050 "\pipeline/RegFile_DEC_WB/RegBank[8][26] "
set_resistance 0.024 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n124 "
set_resistance 0.280 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n46 "
set_resistance 0.025 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n160 "
set_resistance 0.024 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n146 "
set_resistance 0.025 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n44 "
set_resistance 0.024 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n52 "
set_resistance 0.050 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[4][10] "
set_resistance 0.041 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[3][10] "
set_resistance 0.032 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[2][14] "
set_resistance 0.050 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[1][18] "
set_resistance 0.037 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[1][6] "
set_resistance 0.046 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[2][10] "
set_resistance 0.044 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[1][20] "
set_resistance 0.049 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[3][0] "
set_resistance 0.025 "n14262"
set_resistance 0.022 "n15991"
set_resistance 0.048 "\pipeline/RegFile_DEC_WB/RegBank[9][7] "
set_resistance 0.023 "n14257"
set_resistance 0.024 "n14338"
set_resistance 0.047 "n16522"
set_resistance 0.057 "\pipeline/RegFile_DEC_WB/RegBank[13][26] "
set_resistance 0.059 "\pipeline/stageE/EXE_ALU/alu_shift/N256 "
set_resistance 0.055 "n15982"
set_resistance 0.033 "n15990"
set_resistance 0.078 "\pipeline/RegFile_DEC_WB/RegBank[2][25] "
set_resistance 0.046 "\pipeline/RegFile_DEC_WB/RegBank[15][30] "
set_resistance 0.073 "\pipeline/RegFile_DEC_WB/RegBank[2][30] "
set_resistance 0.101 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n81 "
set_resistance 0.050 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[1][8] "
set_resistance 0.085 "n15983"
set_resistance 0.090 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n156 "
set_resistance 0.029 "n16092"
set_resistance 0.033 "n14336"
set_resistance 0.058 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[4][14] "
set_resistance 0.038 "n14256"
set_resistance 0.028 "\pipeline/stageE/EXE_ALU/alu_shift/N212 "
set_resistance 0.041 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[3][8] "
set_resistance 0.052 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[2][22] "
set_resistance 0.098 "n14255"
set_resistance 0.033 "n16091"
set_resistance 0.030 "n14716"
set_resistance 0.041 "n16536"
set_resistance 0.044 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[3][14] "
set_resistance 0.054 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[2][20] "
set_resistance 0.029 "n14707"
set_resistance 0.065 "\pipeline/RegFile_DEC_WB/RegBank[14][7] "
set_resistance 0.050 "\pipeline/RegFile_DEC_WB/RegBank[2][26] "
set_resistance 0.035 "n16510"
set_resistance 0.023 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n89 "
set_resistance 0.051 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n17 "
set_resistance 0.027 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n167 "
set_resistance 0.034 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n66 "
set_resistance 0.027 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n153 "
set_resistance 0.024 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n158 "
set_resistance 0.032 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[4][22] "
set_resistance 0.039 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[2][20] "
set_resistance 0.036 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[1][20] "
set_resistance 0.039 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[1][4] "
set_resistance 0.033 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[1][22] "
set_resistance 0.033 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[3][16] "
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[18][8] "
set_resistance 0.023 "n14706"
set_resistance 0.058 "\pipeline/RegFile_DEC_WB/RegBank[11][7] "
set_resistance 0.051 "\pipeline/RegFile_DEC_WB/RegBank[7][7] "
set_resistance 0.054 "\pipeline/RegFile_DEC_WB/RegBank[15][26] "
set_resistance 0.065 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n18 "
set_resistance 0.040 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[3][22] "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[19][8] "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[9][26] "
set_resistance 0.026 "n16538"
set_resistance 0.030 "\pipeline/stageE/EXE_ALU/alu_shift/N117 "
set_resistance 0.058 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[3][18] "
set_resistance 0.035 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[1][16] "
set_resistance 0.033 "n14704"
set_resistance 0.092 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n19 "
set_resistance 0.077 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[2][8] "
set_resistance 0.031 "\pipeline/stageE/EXE_ALU/alu_shift/N67 "
set_resistance 0.059 "\pipeline/RegFile_DEC_WB/RegBank[14][25] "
set_resistance 0.037 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[2][22] "
set_resistance 0.050 "\pipeline/RegFile_DEC_WB/RegBank[12][26] "
set_resistance 0.044 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[3][20] "
set_resistance 0.039 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[3][26] "
set_resistance 0.067 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[2][12] "
set_resistance 0.031 "n14705"
set_resistance 0.026 "n16537"
set_resistance 0.042 "n16132"
set_resistance 0.028 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n135 "
set_resistance 0.044 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n117 "
set_resistance 0.036 "n16113"
set_resistance 0.067 "\pipeline/RegFile_DEC_WB/RegBank[11][25] "
set_resistance 0.046 "\pipeline/RegFile_DEC_WB/RegBank[27][9] "
set_resistance 0.030 "n14687"
set_resistance 0.023 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n151 "
set_resistance 0.035 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[4][26] "
set_resistance 0.055 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[3][4] "
set_resistance 0.029 "n16131"
set_resistance 0.022 "n16134"
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[23][9] "
set_resistance 0.022 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n152 "
set_resistance 0.026 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n139 "
set_resistance 0.025 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n165 "
set_resistance 0.046 "\pipeline/stageE/EXE_ALU/alu_shift/N228 "
set_resistance 0.026 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[4][30] "
set_resistance 0.026 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[3][30] "
set_resistance 0.039 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[2][26] "
set_resistance 0.033 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[1][22] "
set_resistance 0.035 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[1][10] "
set_resistance 0.034 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[1][12] "
set_resistance 0.027 "n16114"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[22][8] "
set_resistance 0.047 "\pipeline/RegFile_DEC_WB/RegBank[23][8] "
set_resistance 0.032 "\pipeline/RegFile_DEC_WB/RegBank[26][9] "
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[19][9] "
set_resistance 0.155 "n15439"
set_resistance 0.022 "n14684"
set_resistance 0.045 "\pipeline/RegFile_DEC_WB/RegBank[18][9] "
set_resistance 0.032 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n121 "
set_resistance 0.041 "n14685"
set_resistance 0.047 "\pipeline/RegFile_DEC_WB/RegBank[22][9] "
set_resistance 0.146 "n15186"
set_resistance 0.054 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[2][24] "
set_resistance 0.086 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n28 "
set_resistance 0.044 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[1][2] "
set_resistance 0.051 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[3][12] "
set_resistance 0.031 "n16133"
set_resistance 0.047 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n134 "
set_resistance 0.031 "n14686"
set_resistance 0.128 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n76 "
set_resistance 0.073 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n33 "
set_resistance 0.043 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[4][12] "
set_resistance 0.046 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[1][24] "
set_resistance 0.082 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n85 "
set_resistance 0.030 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n166 "
set_resistance 0.023 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n165 "
set_resistance 0.057 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n118 "
set_resistance 0.030 "\pipeline/stageE/EXE_ALU/alu_shift/N264 "
set_resistance 0.028 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[4][28] "
set_resistance 0.021 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[3][28] "
set_resistance 0.032 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[1][0] "
set_resistance 0.032 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[1][28] "
set_resistance 0.048 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[1][26] "
set_resistance 0.044 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[1][24] "
set_resistance 0.040 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[4][28] "
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[26][8] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[20][9] "
set_resistance 0.040 "\pipeline/stageE/EXE_ALU/alu_shift/N232 "
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[27][8] "
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[21][9] "
set_resistance 0.044 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n69 "
set_resistance 0.055 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n30 "
set_resistance 0.041 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n80 "
set_resistance 0.063 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n62 "
set_resistance 0.046 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[2][24] "
set_resistance 0.042 "\pipeline/stageE/EXE_ALU/alu_shift/C88/n6 "
set_resistance 0.032 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n96 "
set_resistance 0.031 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[2][28] "
set_resistance 0.053 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[1][30] "
set_resistance 0.075 "\pipeline/RegFile_DEC_WB/RegBank[11][26] "
set_resistance 0.034 "n16075"
set_resistance 0.117 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n31 "
set_resistance 0.048 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n47 "
set_resistance 0.045 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[3][20] "
set_resistance 0.028 "n14584"
set_resistance 0.031 "n14587"
set_resistance 0.032 "\pipeline/stageE/EXE_ALU/alu_shift/N254 "
set_resistance 0.066 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[2][28] "
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[27][14] "
set_resistance 0.023 "n16077"
set_resistance 0.041 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n103 "
set_resistance 0.024 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n140 "
set_resistance 0.023 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n161 "
set_resistance 0.023 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n149 "
set_resistance 0.025 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n171 "
set_resistance 0.033 "\pipeline/stageE/EXE_ALU/alu_shift/N230 "
set_resistance 0.022 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[4][4] "
set_resistance 0.021 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[4][20] "
set_resistance 0.021 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[1][30] "
set_resistance 0.034 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[1][26] "
set_resistance 0.083 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[2][0] "
set_resistance 0.033 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[3][28] "
set_resistance 0.034 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[4][12] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[20][28] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[21][28] "
set_resistance 0.032 "\pipeline/RegFile_DEC_WB/RegBank[26][14] "
set_resistance 0.027 "n16074"
set_resistance 0.032 "\pipeline/RegFile_DEC_WB/RegBank[18][14] "
set_resistance 0.075 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n17 "
set_resistance 0.040 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[1][28] "
set_resistance 0.049 "\pipeline/RegFile_DEC_WB/RegBank[19][14] "
set_resistance 0.028 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n144 "
set_resistance 0.088 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n39 "
set_resistance 0.033 "n14306"
set_resistance 0.062 "n14333"
set_resistance 0.045 "\pipeline/RegFile_DEC_WB/RegBank[22][14] "
set_resistance 0.053 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n46 "
set_resistance 0.043 "n14585"
set_resistance 0.094 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n29 "
set_resistance 0.090 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n58 "
set_resistance 0.024 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n120 "
set_resistance 0.101 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n50 "
set_resistance 0.027 "n15955"
set_resistance 0.069 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n105 "
set_resistance 0.065 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n4 "
set_resistance 0.024 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n127 "
set_resistance 0.028 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n54 "
set_resistance 0.025 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n160 "
set_resistance 0.025 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n172 "
set_resistance 0.047 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n129 "
set_resistance 0.034 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[1][23] "
set_resistance 0.042 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[2][23] "
set_resistance 0.024 "n15956"
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[22][28] "
set_resistance 0.032 "\pipeline/RegFile_DEC_WB/RegBank[20][14] "
set_resistance 0.029 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n100 "
set_resistance 0.022 "\pipeline/stageE/EXE_ALU/alu_shift/N206 "
set_resistance 0.048 "\pipeline/RegFile_DEC_WB/RegBank[19][7] "
set_resistance 0.027 "n14305"
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[21][14] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[23][14] "
set_resistance 0.059 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[1][25] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[23][28] "
set_resistance 0.047 "\pipeline/RegFile_DEC_WB/RegBank[18][6] "
set_resistance 0.062 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n14 "
set_resistance 0.046 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[1][21] "
set_resistance 0.048 "\pipeline/RegFile_DEC_WB/RegBank[18][7] "
set_resistance 0.026 "n15957"
set_resistance 0.036 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n7 "
set_resistance 0.038 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n118 "
set_resistance 0.043 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n108 "
set_resistance 0.026 "n14307"
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[23][0] "
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[19][0] "
set_resistance 0.081 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n86 "
set_resistance 0.023 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n132 "
set_resistance 0.044 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[1][19] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[19][30] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[19][28] "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[19][29] "
set_resistance 0.046 "\pipeline/RegFile_DEC_WB/RegBank[19][6] "
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[19][5] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[19][24] "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[19][23] "
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[19][25] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[19][26] "
set_resistance 0.023 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n87 "
set_resistance 0.022 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n133 "
set_resistance 0.023 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n152 "
set_resistance 0.027 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n156 "
set_resistance 0.122 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n81 "
set_resistance 0.051 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[1][27] "
set_resistance 0.035 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[2][19] "
set_resistance 0.045 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[3][15] "
set_resistance 0.031 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[4][15] "
set_resistance 0.049 "\pipeline/RegFile_DEC_WB/RegBank[18][30] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[26][28] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[18][28] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[18][29] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[22][0] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[18][0] "
set_resistance 0.047 "\pipeline/RegFile_DEC_WB/RegBank[18][5] "
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[18][24] "
set_resistance 0.031 "\pipeline/RegFile_DEC_WB/RegBank[18][23] "
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[18][25] "
set_resistance 0.031 "\pipeline/RegFile_DEC_WB/RegBank[18][26] "
set_resistance 0.044 "\pipeline/stageE/EXE_ALU/alu_shift/N114 "
set_resistance 0.039 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[4][31] "
set_resistance 0.064 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[1][29] "
set_resistance 0.031 "n14267"
set_resistance 0.028 "n16421"
set_resistance 0.030 "n14877"
set_resistance 0.031 "n14347"
set_resistance 0.027 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n102 "
set_resistance 0.089 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n5 "
set_resistance 0.026 "\pipeline/stageE/EXE_ALU/alu_shift/N22 "
set_resistance 0.092 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n11 "
set_resistance 0.038 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n139 "
set_resistance 0.051 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n35 "
set_resistance 0.048 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n50 "
set_resistance 0.038 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[1][13] "
set_resistance 0.046 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[1][5] "
set_resistance 0.029 "n15992"
set_resistance 0.031 "n14404"
set_resistance 0.022 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n108 "
set_resistance 0.048 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n9 "
set_resistance 0.025 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n103 "
set_resistance 0.025 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n143 "
set_resistance 0.029 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n163 "
set_resistance 0.023 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n168 "
set_resistance 0.098 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n83 "
set_resistance 0.024 "n15392"
set_resistance 0.037 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[1][3] "
set_resistance 0.032 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[1][5] "
set_resistance 0.042 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[1][7] "
set_resistance 0.036 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[1][15] "
set_resistance 0.021 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[1][31] "
set_resistance 0.590 "FE_OFN2_pipeline_stageE_input2_to_ALU_0_"
set_resistance 0.044 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[1][7] "
set_resistance 0.043 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[1][17] "
set_resistance 0.038 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[2][15] "
set_resistance 0.042 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[3][31] "
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[26][30] "
set_resistance 0.023 "n14875"
set_resistance 0.022 "n14364"
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[18][11] "
set_resistance 0.030 "\pipeline/stageE/EXE_ALU/alu_shift/N233 "
set_resistance 0.047 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[1][15] "
set_resistance 0.032 "n16458"
set_resistance 0.029 "n16423"
set_resistance 0.041 "n14386"
set_resistance 0.046 "\pipeline/RegFile_DEC_WB/RegBank[19][11] "
set_resistance 0.054 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[3][23] "
set_resistance 0.096 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n75 "
set_resistance 0.082 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n117 "
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[22][11] "
set_resistance 0.066 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n44 "
set_resistance 0.050 "\pipeline/RegFile_DEC_WB/RegBank[26][23] "
set_resistance 0.030 "n16018"
set_resistance 0.028 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n105 "
set_resistance 0.042 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n153 "
set_resistance 0.105 "n15421"
set_resistance 0.061 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[1][9] "
set_resistance 0.031 "n14285"
set_resistance 0.079 "n15487"
set_resistance 0.034 "n15423"
set_resistance 0.026 "\pipeline/stageE/EXE_ALU/alu_shift/N265 "
set_resistance 0.062 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[3][7] "
set_resistance 0.029 "n14284"
set_resistance 0.038 "n16455"
set_resistance 0.026 "n14874"
set_resistance 0.026 "n16437"
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[27][25] "
set_resistance 0.056 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n91 "
set_resistance 0.054 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[1][31] "
set_resistance 0.058 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[1][25] "
set_resistance 0.067 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[2][27] "
set_resistance 0.043 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[4][7] "
set_resistance 0.036 "n16422"
set_resistance 0.032 "n14767"
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[26][26] "
set_resistance 0.060 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[1][1] "
set_resistance 0.077 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[2][7] "
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[27][30] "
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[27][29] "
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[26][6] "
set_resistance 0.047 "\pipeline/RegFile_DEC_WB/RegBank[27][0] "
set_resistance 0.052 "\pipeline/RegFile_DEC_WB/RegBank[27][5] "
set_resistance 0.048 "\pipeline/RegFile_DEC_WB/RegBank[27][24] "
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[27][23] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[27][26] "
set_resistance 0.037 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n34 "
set_resistance 0.030 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n5 "
set_resistance 0.037 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n33 "
set_resistance 0.029 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n87 "
set_resistance 0.022 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n140 "
set_resistance 0.022 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n154 "
set_resistance 0.078 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n98 "
set_resistance 0.029 "\pipeline/stageE/EXE_ALU/alu_shift/N247 "
set_resistance 0.040 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[2][1] "
set_resistance 0.045 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[2][5] "
set_resistance 0.037 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[2][9] "
set_resistance 0.032 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[1][17] "
set_resistance 0.057 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[1][27] "
set_resistance 0.045 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[1][3] "
set_resistance 0.060 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[1][13] "
set_resistance 0.044 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[2][11] "
set_resistance 0.025 "n14264"
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[26][29] "
set_resistance 0.023 "n14744"
set_resistance 0.032 "\pipeline/RegFile_DEC_WB/RegBank[26][0] "
set_resistance 0.032 "\pipeline/RegFile_DEC_WB/RegBank[26][5] "
set_resistance 0.025 "n16474"
set_resistance 0.030 "n16512"
set_resistance 0.023 "n14344"
set_resistance 0.026 "n16017"
set_resistance 0.025 "n14645"
set_resistance 0.070 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[2][31] "
set_resistance 0.041 "n14286"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[26][25] "
set_resistance 0.039 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n82 "
set_resistance 0.088 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n99 "
set_resistance 0.088 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[2][3] "
set_resistance 0.037 "n14265"
set_resistance 0.025 "n14764"
set_resistance 0.056 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[1][23] "
set_resistance 0.031 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[2][29] "
set_resistance 0.041 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[2][31] "
set_resistance 0.068 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[1][11] "
set_resistance 0.032 "n14346"
set_resistance 0.033 "n14644"
set_resistance 0.078 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n13 "
set_resistance 0.037 "n14765"
set_resistance 0.038 "n16495"
set_resistance 0.031 "n16513"
set_resistance 0.109 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n9 "
set_resistance 0.048 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[2][9] "
set_resistance 0.056 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[2][31] "
set_resistance 0.042 "n15993"
set_resistance 0.038 "\pipeline/stageE/EXE_ALU/alu_shift/N231 "
set_resistance 0.035 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[2][17] "
set_resistance 0.023 "n16093"
set_resistance 0.022 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n94 "
set_resistance 0.023 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n93 "
set_resistance 0.032 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n48 "
set_resistance 0.046 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n104 "
set_resistance 0.029 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n134 "
set_resistance 0.151 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n12 "
set_resistance 0.041 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[4][13] "
set_resistance 0.034 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[3][13] "
set_resistance 0.039 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[3][21] "
set_resistance 0.034 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[2][21] "
set_resistance 0.042 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[1][1] "
set_resistance 0.043 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[2][27] "
set_resistance 0.038 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[4][31] "
set_resistance 0.023 "n14726"
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[22][30] "
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[22][29] "
set_resistance 0.029 "n15973"
set_resistance 0.036 "\pipeline/RegFile_DEC_WB/RegBank[22][5] "
set_resistance 0.035 "\pipeline/RegFile_DEC_WB/RegBank[22][24] "
set_resistance 0.030 "\pipeline/RegFile_DEC_WB/RegBank[22][23] "
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[26][11] "
set_resistance 0.039 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[4][29] "
set_resistance 0.053 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[1][19] "
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[26][7] "
set_resistance 0.030 "n16095"
set_resistance 0.051 "\pipeline/RegFile_DEC_WB/RegBank[23][30] "
set_resistance 0.041 "\pipeline/RegFile_DEC_WB/RegBank[23][29] "
set_resistance 0.024 "n15974"
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[23][24] "
set_resistance 0.047 "\pipeline/RegFile_DEC_WB/RegBank[23][23] "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[27][11] "
set_resistance 0.027 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n170 "
set_resistance 0.041 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[1][3] "
set_resistance 0.069 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[2][3] "
set_resistance 0.033 "\pipeline/RegFile_DEC_WB/RegBank[27][7] "
set_resistance 0.037 "n15175"
set_resistance 0.027 "\pipeline/stageE/EXE_ALU/alu_shift/N30 "
set_resistance 0.073 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n38 "
set_resistance 0.059 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[1][7] "
set_resistance 0.044 "n16094"
set_resistance 0.084 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n4 "
set_resistance 0.034 "n14725"
set_resistance 0.051 "\pipeline/RegFile_DEC_WB/RegBank[23][6] "
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[21][0] "
set_resistance 0.079 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n80 "
set_resistance 0.023 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n143 "
set_resistance 0.030 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[3][29] "
set_resistance 0.042 "\pipeline/RegFile_DEC_WB/RegBank[23][7] "
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[21][5] "
set_resistance 0.040 "\pipeline/RegFile_DEC_WB/RegBank[23][25] "
set_resistance 0.039 "\pipeline/RegFile_DEC_WB/RegBank[23][26] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[21][26] "
set_resistance 0.038 "\pipeline/RegFile_DEC_WB/RegBank[21][11] "
set_resistance 0.035 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n158 "
set_resistance 0.032 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n23 "
set_resistance 0.044 "\pipeline/stageE/EXE_ALU/alu_shift/N110 "
set_resistance 0.025 "\pipeline/stageE/EXE_ALU/alu_shift/N166 "
set_resistance 0.021 "\pipeline/stageE/EXE_ALU/alu_shift/N154 "
set_resistance 0.022 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n144 "
set_resistance 0.023 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n135 "
set_resistance 0.049 "n15359"
set_resistance 0.039 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[3][9] "
set_resistance 0.036 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[3][17] "
set_resistance 0.028 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[3][25] "
set_resistance 0.052 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[2][25] "
set_resistance 0.046 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[1][5] "
set_resistance 0.039 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[2][23] "
set_resistance 0.046 "\pipeline/RegFile_DEC_WB/RegBank[22][7] "
set_resistance 0.045 "\pipeline/RegFile_DEC_WB/RegBank[22][6] "
set_resistance 0.030 "\pipeline/RegFile_DEC_WB/RegBank[20][0] "
set_resistance 0.043 "\pipeline/RegFile_DEC_WB/RegBank[20][26] "
set_resistance 0.032 "\pipeline/RegFile_DEC_WB/RegBank[20][11] "
set_resistance 0.033 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n22 "
set_resistance 0.045 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[2][21] "
set_resistance 0.034 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n136 "
set_resistance 0.053 "n15358"
set_resistance 0.059 "\pipeline/stageE/EXE_ALU/alu_shift/N134 "
set_resistance 0.074 "n15548"
set_resistance 0.035 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[4][25] "
set_resistance 0.092 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[2][7] "
set_resistance 0.052 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[2][19] "
set_resistance 0.068 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[4][15] "
set_resistance 0.029 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n113 "
set_resistance 0.069 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[2][29] "
set_resistance 0.038 "\pipeline/stageE/EXE_ALU/alu_shift/N112 "
set_resistance 0.049 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[2][13] "
set_resistance 0.071 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[2][15] "
set_resistance 0.032 "n15975"
set_resistance 0.054 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[2][11] "
set_resistance 0.045 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[2][29] "
set_resistance 0.035 "\pipeline/stageE/EXE_ALU/alu_shift/N62 "
set_resistance 0.052 "\pipeline/RegFile_DEC_WB/RegBank[20][7] "
set_resistance 0.043 "\pipeline/stageE/EXE_ALU/alu_shift/N120 "
set_resistance 0.037 "\pipeline/stageE/EXE_ALU/alu_shift/N138 "
set_resistance 0.021 "\pipeline/stageE/EXE_ALU/alu_shift/N162 "
set_resistance 0.022 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n73 "
set_resistance 0.023 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n162 "
set_resistance 0.023 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n161 "
set_resistance 0.035 "\pipeline/stageE/EXE_ALU/alu_shift/N227 "
set_resistance 0.023 "n15230"
set_resistance 0.046 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[3][7] "
set_resistance 0.042 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[3][15] "
set_resistance 0.021 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[3][31] "
set_resistance 0.033 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[4][29] "
set_resistance 0.045 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[2][1] "
set_resistance 0.033 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[2][17] "
set_resistance 0.047 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[3][15] "
set_resistance 0.045 "\pipeline/RegFile_DEC_WB/RegBank[20][29] "
set_resistance 0.030 "\pipeline/RegFile_DEC_WB/RegBank[20][23] "
set_resistance 0.032 "\pipeline/RegFile_DEC_WB/RegBank[20][25] "
set_resistance 0.065 "\pipeline/stageE/EXE_ALU/alu_shift/N130 "
set_resistance 0.025 "\pipeline/stageE/EXE_ALU/alu_shift/N259 "
set_resistance 0.067 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[2][3] "
set_resistance 0.051 "\pipeline/RegFile_DEC_WB/RegBank[21][30] "
set_resistance 0.031 "\pipeline/RegFile_DEC_WB/RegBank[21][29] "
set_resistance 0.043 "\pipeline/RegFile_DEC_WB/RegBank[21][24] "
set_resistance 0.034 "\pipeline/RegFile_DEC_WB/RegBank[21][23] "
set_resistance 0.037 "\pipeline/RegFile_DEC_WB/RegBank[21][25] "
set_resistance 0.097 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n31 "
set_resistance 0.103 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n76 "
set_resistance 0.047 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n55 "
set_resistance 0.055 "\pipeline/RegFile_DEC_WB/RegBank[20][5] "
set_resistance 0.107 "n15517"
set_resistance 0.042 "n15518"
set_resistance 0.053 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[2][27] "
set_resistance 0.065 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[3][27] "
set_resistance 0.142 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n90 "
set_resistance 0.038 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[3][13] "
set_resistance 0.047 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[4][23] "
set_resistance 0.071 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n6 "
set_resistance 0.050 "\pipeline/RegFile_DEC_WB/RegBank[20][30] "
set_resistance 0.044 "\pipeline/RegFile_DEC_WB/RegBank[22][25] "
set_resistance 0.133 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n19 "
set_resistance 0.028 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n20 "
set_resistance 0.084 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n54 "
set_resistance 0.065 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[2][25] "
set_resistance 0.034 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[3][19] "
set_resistance 0.036 "\pipeline/stageE/EXE_ALU/alu_shift/N229 "
set_resistance 0.038 "n15198"
set_resistance 0.064 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[2][9] "
set_resistance 0.024 "\pipeline/stageE/EXE_ALU/alu_shift/N160 "
set_resistance 0.094 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n69 "
set_resistance 0.025 "n15455"
set_resistance 0.026 "\pipeline/stageE/EXE_ALU/alu_shift/N261 "
set_resistance 0.036 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[4][27] "
set_resistance 0.051 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[2][23] "
set_resistance 0.037 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[4][13] "
set_resistance 0.036 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[3][5] "
set_resistance 0.037 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[2][5] "
set_resistance 0.053 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[2][5] "
set_resistance 0.051 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[2][13] "
set_resistance 0.035 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[4][27] "
set_resistance 0.047 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[4][7] "
set_resistance 0.045 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[4][11] "
set_resistance 0.093 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n75 "
set_resistance 0.072 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[3][21] "
set_resistance 0.053 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[3][3] "
set_resistance 0.035 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n40 "
set_resistance 0.066 "\pipeline/stageE/EXE_ALU/alu_shift/N251 "
set_resistance 0.041 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[3][25] "
set_resistance 0.114 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[3][21] "
set_resistance 0.050 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[3][1] "
set_resistance 0.078 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[3][29] "
set_resistance 0.052 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[3][9] "
set_resistance 0.108 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n3 "
set_resistance 0.044 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n97 "
set_resistance 0.046 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[3][3] "
set_resistance 0.057 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[3][23] "
set_resistance 0.026 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n96 "
set_resistance 0.021 "\pipeline/stageE/EXE_ALU/alu_shift/N158 "
set_resistance 0.024 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n131 "
set_resistance 0.154 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n112 "
set_resistance 0.025 "n14979"
set_resistance 0.022 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[4][1] "
set_resistance 0.031 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[3][27] "
set_resistance 0.039 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[3][17] "
set_resistance 0.063 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[3][1] "
set_resistance 0.046 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[3][9] "
set_resistance 0.037 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[4][11] "
set_resistance 0.041 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[4][11] "
set_resistance 0.052 "\pipeline/RegFile_DEC_WB/RegBank[20][6] "
set_resistance 0.038 "\pipeline/stageE/EXE_ALU/alu_shift/N148 "
set_resistance 0.026 "\pipeline/stageE/EXE_ALU/alu_shift/N209 "
set_resistance 0.026 "\pipeline/stageE/EXE_ALU/alu_shift/N203 "
set_resistance 0.035 "\pipeline/stageE/EXE_ALU/alu_shift/N32 "
set_resistance 0.047 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[4][9] "
set_resistance 0.028 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n98 "
set_resistance 0.023 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n89 "
set_resistance 0.062 "n15173"
set_resistance 0.065 "n15290"
set_resistance 0.045 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[3][11] "
set_resistance 0.038 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[4][25] "
set_resistance 0.197 "n15454"
set_resistance 0.046 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[3][25] "
set_resistance 0.048 "\pipeline/stageE/EXE_ALU/alu_shift/N241 "
set_resistance 0.333 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n1 "
set_resistance 0.037 "\pipeline/stageE/EXE_ALU/alu_shift/N205 "
set_resistance 0.065 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[4][5] "
set_resistance 0.029 "\pipeline/stageE/EXE_ALU/alu_shift/N207 "
set_resistance 0.034 "\pipeline/stageE/EXE_ALU/alu_shift/C88/n3 "
set_resistance 0.039 "\pipeline/stageE/EXE_ALU/alu_shift/N34 "
set_resistance 0.024 "\pipeline/stageE/EXE_ALU/alu_shift/N156 "
set_resistance 0.057 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n10 "
set_resistance 0.033 "\pipeline/stageE/EXE_ALU/alu_shift/N239 "
set_resistance 0.022 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[4][7] "
set_resistance 0.064 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[4][21] "
set_resistance 0.079 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[3][13] "
set_resistance 0.044 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[4][1] "
set_resistance 0.064 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[3][27] "
set_resistance 0.074 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[3][3] "
set_resistance 0.040 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[4][27] "
set_resistance 0.221 "n15197"
set_resistance 0.068 "\pipeline/stageE/EXE_ALU/alu_shift/N257 "
set_resistance 0.033 "n15327"
set_resistance 0.052 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[4][13] "
set_resistance 0.041 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[4][17] "
set_resistance 0.032 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n125 "
set_resistance 0.075 "\pipeline/stageE/EXE_ALU/alu_shift/N253 "
set_resistance 0.073 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[3][5] "
set_resistance 0.061 "n15578"
set_resistance 0.061 "\pipeline/stageE/EXE_ALU/alu_shift/N255 "
set_resistance 0.055 "\pipeline/stageE/EXE_ALU/alu_shift/C88/n7 "
set_resistance 0.060 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[4][5] "
set_resistance 0.045 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[4][1] "
set_resistance 0.050 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[4][19] "
set_resistance 0.033 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[4][3] "
set_resistance 0.045 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n89 "
set_resistance 0.039 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n69 "
set_resistance 0.050 "n15326"
set_resistance 0.022 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[4][5] "
set_resistance 0.023 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[4][3] "
set_resistance 0.032 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[4][19] "
set_resistance 0.059 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[4][21] "
set_resistance 0.047 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[4][29] "
set_resistance 0.044 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[4][17] "
set_resistance 0.034 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[4][3] "
set_resistance 0.025 "\pipeline/stageE/EXE_ALU/alu_shift/N26 "
set_resistance 0.039 "\pipeline/stageE/EXE_ALU/alu_shift/N223 "
set_resistance 0.030 "\pipeline/stageE/EXE_ALU/alu_shift/C88/n5 "
set_resistance 0.044 "\pipeline/stageE/EXE_ALU/alu_shift/N24 "
set_resistance 0.037 "\pipeline/stageE/EXE_ALU/alu_shift/N10 "
set_resistance 0.039 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[4][19] "
set_resistance 0.030 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n126 "
set_resistance 0.089 "n15289"
set_resistance 0.103 "\pipeline/stageE/EXE_ALU/alu_shift/N116 "
set_resistance 0.134 "n14977"
set_resistance 0.071 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n39 "
set_resistance 0.061 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n27 "
set_resistance 0.075 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n61 "
set_resistance 0.158 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n80 "
set_resistance 0.057 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n71 "
set_resistance 0.077 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n41 "
set_resistance 0.120 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n84 "
set_resistance 0.220 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n73 "
set_resistance 0.062 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n21 "
set_resistance 0.045 "\pipeline/stageE/EXE_ALU/alu_shift/N143 "
set_resistance 0.051 "\pipeline/stageE/EXE_ALU/alu_shift/N115 "
set_resistance 0.063 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n37 "
set_resistance 0.040 "\DataMem/Mem[5][28] "
set_resistance 0.044 "\pipeline/stageE/EXE_ALU/alu_shift/N135 "
set_resistance 0.059 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n59 "
set_resistance 0.060 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n70 "
set_resistance 0.076 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n15 "
set_resistance 0.097 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n6 "
set_resistance 0.059 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n70 "
set_resistance 0.066 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n115 "
set_resistance 0.071 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n110 "
set_resistance 0.227 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n8 "
set_resistance 0.038 "\pipeline/stageE/EXE_ALU/alu_shift/N151 "
set_resistance 0.103 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n13 "
set_resistance 0.303 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n10 "
set_resistance 0.043 "\pipeline/stageE/EXE_ALU/alu_shift/N139 "
set_resistance 0.113 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n59 "
set_resistance 0.043 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n16 "
set_resistance 0.138 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n43 "
set_resistance 0.063 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n13 "
set_resistance 0.042 "\pipeline/stageE/EXE_ALU/alu_shift/N113 "
set_resistance 0.336 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n12 "
set_resistance 0.122 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n25 "
set_resistance 0.076 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n20 "
set_resistance 0.286 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n5 "
set_resistance 0.038 "\DataMem/Mem[2][1] "
set_resistance 0.097 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n31 "
set_resistance 0.328 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n60 "
set_resistance 0.047 "\pipeline/stageE/EXE_ALU/alu_shift/N165 "
set_resistance 0.068 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n68 "
set_resistance 0.045 "n16971"
set_resistance 0.096 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n33 "
set_resistance 0.043 "\pipeline/stageE/EXE_ALU/alu_shift/N149 "
set_resistance 0.324 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n56 "
set_resistance 0.069 "n16874"
set_resistance 0.069 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n32 "
set_resistance 0.416 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n72 "
set_resistance 0.272 "n16823"
set_resistance 0.354 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n58 "
set_resistance 0.730 "n16591"
set_resistance 0.327 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n53 "
set_resistance 0.060 "n16846"
set_resistance 0.110 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n58 "
set_resistance 0.040 "\DataMem/Mem[4][30] "
set_resistance 0.114 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n11 "
set_resistance 0.248 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n51 "
set_resistance 0.256 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n23 "
set_resistance 0.045 "n16871"
set_resistance 0.316 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n57 "
set_resistance 0.074 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n2 "
set_resistance 0.799 "n13076"
set_resistance 0.511 "n17530"
set_resistance 0.766 "n13079"
set_resistance 0.236 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n167 "
set_resistance 0.387 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n52 "
set_resistance 0.274 "FE_OFN145_n16981"
set_resistance 0.105 "n15561"
set_resistance 0.361 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n51 "
set_resistance 0.898 "n16594"
set_resistance 0.420 "n16824"
set_resistance 0.332 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n2 "
set_resistance 0.107 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n18 "
set_resistance 0.074 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n30 "
set_resistance 0.240 "FE_OFN163_n17000"
set_resistance 0.306 "n17003"
set_resistance 0.331 "FE_OFN155_n16992"
set_resistance 0.778 "n16590"
set_resistance 0.923 "n13067"
set_resistance 0.046 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n81 "
set_resistance 0.089 "\pipeline/stageE/EXE_ALU/alu_shift/N108 "
set_resistance 0.070 "n16915"
set_resistance 0.047 "n16881"
set_resistance 0.402 "n17659"
set_resistance 0.830 "FE_OFN111_n17652"
set_resistance 0.183 "FE_OFN151_n16987"
set_resistance 0.133 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n67 "
set_resistance 0.052 "n16876"
set_resistance 0.328 "n16820"
set_resistance 0.965 "FE_OFN100_n16819"
set_resistance 0.257 "FE_OFN150_n16986"
set_resistance 0.067 "n16886"
set_resistance 0.246 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n78 "
set_resistance 0.322 "FE_OFN154_n16991"
set_resistance 0.127 "\pipeline/stageE/EXE_ALU/alu_shift/N106 "
set_resistance 0.933 "n16596"
set_resistance 1.024 "n13061"
set_resistance 1.009 "FE_OFN98_n16817"
set_resistance 0.960 "n16597"
set_resistance 0.974 "FE_OFN99_n16818"
set_resistance 0.240 "FE_OFN158_n16995"
set_resistance 0.120 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n74 "
set_resistance 0.124 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n7 "
set_resistance 0.987 "n13058"
set_resistance 0.927 "n16593"
set_resistance 0.097 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n22 "
set_resistance 0.990 "n16822"
set_resistance 0.507 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n44 "
set_resistance 0.117 "\pipeline/stageE/EXE_ALU/alu_shift/N128 "
set_resistance 0.904 "n13070"
set_resistance 0.056 "n15566"
set_resistance 0.848 "n13073"
set_resistance 1.054 "n16595"
set_resistance 0.092 "data_from_dram[4]"
set_resistance 0.114 "n16970"
set_resistance 0.268 "FE_OFN144_n16980"
set_resistance 0.136 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n93 "
set_resistance 0.345 "n16993"
set_resistance 0.371 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n46 "
set_resistance 0.233 "FE_OFN168_n17007"
set_resistance 0.093 "n16935"
set_resistance 0.368 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n48 "
set_resistance 0.065 "\DataMem/N2256 "
set_resistance 0.247 "n17100"
set_resistance 0.068 "n15480"
set_resistance 0.078 "n15557"
set_resistance 0.056 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n127 "
set_resistance 0.124 "\pipeline/immediate_to_exe [6]"
set_resistance 0.086 "data_from_dram[2]"
set_resistance 0.101 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n68 "
set_resistance 0.124 "data_from_dram[1]"
set_resistance 0.558 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n23 "
set_resistance 0.392 "n17102"
set_resistance 1.306 "FE_OFN118_n13055"
set_resistance 0.100 "n15538"
set_resistance 0.078 "n15537"
set_resistance 0.268 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n56 "
set_resistance 0.080 "\pipeline/EXMEM_stage/N24 "
set_resistance 0.048 "n15531"
set_resistance 0.072 "n15489"
set_resistance 0.076 "data_from_dram[3]"
set_resistance 0.096 "n15491"
set_resistance 0.163 "n15547"
set_resistance 0.126 "data_from_dram[15]"
set_resistance 0.116 "data_from_dram[13]"
set_resistance 0.125 "n15492"
set_resistance 0.080 "n15034"
set_resistance 0.058 "n15559"
set_resistance 0.112 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n42 "
set_resistance 0.162 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n67 "
set_resistance 0.089 "data_from_dram[19]"
set_resistance 0.096 "data_from_dram[17]"
set_resistance 0.054 "\pipeline/EXMEM_stage/N16 "
set_resistance 0.156 "n15474"
set_resistance 0.422 "n17087"
set_resistance 0.066 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n136 "
set_resistance 0.039 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n122 "
set_resistance 0.077 "\pipeline/nextPC_IFID_DEC[1] "
set_resistance 0.191 "\pipeline/stageD/offset_to_jump_temp [7]"
set_resistance 0.125 "data_from_dram[22]"
set_resistance 0.114 "data_from_dram[31]"
set_resistance 0.138 "n15553"
set_resistance 0.061 "n15552"
set_resistance 0.088 "n15549"
set_resistance 0.140 "n13844"
set_resistance 0.052 "\pipeline/EXMEM_stage/N17 "
set_resistance 0.044 "n15483"
set_resistance 0.102 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n92 "
set_resistance 0.140 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n74 "
set_resistance 0.060 "n17437"
set_resistance 0.056 "n15465"
set_resistance 0.051 "n15467"
set_resistance 0.198 "n17738"
set_resistance 0.095 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n84 "
set_resistance 0.063 "n15303"
set_resistance 0.125 "n15330"
set_resistance 0.107 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n91 "
set_resistance 0.081 "\pipeline/immediate_to_exe [9]"
set_resistance 0.415 "n17118"
set_resistance 0.099 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n109 "
set_resistance 0.075 "\pipeline/immediate_to_exe [1]"
set_resistance 0.080 "\pipeline/IDEX_Stage/N110 "
set_resistance 0.321 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n15 "
set_resistance 0.114 "\pipeline/IDEX_Stage/N111 "
set_resistance 0.043 "\pipeline/EXMEM_stage/N14 "
set_resistance 0.076 "n15037"
set_resistance 0.056 "n15305"
set_resistance 0.183 "n15486"
set_resistance 0.094 "n17446"
set_resistance 0.102 "\pipeline/immediate_to_exe [3]"
set_resistance 0.065 "\pipeline/EXMEM_stage/N26 "
set_resistance 0.094 "n15498"
set_resistance 0.299 "n17079"
set_resistance 0.041 "n15570"
set_resistance 0.698 "FE_OFN172_pipeline_stageE_EXE_ALU_alu_shift_C86_n27"
set_resistance 0.092 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n97 "
set_resistance 0.230 "\pipeline/stageD/offset_to_jump_temp [5]"
set_resistance 0.152 "data_from_dram[20]"
set_resistance 0.068 "\pipeline/immediate_to_exe [8]"
set_resistance 0.048 "n15354"
set_resistance 0.142 "n17350"
set_resistance 0.129 "\pipeline/immediate_to_exe [7]"
set_resistance 0.131 "n15362"
set_resistance 0.178 "n15357"
set_resistance 0.136 "\pipeline/stageD/offset_to_jump_temp [2]"
set_resistance 0.125 "\pipeline/stageD/offset_to_jump_temp [8]"
set_resistance 0.272 "\pipeline/Alu_Out_Addr_to_mem[19] "
set_resistance 0.050 "n15339"
set_resistance 0.193 "\pipeline/stageD/offset_to_jump_temp [3]"
set_resistance 0.120 "n17470"
set_resistance 0.059 "\pipeline/EXMEM_stage/N23 "
set_resistance 0.062 "n15471"
set_resistance 0.229 "n17406"
set_resistance 0.178 "net175543"
set_resistance 0.134 "n15512"
set_resistance 0.098 "n15534"
set_resistance 0.114 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n63 "
set_resistance 0.265 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n70 "
set_resistance 0.159 "\pipeline/stageD/offset_to_jump_temp [1]"
set_resistance 0.187 "n17412"
set_resistance 0.179 "\pipeline/Alu_Out_Addr_to_mem[2] "
set_resistance 0.045 "n15370"
set_resistance 0.294 "n17093"
set_resistance 0.117 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n57 "
set_resistance 0.098 "n14067"
set_resistance 0.157 "n17361"
set_resistance 0.077 "\pipeline/EXMEM_stage/N28 "
set_resistance 0.063 "n17067"
set_resistance 0.108 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n82 "
set_resistance 0.213 "n17404"
set_resistance 0.128 "n17455"
set_resistance 0.130 "\pipeline/nextPC_IFID_DEC[0] "
set_resistance 0.100 "n15363"
set_resistance 0.109 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n20 "
set_resistance 0.099 "n14006"
set_resistance 0.196 "n17428"
set_resistance 0.129 "n17457"
set_resistance 0.333 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n19 "
set_resistance 0.357 "n17094"
set_resistance 0.078 "n17044"
set_resistance 0.147 "n15372"
set_resistance 0.081 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n77 "
set_resistance 0.195 "\pipeline/stageD/offset_to_jump_temp [9]"
set_resistance 0.183 "\pipeline/stageE/input1_to_ALU [16]"
set_resistance 0.094 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n7 "
set_resistance 0.061 "n14082"
set_resistance 0.190 "n15411"
set_resistance 0.106 "n15562"
set_resistance 0.314 "FE_OFN149_n16985"
set_resistance 0.105 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n48 "
set_resistance 0.108 "n15256"
set_resistance 0.216 "\pipeline/cu_pipeline/N89 "
set_resistance 0.143 "\pipeline/stageD/offset_to_jump_temp [4]"
set_resistance 0.358 "n17677"
set_resistance 0.084 "n13809"
set_resistance 0.079 "n15337"
set_resistance 0.288 "n17086"
set_resistance 0.192 "n17076"
set_resistance 0.089 "n14075"
set_resistance 0.058 "n15404"
set_resistance 0.100 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n61 "
set_resistance 0.058 "\pipeline/stageD/evaluate_jump_target/N34 "
set_resistance 0.128 "n15279"
set_resistance 0.176 "n17103"
set_resistance 0.086 "\pipeline/stageE/input1_to_ALU [3]"
set_resistance 0.099 "n15375"
set_resistance 0.105 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n36 "
set_resistance 0.161 "n17007"
set_resistance 0.286 "n17004"
set_resistance 0.074 "n15270"
set_resistance 0.194 "n15422"
set_resistance 0.079 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n9 "
set_resistance 0.138 "n17405"
set_resistance 0.075 "\pipeline/EXMEM_stage/N22 "
set_resistance 0.127 "n15470"
set_resistance 0.136 "\pipeline/data_to_RF_from_WB[7] "
set_resistance 0.054 "n15418"
set_resistance 0.100 "n15308"
set_resistance 0.384 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n53 "
set_resistance 0.162 "\pipeline/stageE/input1_to_ALU [22]"
set_resistance 0.096 "n14013"
set_resistance 0.081 "n13847"
set_resistance 0.096 "\pipeline/stageF/PC_plus4/N9 "
set_resistance 0.046 "n15767"
set_resistance 0.086 "n15488"
set_resistance 0.239 "\pipeline/Alu_Out_Addr_to_mem[17] "
set_resistance 0.360 "n17742"
set_resistance 0.391 "n14961"
set_resistance 0.094 "n15791"
set_resistance 0.164 "\pipeline/Alu_Out_Addr_to_mem[6] "
set_resistance 0.053 "\pipeline/EXMEM_stage/N30 "
set_resistance 0.305 "\pipeline/EXE_controls_in_EXEcute [2]"
set_resistance 0.350 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n4 "
set_resistance 0.534 "n14967"
set_resistance 0.268 "n14962"
set_resistance 0.039 "\pipeline/EXE_controls_in_IDEX[5] "
set_resistance 0.083 "n15826"
set_resistance 0.105 "n15806"
set_resistance 0.146 "\pipeline/Alu_Out_Addr_to_mem[9] "
set_resistance 0.141 "n14978"
set_resistance 0.093 "n16557"
set_resistance 0.064 "n15001"
set_resistance 0.497 "\pipeline/stageE/EXE_ALU/add_alu/sCout[0] "
set_resistance 0.428 "n14134"
set_resistance 0.265 "\pipeline/Alu_Out_Addr_to_mem[21] "
set_resistance 0.176 "\pipeline/EXE_controls_in_EXEcute [5]"
set_resistance 0.042 "n15222"
set_resistance 0.052 "n17628"
set_resistance 0.123 "n17001"
set_resistance 0.077 "n16550"
set_resistance 0.157 "\pipeline/Alu_Out_Addr_to_mem[8] "
set_resistance 0.072 "n15020"
set_resistance 0.070 "n15131"
set_resistance 0.312 "n17360"
set_resistance 0.091 "\pipeline/WB_controls_in_MEMWB[0] "
set_resistance 0.250 "\pipeline/Alu_Out_Addr_to_mem[3] "
set_resistance 0.151 "n16634"
set_resistance 0.302 "n17681"
set_resistance 0.118 "n15228"
set_resistance 0.086 "n14000"
set_resistance 0.620 "FE_OFN115_n17739"
set_resistance 0.038 "n14008"
set_resistance 0.173 "\pipeline/Alu_Out_Addr_to_mem[5] "
set_resistance 0.059 "\pipeline/EXMEM_stage/N32 "
set_resistance 0.066 "n14011"
set_resistance 0.096 "n17034"
set_resistance 0.103 "\pipeline/data_to_RF_from_WB[0] "
set_resistance 0.242 "\pipeline/Alu_Out_Addr_to_mem[10] "
set_resistance 0.761 "n14135"
set_resistance 0.060 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[4][21] "
set_resistance 0.096 "n17008"
set_resistance 0.179 "\pipeline/Alu_Out_Addr_to_mem[14] "
set_resistance 0.050 "n15125"
set_resistance 0.461 "n14993"
set_resistance 0.082 "n17400"
set_resistance 0.117 "\pipeline/data_to_RF_from_WB[8] "
set_resistance 0.063 "n15156"
set_resistance 0.375 "n17419"
set_resistance 0.079 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[3][5] "
set_resistance 0.224 "\pipeline/inst_IFID_DEC[29] "
set_resistance 0.072 "n15771"
set_resistance 0.048 "n15239"
set_resistance 0.086 "n15776"
set_resistance 0.067 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[3][4] "
set_resistance 0.062 "\pipeline/EXMEM_stage/N31 "
set_resistance 0.131 "n15246"
set_resistance 0.087 "\pipeline/stageD/target_Jump_temp [0]"
set_resistance 0.212 "n15449"
set_resistance 0.116 "\pipeline/data_to_RF_from_WB[1] "
set_resistance 0.059 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[2][7] "
set_resistance 0.051 "n16684"
set_resistance 0.084 "n17320"
set_resistance 0.056 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[3][12] "
set_resistance 0.195 "n15174"
set_resistance 0.039 "n17533"
set_resistance 0.082 "n13997"
set_resistance 0.229 "\pipeline/EXE_controls_in_IDEX[8] "
set_resistance 0.072 "\pipeline/data_to_RF_from_WB[4] "
set_resistance 0.042 "n15209"
set_resistance 0.067 "n15212"
set_resistance 1.006 "n17074"
set_resistance 0.104 "n13993"
set_resistance 0.105 "\pipeline/data_to_RF_from_WB[10] "
set_resistance 0.067 "n17570"
set_resistance 0.122 "n15182"
set_resistance 0.119 "n15340"
set_resistance 0.094 "n14059"
set_resistance 0.056 "\pipeline/EXMEM_stage/N35 "
set_resistance 0.067 "n15138"
set_resistance 0.116 "n15133"
set_resistance 0.086 "n15009"
set_resistance 0.059 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[2][6] "
set_resistance 0.051 "\pipeline/EXMEM_stage/N36 "
set_resistance 0.049 "\pipeline/EXMEM_stage/N33 "
set_resistance 0.075 "n15199"
set_resistance 0.081 "n17362"
set_resistance 0.076 "n16981"
set_resistance 0.133 "n15216"
set_resistance 0.138 "\pipeline/stageE/input1_to_ALU [13]"
set_resistance 0.130 "FE_OFN68_n15123"
set_resistance 0.057 "n13827"
set_resistance 0.047 "\pipeline/EXMEM_stage/N34 "
set_resistance 0.060 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[2][15] "
set_resistance 0.217 "\pipeline/Alu_Out_Addr_to_mem[15] "
set_resistance 0.063 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[4][31] "
set_resistance 0.293 "n16607"
set_resistance 0.103 "n17307"
set_resistance 0.164 "\pipeline/Alu_Out_Addr_to_mem[29] "
set_resistance 0.089 "n15195"
set_resistance 0.094 "n17311"
set_resistance 0.086 "\pipeline/IDEX_Stage/N93 "
set_resistance 0.179 "n15376"
set_resistance 0.052 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[2][19] "
set_resistance 0.057 "n15866"
set_resistance 0.066 "n15205"
set_resistance 0.171 "\pipeline/inst_IFID_DEC[27] "
set_resistance 0.130 "\pipeline/data_to_RF_from_WB[18] "
set_resistance 0.160 "\pipeline/stageF/PC_plus4/add_26/carry[11] "
set_resistance 0.132 "\pipeline/data_to_RF_from_WB[21] "
set_resistance 0.085 "n16773"
set_resistance 0.078 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[1][21] "
set_resistance 0.075 "n13872"
set_resistance 0.068 "\pipeline/stageE/input1_to_ALU [11]"
set_resistance 0.074 "n15845"
set_resistance 0.085 "n15848"
set_resistance 0.128 "\pipeline/data_to_RF_from_WB[22] "
set_resistance 0.069 "n17309"
set_resistance 0.076 "n17427"
set_resistance 0.071 "n16749"
set_resistance 0.201 "\pipeline/Alu_Out_Addr_to_mem[18] "
set_resistance 0.081 "\pipeline/stageE/input1_to_ALU [12]"
set_resistance 0.057 "n16775"
set_resistance 0.504 "\pipeline/Forward_sw1_mux "
set_resistance 0.448 "n17380"
set_resistance 0.368 "FE_OFN0_pipeline_Forward_sw1_mux"
set_resistance 0.213 "n17347"
set_resistance 0.116 "n14127"
set_resistance 0.147 "\pipeline/data_to_RF_from_WB[20] "
set_resistance 0.076 "n16996"
set_resistance 0.143 "\pipeline/Alu_Out_Addr_to_mem[12] "
set_resistance 0.460 "n17743"
set_resistance 0.071 "n17325"
set_resistance 0.148 "\pipeline/data_to_RF_from_WB[19] "
set_resistance 0.054 "n16763"
set_resistance 0.242 "n17313"
set_resistance 0.119 "n15772"
set_resistance 0.091 "n16747"
set_resistance 0.125 "\pipeline/data_to_RF_from_WB[23] "
set_resistance 0.070 "n16752"
set_resistance 0.078 "\pipeline/stageE/EXE_ALU/alu_shift/C88/ML_int[1][25] "
set_resistance 0.170 "n15123"
set_resistance 0.051 "\pipeline/immediate_to_exe [15]"
set_resistance 0.067 "n13796"
set_resistance 0.135 "n17409"
set_resistance 0.055 "n13942"
set_resistance 0.093 "\pipeline/data_to_RF_from_WB[11] "
set_resistance 0.052 "\pipeline/EXMEM_stage/N50 "
set_resistance 0.607 "FE_OFN113_n17669"
set_resistance 0.201 "\pipeline/Alu_Out_Addr_to_mem[30] "
set_resistance 0.204 "n14982"
set_resistance 0.074 "n13948"
set_resistance 0.068 "n13871"
set_resistance 0.085 "n15888"
set_resistance 0.060 "n16761"
set_resistance 0.903 "n17296"
set_resistance 0.065 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[1][9] "
set_resistance 0.060 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[3][29] "
set_resistance 0.109 "\pipeline/data_to_RF_from_WB[16] "
set_resistance 0.085 "\pipeline/data_to_RF_from_WB[13] "
set_resistance 0.138 "\pipeline/Alu_Out_Addr_to_mem[26] "
set_resistance 0.061 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[3][2] "
set_resistance 0.754 "n12649"
set_resistance 0.062 "n13950"
set_resistance 0.101 "\pipeline/data_to_RF_from_WB[15] "
set_resistance 0.250 "n15605"
set_resistance 0.053 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[4][9] "
set_resistance 0.089 "n16619"
set_resistance 0.179 "n17387"
set_resistance 0.951 "FE_OFN97_n16619"
set_resistance 0.184 "n15828"
set_resistance 0.058 "n13946"
set_resistance 0.235 "n15427"
set_resistance 0.063 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[4][25] "
set_resistance 0.185 "FE_OFN62_n14937"
set_resistance 0.066 "n15890"
set_resistance 0.073 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[1][11] "
set_resistance 0.043 "\pipeline/stageE/EXE_ALU/alu_shift/N13 "
set_resistance 0.102 "n13951"
set_resistance 0.077 "n15736"
set_resistance 0.069 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[1][31] "
set_resistance 0.706 "n17330"
set_resistance 0.039 "\pipeline/stageE/EXE_ALU/alu_shift/N21 "
set_resistance 0.402 "n14168"
set_resistance 0.093 "n17431"
set_resistance 0.061 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[1][13] "
set_resistance 0.038 "\pipeline/IDEX_Stage/N215 "
set_resistance 0.120 "n15064"
set_resistance 0.077 "n14087"
set_resistance 0.125 "n15066"
set_resistance 0.903 "n17701"
set_resistance 0.148 "\pipeline/IDEX_Stage/N143 "
set_resistance 0.087 "\pipeline/EXE_controls_in_EXEcute [7]"
set_resistance 0.063 "\pipeline/stageF/PC_plus4/N37 "
set_resistance 0.046 "n17518"
set_resistance 0.063 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[2][26] "
set_resistance 0.087 "n17430"
set_resistance 0.906 "n17418"
set_resistance 1.284 "FE_OFN101_pipeline_stageE_EXE_ALU_alu_shift_C48_SH_1_"
set_resistance 0.092 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[2][4] "
set_resistance 0.068 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[1][17] "
set_resistance 0.111 "n14113"
set_resistance 0.319 "n17328"
set_resistance 0.144 "\pipeline/stageF/PC_plus4/add_26/carry[23] "
set_resistance 0.916 "n17422"
set_resistance 0.093 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[2][11] "
set_resistance 0.149 "n14117"
set_resistance 0.213 "FE_OFN73_n15830"
set_resistance 0.086 "n15816"
set_resistance 0.114 "\pipeline/IDEX_Stage/N140 "
set_resistance 0.069 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[1][27] "
set_resistance 0.043 "n14120"
set_resistance 0.056 "n14095"
set_resistance 0.039 "n13931"
set_resistance 0.096 "\pipeline/stageF/PC_plus4/add_26/carry[22] "
set_resistance 0.108 "\pipeline/IDEX_Stage/N138 "
set_resistance 0.070 "n17459"
set_resistance 0.141 "n15076"
set_resistance 0.144 "n15072"
set_resistance 0.095 "n17460"
set_resistance 0.067 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[1][21] "
set_resistance 0.113 "\pipeline/stageD/offset_to_jump_temp [15]"
set_resistance 1.240 "FE_OFN174_n17074"
set_resistance 0.058 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[2][25] "
set_resistance 0.055 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[2][17] "
set_resistance 0.066 "\pipeline/IDEX_Stage/N120 "
set_resistance 0.054 "n17435"
set_resistance 0.071 "n15691"
set_resistance 0.082 "\pipeline/stageD/evaluate_jump_target/add_29/n196 "
set_resistance 0.057 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[1][23] "
set_resistance 0.065 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[2][21] "
set_resistance 0.100 "n13954"
set_resistance 0.098 "\pipeline/stageD/evaluate_jump_target/add_29/n182 "
set_resistance 0.230 "\pipeline/stageD/offset_to_jump_temp [23]"
set_resistance 0.152 "n17408"
set_resistance 0.093 "\pipeline/stageD/offset_to_jump_temp [19]"
set_resistance 0.113 "n15078"
set_resistance 0.083 "\pipeline/stageD/offset_to_jump_temp [16]"
set_resistance 0.070 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[3][16] "
set_resistance 0.102 "n17463"
set_resistance 0.092 "n16002"
set_resistance 0.203 "FE_OFN54_n14921"
set_resistance 0.174 "\pipeline/stageD/offset_jump_sign_ext [16]"
set_resistance 0.276 "n13967"
set_resistance 0.093 "\pipeline/stageF/PC_plus4/add_26/carry[15] "
set_resistance 0.656 "n17676"
set_resistance 0.055 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[3][8] "
set_resistance 0.253 "\pipeline/stageD/offset_jump_sign_ext [22]"
set_resistance 0.551 "n17675"
set_resistance 0.076 "\pipeline/nextPC_IFID_DEC[28] "
set_resistance 0.172 "n17329"
set_resistance 0.100 "n15721"
set_resistance 0.092 "n15801"
set_resistance 0.142 "n14889"
set_resistance 0.205 "n13969"
set_resistance 0.998 "FE_OFN71_n15610"
set_resistance 0.049 "n17179"
set_resistance 0.121 "\pipeline/IDEX_Stage/N135 "
set_resistance 0.037 "n15720"
set_resistance 0.052 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[3][24] "
set_resistance 0.083 "\pipeline/stageD/evaluate_jump_target/add_29/n172 "
set_resistance 0.217 "n15390"
set_resistance 0.118 "\pipeline/stageD/offset_to_jump_temp [24]"
set_resistance 0.169 "n15062"
set_resistance 0.958 "FE_OFN72_n15611"
set_resistance 0.171 "FE_OFN37_n14885"
set_resistance 0.070 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[2][16] "
set_resistance 0.081 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[3][11] "
set_resistance 0.066 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[3][7] "
set_resistance 0.223 "\pipeline/stageD/offset_jump_sign_ext [20]"
set_resistance 1.017 "FE_OFN70_n15601"
set_resistance 0.069 "\pipeline/nextPC_IFID_DEC[27] "
set_resistance 0.057 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[4][20] "
set_resistance 0.063 "\pipeline/stageE/EXE_ALU/alu_shift/C10/ML_int[3][31] "
set_resistance 0.182 "FE_OFN50_n14913"
set_resistance 0.117 "n14937"
set_resistance 0.052 "\pipeline/stageF/PC_plus4/N34 "
set_resistance 0.044 "\pipeline/stageE/EXE_ALU/alu_shift/N11 "
set_resistance 0.090 "\pipeline/stageE/EXE_ALU/alu_shift/C8/MR_int[3][19] "
set_resistance 0.798 "FE_OFN142_n14966"
set_resistance 0.228 "n15255"
set_resistance 0.092 "\pipeline/stageD/evaluate_jump_target/add_29/n168 "
set_resistance 0.038 "\pipeline/stageE/EXE_ALU/alu_shift/N19 "
set_resistance 0.241 "n15516"
set_resistance 0.037 "n17214"
set_resistance 0.075 "n16004"
set_resistance 0.087 "n17466"
set_resistance 0.169 "n17166"
set_resistance 0.220 "FE_OFN42_n14897"
set_resistance 0.081 "FE_OFN44_n14901"
set_resistance 0.191 "n17200"
set_resistance 1.789 "FE_OFN175_n17296"
set_resistance 0.065 "n14931"
set_resistance 0.178 "FE_OFN48_n14909"
set_resistance 0.079 "n14711"
set_resistance 0.941 "n17075"
set_resistance 0.070 "\pipeline/Reg2_Addr_to_exe [1]"
set_resistance 0.193 "\pipeline/stageD/offset_jump_sign_ext [19]"
set_resistance 0.216 "n17383"
set_resistance 0.130 "\pipeline/stageD/evaluate_jump_target/add_29/n170 "
set_resistance 8.826 "Clk"
set_resistance 0.807 "FE_OFN141_n14965"
set_resistance 0.176 "\pipeline/stageD/offset_jump_sign_ext [23]"
set_resistance 0.076 "n14251"
set_resistance 0.084 "n16796"
set_resistance 0.285 "\pipeline/stageD/offset_jump_sign_ext [31]"
set_resistance 1.110 "n15646"
set_resistance 0.233 "n17316"
set_resistance 0.045 "n16782"
set_resistance 0.077 "n16101"
set_resistance 0.228 "n17349"
set_resistance 0.097 "n14851"
set_resistance 0.283 "n17407"
set_resistance 0.099 "\pipeline/Reg1_Addr_to_exe [1]"
set_resistance 0.046 "n17567"
set_resistance 0.321 "n16532"
set_resistance 0.173 "n17645"
set_resistance 0.206 "n14129"
set_resistance 0.085 "n14935"
set_resistance 0.040 "n16098"
set_resistance 0.039 "n14724"
set_resistance 0.061 "n15981"
set_resistance 0.060 "n16082"
set_resistance 0.312 "n13118"
set_resistance 0.062 "n14713"
set_resistance 0.069 "n14943"
set_resistance 0.060 "n14253"
set_resistance 0.122 "n16586"
set_resistance 0.143 "n14731"
set_resistance 0.046 "n14727"
set_resistance 0.165 "n17385"
set_resistance 0.292 "\pipeline/stageD/offset_jump_sign_ext [24]"
set_resistance 0.607 "n13187"
set_resistance 0.047 "n15994"
set_resistance 0.135 "n16582"
set_resistance 0.297 "n17315"
set_resistance 0.048 "n14693"
set_resistance 0.047 "n14266"
set_resistance 0.051 "\pipeline/RegFile_DEC_WB/RegBank[20][1] "
set_resistance 0.076 "\pipeline/RegDst_to_WB[0] "
set_resistance 0.053 "\pipeline/RegFile_DEC_WB/RegBank[24][5] "
set_resistance 0.174 "n16589"
set_resistance 0.056 "\pipeline/RegFile_DEC_WB/RegBank[21][7] "
set_resistance 0.072 "\pipeline/RegFile_DEC_WB/RegBank[4][28] "
set_resistance 0.073 "n15943"
set_resistance 0.157 "n17386"
set_resistance 0.093 "n16583"
set_resistance 0.312 "\pipeline/stageD/offset_jump_sign_ext [21]"
set_resistance 0.066 "n14812"
set_resistance 0.098 "n16581"
set_resistance 0.104 "n16576"
set_resistance 0.129 "n16577"
set_resistance 0.104 "n15962"
set_resistance 0.108 "n16578"
set_resistance 0.092 "n13172"
set_resistance 0.041 "n14827"
set_resistance 0.117 "n16579"
set_resistance 0.073 "\pipeline/RegFile_DEC_WB/RegBank[15][5] "
set_resistance 0.067 "\pipeline/RegFile_DEC_WB/RegBank[15][7] "
set_resistance 0.064 "n16083"
set_resistance 0.038 "n16343"
set_resistance 0.057 "n16330"
set_resistance 0.070 "n14813"
set_resistance 0.732 "n13262"
set_resistance 0.055 "\pipeline/RegFile_DEC_WB/RegBank[13][8] "
set_resistance 0.042 "n16089"
set_resistance 0.061 "\pipeline/RegFile_DEC_WB/RegBank[13][30] "
set_resistance 0.666 "n13199"
set_resistance 0.039 "n15988"
set_resistance 0.058 "\pipeline/RegFile_DEC_WB/RegBank[15][27] "
set_resistance 0.064 "\pipeline/RegFile_DEC_WB/RegBank[13][7] "
set_resistance 0.070 "\pipeline/RegFile_DEC_WB/RegBank[13][2] "
set_resistance 0.067 "\pipeline/RegFile_DEC_WB/RegBank[12][7] "
set_resistance 0.058 "\pipeline/RegFile_DEC_WB/RegBank[12][4] "
set_resistance 0.061 "\pipeline/RegFile_DEC_WB/RegBank[12][30] "
set_resistance 0.070 "n14413"
set_resistance 0.078 "n14414"
set_resistance 0.190 "n16534"
set_resistance 0.039 "n16434"
set_resistance 0.070 "\pipeline/RegFile_DEC_WB/RegBank[15][28] "
set_resistance 0.070 "\pipeline/RegFile_DEC_WB/RegBank[11][30] "
set_resistance 0.040 "n16411"
set_resistance 0.045 "n16457"
set_resistance 0.043 "n14746"
set_resistance 0.085 "n14775"
set_resistance 0.061 "\pipeline/RegFile_DEC_WB/RegBank[21][6] "
set_resistance 0.079 "\pipeline/RegFile_DEC_WB/RegBank[2][2] "
set_resistance 0.190 "n16533"
set_resistance 0.053 "\pipeline/RegFile_DEC_WB/RegBank[27][6] "
set_resistance 0.100 "\pipeline/RegFile_DEC_WB/RegBank[8][22] "
set_resistance 0.617 "n13256"
set_resistance 0.070 "\pipeline/RegFile_DEC_WB/RegBank[10][30] "
set_resistance 0.072 "\pipeline/RegFile_DEC_WB/RegBank[14][27] "
set_resistance 0.739 "n13196"
set_resistance 0.046 "n16220"
set_resistance 0.048 "n14420"
set_resistance 0.312 "n16527"
set_resistance 0.060 "\pipeline/RegFile_DEC_WB/RegBank[3][30] "
set_resistance 0.059 "\pipeline/RegFile_DEC_WB/RegBank[11][22] "
set_resistance 0.225 "n16528"
set_resistance 0.044 "n14416"
set_resistance 0.239 "n17345"
set_resistance 0.083 "\pipeline/RegFile_DEC_WB/RegBank[2][22] "
set_resistance 0.308 "n13145"
set_resistance 0.034 "n14318"
set_resistance 0.066 "\pipeline/RegFile_DEC_WB/RegBank[2][7] "
set_resistance 0.767 "n13241"
set_resistance 0.067 "\pipeline/RegFile_DEC_WB/RegBank[5][7] "
set_resistance 0.061 "\pipeline/RegFile_DEC_WB/RegBank[5][1] "
set_resistance 0.296 "n16530"
set_resistance 0.146 "n16405"
set_resistance 0.128 "n16425"
set_resistance 0.053 "\pipeline/RegFile_DEC_WB/RegBank[7][28] "
set_resistance 0.062 "n14500"
set_resistance 0.280 "n14860"
set_resistance 0.528 "n17416"
set_resistance 0.303 "n14863"
set_resistance 0.060 "n14659"
set_resistance 0.201 "n14861"
set_resistance 0.065 "\pipeline/RegFile_DEC_WB/RegBank[5][30] "
set_resistance 0.050 "n14660"
set_resistance 0.043 "n16438"
set_resistance 0.069 "\pipeline/RegFile_DEC_WB/RegBank[1][10] "
set_resistance 0.700 "n13265"
set_resistance 0.063 "n14654"
set_resistance 0.076 "\pipeline/RegFile_DEC_WB/RegBank[14][10] "
set_resistance 0.037 "n16147"
set_resistance 0.049 "n16140"
set_resistance 0.067 "\pipeline/RegFile_DEC_WB/RegBank[2][10] "
set_resistance 0.887 "FE_OFN12_n13157"
set_resistance 0.064 "\pipeline/RegFile_DEC_WB/RegBank[11][18] "
set_resistance 0.048 "n14495"
set_resistance 0.387 "n17338"
set_resistance 0.066 "n14909"
set_resistance 0.072 "n14493"
set_resistance 0.044 "n16299"
set_resistance 0.046 "n14494"
set_resistance 0.069 "\pipeline/RegFile_DEC_WB/RegBank[2][18] "
set_resistance 0.049 "n16292"
set_resistance 0.052 "\pipeline/RegFile_DEC_WB/RegBank[7][16] "
set_resistance 0.513 "n15901"
set_resistance 0.442 "n17339"
set_resistance 0.074 "\pipeline/RegFile_DEC_WB/RegBank[2][24] "
set_resistance 0.910 "FE_OFN140_n13172"
set_resistance 0.582 "n17391"
set_resistance 0.086 "n16291"
set_resistance 0.916 "FE_OFN74_n15903"
set_resistance 0.848 "FE_OFN135_n13154"
set_resistance 0.384 "n14212"
set_resistance 0.040 "n14359"
set_resistance 0.082 "\pipeline/RegFile_DEC_WB/RegBank[14][18] "
set_resistance 0.046 "\pipeline/RegFile_DEC_WB/RegBank[5][26] "
set_resistance 0.073 "n16139"
set_resistance 0.092 "n14335"
set_resistance 0.048 "\pipeline/RegFile_DEC_WB/RegBank[26][24] "
set_resistance 0.048 "n16296"
set_resistance 0.075 "\pipeline/RegFile_DEC_WB/RegBank[5][25] "
set_resistance 0.318 "n13169"
set_resistance 0.067 "\pipeline/RegFile_DEC_WB/RegBank[3][25] "
set_resistance 0.095 "\pipeline/RegFile_DEC_WB/RegBank[14][21] "
set_resistance 0.254 "n17367"
set_resistance 1.136 "FE_OFN13_n14213"
set_resistance 0.860 "FE_OFN138_n13166"
set_resistance 1.123 "FE_OFN75_n15905"
set_resistance 0.069 "\pipeline/RegFile_DEC_WB/RegBank[10][25] "
set_resistance 0.073 "\pipeline/RegFile_DEC_WB/RegBank[2][21] "
set_resistance 0.075 "\pipeline/RegFile_DEC_WB/RegBank[2][20] "
set_resistance 0.046 "n14439"
set_resistance 0.043 "n16476"
set_resistance 0.042 "n14440"
set_resistance 0.049 "n14434"
set_resistance 0.437 "n14216"
set_resistance 0.077 "\pipeline/RegFile_DEC_WB/RegBank[9][20] "
set_resistance 0.052 "n16201"
set_resistance 0.069 "n14479"
set_resistance 0.048 "n16197"
set_resistance 0.069 "\pipeline/RegFile_DEC_WB/RegBank[9][25] "
set_resistance 0.055 "\pipeline/RegFile_DEC_WB/RegBank[15][21] "
set_resistance 0.289 "n13166"
set_resistance 0.838 "FE_OFN7_n13133"
set_resistance 0.073 "\pipeline/RegFile_DEC_WB/RegBank[11][20] "
set_resistance 0.059 "n16501"
set_resistance 0.069 "n16196"
set_resistance 0.073 "\pipeline/RegFile_DEC_WB/RegBank[14][26] "
set_resistance 0.054 "\pipeline/RegFile_DEC_WB/RegBank[16][12] "
set_resistance 0.266 "n15904"
set_resistance 0.057 "n16163"
set_resistance 0.059 "\pipeline/RegFile_DEC_WB/RegBank[10][19] "
set_resistance 0.042 "n16164"
set_resistance 0.064 "\pipeline/RegFile_DEC_WB/RegBank[12][12] "
set_resistance 0.040 "n14602"
set_resistance 0.066 "\pipeline/RegFile_DEC_WB/RegBank[12][25] "
set_resistance 0.080 "\pipeline/RegFile_DEC_WB/RegBank[14][20] "
set_resistance 0.050 "n16159"
set_resistance 0.046 "n16183"
set_resistance 0.075 "n14635"
set_resistance 0.073 "n16182"
set_resistance 0.743 "n13235"
set_resistance 0.062 "n16009"
set_resistance 0.084 "\pipeline/RegFile_DEC_WB/RegBank[12][20] "
set_resistance 0.095 "\pipeline/RegFile_DEC_WB/RegBank[4][21] "
set_resistance 0.323 "n13160"
set_resistance 0.054 "\pipeline/RegFile_DEC_WB/RegBank[17][19] "
set_resistance 0.087 "n16500"
set_resistance 0.080 "\pipeline/RegFile_DEC_WB/RegBank[15][25] "
set_resistance 0.627 "n13226"
set_resistance 0.042 "n14340"
set_resistance 0.074 "\pipeline/RegFile_DEC_WB/RegBank[13][19] "
set_resistance 0.064 "n14474"
set_resistance 0.046 "\pipeline/RegFile_DEC_WB/RegBank[4][17] "
set_resistance 0.071 "n16520"
set_resistance 0.080 "n16044"
set_resistance 0.102 "n16063"
set_resistance 0.043 "n16543"
set_resistance 0.065 "n14460"
set_resistance 0.133 "\pipeline/RegFile_DEC_WB/RegBank[8][10] "
set_resistance 0.065 "n16165"
set_resistance 0.051 "\pipeline/RegFile_DEC_WB/RegBank[29][10] "
set_resistance 0.941 "FE_OFN5_n13127"
set_resistance 0.053 "n14480"
set_resistance 0.039 "n14529"
set_resistance 0.049 "\pipeline/RegFile_DEC_WB/RegBank[31][17] "
set_resistance 0.064 "n16387"
set_resistance 0.718 "n13253"
set_resistance 0.821 "n13232"
set_resistance 0.624 "n13220"
set_resistance 0.069 "n16177"
set_resistance 0.049 "n14448"
set_resistance 0.049 "n16211"
set_resistance 0.749 "n13229"
set_resistance 0.627 "n13211"
set_resistance 0.583 "n13268"
set_resistance 0.765 "n13238"
set_resistance 0.071 "n14453"
set_resistance 0.038 "n14369"
set_resistance 0.679 "n13202"
set_resistance 0.036 "n16517"
set_resistance 0.054 "n14490"
set_resistance 0.048 "n16173"
set_resistance 0.045 "n14468"
set_resistance 0.730 "n13217"
set_resistance 0.043 "n16192"
set_resistance 1.197 "FE_OFN4_n13106"
set_resistance 0.699 "n13208"
set_resistance 1.332 "FE_OFN95_n15941"
set_resistance 0.337 "n13124"
set_resistance 0.329 "n13136"
set_resistance 0.095 "n16617"
set_resistance 0.921 "n12766"
set_resistance 1.904 "FE_OFN69_n15600"
set_resistance 0.290 "n14865"
set_resistance 0.311 "n17384"
set_resistance 0.698 "n13181"
set_resistance 0.209 "FE_OFN65_n14943"
set_resistance 1.056 "FE_OFN76_n15906"
set_resistance 0.218 "n17009"
set_resistance 1.090 "n17682"
set_resistance 0.255 "FE_OFN169_n17008"
set_resistance 0.157 "n15102"
set_resistance 0.245 "FE_OFN152_n16989"
set_resistance 0.210 "n15084"
set_resistance 0.252 "FE_OFN159_n16996"
set_resistance 1.241 "FE_OFN119_n13082"
set_resistance 1.579 "FE_OFN102_n17075"
set_resistance 0.878 "FE_OFN143_n15608"
set_resistance 0.766 "n13205"
set_resistance 0.236 "FE_OFN56_n14925"
set_resistance 0.110 "n14531"
set_resistance 0.121 "n16743"
set_resistance 0.520 "n17370"
set_resistance 0.191 "FE_OFN49_n14911"
set_resistance 0.283 "n16529"
set_resistance 0.924 "n16620"
set_resistance 0.127 "n15090"
set_resistance 0.504 "n17342"
set_resistance 0.356 "n17332"
set_resistance 0.123 "n16995"
set_resistance 0.262 "FE_OFN157_n16994"
set_resistance 0.224 "n17006"
set_resistance 0.270 "\pipeline/Alu_Out_Addr_to_mem[4] "
set_resistance 0.454 "n17665"
set_resistance 0.127 "n15098"
set_resistance 0.921 "n16592"
set_resistance 0.121 "n14511"
set_resistance 0.139 "n16998"
set_resistance 0.095 "n17000"
set_resistance 0.550 "n15916"
set_resistance 0.237 "\pipeline/Alu_Out_Addr_to_mem[16] "
set_resistance 0.134 "FE_OFN53_n14919"
set_resistance 0.111 "n15096"
set_resistance 0.130 "n14591"
set_resistance 0.136 "n15122"
set_resistance 0.367 "n17331"
set_resistance 1.497 "n17704"
set_resistance 0.085 "n16945"
set_resistance 0.143 "n16997"
set_resistance 0.209 "n17005"
set_resistance 0.088 "n17308"
set_resistance 1.069 "FE_OFN137_n13163"
set_resistance 0.138 "n15110"
set_resistance 0.139 "data_from_dram[29]"
set_resistance 0.149 "n14200"
set_resistance 0.134 "data_from_dram[28]"
set_resistance 0.184 "\pipeline/Alu_Out_Addr_to_mem[11] "
set_resistance 1.292 "FE_OFN18_n14227"
set_resistance 0.260 "FE_OFN147_n16983"
set_resistance 0.180 "n15100"
set_resistance 0.289 "FE_OFN146_n16982"
set_resistance 0.141 "FE_OFN36_n14883"
set_resistance 0.120 "data_from_dram[27]"
set_resistance 0.096 "data_from_dram[30]"
set_resistance 0.241 "n15346"
set_resistance 0.101 "n13786"
set_resistance 0.201 "\pipeline/Alu_Out_Addr_to_mem[22] "
set_resistance 0.213 "n15211"
set_resistance 0.108 "n14631"
set_resistance 0.161 "n14988"
set_resistance 0.147 "n15331"
set_resistance 0.155 "\pipeline/Alu_Out_Addr_to_mem[28] "
set_resistance 0.097 "data_from_dram[26]"
set_resistance 1.466 "n17705"
set_resistance 0.117 "n14571"
set_resistance 1.659 "Rst"
set_resistance 0.143 "n15094"
set_resistance 0.112 "n15426"
set_resistance 0.708 "n17120"
set_resistance 1.115 "FE_OFN17_n14225"
set_resistance 0.246 "n15312"
set_resistance 0.098 "n15026"
set_resistance 0.871 "\pipeline/EXE_controls_in_EXEcute [0]"
set_resistance 0.446 "n14954"
set_resistance 0.185 "FE_OFN43_n14899"
set_resistance 0.365 "n17083"
set_resistance 0.137 "n15074"
set_resistance 0.140 "n15341"
set_resistance 0.278 "n17085"
set_resistance 0.198 "FE_OFN40_n14893"
set_resistance 0.109 "n15022"
set_resistance 0.720 "n14952"
set_resistance 0.173 "n15261"
set_resistance 0.153 "n15274"
set_resistance 0.131 "n15307"
set_resistance 0.096 "n15469"
set_resistance 0.796 "n14968"
set_resistance 0.101 "n15533"
set_resistance 0.090 "n15406"
set_resistance 0.082 "n15468"
set_resistance 0.110 "n15532"
set_resistance 0.237 "n17084"
set_resistance 0.104 "n15240"
set_resistance 0.070 "n14392"
set_resistance 0.093 "n15273"
set_resistance 0.640 "FE_OFN109_n17417"
set_resistance 0.065 "n14958"
set_resistance 0.115 "n15306"
set_resistance 0.080 "n16462"
set_resistance 0.152 "n15070"
set_resistance 0.660 "\pipeline/stageE/input1_to_ALU [27]"
set_resistance 0.292 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n55 "
set_resistance 0.115 "n15560"
set_resistance 0.337 "n17080"
set_resistance 0.592 "\pipeline/stageE/input1_to_ALU [25]"
set_resistance 0.823 "FE_OFN139_n13169"
set_resistance 0.321 "n17117"
set_resistance 0.079 "n14715"
set_resistance 0.315 "n17095"
set_resistance 0.743 "n13190"
set_resistance 0.655 "FE_OFN103_n17388"
set_resistance 0.648 "\pipeline/stageE/input1_to_ALU [29]"
set_resistance 0.269 "n17078"
set_resistance 0.719 "FE_OFN105_n17390"
set_resistance 0.797 "FE_OFN104_n17389"
set_resistance 0.147 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n77 "
set_resistance 0.690 "\pipeline/stageE/input1_to_ALU [26]"
set_resistance 0.089 "\pipeline/RegFile_DEC_WB/RegBank[14][30] "
set_resistance 0.841 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n21 "
set_resistance 1.032 "FE_OFN133_n13139"
set_resistance 0.323 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n41 "
set_resistance 0.120 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n72 "
set_resistance 0.317 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n1 "
set_resistance 0.764 "\pipeline/stageE/input1_to_ALU [30]"
set_resistance 0.177 "n17119"
set_resistance 1.597 "FE_OFN117_n4376"
set_resistance 0.115 "n15453"
set_resistance 0.123 "n15391"
set_resistance 0.085 "\pipeline/stageE/EXE_ALU/alu_shift/N122 "
set_resistance 0.110 "n15229"
set_resistance 0.160 "n15128"
set_resistance 0.137 "n15129"
set_resistance 0.167 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n24 "
set_resistance 1.212 "FE_OFN1_pipeline_stageE_input2_to_ALU_0_"
set_resistance 0.238 "n15356"
set_resistance 0.128 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n45 "
set_resistance 0.175 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n92 "
set_resistance 0.222 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n40 "
set_resistance 0.526 "n17097"
set_resistance 0.207 "n15187"
set_resistance 0.451 "n17680"
set_resistance 0.306 "n14963"
set_resistance 0.568 "FE_OFN110_n17531"
set_resistance 0.457 "n17359"
set_resistance 1.477 "n17737"
set_resistance 0.487 "FE_OFN67_n14964"
set_resistance 0.375 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n3 "
set_resistance 0.200 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n76 "
set_resistance 0.331 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n38 "
set_resistance 0.147 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n99 "
set_resistance 0.435 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n10 "
set_resistance 0.189 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n74 "
set_resistance 0.402 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n8 "
set_resistance 0.389 "n17104"
set_resistance 0.651 "FE_OFN189_pipeline_stageE_input1_to_ALU_9_"
set_resistance 0.334 "n17082"
set_resistance 0.787 "FE_OFN177_pipeline_stageE_input1_to_ALU_23_"
set_resistance 0.372 "n17660"
set_resistance 0.353 "n17115"
set_resistance 0.683 "FE_OFN188_pipeline_stageE_input1_to_ALU_10_"
set_resistance 0.414 "n17088"
set_resistance 0.355 "n17089"
set_resistance 0.994 "n13064"
set_resistance 0.362 "n17096"
set_resistance 0.124 "exception"
set_resistance 0.835 "FE_OFN182_pipeline_stageE_input1_to_ALU_16_"
set_resistance 0.883 "FE_OFN187_pipeline_stageE_input1_to_ALU_11_"
set_resistance 0.317 "n17092"
set_resistance 0.180 "\pipeline/stageE/EXE_ALU/alu_shift/C48/n79 "
set_resistance 0.164 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n77 "
set_resistance 0.498 "n16821"
set_resistance 0.121 "n15322"
set_resistance 0.248 "n17077"
set_resistance 0.096 "n15529"
set_resistance 0.136 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n75 "
set_resistance 0.263 "n15285"
set_resistance 0.649 "\pipeline/stageE/input1_to_ALU [5]"
set_resistance 0.452 "n17741"
set_resistance 0.146 "\pipeline/immediate_to_exe [5]"
set_resistance 0.116 "data_from_dram[18]"
set_resistance 0.756 "FE_OFN186_pipeline_stageE_input1_to_ALU_12_"
set_resistance 0.944 "\pipeline/stageE/EXE_ALU/alu_shift/C48/SH[1] "
set_resistance 0.693 "FE_OFN173_pipeline_stageE_EXE_ALU_alu_shift_C86_n26"
set_resistance 0.115 "\pipeline/immediate_to_exe [4]"
set_resistance 0.313 "n17090"
set_resistance 0.160 "\pipeline/IDEX_Stage/N94 "
set_resistance 1.701 "n4376"
set_resistance 0.193 "n15766"
set_resistance 0.215 "\pipeline/stageD/offset_to_jump_temp [10]"
set_resistance 0.707 "FE_OFN191_pipeline_stageE_input1_to_ALU_7_"
set_resistance 0.156 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n40 "
set_resistance 0.719 "\pipeline/stageE/input1_to_ALU [20]"
set_resistance 0.276 "\pipeline/Alu_Out_Addr_to_mem[20] "
set_resistance 0.141 "\pipeline/IDEX_Stage/N107 "
set_resistance 0.651 "FE_OFN179_pipeline_stageE_input1_to_ALU_21_"
set_resistance 0.132 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n16 "
set_resistance 0.746 "FE_OFN116_n17740"
set_resistance 0.793 "FE_OFN181_pipeline_stageE_input1_to_ALU_17_"
set_resistance 0.102 "n15576"
set_resistance 0.712 "FE_OFN178_pipeline_stageE_input1_to_ALU_22_"
set_resistance 0.384 "n17678"
set_resistance 0.093 "\pipeline/EXMEM_stage/N7 "
set_resistance 0.188 "\pipeline/stageE/EXE_ALU/alu_shift/C86/n71 "
set_resistance 0.608 "\pipeline/IDEX_Stage/N197 "
set_resistance 0.114 "n15360"
set_resistance 0.184 "n17739"
set_resistance 0.112 "n15550"
set_resistance 0.143 "n15328"
set_resistance 0.100 "n15258"
set_resistance 0.237 "n15248"
set_resistance 0.157 "\pipeline/IDEX_Stage/N96 "
set_resistance 0.131 "n15288"
set_resistance 0.145 "\pipeline/EXE_controls_in_EXEcute [3]"
set_resistance 0.221 "\pipeline/EXE_controls_in_EXEcute [4]"
set_resistance 0.115 "\pipeline/EXMEM_stage/N9 "
set_resistance 0.115 "\pipeline/EXMEM_stage/N8 "
set_resistance 0.737 "\pipeline/stageE/EXE_ALU/alu_shift/N202 "
set_resistance 0.096 "n15781"
set_resistance 0.095 "n15821"
set_resistance 0.080 "\pipeline/stageE/input1_to_ALU [10]"
set_resistance 0.206 "n17740"
set_resistance 0.134 "n15134"
set_resistance 0.109 "n14976"
set_resistance 0.108 "n15227"
set_resistance 0.178 "\pipeline/data_to_RF_from_WB[2] "
set_resistance 0.443 "n14949"
set_resistance 0.210 "n17642"
set_resistance 0.161 "n15424"
set_resistance 0.100 "n15786"
set_resistance 0.160 "n15452"
set_resistance 0.105 "\pipeline/IDEX_Stage/N106 "
set_resistance 0.149 "n15389"
set_resistance 0.405 "\pipeline/stageE/input2_to_ALU[0] "
set_resistance 0.179 "n15254"
set_resistance 0.105 "\pipeline/immediate_to_exe [2]"
set_resistance 0.812 "\pipeline/stageE/input1_to_ALU [6]"
set_resistance 0.903 "\pipeline/stageE/EXE_ALU/alu_shift/N136 "
set_resistance 0.415 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n71 "
set_resistance 0.125 "\pipeline/stageE/input1_to_ALU [15]"
set_resistance 0.624 "\pipeline/stageE/input1_to_ALU [28]"
set_resistance 0.241 "n15241"
set_resistance 0.117 "n15153"
set_resistance 0.119 "n15172"
set_resistance 0.123 "n15586"
set_resistance 0.754 "FE_OFN185_pipeline_stageE_input1_to_ALU_13_"
set_resistance 0.097 "n15185"
set_resistance 0.730 "FE_OFN190_pipeline_stageE_input1_to_ALU_8_"
set_resistance 0.784 "FE_OFN183_pipeline_stageE_input1_to_ALU_15_"
set_resistance 0.214 "\pipeline/Alu_Out_Addr_to_mem[13] "
set_resistance 0.867 "n17381"
set_resistance 1.009 "FE_OFN96_n16617"
set_resistance 0.088 "\pipeline/stageE/input1_to_ALU [17]"
set_resistance 1.016 "n17327"
set_resistance 1.070 "FE_OFN180_pipeline_stageE_input1_to_ALU_18_"
set_resistance 0.181 "\pipeline/stageD/evaluate_jump_target/add_29/n208 "
set_resistance 0.550 "FE_OFN112_n17668"
set_resistance 0.161 "n14811"
set_resistance 0.112 "\pipeline/stageE/input1_to_ALU [18]"
set_resistance 0.089 "\pipeline/stageE/input1_to_ALU [23]"
set_resistance 0.207 "n15827"
set_resistance 0.830 "FE_OFN184_pipeline_stageE_input1_to_ALU_14_"
set_resistance 0.206 "FE_OFN63_n14939"
set_resistance 0.424 "n17333"
set_resistance 0.445 "n17666"
set_resistance 0.132 "n17434"
set_resistance 0.128 "\pipeline/IDEX_Stage/N141 "
set_resistance 0.097 "n15688"
set_resistance 0.130 "n15891"
set_resistance 0.101 "n13795"
set_resistance 0.160 "n17433"
set_resistance 0.124 "n15889"
set_resistance 0.087 "n16757"
set_resistance 0.210 "n15106"
set_resistance 0.206 "FE_OFN66_n14945"
set_resistance 0.105 "n16616"
set_resistance 0.221 "n17445"
set_resistance 0.228 "n15086"
set_resistance 0.894 "n17702"
set_resistance 0.146 "n17444"
set_resistance 0.630 "\pipeline/stageE/input1_to_ALU [24]"
set_resistance 0.175 "n15108"
set_resistance 0.284 "n15515"
set_resistance 0.429 "\pipeline/stageD/offset_to_jump_temp [30]"
set_resistance 1.107 "FE_OFN114_n17672"
set_resistance 0.224 "n14451"
set_resistance 0.215 "n17317"
set_resistance 0.291 "FE_OFN59_n14931"
set_resistance 1.215 "n17703"
set_resistance 0.151 "n14351"
set_resistance 0.859 "n13250"
set_resistance 1.307 "FE_OFN27_n14240"
set_resistance 1.519 "FE_OFN21_n14234"
set_resistance 0.794 "n13193"
set_resistance 0.140 "n14671"
set_resistance 0.263 "n15104"
set_resistance 1.043 "FE_OFN121_n13088"
set_resistance 1.139 "FE_OFN32_n14248"
set_resistance 1.215 "FE_OFN30_n14246"
set_resistance 1.253 "FE_OFN88_n15931"
set_resistance 0.398 "n13121"
set_resistance 1.381 "FE_OFN120_n13085"
set_resistance 1.371 "FE_OFN81_n15924"
set_resistance 0.047 "n16310"
set_resistance 1.380 "FE_OFN20_n14233"
set_resistance 0.119 "n14471"
set_resistance 0.354 "n13112"
set_resistance 0.078 "n14293"
set_resistance 0.132 "n16444"
set_resistance 1.452 "FE_OFN25_n14238"
set_resistance 0.882 "FE_OFN6_n13130"
set_resistance 1.124 "FE_OFN89_n15935"
set_resistance 0.094 "n14273"
set_resistance 0.193 "n16539"
set_resistance 0.682 "n13259"
set_resistance 1.075 "FE_OFN28_n14244"
set_resistance 0.922 "FE_OFN8_n13136"
set_resistance 0.496 "n17357"
set_resistance 0.192 "FE_OFN41_n14895"
set_resistance 0.208 "n14491"
set_resistance 0.178 "n16531"
set_resistance 0.923 "FE_OFN10_n13145"
set_resistance 0.990 "FE_OFN11_n13148"
set_resistance 0.893 "FE_OFN9_n13142"
set_resistance 0.715 "n13175"
set_resistance 0.648 "FE_OFN107_n17413"
set_resistance 0.094 "\pipeline/RegFile_DEC_WB/RegBank[14][22] "
set_resistance 1.147 "FE_OFN14_n14215"
set_resistance 0.113 "n16215"
set_resistance 0.313 "n13142"
set_resistance 0.440 "n17354"
set_resistance 0.404 "n17337"
set_resistance 0.299 "n13127"
set_resistance 0.353 "n13133"
set_resistance 0.093 "n14653"
set_resistance 0.606 "FE_OFN108_n17414"
set_resistance 0.580 "n17415"
set_resistance 0.197 "FE_OFN52_n14917"
set_resistance 0.148 "n14753"
set_resistance 0.444 "n17353"
set_resistance 0.769 "FE_OFN136_n13160"
set_resistance 0.215 "FE_OFN55_n14923"
set_resistance 0.757 "n13247"
set_resistance 0.105 "n16482"
set_resistance 0.265 "n17368"
set_resistance 0.367 "n17356"
set_resistance 0.099 "n16463"
set_resistance 0.094 "n14373"
set_resistance 0.465 "n17335"
set_resistance 0.419 "n17336"
set_resistance 0.102 "n14393"
set_resistance 0.413 "n14210"
set_resistance 0.594 "n15915"
set_resistance 0.453 "n14214"
set_resistance 0.309 "n13148"
set_resistance 0.296 "FE_OFN47_n14907"
set_resistance 0.379 "n13130"
set_resistance 0.613 "n15913"
set_resistance 0.451 "n17334"
set_resistance 0.282 "n14221"
set_resistance 1.119 "FE_OFN77_n15912"
set_resistance 1.116 "FE_OFN79_n15917"
set_resistance 1.093 "FE_OFN15_n14222"
set_resistance 0.092 "n14433"
set_resistance 1.175 "FE_OFN78_n15914"
set_resistance 0.061 "n14353"
set_resistance 1.192 "FE_OFN80_n15918"
set_resistance 0.115 "\pipeline/RegFile_DEC_WB/RegBank[14][19] "
set_resistance 0.519 "n17341"
set_resistance 0.531 "n17358"
set_resistance 1.177 "FE_OFN19_n14228"
set_resistance 0.533 "n14223"
set_resistance 0.655 "FE_OFN106_n17392"
set_resistance 0.565 "n15907"
set_resistance 0.261 "FE_OFN46_n14905"
set_resistance 0.100 "n14573"
set_resistance 0.127 "n16006"
set_resistance 0.096 "n14673"
set_resistance 0.904 "FE_OFN132_n13124"
set_resistance 0.093 "n16120"
set_resistance 1.187 "FE_OFN126_n13103"
set_resistance 1.165 "FE_OFN90_n15936"
set_resistance 1.093 "FE_OFN33_n14249"
set_resistance 1.358 "FE_OFN85_n15928"
set_resistance 0.090 "n16158"
set_resistance 1.116 "FE_OFN93_n15939"
set_resistance 1.144 "FE_OFN34_n14250"
set_resistance 1.163 "FE_OFN125_n13100"
set_resistance 1.318 "FE_OFN123_n13094"
set_resistance 1.208 "FE_OFN31_n14247"
set_resistance 1.277 "FE_OFN26_n14239"
set_resistance 1.271 "FE_OFN24_n14237"
set_resistance 1.058 "FE_OFN94_n15940"
set_resistance 0.869 "FE_OFN128_n13112"
set_resistance 1.024 "FE_OFN130_n13118"
set_resistance 1.199 "FE_OFN122_n13091"
set_resistance 0.965 "FE_OFN127_n13109"
set_resistance 1.433 "FE_OFN129_n13115"
set_resistance 0.356 "n14226"
set_resistance 1.333 "FE_OFN91_n15937"
set_resistance 0.978 "FE_OFN131_n13121"
set_resistance 1.388 "FE_OFN84_n15927"
set_resistance 1.325 "FE_OFN83_n15926"
set_resistance 0.201 "\pipeline/IDEX_Stage/N95 "
set_resistance 1.301 "FE_OFN23_n14236"
set_resistance 0.645 "FE_OFN192_pipeline_stageE_input1_to_ALU_3_"
set_resistance 0.170 "n15155"
set_resistance 0.183 "n15440"
set_resistance 0.181 "n15503"
set_resistance 0.145 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n43 "
set_resistance 0.280 "n15485"
set_resistance 0.289 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n73 "
set_resistance 0.226 "\pipeline/stageE/EXE_ALU/alu_shift/C50/n6 "
set_resistance 0.107 "n15544"
set_resistance 0.109 "\pipeline/EXMEM_stage/N10 "
set_resistance 0.257 "n17101"
set_resistance 0.707 "\pipeline/stageE/input1_to_ALU [1]"
set_resistance 0.290 "n16988"
set_resistance 0.094 "n15796"
set_resistance 0.135 "n15324"
set_resistance 0.152 "n15546"
set_resistance 0.169 "\pipeline/stageE/input1_to_ALU [21]"
set_resistance 0.199 "n15435"
set_resistance 0.122 "n15501"
set_resistance 0.112 "n15127"
set_resistance 0.248 "n15386"
set_resistance 0.206 "FE_OFN61_n14935"
set_resistance 0.688 "\pipeline/stageE/input1_to_ALU [4]"
set_resistance 0.295 "FE_OFN60_n14933"
set_resistance 0.152 "n15839"
set_resistance 0.200 "n15112"
set_resistance 0.141 "\pipeline/IDEX_Stage/N142 "
set_resistance 0.145 "n15080"
set_resistance 0.219 "FE_OFN58_n14929"
set_resistance 0.795 "n13244"
set_resistance 0.149 "n14331"
set_resistance 0.121 "n14733"
set_resistance 0.326 "n13097"
set_resistance 0.306 "FE_OFN57_n14927"
set_resistance 1.083 "FE_OFN92_n15938"
set_resistance 1.182 "FE_OFN29_n14245"
set_resistance 0.344 "n13106"
set_resistance 1.213 "FE_OFN86_n15929"
set_resistance 0.375 "n13109"
set_resistance 1.162 "FE_OFN134_n13151"
set_resistance 0.217 "FE_OFN45_n14903"
set_resistance 0.373 "n13139"
set_resistance 0.293 "n15919"
set_resistance 0.442 "n17355"
set_resistance 1.179 "FE_OFN16_n14224"
set_resistance 0.125 "n14633"
set_resistance 1.281 "FE_OFN87_n15930"
set_resistance 0.936 "FE_OFN124_n13097"
set_resistance 0.129 "n14473"
set_resistance 0.842 "\pipeline/stageE/input1_to_ALU [19]"
set_resistance 0.324 "FE_OFN176_n17044"
set_resistance 0.093 "\pipeline/IDEX_Stage/N99 "
set_resistance 0.096 "n13939"
set_resistance 0.139 "n15420"
set_resistance 0.144 "n15438"
set_resistance 0.173 "n14853"
set_resistance 1.336 "FE_OFN22_n14235"
set_resistance 0.106 "n15082"
set_resistance 0.453 "n17351"
set_resistance 0.420 "n17352"
set_resistance 1.201 "FE_OFN82_n15925"


auto_link_disable = false
