<!-- SPDX-License-Identifier: zlib-acknowledgement -->
mvi r0, 1  001 000 xxx btnR, 000 000 001 btnR
mvi r1, 2  001 001 xxx btnR, 000 000 010 btnR
add r0, r1 010 000 001 btnR, btnR, btnR


    CONSTANT MV: STD_LOGIC_VECTOR := "000";
    CONSTANT MVI: STD_LOGIC_VECTOR := "001";
    CONSTANT ADD: STD_LOGIC_VECTOR := "010";
    CONSTANT SUB: STD_LOGIC_VECTOR := "011";


