$date
  Tue Apr  6 18:54:52 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module xand_tb $end
$var reg 1 ! clk $end
$var reg 8 " a[7:0] $end
$var reg 8 # b[7:0] $end
$var reg 8 $ c[7:0] $end
$scope module uut $end
$var reg 1 % clk $end
$var reg 8 & a[7:0] $end
$var reg 8 ' b[7:0] $end
$var reg 8 ( c[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
b00000000 "
b00000000 #
b00000000 $
0%
b00000000 &
b00000000 '
b00000000 (
#100000000
b11110000 "
b00001111 #
b11110000 &
b00001111 '
#101000000
b11111101 "
b11101011 #
b11101001 $
b11111101 &
b11101011 '
b11101001 (
#102000000
b11100111 "
b11110111 #
b11100111 $
b11100111 &
b11110111 '
b11100111 (
#103000000
