#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002047d8032f0 .scope module, "Datapath_Testbench" "Datapath_Testbench" 2 3;
 .timescale -9 -10;
v000002047d867f30_0 .var "clk", 0 0;
v000002047d8661d0_0 .var "reset", 0 0;
S_000002047d803480 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 15, 2 15 0, S_000002047d8032f0;
 .timescale -9 -10;
v000002047d801dc0_0 .var/i "i", 31 0;
S_000002047d7e5250 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 19, 2 19 0, S_000002047d8032f0;
 .timescale -9 -10;
v000002047d801d20_0 .var/i "i", 31 0;
S_000002047d7e53e0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 2 23, 2 23 0, S_000002047d8032f0;
 .timescale -9 -10;
v000002047d801320_0 .var/i "i", 31 0;
S_000002047d7ded30 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 2 32, 2 32 0, S_000002047d8032f0;
 .timescale -9 -10;
v000002047d8016e0_0 .var/i "i", 31 0;
S_000002047d7deec0 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 2 35, 2 35 0, S_000002047d8032f0;
 .timescale -9 -10;
v000002047d802220_0 .var/i "i", 31 0;
S_000002047d7dd410 .scope module, "datapath" "Datapath" 2 6, 2 51 0, S_000002047d8032f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_000002047d7e6440 .functor AND 1, v000002047d863b10_0, v000002047d8020e0_0, C4<1>, C4<1>;
v000002047d867350_0 .net "ALUControl", 3 0, v000002047d864330_0;  1 drivers
v000002047d867a30_0 .net "ALUOp", 2 0, v000002047d8643d0_0;  1 drivers
v000002047d866270_0 .net "ALUResult", 31 0, v000002047d801a00_0;  1 drivers
v000002047d866d10_0 .net "ALUSrc", 0 0, v000002047d864c90_0;  1 drivers
v000002047d866ef0_0 .net "Branch", 0 0, v000002047d863b10_0;  1 drivers
v000002047d867e90_0 .net "MUXOut0", 31 0, v000002047d863610_0;  1 drivers
v000002047d866bd0_0 .net "MUXOut1", 31 0, v000002047d8641f0_0;  1 drivers
v000002047d866e50_0 .net "MUXOut2", 31 0, v000002047d8645b0_0;  1 drivers
v000002047d866450_0 .net "MemRead", 0 0, v000002047d863ed0_0;  1 drivers
v000002047d8666d0_0 .net "MemWrite", 0 0, v000002047d863110_0;  1 drivers
v000002047d866590_0 .net "MemtoReg", 0 0, v000002047d863c50_0;  1 drivers
v000002047d867850_0 .net "PCOut", 31 0, v000002047d8646f0_0;  1 drivers
v000002047d866310_0 .net "RegWrite", 0 0, v000002047d864bf0_0;  1 drivers
v000002047d866f90_0 .net "addout0", 31 0, L_000002047d8677b0;  1 drivers
v000002047d867ad0_0 .net "addout1", 31 0, L_000002047d8678f0;  1 drivers
v000002047d8664f0_0 .net "clk", 0 0, v000002047d867f30_0;  1 drivers
v000002047d866770_0 .net "immediate", 31 0, v000002047d864150_0;  1 drivers
v000002047d8670d0_0 .net "instruction", 31 0, v000002047d864e70_0;  1 drivers
v000002047d867df0_0 .net "readData", 31 0, v000002047d864dd0_0;  1 drivers
v000002047d866130_0 .net "readData1", 31 0, v000002047d864a10_0;  1 drivers
v000002047d867170_0 .net "readData2", 31 0, v000002047d8636b0_0;  1 drivers
v000002047d866090_0 .net "reset", 0 0, v000002047d8661d0_0;  1 drivers
v000002047d866630_0 .net "zero", 0 0, v000002047d8020e0_0;  1 drivers
L_000002047d8663b0 .part v000002047d864e70_0, 12, 3;
L_000002047d867670 .part v000002047d864e70_0, 0, 7;
L_000002047d867990 .part v000002047d864e70_0, 15, 5;
L_000002047d866810 .part v000002047d864e70_0, 20, 5;
L_000002047d867b70 .part v000002047d864e70_0, 7, 5;
S_000002047d7dd5a0 .scope module, "add0" "Add" 2 68, 3 1 0, S_000002047d7dd410;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v000002047d801780_0 .net "a", 31 0, v000002047d8646f0_0;  alias, 1 drivers
L_000002047d8e0088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002047d801be0_0 .net "b", 31 0, L_000002047d8e0088;  1 drivers
v000002047d801e60_0 .net "result", 31 0, L_000002047d8677b0;  alias, 1 drivers
L_000002047d8677b0 .arith/sum 32, v000002047d8646f0_0, L_000002047d8e0088;
S_000002047d7d92d0 .scope module, "add1" "Add" 2 69, 3 1 0, S_000002047d7dd410;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v000002047d8018c0_0 .net "a", 31 0, v000002047d8646f0_0;  alias, 1 drivers
v000002047d801fa0_0 .net "b", 31 0, v000002047d864150_0;  alias, 1 drivers
v000002047d801960_0 .net "result", 31 0, L_000002047d8678f0;  alias, 1 drivers
L_000002047d8678f0 .arith/sum 32, v000002047d8646f0_0, v000002047d864150_0;
S_000002047d7d9460 .scope module, "alu" "ALU" 2 70, 4 1 0, S_000002047d7dd410;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "zero";
P_000002047d7c8510 .param/l "ADD" 1 4 11, C4<0010>;
P_000002047d7c8548 .param/l "AND" 1 4 12, C4<0000>;
P_000002047d7c8580 .param/l "BNE" 1 4 15, C4<0110>;
P_000002047d7c85b8 .param/l "LB" 1 4 9, C4<0010>;
P_000002047d7c85f0 .param/l "ORI" 1 4 13, C4<0001>;
P_000002047d7c8628 .param/l "SB" 1 4 10, C4<0010>;
P_000002047d7c8660 .param/l "SLL" 1 4 14, C4<1000>;
v000002047d801460_0 .net "ALUControl", 3 0, v000002047d864330_0;  alias, 1 drivers
v000002047d801a00_0 .var "ALUResult", 31 0;
v000002047d801f00_0 .net "a", 31 0, v000002047d864a10_0;  alias, 1 drivers
v000002047d802040_0 .net "b", 31 0, v000002047d863610_0;  alias, 1 drivers
v000002047d8020e0_0 .var "zero", 0 0;
E_000002047d7fa6b0 .event anyedge, v000002047d801460_0, v000002047d801f00_0, v000002047d802040_0, v000002047d801a00_0;
S_000002047d7c86a0 .scope module, "alucontrol" "ALUControl" 2 71, 5 1 0, S_000002047d7dd410;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "instruction";
    .port_info 1 /INPUT 3 "ALUOp";
    .port_info 2 /OUTPUT 4 "ALUControl";
v000002047d864330_0 .var "ALUControl", 3 0;
v000002047d864010_0 .net "ALUOp", 2 0, v000002047d8643d0_0;  alias, 1 drivers
v000002047d8631b0_0 .net "instruction", 2 0, L_000002047d8663b0;  1 drivers
E_000002047d7fb0f0 .event anyedge, v000002047d864010_0, v000002047d8631b0_0;
S_000002047d7d3030 .scope module, "control" "Control" 2 72, 6 1 0, S_000002047d7dd410;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "instruction";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 3 "ALUOp";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegWrite";
v000002047d8643d0_0 .var "ALUOp", 2 0;
v000002047d864c90_0 .var "ALUSrc", 0 0;
v000002047d863b10_0 .var "Branch", 0 0;
v000002047d863ed0_0 .var "MemRead", 0 0;
v000002047d863110_0 .var "MemWrite", 0 0;
v000002047d863c50_0 .var "MemtoReg", 0 0;
v000002047d864bf0_0 .var "RegWrite", 0 0;
v000002047d8640b0_0 .net "instruction", 6 0, L_000002047d867670;  1 drivers
E_000002047d7fbf30 .event anyedge, v000002047d8640b0_0;
S_000002047d7d31c0 .scope module, "datamemory" "DataMemory" 2 73, 7 1 0, S_000002047d7dd410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemWrite";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /OUTPUT 32 "readData";
v000002047d864d30_0 .net "MemRead", 0 0, v000002047d863ed0_0;  alias, 1 drivers
v000002047d864650_0 .net "MemWrite", 0 0, v000002047d863110_0;  alias, 1 drivers
v000002047d864790_0 .net "address", 31 0, v000002047d801a00_0;  alias, 1 drivers
v000002047d864470 .array "memory", 64 0, 31 0;
v000002047d864dd0_0 .var "readData", 31 0;
v000002047d864510_0 .net "writeData", 31 0, v000002047d8636b0_0;  alias, 1 drivers
v000002047d864470_0 .array/port v000002047d864470, 0;
v000002047d864470_1 .array/port v000002047d864470, 1;
E_000002047d7fb770/0 .event anyedge, v000002047d863ed0_0, v000002047d801a00_0, v000002047d864470_0, v000002047d864470_1;
v000002047d864470_2 .array/port v000002047d864470, 2;
v000002047d864470_3 .array/port v000002047d864470, 3;
v000002047d864470_4 .array/port v000002047d864470, 4;
v000002047d864470_5 .array/port v000002047d864470, 5;
E_000002047d7fb770/1 .event anyedge, v000002047d864470_2, v000002047d864470_3, v000002047d864470_4, v000002047d864470_5;
v000002047d864470_6 .array/port v000002047d864470, 6;
v000002047d864470_7 .array/port v000002047d864470, 7;
v000002047d864470_8 .array/port v000002047d864470, 8;
v000002047d864470_9 .array/port v000002047d864470, 9;
E_000002047d7fb770/2 .event anyedge, v000002047d864470_6, v000002047d864470_7, v000002047d864470_8, v000002047d864470_9;
v000002047d864470_10 .array/port v000002047d864470, 10;
v000002047d864470_11 .array/port v000002047d864470, 11;
v000002047d864470_12 .array/port v000002047d864470, 12;
v000002047d864470_13 .array/port v000002047d864470, 13;
E_000002047d7fb770/3 .event anyedge, v000002047d864470_10, v000002047d864470_11, v000002047d864470_12, v000002047d864470_13;
v000002047d864470_14 .array/port v000002047d864470, 14;
v000002047d864470_15 .array/port v000002047d864470, 15;
v000002047d864470_16 .array/port v000002047d864470, 16;
v000002047d864470_17 .array/port v000002047d864470, 17;
E_000002047d7fb770/4 .event anyedge, v000002047d864470_14, v000002047d864470_15, v000002047d864470_16, v000002047d864470_17;
v000002047d864470_18 .array/port v000002047d864470, 18;
v000002047d864470_19 .array/port v000002047d864470, 19;
v000002047d864470_20 .array/port v000002047d864470, 20;
v000002047d864470_21 .array/port v000002047d864470, 21;
E_000002047d7fb770/5 .event anyedge, v000002047d864470_18, v000002047d864470_19, v000002047d864470_20, v000002047d864470_21;
v000002047d864470_22 .array/port v000002047d864470, 22;
v000002047d864470_23 .array/port v000002047d864470, 23;
v000002047d864470_24 .array/port v000002047d864470, 24;
v000002047d864470_25 .array/port v000002047d864470, 25;
E_000002047d7fb770/6 .event anyedge, v000002047d864470_22, v000002047d864470_23, v000002047d864470_24, v000002047d864470_25;
v000002047d864470_26 .array/port v000002047d864470, 26;
v000002047d864470_27 .array/port v000002047d864470, 27;
v000002047d864470_28 .array/port v000002047d864470, 28;
v000002047d864470_29 .array/port v000002047d864470, 29;
E_000002047d7fb770/7 .event anyedge, v000002047d864470_26, v000002047d864470_27, v000002047d864470_28, v000002047d864470_29;
v000002047d864470_30 .array/port v000002047d864470, 30;
v000002047d864470_31 .array/port v000002047d864470, 31;
v000002047d864470_32 .array/port v000002047d864470, 32;
v000002047d864470_33 .array/port v000002047d864470, 33;
E_000002047d7fb770/8 .event anyedge, v000002047d864470_30, v000002047d864470_31, v000002047d864470_32, v000002047d864470_33;
v000002047d864470_34 .array/port v000002047d864470, 34;
v000002047d864470_35 .array/port v000002047d864470, 35;
v000002047d864470_36 .array/port v000002047d864470, 36;
v000002047d864470_37 .array/port v000002047d864470, 37;
E_000002047d7fb770/9 .event anyedge, v000002047d864470_34, v000002047d864470_35, v000002047d864470_36, v000002047d864470_37;
v000002047d864470_38 .array/port v000002047d864470, 38;
v000002047d864470_39 .array/port v000002047d864470, 39;
v000002047d864470_40 .array/port v000002047d864470, 40;
v000002047d864470_41 .array/port v000002047d864470, 41;
E_000002047d7fb770/10 .event anyedge, v000002047d864470_38, v000002047d864470_39, v000002047d864470_40, v000002047d864470_41;
v000002047d864470_42 .array/port v000002047d864470, 42;
v000002047d864470_43 .array/port v000002047d864470, 43;
v000002047d864470_44 .array/port v000002047d864470, 44;
v000002047d864470_45 .array/port v000002047d864470, 45;
E_000002047d7fb770/11 .event anyedge, v000002047d864470_42, v000002047d864470_43, v000002047d864470_44, v000002047d864470_45;
v000002047d864470_46 .array/port v000002047d864470, 46;
v000002047d864470_47 .array/port v000002047d864470, 47;
v000002047d864470_48 .array/port v000002047d864470, 48;
v000002047d864470_49 .array/port v000002047d864470, 49;
E_000002047d7fb770/12 .event anyedge, v000002047d864470_46, v000002047d864470_47, v000002047d864470_48, v000002047d864470_49;
v000002047d864470_50 .array/port v000002047d864470, 50;
v000002047d864470_51 .array/port v000002047d864470, 51;
v000002047d864470_52 .array/port v000002047d864470, 52;
v000002047d864470_53 .array/port v000002047d864470, 53;
E_000002047d7fb770/13 .event anyedge, v000002047d864470_50, v000002047d864470_51, v000002047d864470_52, v000002047d864470_53;
v000002047d864470_54 .array/port v000002047d864470, 54;
v000002047d864470_55 .array/port v000002047d864470, 55;
v000002047d864470_56 .array/port v000002047d864470, 56;
v000002047d864470_57 .array/port v000002047d864470, 57;
E_000002047d7fb770/14 .event anyedge, v000002047d864470_54, v000002047d864470_55, v000002047d864470_56, v000002047d864470_57;
v000002047d864470_58 .array/port v000002047d864470, 58;
v000002047d864470_59 .array/port v000002047d864470, 59;
v000002047d864470_60 .array/port v000002047d864470, 60;
v000002047d864470_61 .array/port v000002047d864470, 61;
E_000002047d7fb770/15 .event anyedge, v000002047d864470_58, v000002047d864470_59, v000002047d864470_60, v000002047d864470_61;
v000002047d864470_62 .array/port v000002047d864470, 62;
v000002047d864470_63 .array/port v000002047d864470, 63;
v000002047d864470_64 .array/port v000002047d864470, 64;
E_000002047d7fb770/16 .event anyedge, v000002047d864470_62, v000002047d864470_63, v000002047d864470_64, v000002047d863110_0;
E_000002047d7fb770/17 .event anyedge, v000002047d864510_0;
E_000002047d7fb770 .event/or E_000002047d7fb770/0, E_000002047d7fb770/1, E_000002047d7fb770/2, E_000002047d7fb770/3, E_000002047d7fb770/4, E_000002047d7fb770/5, E_000002047d7fb770/6, E_000002047d7fb770/7, E_000002047d7fb770/8, E_000002047d7fb770/9, E_000002047d7fb770/10, E_000002047d7fb770/11, E_000002047d7fb770/12, E_000002047d7fb770/13, E_000002047d7fb770/14, E_000002047d7fb770/15, E_000002047d7fb770/16, E_000002047d7fb770/17;
S_000002047d7bbba0 .scope module, "immgen" "ImmGen" 2 74, 8 1 0, S_000002047d7dd410;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate";
P_000002047d803d80 .param/l "TYPE_I" 1 8 6, C4<0000011>;
P_000002047d803db8 .param/l "TYPE_Ii" 1 8 7, C4<0010011>;
P_000002047d803df0 .param/l "TYPE_S" 1 8 8, C4<0100011>;
P_000002047d803e28 .param/l "TYPE_SB" 1 8 9, C4<1100111>;
v000002047d864150_0 .var "immediate", 31 0;
v000002047d863570_0 .net "instruction", 31 0, v000002047d864e70_0;  alias, 1 drivers
E_000002047d7fbff0 .event anyedge, v000002047d863570_0;
S_000002047d7bbd30 .scope module, "instructionmemory" "InstructionMemory" 2 75, 9 1 0, S_000002047d7dd410;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "readAddress";
    .port_info 1 /OUTPUT 32 "instruction";
v000002047d864e70_0 .var "instruction", 31 0;
v000002047d8637f0 .array "memory", 31 0, 31 0;
v000002047d863890_0 .net "readAddress", 31 0, v000002047d8646f0_0;  alias, 1 drivers
v000002047d8637f0_0 .array/port v000002047d8637f0, 0;
v000002047d8637f0_1 .array/port v000002047d8637f0, 1;
v000002047d8637f0_2 .array/port v000002047d8637f0, 2;
E_000002047d7fb8b0/0 .event anyedge, v000002047d801780_0, v000002047d8637f0_0, v000002047d8637f0_1, v000002047d8637f0_2;
v000002047d8637f0_3 .array/port v000002047d8637f0, 3;
v000002047d8637f0_4 .array/port v000002047d8637f0, 4;
v000002047d8637f0_5 .array/port v000002047d8637f0, 5;
v000002047d8637f0_6 .array/port v000002047d8637f0, 6;
E_000002047d7fb8b0/1 .event anyedge, v000002047d8637f0_3, v000002047d8637f0_4, v000002047d8637f0_5, v000002047d8637f0_6;
v000002047d8637f0_7 .array/port v000002047d8637f0, 7;
v000002047d8637f0_8 .array/port v000002047d8637f0, 8;
v000002047d8637f0_9 .array/port v000002047d8637f0, 9;
v000002047d8637f0_10 .array/port v000002047d8637f0, 10;
E_000002047d7fb8b0/2 .event anyedge, v000002047d8637f0_7, v000002047d8637f0_8, v000002047d8637f0_9, v000002047d8637f0_10;
v000002047d8637f0_11 .array/port v000002047d8637f0, 11;
v000002047d8637f0_12 .array/port v000002047d8637f0, 12;
v000002047d8637f0_13 .array/port v000002047d8637f0, 13;
v000002047d8637f0_14 .array/port v000002047d8637f0, 14;
E_000002047d7fb8b0/3 .event anyedge, v000002047d8637f0_11, v000002047d8637f0_12, v000002047d8637f0_13, v000002047d8637f0_14;
v000002047d8637f0_15 .array/port v000002047d8637f0, 15;
v000002047d8637f0_16 .array/port v000002047d8637f0, 16;
v000002047d8637f0_17 .array/port v000002047d8637f0, 17;
v000002047d8637f0_18 .array/port v000002047d8637f0, 18;
E_000002047d7fb8b0/4 .event anyedge, v000002047d8637f0_15, v000002047d8637f0_16, v000002047d8637f0_17, v000002047d8637f0_18;
v000002047d8637f0_19 .array/port v000002047d8637f0, 19;
v000002047d8637f0_20 .array/port v000002047d8637f0, 20;
v000002047d8637f0_21 .array/port v000002047d8637f0, 21;
v000002047d8637f0_22 .array/port v000002047d8637f0, 22;
E_000002047d7fb8b0/5 .event anyedge, v000002047d8637f0_19, v000002047d8637f0_20, v000002047d8637f0_21, v000002047d8637f0_22;
v000002047d8637f0_23 .array/port v000002047d8637f0, 23;
v000002047d8637f0_24 .array/port v000002047d8637f0, 24;
v000002047d8637f0_25 .array/port v000002047d8637f0, 25;
v000002047d8637f0_26 .array/port v000002047d8637f0, 26;
E_000002047d7fb8b0/6 .event anyedge, v000002047d8637f0_23, v000002047d8637f0_24, v000002047d8637f0_25, v000002047d8637f0_26;
v000002047d8637f0_27 .array/port v000002047d8637f0, 27;
v000002047d8637f0_28 .array/port v000002047d8637f0, 28;
v000002047d8637f0_29 .array/port v000002047d8637f0, 29;
v000002047d8637f0_30 .array/port v000002047d8637f0, 30;
E_000002047d7fb8b0/7 .event anyedge, v000002047d8637f0_27, v000002047d8637f0_28, v000002047d8637f0_29, v000002047d8637f0_30;
v000002047d8637f0_31 .array/port v000002047d8637f0, 31;
E_000002047d7fb8b0/8 .event anyedge, v000002047d8637f0_31;
E_000002047d7fb8b0 .event/or E_000002047d7fb8b0/0, E_000002047d7fb8b0/1, E_000002047d7fb8b0/2, E_000002047d7fb8b0/3, E_000002047d7fb8b0/4, E_000002047d7fb8b0/5, E_000002047d7fb8b0/6, E_000002047d7fb8b0/7, E_000002047d7fb8b0/8;
S_000002047d7b92c0 .scope module, "mux0" "Mux" 2 76, 10 1 0, S_000002047d7dd410;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v000002047d863bb0_0 .net "Control", 0 0, v000002047d864c90_0;  alias, 1 drivers
v000002047d863f70_0 .net "in0", 31 0, v000002047d8636b0_0;  alias, 1 drivers
v000002047d864830_0 .net "in1", 31 0, v000002047d864150_0;  alias, 1 drivers
v000002047d863610_0 .var "out", 31 0;
E_000002047d7fc130 .event anyedge, v000002047d864c90_0, v000002047d801fa0_0, v000002047d864510_0;
S_000002047d865210 .scope module, "mux1" "Mux" 2 77, 10 1 0, S_000002047d7dd410;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v000002047d863cf0_0 .net "Control", 0 0, L_000002047d7e6440;  1 drivers
v000002047d864ab0_0 .net "in0", 31 0, L_000002047d8677b0;  alias, 1 drivers
v000002047d864f10_0 .net "in1", 31 0, L_000002047d8678f0;  alias, 1 drivers
v000002047d8641f0_0 .var "out", 31 0;
E_000002047d7fb470 .event anyedge, v000002047d863cf0_0, v000002047d801960_0, v000002047d801e60_0;
S_000002047d865d00 .scope module, "mux2" "Mux" 2 78, 10 1 0, S_000002047d7dd410;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v000002047d863a70_0 .net "Control", 0 0, v000002047d863c50_0;  alias, 1 drivers
v000002047d863070_0 .net "in0", 31 0, v000002047d801a00_0;  alias, 1 drivers
v000002047d8632f0_0 .net "in1", 31 0, v000002047d864dd0_0;  alias, 1 drivers
v000002047d8645b0_0 .var "out", 31 0;
E_000002047d7fb7b0 .event anyedge, v000002047d863c50_0, v000002047d864dd0_0, v000002047d801a00_0;
S_000002047d865850 .scope module, "pc" "PC" 2 79, 11 1 0, S_000002047d7dd410;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PCIn";
    .port_info 3 /OUTPUT 32 "PCOut";
v000002047d863e30_0 .net "PCIn", 31 0, v000002047d8641f0_0;  alias, 1 drivers
v000002047d8646f0_0 .var "PCOut", 31 0;
v000002047d864290_0 .net "clk", 0 0, v000002047d867f30_0;  alias, 1 drivers
v000002047d863430_0 .net "reset", 0 0, v000002047d8661d0_0;  alias, 1 drivers
E_000002047d7fb8f0 .event posedge, v000002047d864290_0;
S_000002047d8653a0 .scope module, "registers" "Registers" 2 80, 12 1 0, S_000002047d7dd410;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "RegWrite";
    .port_info 1 /INPUT 5 "readReg1";
    .port_info 2 /INPUT 5 "readReg2";
    .port_info 3 /INPUT 5 "writeReg";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /OUTPUT 32 "readData1";
    .port_info 6 /OUTPUT 32 "readData2";
v000002047d863250_0 .net "RegWrite", 0 0, v000002047d864bf0_0;  alias, 1 drivers
v000002047d8648d0_0 .net *"_ivl_11", 31 0, L_000002047d867210;  1 drivers
v000002047d864970_0 .net *"_ivl_13", 6 0, L_000002047d8672b0;  1 drivers
L_000002047d8e0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002047d863390_0 .net *"_ivl_16", 1 0, L_000002047d8e0118;  1 drivers
v000002047d863930_0 .net *"_ivl_2", 31 0, L_000002047d8673f0;  1 drivers
v000002047d8634d0_0 .net *"_ivl_4", 6 0, L_000002047d867030;  1 drivers
L_000002047d8e00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002047d864b50_0 .net *"_ivl_7", 1 0, L_000002047d8e00d0;  1 drivers
v000002047d864a10_0 .var "readData1", 31 0;
v000002047d8636b0_0 .var "readData2", 31 0;
v000002047d863750_0 .net "readReg1", 4 0, L_000002047d867990;  1 drivers
v000002047d8639d0_0 .net "readReg2", 4 0, L_000002047d866810;  1 drivers
v000002047d863d90 .array "registers", 31 0, 31 0;
v000002047d867530_0 .net "writeData", 31 0, v000002047d8645b0_0;  alias, 1 drivers
v000002047d866db0_0 .net "writeReg", 4 0, L_000002047d867b70;  1 drivers
E_000002047d7fbc70 .event anyedge, v000002047d864bf0_0, v000002047d8645b0_0, v000002047d866db0_0;
E_000002047d7fbdf0 .event anyedge, L_000002047d867210, v000002047d8639d0_0;
E_000002047d7fb5b0 .event anyedge, L_000002047d8673f0, v000002047d863750_0;
L_000002047d8673f0 .array/port v000002047d863d90, L_000002047d867030;
L_000002047d867030 .concat [ 5 2 0 0], L_000002047d867990, L_000002047d8e00d0;
L_000002047d867210 .array/port v000002047d863d90, L_000002047d8672b0;
L_000002047d8672b0 .concat [ 5 2 0 0], L_000002047d866810, L_000002047d8e0118;
    .scope S_000002047d7d9460;
T_0 ;
    %wait E_000002047d7fa6b0;
    %load/vec4 v000002047d801460_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002047d801a00_0, 0, 32;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v000002047d801f00_0;
    %load/vec4 v000002047d802040_0;
    %add;
    %store/vec4 v000002047d801a00_0, 0, 32;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v000002047d801f00_0;
    %load/vec4 v000002047d802040_0;
    %add;
    %store/vec4 v000002047d801a00_0, 0, 32;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v000002047d801f00_0;
    %load/vec4 v000002047d802040_0;
    %add;
    %store/vec4 v000002047d801a00_0, 0, 32;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v000002047d801f00_0;
    %load/vec4 v000002047d802040_0;
    %and;
    %store/vec4 v000002047d801a00_0, 0, 32;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v000002047d801f00_0;
    %load/vec4 v000002047d802040_0;
    %or;
    %store/vec4 v000002047d801a00_0, 0, 32;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v000002047d801f00_0;
    %ix/getv 4, v000002047d802040_0;
    %shiftl 4;
    %store/vec4 v000002047d801a00_0, 0, 32;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v000002047d801f00_0;
    %load/vec4 v000002047d802040_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %store/vec4 v000002047d801a00_0, 0, 32;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %load/vec4 v000002047d801a00_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.11, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %store/vec4 v000002047d8020e0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002047d7c86a0;
T_1 ;
    %wait E_000002047d7fb0f0;
    %load/vec4 v000002047d864010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002047d864330_0, 0, 4;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002047d864330_0, 0, 4;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002047d864330_0, 0, 4;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v000002047d8631b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002047d864330_0, 0, 4;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002047d864330_0, 0, 4;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002047d864330_0, 0, 4;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002047d864330_0, 0, 4;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002047d864330_0, 0, 4;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002047d7d3030;
T_2 ;
    %wait E_000002047d7fbf30;
    %load/vec4 v000002047d8640b0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002047d863b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002047d863ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002047d863c50_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002047d8643d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002047d863110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002047d864c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002047d864bf0_0, 0, 1;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002047d863b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002047d863ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002047d863c50_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002047d8643d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002047d863110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002047d864c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002047d864bf0_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002047d863b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002047d863ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002047d863c50_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002047d8643d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002047d863110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002047d864c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002047d864bf0_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002047d863b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002047d863ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002047d863c50_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002047d8643d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002047d863110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002047d864c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002047d864bf0_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002047d863b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002047d863ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002047d863c50_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002047d8643d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002047d863110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002047d864c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002047d864bf0_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002047d863b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002047d863ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002047d863c50_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002047d8643d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002047d863110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002047d864c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002047d864bf0_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002047d7d31c0;
T_3 ;
    %wait E_000002047d7fb770;
    %load/vec4 v000002047d864d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %ix/getv 4, v000002047d864790_0;
    %load/vec4a v000002047d864470, 4;
    %store/vec4 v000002047d864dd0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002047d864650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000002047d864510_0;
    %ix/getv 4, v000002047d864790_0;
    %store/vec4a v000002047d864470, 4, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002047d7bbba0;
T_4 ;
    %wait E_000002047d7fbff0;
    %load/vec4 v000002047d863570_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002047d864150_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v000002047d863570_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002047d863570_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002047d864150_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v000002047d863570_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002047d863570_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002047d864150_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v000002047d863570_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002047d863570_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002047d863570_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002047d864150_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v000002047d863570_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v000002047d863570_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002047d863570_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002047d863570_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002047d863570_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002047d864150_0, 0, 32;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002047d7bbd30;
T_5 ;
    %wait E_000002047d7fb8b0;
    %load/vec4 v000002047d863890_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v000002047d8637f0, 4;
    %store/vec4 v000002047d864e70_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002047d7b92c0;
T_6 ;
    %wait E_000002047d7fc130;
    %load/vec4 v000002047d863bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000002047d864830_0;
    %store/vec4 v000002047d863610_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002047d863f70_0;
    %store/vec4 v000002047d863610_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002047d865210;
T_7 ;
    %wait E_000002047d7fb470;
    %load/vec4 v000002047d863cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002047d864f10_0;
    %store/vec4 v000002047d8641f0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002047d864ab0_0;
    %store/vec4 v000002047d8641f0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002047d865d00;
T_8 ;
    %wait E_000002047d7fb7b0;
    %load/vec4 v000002047d863a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000002047d8632f0_0;
    %store/vec4 v000002047d8645b0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002047d863070_0;
    %store/vec4 v000002047d8645b0_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002047d865850;
T_9 ;
    %wait E_000002047d7fb8f0;
    %load/vec4 v000002047d863430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002047d8646f0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002047d863e30_0;
    %store/vec4 v000002047d8646f0_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002047d8653a0;
T_10 ;
    %wait E_000002047d7fb5b0;
    %load/vec4 v000002047d863750_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002047d863d90, 4;
    %store/vec4 v000002047d864a10_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002047d8653a0;
T_11 ;
    %wait E_000002047d7fbdf0;
    %load/vec4 v000002047d8639d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002047d863d90, 4;
    %store/vec4 v000002047d8636b0_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000002047d8653a0;
T_12 ;
    %wait E_000002047d7fbc70;
    %load/vec4 v000002047d863250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000002047d867530_0;
    %load/vec4 v000002047d866db0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000002047d863d90, 4, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000002047d8032f0;
T_13 ;
    %vpi_call 2 9 "$readmemb", "Verilog/Input/DataMemory.mem", v000002047d864470 {0 0 0};
    %vpi_call 2 10 "$readmemb", "Verilog/Input/InstructionMemory.mem", v000002047d8637f0 {0 0 0};
    %vpi_call 2 11 "$readmemb", "Verilog/Input/Registers.mem", v000002047d863d90 {0 0 0};
    %vpi_call 2 13 "$display", "Program Counter = %2d", v000002047d8646f0_0 {0 0 0};
    %vpi_call 2 14 "$display", "Instruction = %h", v000002047d864e70_0 {0 0 0};
    %fork t_1, S_000002047d803480;
    %jmp t_0;
    .scope S_000002047d803480;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002047d801dc0_0, 0, 32;
T_13.0 ;
    %load/vec4 v000002047d801dc0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.1, 5;
    %vpi_call 2 16 "$display", "DataMemory [%2d] = %d", v000002047d801dc0_0, &A<v000002047d864470, v000002047d801dc0_0 > {0 0 0};
    %load/vec4 v000002047d801dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002047d801dc0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .scope S_000002047d8032f0;
t_0 %join;
    %vpi_call 2 18 "$display" {0 0 0};
    %fork t_3, S_000002047d7e5250;
    %jmp t_2;
    .scope S_000002047d7e5250;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002047d801d20_0, 0, 32;
T_13.2 ;
    %load/vec4 v000002047d801d20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.3, 5;
    %vpi_call 2 20 "$display", "InstructionMemory [%2d] = %h", v000002047d801d20_0, &A<v000002047d8637f0, v000002047d801d20_0 > {0 0 0};
    %load/vec4 v000002047d801d20_0;
    %addi 1, 0, 32;
    %store/vec4 v000002047d801d20_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %end;
    .scope S_000002047d8032f0;
t_2 %join;
    %vpi_call 2 22 "$display" {0 0 0};
    %fork t_5, S_000002047d7e53e0;
    %jmp t_4;
    .scope S_000002047d7e53e0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002047d801320_0, 0, 32;
T_13.4 ;
    %load/vec4 v000002047d801320_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.5, 5;
    %vpi_call 2 24 "$display", "Register [%2d] = %d", v000002047d801320_0, &A<v000002047d863d90, v000002047d801320_0 > {0 0 0};
    %load/vec4 v000002047d801320_0;
    %addi 1, 0, 32;
    %store/vec4 v000002047d801320_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %end;
    .scope S_000002047d8032f0;
t_4 %join;
    %vpi_call 2 26 "$display" {0 0 0};
    %end;
    .thread T_13;
    .scope S_000002047d8032f0;
T_14 ;
    %wait E_000002047d7fbff0;
    %vpi_call 2 30 "$display", "Program Counter = %2d", v000002047d8646f0_0 {0 0 0};
    %vpi_call 2 31 "$display", "Instruction = %h", v000002047d864e70_0 {0 0 0};
    %fork t_7, S_000002047d7ded30;
    %jmp t_6;
    .scope S_000002047d7ded30;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002047d8016e0_0, 0, 32;
T_14.0 ;
    %load/vec4 v000002047d8016e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.1, 5;
    %vpi_call 2 33 "$display", "Register [%2d] = %d", v000002047d8016e0_0, &A<v000002047d863d90, v000002047d8016e0_0 > {0 0 0};
    %load/vec4 v000002047d8016e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002047d8016e0_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .scope S_000002047d8032f0;
t_6 %join;
    %fork t_9, S_000002047d7deec0;
    %jmp t_8;
    .scope S_000002047d7deec0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002047d802220_0, 0, 32;
T_14.2 ;
    %load/vec4 v000002047d802220_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_14.3, 5;
    %vpi_call 2 36 "$display", "DataMemory [%2d] = %d", v000002047d802220_0, &A<v000002047d864470, v000002047d802220_0 > {0 0 0};
    %load/vec4 v000002047d802220_0;
    %addi 1, 0, 32;
    %store/vec4 v000002047d802220_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %end;
    .scope S_000002047d8032f0;
t_8 %join;
    %vpi_call 2 38 "$display" {0 0 0};
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002047d8032f0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002047d867f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002047d8661d0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002047d8661d0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_000002047d8032f0;
T_16 ;
    %delay 10, 0;
    %load/vec4 v000002047d867f30_0;
    %inv;
    %store/vec4 v000002047d867f30_0, 0, 1;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "Verilog/Datapath.v";
    "Verilog/Add.v";
    "Verilog/ALU.v";
    "Verilog/ALUControl.v";
    "Verilog/Control.v";
    "Verilog/DataMemory.v";
    "Verilog/ImmGen.v";
    "Verilog/InstructionMemory.v";
    "Verilog/Mux.v";
    "Verilog/PC.v";
    "Verilog/Registers.v";
