set_num_threads 4
set_early_celllib_fpath /home/vsduser/Nikita_TCL/osu018_stdcells.lib
set_late_celllib_fpath /home/vsduser/Nikita_TCL/osu018_stdcells.lib
set_verilog_fpath /home/vsduser/Nikita_TCL/outdir_openMSP430/openMSP430.final.synth.v
