Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Tue Apr 25 03:41:36 2023
| Host             : DESKTOP-5V7D9OL running 64-bit major release  (build 9200)
| Command          : report_power -file test_env_power_routed.rpt -pb test_env_power_summary_routed.pb -rpx test_env_power_routed.rpx
| Design           : test_env
| Device           : xc7k70tfbv676-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 8.549 |
| Dynamic (W)              | 8.446 |
| Device Static (W)        | 0.103 |
| Effective TJA (C/W)      | 1.9   |
| Max Ambient (C)          | 68.9  |
| Junction Temperature (C) | 41.1  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     0.555 |      481 |       --- |             --- |
|   LUT as Logic           |     0.505 |      250 |     41000 |            0.61 |
|   CARRY4                 |     0.035 |       23 |     10250 |            0.22 |
|   Register               |     0.009 |       64 |     82000 |            0.08 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   LUT as Distributed RAM |    <0.001 |       64 |     13400 |            0.48 |
|   F7/F8 Muxes            |    <0.001 |       48 |     41000 |            0.12 |
|   Others                 |     0.000 |        5 |       --- |             --- |
| Signals                  |     0.597 |      368 |       --- |             --- |
| I/O                      |     7.294 |       34 |       300 |           11.33 |
| Static Power             |     0.103 |          |           |                 |
| Total                    |     8.549 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.198 |       1.156 |      0.042 |
| Vccaux    |       1.800 |     0.609 |       0.597 |      0.013 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     3.454 |       3.453 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| test_env                |     8.446 |
|   alu                   |     0.092 |
|   data_memory           |     0.003 |
|     RAM_reg_0_255_0_0   |    <0.001 |
|     RAM_reg_0_255_10_10 |    <0.001 |
|     RAM_reg_0_255_11_11 |    <0.001 |
|     RAM_reg_0_255_12_12 |    <0.001 |
|     RAM_reg_0_255_13_13 |    <0.001 |
|     RAM_reg_0_255_14_14 |    <0.001 |
|     RAM_reg_0_255_15_15 |    <0.001 |
|     RAM_reg_0_255_1_1   |    <0.001 |
|     RAM_reg_0_255_2_2   |    <0.001 |
|     RAM_reg_0_255_3_3   |    <0.001 |
|     RAM_reg_0_255_4_4   |    <0.001 |
|     RAM_reg_0_255_5_5   |    <0.001 |
|     RAM_reg_0_255_6_6   |    <0.001 |
|     RAM_reg_0_255_7_7   |    <0.001 |
|     RAM_reg_0_255_8_8   |    <0.001 |
|     RAM_reg_0_255_9_9   |    <0.001 |
|   register_file         |     0.302 |
+-------------------------+-----------+


