#include "soc_interface.h"
#ifndef __BBP_GSM_INTERFACE_H__
#define __BBP_GSM_INTERFACE_H__ 
#ifdef __cplusplus
    #if __cplusplus
        extern "C" {
    #endif
#endif
#define GBBP_CPU_SOFT_AFC_VALUE_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1000)
#define GBBP_CPU_SOFT_VALUE_RENEW_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1004)
#define GBBP_CPU_CI_THRES_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1008)
#define GBBP_CPU_NB_AFC_NUM_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x100C)
#define GBBP_CPU_AFC_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1010)
#define GBBP_AFC_VALUE_I_CPU_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1014)
#define GBBP_AFC_VALUE_Q_CPU_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1018)
#define GBBP_CPU_AFC_PWM_WIDTH_SEL_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x101C)
#define GBBP_CPU_NB_AFC_NUM_CLR_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1020)
#define GBBP_CPU_FB_KP_KINT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1024)
#define GBBP_FB_TIMEBASE_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1028)
#define GBBP_FB_FN_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x102C)
#define GBBP_CPU_FB_TIMES_THRES_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1030)
#define GBBP_CPU_FB_ENERG_THRES_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1034)
#define GBBP_AFC_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1038)
#define GBBP_FB_RPT1_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x103C)
#define GBBP_FB_RPT2_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1040)
#define GBBP_SB_POS_RPT1_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1044)
#define GBBP_SB_SQUARE_RPT1_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1048)
#define GBBP_SB_POS_RPT2_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x104C)
#define GBBP_SB_SQUARE_RPT2_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1050)
#define GBBP_SB_POS_RPT3_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1054)
#define GBBP_SB_SQUARE_RPT3_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1058)
#define GBBP_STATE_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x105C)
#define GBBP_SRCH_QB_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1064)
#define GBBP_SRCH_FN_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x106C)
#define GBBP_SB_ADVANCE_LEN_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1070)
#define GBBP_SRCH_FRQ_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x107C)
#define GBBP_AFC_LOOP1_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1078)
#define GBBP_CPU_AFC_LOOP1_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1080)
#define GBBP_NCELL_NCO_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1084)
#define GBBP_AFC_PHASE_THRESHOLD_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x108C)
#define GBBP_AFC_FCUT_THRESHOLD_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1090)
#define GBBP_AFC_ALPHA_SEL_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1094)
#define GBBP_CPU_SRCH_EN_CLR_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1124)
#define GBBP_NB_POS_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1060)
#define GBBP_CPU_8PSK_PSP_ALPHA_PARA_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1068)
#define GBBP_CPU_TOA_ALPHA_PARA_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1074)
#define GBBP_CPU_CH_EST_OPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1088)
#define GBBP_NB_MOD_TYPE_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1098)
#define GBBP_NB_BURST_TYPE_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x10BC)
#define GBBP_GROSS_CARRIER_ENERGY1_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x109C)
#define GBBP_GROSS_INTERFERE_ENERGY1_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x10A0)
#define GBBP_GROSS_CARRIER_ENERGY2_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x10A4)
#define GBBP_GROSS_INTERFERE_ENERGY2_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x10A8)
#define GBBP_GROSS_CARRIER_ENERGY3_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x10AC)
#define GBBP_GROSS_INTERFERE_ENERGY3_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x10B0)
#define GBBP_GROSS_CARRIER_ENERGY4_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x10B4)
#define GBBP_GROSS_INTERFERE_ENERGY4_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x10B8)
#define GBBP_MQ1_FENZI1_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x10C0)
#define GBBP_MQ1_FENMU1_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x10C4)
#define GBBP_MQ2_FENZI1_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x10C8)
#define GBBP_MQ2_FENMU1_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x10CC)
#define GBBP_MQ1_FENZI2_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x10D0)
#define GBBP_MQ1_FENMU2_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x10D4)
#define GBBP_MQ2_FENZI2_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x10D8)
#define GBBP_MQ2_FENMU2_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x10DC)
#define GBBP_MQ1_FENZI3_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x10E0)
#define GBBP_MQ1_FENMU3_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x10E4)
#define GBBP_MQ2_FENZI3_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x10E8)
#define GBBP_MQ2_FENMU3_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x10EC)
#define GBBP_MQ1_FENZI4_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x10F0)
#define GBBP_MQ1_FENMU4_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x10F4)
#define GBBP_MQ2_FENZI4_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x10F8)
#define GBBP_MQ2_FENMU4_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x10FC)
#define GBBP_VALPP_CARRIER_ENERGY0_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1100)
#define GBBP_VALPP_INTERFERE_ENERGY0_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1150)
#define GBBP_VALPP_DEM_TYPE_TOA0_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1104)
#define GBBP_VALPP_CARRIER_ENERGY1_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1108)
#define GBBP_VALPP_INTERFERE_ENERGY1_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1154)
#define GBBP_VALPP_DEM_TYPE_TOA1_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x110C)
#define GBBP_VALPP_CARRIER_ENERGY2_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1110)
#define GBBP_VALPP_INTERFERE_ENERGY2_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1158)
#define GBBP_VALPP_DEM_TYPE_TOA2_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1114)
#define GBBP_VALPP_CARRIER_ENERGY3_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1118)
#define GBBP_VALPP_INTERFERE_ENERGY3_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x115C)
#define GBBP_VALPP_DEM_TYPE_TOA3_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x111C)
#define GBBP_CPU_DEM_WIDTH_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1120)
#define GBBP_CPU_DB_TYPE_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1128)
#define GBBP_CPU_DEM_BEP_MODE_EN_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x112C)
#define GBBP_CPU_VALPP_CARRY_CTRL_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1130)
#define GBBP_CPU_VALPP_CARRY_START_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1134)
#define GBBP_CPU_SAIC_CTRL_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1138)
#define GBBP_MAX_DB_DATA_ENERGY_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x113C)
#define GBBP_MAX_DB_ENERGY_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1140)
#define GBBP_ENG_WEIGHT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1144)
#define GBBP_LS_DC_CPU_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1160)
#define GBBP_LS_TOA_RPT_EN_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1164)
#define GBBP_CPU_INT_STA_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1200)
#define GBBP_CPU_INT_MASK_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1204)
#define GBBP_CPU_INT_CLR_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1208)
#define GBBP_DSP_INT_STA_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1210)
#define GBBP_DSP_INT_MASK_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1214)
#define GBBP_DSP_INT_CLR_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1218)
#define GBBP_ADDR_CPU_LUISE_AFC_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1258)
#define GBBP_ADDR_GDRX_SLEEP_POINT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x125C)
#define GBBP_ADDR_CPU_TRANS_COMP_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1260)
#define GBBP_ADDR_RX_IQ_MISMATCH_REG0_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1270)
#define GBBP_ADDR_RX_IQ_MISMATCH_REG1_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1274)
#define GBBP_ADDR_RX_IQ_MISMATCH_REG2_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1278)
#define GBBP_ADDR_RX_IQ_MISMATCH_REG3_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x127C)
#define GBBP_ADDR_HD35_PARA_REG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1280)
#define GBBP_CPU_SPI_RF_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1368)
#define GBBP_CPU_SPI_RF_RD_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x136C)
#define GBBP_CPU_LINE_CTRL_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1364)
#define GBBP_GTC_GSP_LINE_STATE_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1384)
#define GBBP_AAGC_GAIN1_CPU_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1460)
#define GBBP_AAGC_GAIN2_CPU_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1464)
#define GBBP_AAGC_GAIN3_CPU_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1468)
#define GBBP_AAGC_GAIN4_CPU_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x146C)
#define GBBP_ADDR_CPU_SOFT_RST_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1350)
#define GBBP_ADDR_CPU_CLK_CTRL_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1354)
#define GBBP_ADDR_CPU_CLK_MODE_SEL_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1358)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x135C)
#define GBBP_CPU_GTC_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1360)
#define GBBP_GTC_STATE_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1374)
#define GBBP_GTC_FRM_OFFSET_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x137C)
#define GBBP_GTC_FRM_IT_OFFSET_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1380)
#define GBBP_CPU_GTC_T1_T2_T3_CNG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1388)
#define GBBP_GTC_T1_T2_T3_RPT_CPU_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x138C)
#define GBBP_CPU_GTC_FRM_OFFSET_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1390)
#define GBBP_CPU_GTC_FN_CNG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1394)
#define GBBP_GTC_FN_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1398)
#define GBBP_GTC_QB_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x139C)
#define GBBP_TIMEBASE_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x13A8)
#define GBBP_CPU_BLER_BER_CLR_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1300)
#define GBBP_CPU_AMR_CB_INDEX_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1304)
#define GBBP_CPU_AMR_ACTIVE_SET_NUM_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1308)
#define GBBP_BLER_ERRR_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x130C)
#define GBBP_BLER_TOTAL_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1310)
#define GBBP_BER_ERRR_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1314)
#define GBBP_BER_TOTAL_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1318)
#define GBBP_DB_BLER_ERR_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1484)
#define GBBP_SB_BLER_ERR_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1488)
#define GBBP_DATA_BLER_ERR_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x148C)
#define GBBP_CODEC_PARA_REG1_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1320)
#define GBBP_CODEC_PARA_REG2_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1324)
#define GBBP_CODEC_PARA_REG3_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1328)
#define GBBP_CODEC_PARA_REG4_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x132C)
#define GBBP_CODEC_PARA_REG5_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1330)
#define GBBP_CODEC_PARA_REG6_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1334)
#define GBBP_CODEC_PARA_REG7_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x123C)
#define GBBP_DEC_STATE_RPT1_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1338)
#define GBBP_DEC_STATE_RPT2_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x133C)
#define GBBP_Q_BIT_RPT1_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1340)
#define GBBP_Q_BIT_RPT2_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1344)
#define GBBP_DEC_INT_TOTAL_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1348)
#define GBBP_BFI_RSQ_METRIC_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x134C)
#define GBBP_USF_CORR_SOFTDATA1_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1500)
#define GBBP_USF_CORR_SOFTDATA2_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1504)
#define GBBP_USF_CORR_SOFTDATA3_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1508)
#define GBBP_USF_CORR_SOFTDATA4_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x150C)
#define GBBP_USF_CORR_SOFTDATA5_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1510)
#define GBBP_USF_CORR_SOFTDATA6_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1514)
#define GBBP_USF_CORR_SOFTDATA7_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1518)
#define GBBP_USF_CORR_SOFTDATA8_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x151C)
#define GBBP_USF_CORR_SOFTDATA9_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1520)
#define GBBP_UL_CODE_STATE_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x13B0)
#define GBBP_UL_CODE_RAM_RST_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x13B4)
#define GBBP_UL_CODE_RAM_RST_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x13B8)
#define GBBP_WAKE_TEST_QB_FRAC_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1224)
#define GBBP_WAKE_TEST_T1_T2_T3_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1228)
#define GBBP_WAKE_GTC_FN_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x122C)
#define GBBP_CPU_A5KC_LOW_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1450)
#define GBBP_CPU_A5KC_HIGH_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1454)
#define GBBP_CPU_A5_LSB_SEQ_SEL_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1458)
#define GBBP_DECIPH_CFG_INFO1_CPU_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1470)
#define GBBP_DECIPH_CFG_INFO2_CPU_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1474)
#define GBBP_CIPH_CFG_INFO1_CPU_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1478)
#define GBBP_CIPH_CFG_INFO2_CPU_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x147C)
#define GBBP_CPU_2G4_GAP_LENGTH_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1248)
#define GBBP_CPU_2G4_GAP_STOP_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x124C)
#define GBBP_CPU_2G4_DIST_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1250)
#define GBBP_CPU_2G4_INT0_GEN_QB_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1254)
#define GBBP_CPU_2G4_INT0_TIMING_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1240)
#define GBBP_CPU_2G4_INT2_TIMING_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1244)
#define GBBP_FB_AFC_PHASE_THRESHOLD_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1230)
#define GBBP_FB_FCUT_THRESHOLD_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1234)
#define GBBP_FB_AFC_ALPHA_SEL_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1238)
#define GBBP_SRCH_OPT_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x1480)
#define GBBP_R2_RSSI1234_THRESHOLD_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5204)
#define GBBP_R2_RSSI4567_THRESHOLD_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5208)
#define GBBP_AGC_WAIT_LEN_GTH_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x520C)
#define GBBP_R3_RSSI1234_THRESHOLD_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5210)
#define GBBP_R3_RSSI4567_THRESHOLD_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x521C)
#define GBBP_DC_IQ_REMOVE_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5220)
#define GBBP_DC_IQ_BURST_REMOVE_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5224)
#define GBBP_AAGC_NEXT_GAIN_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5250)
#define GBBP_RSSI_QB_FRQ_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5254)
#define GBBP_DRSSI_ENERGY_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5258)
#define GBBP_AGC_FAST1_2_RSSI_CPU_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x525C)
#define GBBP_AGC_DEC_INT_T3_FN_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5214)
#define GBBP_DEM_INT_FN_QB_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5218)
#define GBBP_CPU_EXT_LINE_CTRL_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5E04)
#define GBBP_CPU_GSP_EXT_LINE_STATE_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5E08)
#define GBBP_CPU_LINE01_SEL_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5E0C)
#define GBBP_CPU_LINE01_SEL_STATE_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5E10)
#define GBBP_CPU_OFC_RXCM_REG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5360)
#define GBBP_CPU_SAMPLE_REG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x536C)
#define GBBP_CPU_AGC_RAM_SWITCH_IND_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5370)
#define GBBP_DAGC_MULFACTOR_FIX_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x537C)
#define GBBP_CPU_MAIN_GAIN1_SPI_DATA_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5584)
#define GBBP_CPU_MAIN_GAIN2_SPI_DATA_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5588)
#define GBBP_CPU_MAIN_GAIN3_SPI_DATA_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x558C)
#define GBBP_CPU_MAIN_GAIN4_SPI_DATA_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5590)
#define GBBP_CPU_MAIN_GAIN5_SPI_DATA_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5594)
#define GBBP_CPU_MAIN_GAIN6_SPI_DATA_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5598)
#define GBBP_CPU_MAIN_GAIN7_SPI_DATA_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x559C)
#define GBBP_CPU_MAIN_GAIN8_SPI_DATA_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x55A0)
#define GBBP_CPU_DIV_GAIN1_SPI_DATA_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x55A4)
#define GBBP_CPU_DIV_GAIN2_SPI_DATA_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x55A8)
#define GBBP_CPU_DIV_GAIN3_SPI_DATA_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x55AC)
#define GBBP_CPU_DIV_GAIN4_SPI_DATA_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x55B0)
#define GBBP_CPU_DIV_GAIN5_SPI_DATA_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x55B4)
#define GBBP_CPU_DIV_GAIN6_SPI_DATA_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x55B8)
#define GBBP_CPU_DIV_GAIN7_SPI_DATA_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x55BC)
#define GBBP_CPU_DIV_GAIN8_SPI_DATA_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x55C0)
#define GBBP_NB_AFC_LOOP_SWITCH_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5340)
#define GBBP_ADDR_AFC_K_VALUE_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5E00)
#define GBBP_ADDR_NB_AFC_LOOP_SLOW_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5E14)
#define GBBP_ADDR_NB_AFC_LOOP_FAST_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5E18)
#define GBBP_AFC_LOOP2_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5E1C)
#define GBBP_CPU_AFC_LOOP2_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5E20)
#define GBBP_ADDR_DEM_INT_FRQ_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5E2C)
#define GBBP_ADDR_DEC_INT_FREQ_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5E30)
#define GBBP_ADDR_SRCH_INT_TDMA_QB_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5E34)
#define GBBP_MQ1_FENZI5_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x530C)
#define GBBP_MQ1_FENMU5_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5310)
#define GBBP_MQ2_FENZI5_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5314)
#define GBBP_MQ2_FENMU5_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5318)
#define GBBP_MQ1_FENZI6_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x531C)
#define GBBP_MQ1_FENMU6_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5320)
#define GBBP_MQ2_FENZI6_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5324)
#define GBBP_MQ2_FENMU6_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5328)
#define GBBP_VALPP_CARRIER_ENERGY4_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x532C)
#define GBBP_VALPP_INTERFERE_ENERGY4_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5330)
#define GBBP_VALPP_DEM_TYPE_TOA4_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5298)
#define GBBP_VALPP_CARRIER_ENERGY5_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5334)
#define GBBP_VALPP_INTERFERE_ENERGY5_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5338)
#define GBBP_VALPP_DEM_TYPE_TOA5_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x533C)
#define GBBP_CPU_JITTER_CORR_CFG1_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x53B4)
#define GBBP_PHI_DEV_CPU_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x53B8)
#define GBBP_CPU_JITTER_CORR_CFG2_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x53BC)
#define GBBP_CPU_TSC_SWITCH_EN_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x53C4)
#define GBBP_CPU_FILTER0_P0_P1_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5800)
#define GBBP_CPU_FILTER0_P2_P3_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5804)
#define GBBP_CPU_FILTER0_P4_P5_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5808)
#define GBBP_CPU_FILTER3_P0_P1_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x580C)
#define GBBP_CPU_FILTER3_P2_P3_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5810)
#define GBBP_CPU_FILTER3_P4_P5_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5814)
#define GBBP_CPU_FILTER1_P0_P1_I_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5818)
#define GBBP_CPU_FILTER1_P2_P3_I_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x581C)
#define GBBP_CPU_FILTER1_P4_P5_I_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5820)
#define GBBP_CPU_FILTER1_P0_P1_Q_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5824)
#define GBBP_CPU_FILTER1_P2_P3_Q_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5828)
#define GBBP_CPU_FILTER1_P4_P5_Q_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x582C)
#define GBBP_CPU_GACI_DATA_BYPASS_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5880)
#define GBBP_CPU_GACI_PARA_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5884)
#define GBBP_GACI_INDEX_CPU_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x58A0)
#define GBBP_GACI_RACI_CPU_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x58A4)
#define GBBP_GACI_RPOWER_CPU_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x58A8)
#define GBBP_GACI_EMATRIX_03_CPU_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x58AC)
#define GBBP_GACI_EMATRIX_12_CPU_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x58B0)
#define GBBP_GACI_AVG_ALL_CPU_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x58B4)
#define GBBP_GACI_AVG_HP_CPU_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x58B8)
#define GBBP_CPU_AMR_CRC_PRO_NUM_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x53CC)
#define GBBP_CPU_P0_PRIOR_REG_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x53D0)
#define GBBP_CPU_P1_PRIOR_REG_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x53D4)
#define GBBP_CPU_P2_PRIOR_REG_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x53D8)
#define GBBP_CPU_P3_PRIOR_REG_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x53DC)
#define GBBP_CMI_P01_PRIOR_PRE_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5380)
#define GBBP_CMI_P23_PRIOR_PRE_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5384)
#define GBBP_CMC_P01_PRIOR_PRE_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5388)
#define GBBP_CMC_P23_PRIOR_PRE_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x538C)
#define GBBP_CPU_P01_MAPPRE_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5390)
#define GBBP_CPU_P23_MAPPRE_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5394)
#define GBBP_CPU_CMC_CMI_LOAD_EN_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5398)
#define GBBP_AMR_INFO1_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x53F8)
#define GBBP_AMR_INFO2_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x53FC)
#define GBBP_CPU_AMR_CORR_COEFF_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x53E0)
#define GBBP_CODEC_WR_CONFLICT_CNT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5718)
#define GBBP_ADDR_HARQ_MODE_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5A00)
#define GBBP_ADDR_HARQ_INIT_EN_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5A04)
#define GBBP_ADDR_HARQ_WR_BASE_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5A08)
#define GBBP_ADDR_HARQ_RD_BASE_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5A0C)
#define GBBP_ADDR_DDR_HARQ_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5A10)
#define GBBP_ADDR_TX_RRC_PILTER_EN_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5A14)
#define GBBP_ADDR_HARQ_RAM_WR_EN_BYPASS_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5A18)
#define GBBP_CPU_TIMING_GET_TRIGGER_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5A20)
#define GBBP_TIMING_GET_FN_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5A24)
#define GBBP_TIMING_GET_TIMEBASE_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5A28)
#define GBBP_LOOPC_MODE_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x53F0)
#define GBBP_COD_CBINDEX_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x53F4)
#define GBBP_CPU_IQ_MOD_DTA_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x53C8)
#define GBBP_TX_DATA_MULFACTOR_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5374)
#define GBBP_SLOT_DCR_RSSI_THRESHOLD_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5378)
#define GBBP_MOD_BIT0_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x53A0)
#define GBBP_MOD_BIT1_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x53A4)
#define GBBP_MOD_BIT2_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x53A8)
#define GBBP_MOD_BIT3_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x53AC)
#define GBBP_MOD_BIT4_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x53B0)
#define GBBP_TX_IQ_MISMATCH_COMP_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x58BC)
#define GBBP_TX_IQ_DC_OFFSET_COMP_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x58C0)
#define GBBP_TX_DIG_RMAP_MODE_SEL_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x58C4)
#define GBBP_CPU_APC_SWITCH_EN_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x53C0)
#define GBBP_TEST_PIN_SEL_LOW_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5700)
#define GBBP_TEST_PIN_SEL_HIGH_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5704)
#define GBBP_TEST_MODULE_SEL_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5710)
#define GBBP_GSP_START_TDMA_QB_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5714)
#define GBBP_DSP_DEDICATE_CTRL_REG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5720)
#define GBBP_DSP_DEDICATE_REG8_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x574C)
#define GBBP_GBBP_VERSION_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5760)
#define GBBP_ERR_TRIG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5764)
#define GBBP_GBBP_EDGE_VERSION_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5768)
#define GBBP_GROSS_CARRIER_ENERGY5_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x529C)
#define GBBP_GROSS_INTERFERE_ENERGY5_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5300)
#define GBBP_GROSS_CARRIER_ENERGY6_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5304)
#define GBBP_GROSS_INTERFERE_ENERGY6_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5308)
#define GBBP_AAGC_GAIN5_CPU_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5290)
#define GBBP_AAGC_GAIN6_CPU_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5294)
#define GBBP_CPU_GDUMP_FIFO_RD_ADDR_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF000)
#define GBBP_CPU_GDUMP_GEN_CONFIG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF004)
#define GBBP_CPU_GDUMP_LEN_CONFIG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF008)
#define GBBP_CPU_GDUMP_SAM_LOW_TIMING_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF00C)
#define GBBP_CPU_GDUMP_SAM_HIGH_TIMING_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF010)
#define GBBP_CPU_GDUMP_RECV_CONFIG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF014)
#define GBBP_ADDR_G_CH_PARA_1REG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF294)
#define GBBP_ADDR_G_CH_PARA_2REG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF298)
#define GBBP_ADDR_G_CH_PARA_3REG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF29C)
#define GBBP_ADDR_G_CH_PARA_4REG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF2A0)
#define GBBP_ADDR_G_CH_PARA_5REG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF2A4)
#define GBBP_ADDR_G_CH_PARA_6REG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF2A8)
#define GBBP_ADDR_G_CH_PARA_7REG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF2AC)
#define GBBP_ADDR_G_CH_PARA_8REG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF2B0)
#define GBBP_ADDR_G_CH_PARA_9REG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF2B8)
#define GBBP_ADDR_G_CH_PARA_10REG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF2C4)
#define GBBP_ADDR_G_CH_PARA_11REG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF2C8)
#define GBBP_ADDR_G_CH_PARA_12REG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF2CC)
#define GBBP_ADDR_G_CH_PARA_13REG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF2D0)
#define GBBP_ADDR_G_CH_PARA_14REG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF2D4)
#define GBBP_ADDR_G_CH_PARA_15REG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF2D8)
#define GBBP_ADDR_G_CH_PARA_16REG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF2DC)
#define GBBP_ADDR_G_CH_PARA_17REG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF2E0)
#define GBBP_ADDR_G_32CH_PARA_1REG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF31C)
#define GBBP_ADDR_G_32CH_PARA_2REG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF320)
#define GBBP_ADDR_G_32CH_PARA_3REG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF324)
#define GBBP_ADDR_G_32CH_PARA_4REG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF328)
#define GBBP_ADDR_G_32CH_PARA_5REG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF32C)
#define GBBP_ADDR_G_32CH_PARA_6REG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF330)
#define GBBP_ADDR_G_32CH_PARA_7REG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF334)
#define GBBP_ADDR_G_32CH_PARA_8REG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF338)
#define GBBP_ADDR_G_32CH_PARA_9REG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF33C)
#define GBBP_CLIP_MODE_SEL_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF2E8)
#define GBBP_ADDR_MEM_CTRL1_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF018)
#define GBBP_ADDR_MEM_CTRL2_ADDR (SOC_BBP_GSM_BASE_ADDR + 0xF01C)
#define GBBP_GDRX_GAUGE_EN_CNF_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x7000)
#define GBBP_GAUGE_RESULT_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x7004)
#define GBBP_IMI_INT_TDMA_QB_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x7008)
#define GBBP_SLEEP_INT_TDMA_QB_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x700C)
#define GBBP_G_AFC_THERM_COM_NV_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x8600)
#define GBBP_G_RF_SSI_AFC_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x8604)
#define GBBP_G_RF_SSI_WRONE_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x8608)
#define GBBP_G_RF_SSI_REQ_EN_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x860C)
#define GBBP_G_RF_SSI_RD_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x8610)
#define GBBP_G_RF_SSI_RD_0DATA_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x8614)
#define GBBP_G_RF_SSI_RD_1DATA_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x8618)
#define GBBP_G_RF_SSI_RD_2DATA_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x861C)
#define GBBP_G_RF_SSI_RD_3DATA_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x8620)
#define GBBP_G_RF_SSI_RD_4DATA_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x8624)
#define GBBP_G_RF_SSI_RD_5DATA_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x8628)
#define GBBP_G_RF_SSI_RD_6DATA_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x862C)
#define GBBP_G_RF_SSI_RD_7DATA_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x8630)
#define GBBP_G_MIPI_REQ_EN_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x8634)
#define GBBP_G_MIPI_CMD_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x8638)
#define GBBP_G_RF_SSI_MIPI_CLR_REG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x863C)
#define GBBP_G_ABB_CFG_SEL_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x8644)
#define GBBP_G_MASTER_MEA_G_EN_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x8658)
#define GBBP_G_ABB_TRX_LOOP_EN_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x865C)
#define GBBP_G_DBG_REG0_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x8660)
#define GBBP_G_DBG_REG1_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x8664)
#define GBBP_G_AUXDAC_EN_CFG_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x8690)
#define GBBP_DATA_FIFO_RST_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x8694)
#define GBBP_G_RFIC_SSI_RAM_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x8200)
#define GBBP_G_RFIC_SSI_RAM_MEMDEPTH (192)
#define GBBP_G_MIPI_SSI_RAM_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x8000)
#define GBBP_G_MIPI_SSI_RAM_MEMDEPTH (128)
#define GBBP_GTC_CFG_RAM_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x0)
#define GBBP_GTC_CFG_RAM_MEMDEPTH (512)
#define GBBP_DEC_RPT_RAM_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x2000)
#define GBBP_DEC_RPT_RAM_MEMDEPTH (232)
#define GBBP_TSC_RAM_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x2800)
#define GBBP_TSC_RAM_MEMDEPTH (16)
#define GBBP_CPU_GAPC_CONFIG_RAM_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x2500)
#define GBBP_CPU_GAPC_CONFIG_RAM_MEMDEPTH (32)
#define GBBP_NB_DEC_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x2004)
#define GBBP_NB_DEC_RPT_MEMDEPTH (1)
#define GBBP_SB_DEC_RPT_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x2398)
#define GBBP_SB_DEC_RPT_MEMDEPTH (1)
#define GBBP_UL_CODE_CFG_RAM_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x3000)
#define GBBP_UL_CODE_CFG_RAM_MEMDEPTH (160)
#define GBBP_CPU_HD35_CONFIG_RAM_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x3300)
#define GBBP_CPU_HD35_CONFIG_RAM_MEMDEPTH (8)
#define GBBP_CARRY_RAM_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5400)
#define GBBP_CARRY_RAM_MEMDEPTH (88)
#define GBBP_UL_MAP_CFG_RAM_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x5600)
#define GBBP_UL_MAP_CFG_RAM_MEMDEPTH (30)
#define GBBP_USF_VALUE_RPT_RAM_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x58C8)
#define GBBP_USF_VALUE_RPT_RAM_MEMDEPTH (78)
#define GBBP_DC_OFFSET_RAM_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x6000)
#define GBBP_DC_OFFSET_RAM_MEMDEPTH (64)
#define GBBP_CHANNEL_GAIN_RAM_ADDR (SOC_BBP_GSM_BASE_ADDR + 0x6400)
#define GBBP_CHANNEL_GAIN_RAM_MEMDEPTH (64)
typedef union
{
    unsigned long cpu_soft_afc_value_reg;
    struct
    {
        unsigned long cpu_soft_afc_value : 14;
        unsigned long reserved : 17;
        unsigned long cpu_soft_afc_en_imi : 1;
    } reg;
} GBBP_CPU_SOFT_AFC_VALUE_UNION;
#define GBBP_CPU_SOFT_AFC_VALUE_cpu_soft_afc_value_START (0)
#define GBBP_CPU_SOFT_AFC_VALUE_cpu_soft_afc_value_END (13)
#define GBBP_CPU_SOFT_AFC_VALUE_cpu_soft_afc_en_imi_START (31)
#define GBBP_CPU_SOFT_AFC_VALUE_cpu_soft_afc_en_imi_END (31)
typedef union
{
    unsigned long cpu_soft_value_renew_reg;
    struct
    {
        unsigned long cpu_soft_afc_renew_imi : 1;
        unsigned long reserved : 31;
    } reg;
} GBBP_CPU_SOFT_VALUE_RENEW_UNION;
#define GBBP_CPU_SOFT_VALUE_RENEW_cpu_soft_afc_renew_imi_START (0)
#define GBBP_CPU_SOFT_VALUE_RENEW_cpu_soft_afc_renew_imi_END (0)
typedef union
{
    unsigned long cpu_ci_thres_cfg_reg;
    struct
    {
        unsigned long cpu_gmsk_ci_thres : 3;
        unsigned long reserved_0 : 13;
        unsigned long cpu_psk_ci_thres : 3;
        unsigned long reserved_1 : 13;
    } reg;
} GBBP_CPU_CI_THRES_CFG_UNION;
#define GBBP_CPU_CI_THRES_CFG_cpu_gmsk_ci_thres_START (0)
#define GBBP_CPU_CI_THRES_CFG_cpu_gmsk_ci_thres_END (2)
#define GBBP_CPU_CI_THRES_CFG_cpu_psk_ci_thres_START (16)
#define GBBP_CPU_CI_THRES_CFG_cpu_psk_ci_thres_END (18)
typedef union
{
    unsigned long cpu_nb_afc_num_reg;
    struct
    {
        unsigned long cpu_nb_afc_num : 3;
        unsigned long reserved : 29;
    } reg;
} GBBP_CPU_NB_AFC_NUM_UNION;
#define GBBP_CPU_NB_AFC_NUM_cpu_nb_afc_num_START (0)
#define GBBP_CPU_NB_AFC_NUM_cpu_nb_afc_num_END (2)
typedef union
{
    unsigned long cpu_afc_cfg_reg;
    struct
    {
        unsigned long cpu_afc_init : 14;
        unsigned long reserved_0 : 1;
        unsigned long cpu_afc_init_en_imi : 1;
        unsigned long reserved_1 : 15;
        unsigned long cpu_fb_afc_clr : 1;
    } reg;
} GBBP_CPU_AFC_CFG_UNION;
#define GBBP_CPU_AFC_CFG_cpu_afc_init_START (0)
#define GBBP_CPU_AFC_CFG_cpu_afc_init_END (13)
#define GBBP_CPU_AFC_CFG_cpu_afc_init_en_imi_START (15)
#define GBBP_CPU_AFC_CFG_cpu_afc_init_en_imi_END (15)
#define GBBP_CPU_AFC_CFG_cpu_fb_afc_clr_START (31)
#define GBBP_CPU_AFC_CFG_cpu_fb_afc_clr_END (31)
typedef union
{
    unsigned long afc_value_i_cpu_reg;
    struct
    {
        unsigned long afc_value_i : 19;
        unsigned long reserved : 13;
    } reg;
} GBBP_AFC_VALUE_I_CPU_UNION;
#define GBBP_AFC_VALUE_I_CPU_afc_value_i_START (0)
#define GBBP_AFC_VALUE_I_CPU_afc_value_i_END (18)
typedef union
{
    unsigned long afc_value_q_cpu_reg;
    struct
    {
        unsigned long afc_value_q : 19;
        unsigned long reserved : 13;
    } reg;
} GBBP_AFC_VALUE_Q_CPU_UNION;
#define GBBP_AFC_VALUE_Q_CPU_afc_value_q_START (0)
#define GBBP_AFC_VALUE_Q_CPU_afc_value_q_END (18)
typedef union
{
    unsigned long cpu_afc_pwm_width_sel_reg;
    struct
    {
        unsigned long cpu_afc_pwm_width_sel : 2;
        unsigned long reserved : 30;
    } reg;
} GBBP_CPU_AFC_PWM_WIDTH_SEL_UNION;
#define GBBP_CPU_AFC_PWM_WIDTH_SEL_cpu_afc_pwm_width_sel_START (0)
#define GBBP_CPU_AFC_PWM_WIDTH_SEL_cpu_afc_pwm_width_sel_END (1)
typedef union
{
    unsigned long cpu_nb_afc_num_clr_reg;
    struct
    {
        unsigned long cpu_nb_afc_num_clr_imi : 1;
        unsigned long reserved : 31;
    } reg;
} GBBP_CPU_NB_AFC_NUM_CLR_UNION;
#define GBBP_CPU_NB_AFC_NUM_CLR_cpu_nb_afc_num_clr_imi_START (0)
#define GBBP_CPU_NB_AFC_NUM_CLR_cpu_nb_afc_num_clr_imi_END (0)
typedef union
{
    unsigned long cpu_fb_kp_kint_reg;
    struct
    {
        unsigned long reserved_0 : 16;
        unsigned long cpu_afc_maxfbnum : 5;
        unsigned long reserved_1 : 11;
    } reg;
} GBBP_CPU_FB_KP_KINT_UNION;
#define GBBP_CPU_FB_KP_KINT_cpu_afc_maxfbnum_START (16)
#define GBBP_CPU_FB_KP_KINT_cpu_afc_maxfbnum_END (20)
typedef union
{
    unsigned long fb_timebase_rpt_reg;
    struct
    {
        unsigned long fb_timebase_qb_rpt : 13;
        unsigned long reserved_0 : 3;
        unsigned long fb_timebase_fn_rpt : 11;
        unsigned long reserved_1 : 5;
    } reg;
} GBBP_FB_TIMEBASE_RPT_UNION;
#define GBBP_FB_TIMEBASE_RPT_fb_timebase_qb_rpt_START (0)
#define GBBP_FB_TIMEBASE_RPT_fb_timebase_qb_rpt_END (12)
#define GBBP_FB_TIMEBASE_RPT_fb_timebase_fn_rpt_START (16)
#define GBBP_FB_TIMEBASE_RPT_fb_timebase_fn_rpt_END (26)
typedef union
{
    unsigned long fb_fn_rpt_reg;
    struct
    {
        unsigned long gtc_t3_cnt : 6;
        unsigned long reserved_0 : 2;
        unsigned long gtc_t2_cnt : 5;
        unsigned long reserved_1 : 3;
        unsigned long gtc_t1_cnt : 11;
        unsigned long reserved_2 : 5;
    } reg;
} GBBP_FB_FN_RPT_UNION;
#define GBBP_FB_FN_RPT_gtc_t3_cnt_START (0)
#define GBBP_FB_FN_RPT_gtc_t3_cnt_END (5)
#define GBBP_FB_FN_RPT_gtc_t2_cnt_START (8)
#define GBBP_FB_FN_RPT_gtc_t2_cnt_END (12)
#define GBBP_FB_FN_RPT_gtc_t1_cnt_START (16)
#define GBBP_FB_FN_RPT_gtc_t1_cnt_END (26)
typedef union
{
    unsigned long cpu_fb_times_thres_reg;
    struct
    {
        unsigned long cpu_fb_failed_thres : 2;
        unsigned long reserved_0 : 2;
        unsigned long cpu_sb_failed_thres : 2;
        unsigned long reserved_1 : 6;
        unsigned long cpu_fb_peak_window : 17;
        unsigned long reserved_2 : 3;
    } reg;
} GBBP_CPU_FB_TIMES_THRES_UNION;
#define GBBP_CPU_FB_TIMES_THRES_cpu_fb_failed_thres_START (0)
#define GBBP_CPU_FB_TIMES_THRES_cpu_fb_failed_thres_END (1)
#define GBBP_CPU_FB_TIMES_THRES_cpu_sb_failed_thres_START (4)
#define GBBP_CPU_FB_TIMES_THRES_cpu_sb_failed_thres_END (5)
#define GBBP_CPU_FB_TIMES_THRES_cpu_fb_peak_window_START (12)
#define GBBP_CPU_FB_TIMES_THRES_cpu_fb_peak_window_END (28)
typedef union
{
    unsigned long cpu_fb_energ_thres_reg;
    struct
    {
        unsigned long reserved_0 : 12;
        unsigned long cpu_fb_peak_thres : 11;
        unsigned long reserved_1 : 9;
    } reg;
} GBBP_CPU_FB_ENERG_THRES_UNION;
#define GBBP_CPU_FB_ENERG_THRES_cpu_fb_peak_thres_START (12)
#define GBBP_CPU_FB_ENERG_THRES_cpu_fb_peak_thres_END (22)
typedef union
{
    unsigned long afc_rpt_reg;
    struct
    {
        unsigned long afc_vctxo_cpu : 14;
        unsigned long reserved : 2;
        unsigned long afc_vctxo_16bit_cpu : 16;
    } reg;
} GBBP_AFC_RPT_UNION;
#define GBBP_AFC_RPT_afc_vctxo_cpu_START (0)
#define GBBP_AFC_RPT_afc_vctxo_cpu_END (13)
#define GBBP_AFC_RPT_afc_vctxo_16bit_cpu_START (16)
#define GBBP_AFC_RPT_afc_vctxo_16bit_cpu_END (31)
typedef union
{
    unsigned long fb_rpt1_reg;
    struct
    {
        unsigned long fb_pos_cpu : 13;
        unsigned long reserved : 19;
    } reg;
} GBBP_FB_RPT1_UNION;
#define GBBP_FB_RPT1_fb_pos_cpu_START (0)
#define GBBP_FB_RPT1_fb_pos_cpu_END (12)
typedef union
{
    unsigned long fb_rpt2_reg;
    struct
    {
        unsigned long fb_square_max_cpu : 19;
        unsigned long reserved : 13;
    } reg;
} GBBP_FB_RPT2_UNION;
#define GBBP_FB_RPT2_fb_square_max_cpu_START (0)
#define GBBP_FB_RPT2_fb_square_max_cpu_END (18)
typedef union
{
    unsigned long sb_pos_rpt1_reg;
    struct
    {
        unsigned long sb_pos_cpu : 13;
        unsigned long reserved_0 : 3;
        unsigned long srch_fsm_cpu : 2;
        unsigned long reserved_1 : 14;
    } reg;
} GBBP_SB_POS_RPT1_UNION;
#define GBBP_SB_POS_RPT1_sb_pos_cpu_START (0)
#define GBBP_SB_POS_RPT1_sb_pos_cpu_END (12)
#define GBBP_SB_POS_RPT1_srch_fsm_cpu_START (16)
#define GBBP_SB_POS_RPT1_srch_fsm_cpu_END (17)
typedef union
{
    unsigned long sb_square_rpt1_reg;
    struct
    {
        unsigned long sb_square_cpu : 30;
        unsigned long reserved : 2;
    } reg;
} GBBP_SB_SQUARE_RPT1_UNION;
#define GBBP_SB_SQUARE_RPT1_sb_square_cpu_START (0)
#define GBBP_SB_SQUARE_RPT1_sb_square_cpu_END (29)
typedef union
{
    unsigned long sb_pos_rpt2_reg;
    struct
    {
        unsigned long sb_max2_pos_cpu : 13;
        unsigned long reserved : 19;
    } reg;
} GBBP_SB_POS_RPT2_UNION;
#define GBBP_SB_POS_RPT2_sb_max2_pos_cpu_START (0)
#define GBBP_SB_POS_RPT2_sb_max2_pos_cpu_END (12)
typedef union
{
    unsigned long sb_square_rpt2_reg;
    struct
    {
        unsigned long sb_max2_square_cpu : 30;
        unsigned long reserved : 2;
    } reg;
} GBBP_SB_SQUARE_RPT2_UNION;
#define GBBP_SB_SQUARE_RPT2_sb_max2_square_cpu_START (0)
#define GBBP_SB_SQUARE_RPT2_sb_max2_square_cpu_END (29)
typedef union
{
    unsigned long sb_pos_rpt3_reg;
    struct
    {
        unsigned long sb_max3_pos_cpu : 13;
        unsigned long reserved : 19;
    } reg;
} GBBP_SB_POS_RPT3_UNION;
#define GBBP_SB_POS_RPT3_sb_max3_pos_cpu_START (0)
#define GBBP_SB_POS_RPT3_sb_max3_pos_cpu_END (12)
typedef union
{
    unsigned long sb_square_rpt3_reg;
    struct
    {
        unsigned long sb_max3_square_cpu : 30;
        unsigned long reserved : 2;
    } reg;
} GBBP_SB_SQUARE_RPT3_UNION;
#define GBBP_SB_SQUARE_RPT3_sb_max3_square_cpu_START (0)
#define GBBP_SB_SQUARE_RPT3_sb_max3_square_cpu_END (29)
typedef union
{
    unsigned long state_rpt_reg;
    struct
    {
        unsigned long mau_curr_state : 4;
        unsigned long srch_curr_state : 2;
        unsigned long reserved_0 : 2;
        unsigned long int_srch_status_cpu : 4;
        unsigned long reserved_1 : 4;
        unsigned long srch_status_cpu : 3;
        unsigned long reserved_2 : 13;
    } reg;
} GBBP_STATE_RPT_UNION;
#define GBBP_STATE_RPT_mau_curr_state_START (0)
#define GBBP_STATE_RPT_mau_curr_state_END (3)
#define GBBP_STATE_RPT_srch_curr_state_START (4)
#define GBBP_STATE_RPT_srch_curr_state_END (5)
#define GBBP_STATE_RPT_int_srch_status_cpu_START (8)
#define GBBP_STATE_RPT_int_srch_status_cpu_END (11)
#define GBBP_STATE_RPT_srch_status_cpu_START (16)
#define GBBP_STATE_RPT_srch_status_cpu_END (18)
typedef union
{
    unsigned long srch_qb_rpt_reg;
    struct
    {
        unsigned long srch_timebase_qb : 13;
        unsigned long reserved_0 : 3;
        unsigned long srch_int_mod : 3;
        unsigned long reserved_1 : 9;
        unsigned long srch_start_mod : 3;
        unsigned long gsp_ncell_srch_flag : 1;
    } reg;
} GBBP_SRCH_QB_RPT_UNION;
#define GBBP_SRCH_QB_RPT_srch_timebase_qb_START (0)
#define GBBP_SRCH_QB_RPT_srch_timebase_qb_END (12)
#define GBBP_SRCH_QB_RPT_srch_int_mod_START (16)
#define GBBP_SRCH_QB_RPT_srch_int_mod_END (18)
#define GBBP_SRCH_QB_RPT_srch_start_mod_START (28)
#define GBBP_SRCH_QB_RPT_srch_start_mod_END (30)
#define GBBP_SRCH_QB_RPT_gsp_ncell_srch_flag_START (31)
#define GBBP_SRCH_QB_RPT_gsp_ncell_srch_flag_END (31)
typedef union
{
    unsigned long srch_fn_rpt_reg;
    struct
    {
        unsigned long srch_fn_low : 11;
        unsigned long reserved_0 : 5;
        unsigned long srch_fn_high : 11;
        unsigned long reserved_1 : 5;
    } reg;
} GBBP_SRCH_FN_RPT_UNION;
#define GBBP_SRCH_FN_RPT_srch_fn_low_START (0)
#define GBBP_SRCH_FN_RPT_srch_fn_low_END (10)
#define GBBP_SRCH_FN_RPT_srch_fn_high_START (16)
#define GBBP_SRCH_FN_RPT_srch_fn_high_END (26)
typedef union
{
    unsigned long sb_advance_len_cfg_reg;
    struct
    {
        unsigned long cpu_sb_advance_len : 6;
        unsigned long reserved : 26;
    } reg;
} GBBP_SB_ADVANCE_LEN_CFG_UNION;
#define GBBP_SB_ADVANCE_LEN_CFG_cpu_sb_advance_len_START (0)
#define GBBP_SB_ADVANCE_LEN_CFG_cpu_sb_advance_len_END (5)
typedef union
{
    unsigned long srch_frq_rpt_reg;
    struct
    {
        unsigned long srch_start_frq : 12;
        unsigned long reserved_0 : 4;
        unsigned long srch_int_frq : 12;
        unsigned long reserved_1 : 4;
    } reg;
} GBBP_SRCH_FRQ_RPT_UNION;
#define GBBP_SRCH_FRQ_RPT_srch_start_frq_START (0)
#define GBBP_SRCH_FRQ_RPT_srch_start_frq_END (11)
#define GBBP_SRCH_FRQ_RPT_srch_int_frq_START (16)
#define GBBP_SRCH_FRQ_RPT_srch_int_frq_END (27)
typedef union
{
    unsigned long afc_loop1_rpt_reg;
    struct
    {
        unsigned long nbafc_1loop_cpu : 31;
        unsigned long gsp_nb_afc_switch : 1;
    } reg;
} GBBP_AFC_LOOP1_RPT_UNION;
#define GBBP_AFC_LOOP1_RPT_nbafc_1loop_cpu_START (0)
#define GBBP_AFC_LOOP1_RPT_nbafc_1loop_cpu_END (30)
#define GBBP_AFC_LOOP1_RPT_gsp_nb_afc_switch_START (31)
#define GBBP_AFC_LOOP1_RPT_gsp_nb_afc_switch_END (31)
typedef union
{
    unsigned long cpu_afc_loop1_cfg_reg;
    struct
    {
        unsigned long cpu_nbafc_1loop : 31;
        unsigned long reserved : 1;
    } reg;
} GBBP_CPU_AFC_LOOP1_CFG_UNION;
#define GBBP_CPU_AFC_LOOP1_CFG_cpu_nbafc_1loop_START (0)
#define GBBP_CPU_AFC_LOOP1_CFG_cpu_nbafc_1loop_END (30)
typedef union
{
    unsigned long ncell_nco_rpt_reg;
    struct
    {
        unsigned long ncell_nco_cpu : 16;
        unsigned long ncell_nco_status : 2;
        unsigned long reserved : 14;
    } reg;
} GBBP_NCELL_NCO_RPT_UNION;
#define GBBP_NCELL_NCO_RPT_ncell_nco_cpu_START (0)
#define GBBP_NCELL_NCO_RPT_ncell_nco_cpu_END (15)
#define GBBP_NCELL_NCO_RPT_ncell_nco_status_START (16)
#define GBBP_NCELL_NCO_RPT_ncell_nco_status_END (17)
typedef union
{
    unsigned long afc_phase_threshold_cfg_reg;
    struct
    {
        unsigned long cpu_afc_phase_min : 10;
        unsigned long reserved_0 : 6;
        unsigned long cpu_afc_phase_max : 10;
        unsigned long reserved_1 : 6;
    } reg;
} GBBP_AFC_PHASE_THRESHOLD_CFG_UNION;
#define GBBP_AFC_PHASE_THRESHOLD_CFG_cpu_afc_phase_min_START (0)
#define GBBP_AFC_PHASE_THRESHOLD_CFG_cpu_afc_phase_min_END (9)
#define GBBP_AFC_PHASE_THRESHOLD_CFG_cpu_afc_phase_max_START (16)
#define GBBP_AFC_PHASE_THRESHOLD_CFG_cpu_afc_phase_max_END (25)
typedef union
{
    unsigned long afc_fcut_threshold_cfg_reg;
    struct
    {
        unsigned long cpu_afc_fc_low : 13;
        unsigned long reserved_0 : 3;
        unsigned long cpu_afc_fc_high : 13;
        unsigned long reserved_1 : 3;
    } reg;
} GBBP_AFC_FCUT_THRESHOLD_CFG_UNION;
#define GBBP_AFC_FCUT_THRESHOLD_CFG_cpu_afc_fc_low_START (0)
#define GBBP_AFC_FCUT_THRESHOLD_CFG_cpu_afc_fc_low_END (12)
#define GBBP_AFC_FCUT_THRESHOLD_CFG_cpu_afc_fc_high_START (16)
#define GBBP_AFC_FCUT_THRESHOLD_CFG_cpu_afc_fc_high_END (28)
typedef union
{
    unsigned long afc_alpha_sel_reg;
    struct
    {
        unsigned long cpu_numerator_sel : 2;
        unsigned long reserved : 30;
    } reg;
} GBBP_AFC_ALPHA_SEL_UNION;
#define GBBP_AFC_ALPHA_SEL_cpu_numerator_sel_START (0)
#define GBBP_AFC_ALPHA_SEL_cpu_numerator_sel_END (1)
typedef union
{
    unsigned long cpu_srch_en_clr_reg;
    struct
    {
        unsigned long cpu_srch_en_clr_imi : 1;
        unsigned long cpu_nb_demod_en_clr_imi : 1;
        unsigned long cpu_agc_en_clr_imi : 1;
        unsigned long cpu_nb_afc_en_clr_imi : 1;
        unsigned long gsp_alpha_toa_energy_clr_imi : 1;
        unsigned long reserved_0 : 11;
        unsigned long gsp_srch_en : 1;
        unsigned long gsp_nb_demod_en : 1;
        unsigned long reserved_1 : 14;
    } reg;
} GBBP_CPU_SRCH_EN_CLR_UNION;
#define GBBP_CPU_SRCH_EN_CLR_cpu_srch_en_clr_imi_START (0)
#define GBBP_CPU_SRCH_EN_CLR_cpu_srch_en_clr_imi_END (0)
#define GBBP_CPU_SRCH_EN_CLR_cpu_nb_demod_en_clr_imi_START (1)
#define GBBP_CPU_SRCH_EN_CLR_cpu_nb_demod_en_clr_imi_END (1)
#define GBBP_CPU_SRCH_EN_CLR_cpu_agc_en_clr_imi_START (2)
#define GBBP_CPU_SRCH_EN_CLR_cpu_agc_en_clr_imi_END (2)
#define GBBP_CPU_SRCH_EN_CLR_cpu_nb_afc_en_clr_imi_START (3)
#define GBBP_CPU_SRCH_EN_CLR_cpu_nb_afc_en_clr_imi_END (3)
#define GBBP_CPU_SRCH_EN_CLR_gsp_alpha_toa_energy_clr_imi_START (4)
#define GBBP_CPU_SRCH_EN_CLR_gsp_alpha_toa_energy_clr_imi_END (4)
#define GBBP_CPU_SRCH_EN_CLR_gsp_srch_en_START (16)
#define GBBP_CPU_SRCH_EN_CLR_gsp_srch_en_END (16)
#define GBBP_CPU_SRCH_EN_CLR_gsp_nb_demod_en_START (17)
#define GBBP_CPU_SRCH_EN_CLR_gsp_nb_demod_en_END (17)
typedef union
{
    unsigned long nb_pos_rpt_reg;
    struct
    {
        unsigned long nb_pos_cpu : 13;
        unsigned long reserved_0 : 3;
        unsigned long mod_type_cpu : 2;
        unsigned long reserved_1 : 6;
        unsigned long mod_type_first_cpu : 2;
        unsigned long reserved_2 : 6;
    } reg;
} GBBP_NB_POS_RPT_UNION;
#define GBBP_NB_POS_RPT_nb_pos_cpu_START (0)
#define GBBP_NB_POS_RPT_nb_pos_cpu_END (12)
#define GBBP_NB_POS_RPT_mod_type_cpu_START (16)
#define GBBP_NB_POS_RPT_mod_type_cpu_END (17)
#define GBBP_NB_POS_RPT_mod_type_first_cpu_START (24)
#define GBBP_NB_POS_RPT_mod_type_first_cpu_END (25)
typedef union
{
    unsigned long cpu_8psk_psp_alpha_para_reg;
    struct
    {
        unsigned long cpu_8psk_psp_alpha_para : 2;
        unsigned long reserved : 29;
        unsigned long cpu_opt_en : 1;
    } reg;
} GBBP_CPU_8PSK_PSP_ALPHA_PARA_UNION;
#define GBBP_CPU_8PSK_PSP_ALPHA_PARA_cpu_8psk_psp_alpha_para_START (0)
#define GBBP_CPU_8PSK_PSP_ALPHA_PARA_cpu_8psk_psp_alpha_para_END (1)
#define GBBP_CPU_8PSK_PSP_ALPHA_PARA_cpu_opt_en_START (31)
#define GBBP_CPU_8PSK_PSP_ALPHA_PARA_cpu_opt_en_END (31)
typedef union
{
    unsigned long cpu_toa_alpha_para_reg;
    struct
    {
        unsigned long cpu_alpha_parameter : 3;
        unsigned long reserved : 29;
    } reg;
} GBBP_CPU_TOA_ALPHA_PARA_UNION;
#define GBBP_CPU_TOA_ALPHA_PARA_cpu_alpha_parameter_START (0)
#define GBBP_CPU_TOA_ALPHA_PARA_cpu_alpha_parameter_END (2)
typedef union
{
    unsigned long cpu_ch_est_opt_reg;
    struct
    {
        unsigned long cpu_ch_est_opt_noise_alpha : 3;
        unsigned long reserved_0 : 3;
        unsigned long cpu_valpp_opt_en : 1;
        unsigned long cpu_ch_est_opt_bypass : 1;
        unsigned long reserved_1 : 8;
        unsigned long cpu_white_filter_thres : 3;
        unsigned long reserved_2 : 13;
    } reg;
} GBBP_CPU_CH_EST_OPT_UNION;
#define GBBP_CPU_CH_EST_OPT_cpu_ch_est_opt_noise_alpha_START (0)
#define GBBP_CPU_CH_EST_OPT_cpu_ch_est_opt_noise_alpha_END (2)
#define GBBP_CPU_CH_EST_OPT_cpu_valpp_opt_en_START (6)
#define GBBP_CPU_CH_EST_OPT_cpu_valpp_opt_en_END (6)
#define GBBP_CPU_CH_EST_OPT_cpu_ch_est_opt_bypass_START (7)
#define GBBP_CPU_CH_EST_OPT_cpu_ch_est_opt_bypass_END (7)
#define GBBP_CPU_CH_EST_OPT_cpu_white_filter_thres_START (16)
#define GBBP_CPU_CH_EST_OPT_cpu_white_filter_thres_END (18)
typedef union
{
    unsigned long nb_mod_type_rpt_reg;
    struct
    {
        unsigned long slot_demod_flag_cpu : 16;
        unsigned long slot_burst_flag_cpu : 16;
    } reg;
} GBBP_NB_MOD_TYPE_RPT_UNION;
#define GBBP_NB_MOD_TYPE_RPT_slot_demod_flag_cpu_START (0)
#define GBBP_NB_MOD_TYPE_RPT_slot_demod_flag_cpu_END (15)
#define GBBP_NB_MOD_TYPE_RPT_slot_burst_flag_cpu_START (16)
#define GBBP_NB_MOD_TYPE_RPT_slot_burst_flag_cpu_END (31)
typedef union
{
    unsigned long nb_burst_type_rpt_reg;
    struct
    {
        unsigned long slot_demod_flag_high_cpu : 8;
        unsigned long reserved_0 : 8;
        unsigned long slot_burst_flag_high_cpu : 8;
        unsigned long reserved_1 : 8;
    } reg;
} GBBP_NB_BURST_TYPE_RPT_UNION;
#define GBBP_NB_BURST_TYPE_RPT_slot_demod_flag_high_cpu_START (0)
#define GBBP_NB_BURST_TYPE_RPT_slot_demod_flag_high_cpu_END (7)
#define GBBP_NB_BURST_TYPE_RPT_slot_burst_flag_high_cpu_START (16)
#define GBBP_NB_BURST_TYPE_RPT_slot_burst_flag_high_cpu_END (23)
typedef union
{
    unsigned long gross_carrier_energy1_reg;
    struct
    {
        unsigned long thres_c_1d : 19;
        unsigned long reserved : 13;
    } reg;
} GBBP_GROSS_CARRIER_ENERGY1_UNION;
#define GBBP_GROSS_CARRIER_ENERGY1_thres_c_1d_START (0)
#define GBBP_GROSS_CARRIER_ENERGY1_thres_c_1d_END (18)
typedef union
{
    unsigned long gross_interfere_energy1_reg;
    struct
    {
        unsigned long thres_i_1d : 15;
        unsigned long reserved : 17;
    } reg;
} GBBP_GROSS_INTERFERE_ENERGY1_UNION;
#define GBBP_GROSS_INTERFERE_ENERGY1_thres_i_1d_START (0)
#define GBBP_GROSS_INTERFERE_ENERGY1_thres_i_1d_END (14)
typedef union
{
    unsigned long gross_carrier_energy2_reg;
    struct
    {
        unsigned long thres_c_2d : 19;
        unsigned long reserved : 13;
    } reg;
} GBBP_GROSS_CARRIER_ENERGY2_UNION;
#define GBBP_GROSS_CARRIER_ENERGY2_thres_c_2d_START (0)
#define GBBP_GROSS_CARRIER_ENERGY2_thres_c_2d_END (18)
typedef union
{
    unsigned long gross_interfere_energy2_reg;
    struct
    {
        unsigned long thres_i_2d : 15;
        unsigned long reserved : 17;
    } reg;
} GBBP_GROSS_INTERFERE_ENERGY2_UNION;
#define GBBP_GROSS_INTERFERE_ENERGY2_thres_i_2d_START (0)
#define GBBP_GROSS_INTERFERE_ENERGY2_thres_i_2d_END (14)
typedef union
{
    unsigned long gross_carrier_energy3_reg;
    struct
    {
        unsigned long thres_c_3d : 19;
        unsigned long reserved : 13;
    } reg;
} GBBP_GROSS_CARRIER_ENERGY3_UNION;
#define GBBP_GROSS_CARRIER_ENERGY3_thres_c_3d_START (0)
#define GBBP_GROSS_CARRIER_ENERGY3_thres_c_3d_END (18)
typedef union
{
    unsigned long gross_interfere_energy3_reg;
    struct
    {
        unsigned long thres_i_3d : 15;
        unsigned long reserved : 17;
    } reg;
} GBBP_GROSS_INTERFERE_ENERGY3_UNION;
#define GBBP_GROSS_INTERFERE_ENERGY3_thres_i_3d_START (0)
#define GBBP_GROSS_INTERFERE_ENERGY3_thres_i_3d_END (14)
typedef union
{
    unsigned long gross_carrier_energy4_reg;
    struct
    {
        unsigned long thres_c_4d : 19;
        unsigned long reserved : 13;
    } reg;
} GBBP_GROSS_CARRIER_ENERGY4_UNION;
#define GBBP_GROSS_CARRIER_ENERGY4_thres_c_4d_START (0)
#define GBBP_GROSS_CARRIER_ENERGY4_thres_c_4d_END (18)
typedef union
{
    unsigned long gross_interfere_energy4_reg;
    struct
    {
        unsigned long thres_i_4d : 15;
        unsigned long reserved : 17;
    } reg;
} GBBP_GROSS_INTERFERE_ENERGY4_UNION;
#define GBBP_GROSS_INTERFERE_ENERGY4_thres_i_4d_START (0)
#define GBBP_GROSS_INTERFERE_ENERGY4_thres_i_4d_END (14)
typedef union
{
    unsigned long valpp_carrier_energy0_reg;
    struct
    {
        unsigned long valpp_carrier_energy_cpu : 31;
        unsigned long reserved : 1;
    } reg;
} GBBP_VALPP_CARRIER_ENERGY0_UNION;
#define GBBP_VALPP_CARRIER_ENERGY0_valpp_carrier_energy_cpu_START (0)
#define GBBP_VALPP_CARRIER_ENERGY0_valpp_carrier_energy_cpu_END (30)
typedef union
{
    unsigned long valpp_interfere_energy0_reg;
    struct
    {
        unsigned long valpp_interfere_energy_cpu : 26;
        unsigned long reserved : 6;
    } reg;
} GBBP_VALPP_INTERFERE_ENERGY0_UNION;
#define GBBP_VALPP_INTERFERE_ENERGY0_valpp_interfere_energy_cpu_START (0)
#define GBBP_VALPP_INTERFERE_ENERGY0_valpp_interfere_energy_cpu_END (25)
typedef union
{
    unsigned long valpp_dem_type_toa0_reg;
    struct
    {
        unsigned long toa_sel_result : 6;
        unsigned long reserved_0 : 2;
        unsigned long max_sum_index_cpu : 4;
        unsigned long reserved_1 : 2;
        unsigned long mod_type_1d : 2;
        unsigned long nb_pos_adj_cpu : 4;
        unsigned long demod_slot_1d : 3;
        unsigned long reserved_2 : 1;
        unsigned long nserv_cell_ind_1d : 1;
        unsigned long reserved_3 : 3;
        unsigned long mod_type_first_1d : 2;
        unsigned long reserved_4 : 1;
        unsigned long demod_info_valid_flag : 1;
    } reg;
} GBBP_VALPP_DEM_TYPE_TOA0_UNION;
#define GBBP_VALPP_DEM_TYPE_TOA0_toa_sel_result_START (0)
#define GBBP_VALPP_DEM_TYPE_TOA0_toa_sel_result_END (5)
#define GBBP_VALPP_DEM_TYPE_TOA0_max_sum_index_cpu_START (8)
#define GBBP_VALPP_DEM_TYPE_TOA0_max_sum_index_cpu_END (11)
#define GBBP_VALPP_DEM_TYPE_TOA0_mod_type_1d_START (14)
#define GBBP_VALPP_DEM_TYPE_TOA0_mod_type_1d_END (15)
#define GBBP_VALPP_DEM_TYPE_TOA0_nb_pos_adj_cpu_START (16)
#define GBBP_VALPP_DEM_TYPE_TOA0_nb_pos_adj_cpu_END (19)
#define GBBP_VALPP_DEM_TYPE_TOA0_demod_slot_1d_START (20)
#define GBBP_VALPP_DEM_TYPE_TOA0_demod_slot_1d_END (22)
#define GBBP_VALPP_DEM_TYPE_TOA0_nserv_cell_ind_1d_START (24)
#define GBBP_VALPP_DEM_TYPE_TOA0_nserv_cell_ind_1d_END (24)
#define GBBP_VALPP_DEM_TYPE_TOA0_mod_type_first_1d_START (28)
#define GBBP_VALPP_DEM_TYPE_TOA0_mod_type_first_1d_END (29)
#define GBBP_VALPP_DEM_TYPE_TOA0_demod_info_valid_flag_START (31)
#define GBBP_VALPP_DEM_TYPE_TOA0_demod_info_valid_flag_END (31)
typedef union
{
    unsigned long valpp_carrier_energy1_reg;
    struct
    {
        unsigned long valpp_carrier_energy_1d_cpu : 31;
        unsigned long reserved : 1;
    } reg;
} GBBP_VALPP_CARRIER_ENERGY1_UNION;
#define GBBP_VALPP_CARRIER_ENERGY1_valpp_carrier_energy_1d_cpu_START (0)
#define GBBP_VALPP_CARRIER_ENERGY1_valpp_carrier_energy_1d_cpu_END (30)
typedef union
{
    unsigned long valpp_interfere_energy1_reg;
    struct
    {
        unsigned long valpp_interfere_energy_1d_cpu : 26;
        unsigned long reserved : 6;
    } reg;
} GBBP_VALPP_INTERFERE_ENERGY1_UNION;
#define GBBP_VALPP_INTERFERE_ENERGY1_valpp_interfere_energy_1d_cpu_START (0)
#define GBBP_VALPP_INTERFERE_ENERGY1_valpp_interfere_energy_1d_cpu_END (25)
typedef union
{
    unsigned long valpp_dem_type_toa1_reg;
    struct
    {
        unsigned long reserved_0 : 14;
        unsigned long mod_type_2d : 2;
        unsigned long nb_pos_adj_cpu : 4;
        unsigned long demod_slot_2d : 3;
        unsigned long reserved_1 : 1;
        unsigned long nserv_cell_ind_2d : 1;
        unsigned long reserved_2 : 3;
        unsigned long mod_type_first_2d : 2;
        unsigned long reserved_3 : 1;
        unsigned long demod_info_valid_flag : 1;
    } reg;
} GBBP_VALPP_DEM_TYPE_TOA1_UNION;
#define GBBP_VALPP_DEM_TYPE_TOA1_mod_type_2d_START (14)
#define GBBP_VALPP_DEM_TYPE_TOA1_mod_type_2d_END (15)
#define GBBP_VALPP_DEM_TYPE_TOA1_nb_pos_adj_cpu_START (16)
#define GBBP_VALPP_DEM_TYPE_TOA1_nb_pos_adj_cpu_END (19)
#define GBBP_VALPP_DEM_TYPE_TOA1_demod_slot_2d_START (20)
#define GBBP_VALPP_DEM_TYPE_TOA1_demod_slot_2d_END (22)
#define GBBP_VALPP_DEM_TYPE_TOA1_nserv_cell_ind_2d_START (24)
#define GBBP_VALPP_DEM_TYPE_TOA1_nserv_cell_ind_2d_END (24)
#define GBBP_VALPP_DEM_TYPE_TOA1_mod_type_first_2d_START (28)
#define GBBP_VALPP_DEM_TYPE_TOA1_mod_type_first_2d_END (29)
#define GBBP_VALPP_DEM_TYPE_TOA1_demod_info_valid_flag_START (31)
#define GBBP_VALPP_DEM_TYPE_TOA1_demod_info_valid_flag_END (31)
typedef union
{
    unsigned long valpp_carrier_energy2_reg;
    struct
    {
        unsigned long valpp_carrier_energy_2d_cpu : 31;
        unsigned long reserved : 1;
    } reg;
} GBBP_VALPP_CARRIER_ENERGY2_UNION;
#define GBBP_VALPP_CARRIER_ENERGY2_valpp_carrier_energy_2d_cpu_START (0)
#define GBBP_VALPP_CARRIER_ENERGY2_valpp_carrier_energy_2d_cpu_END (30)
typedef union
{
    unsigned long valpp_interfere_energy2_reg;
    struct
    {
        unsigned long valpp_interfere_energy_2d_cpu : 26;
        unsigned long reserved : 6;
    } reg;
} GBBP_VALPP_INTERFERE_ENERGY2_UNION;
#define GBBP_VALPP_INTERFERE_ENERGY2_valpp_interfere_energy_2d_cpu_START (0)
#define GBBP_VALPP_INTERFERE_ENERGY2_valpp_interfere_energy_2d_cpu_END (25)
typedef union
{
    unsigned long valpp_dem_type_toa2_reg;
    struct
    {
        unsigned long reserved_0 : 14;
        unsigned long mod_type_3d : 2;
        unsigned long nb_pos_adj_cpu : 4;
        unsigned long demod_slot_3d : 3;
        unsigned long reserved_1 : 1;
        unsigned long nserv_cell_ind_3d : 1;
        unsigned long reserved_2 : 3;
        unsigned long mod_type_first_3d : 2;
        unsigned long reserved_3 : 1;
        unsigned long demod_info_valid_flag : 1;
    } reg;
} GBBP_VALPP_DEM_TYPE_TOA2_UNION;
#define GBBP_VALPP_DEM_TYPE_TOA2_mod_type_3d_START (14)
#define GBBP_VALPP_DEM_TYPE_TOA2_mod_type_3d_END (15)
#define GBBP_VALPP_DEM_TYPE_TOA2_nb_pos_adj_cpu_START (16)
#define GBBP_VALPP_DEM_TYPE_TOA2_nb_pos_adj_cpu_END (19)
#define GBBP_VALPP_DEM_TYPE_TOA2_demod_slot_3d_START (20)
#define GBBP_VALPP_DEM_TYPE_TOA2_demod_slot_3d_END (22)
#define GBBP_VALPP_DEM_TYPE_TOA2_nserv_cell_ind_3d_START (24)
#define GBBP_VALPP_DEM_TYPE_TOA2_nserv_cell_ind_3d_END (24)
#define GBBP_VALPP_DEM_TYPE_TOA2_mod_type_first_3d_START (28)
#define GBBP_VALPP_DEM_TYPE_TOA2_mod_type_first_3d_END (29)
#define GBBP_VALPP_DEM_TYPE_TOA2_demod_info_valid_flag_START (31)
#define GBBP_VALPP_DEM_TYPE_TOA2_demod_info_valid_flag_END (31)
typedef union
{
    unsigned long valpp_carrier_energy3_reg;
    struct
    {
        unsigned long valpp_carrier_energy_3d_cpu : 31;
        unsigned long reserved : 1;
    } reg;
} GBBP_VALPP_CARRIER_ENERGY3_UNION;
#define GBBP_VALPP_CARRIER_ENERGY3_valpp_carrier_energy_3d_cpu_START (0)
#define GBBP_VALPP_CARRIER_ENERGY3_valpp_carrier_energy_3d_cpu_END (30)
typedef union
{
    unsigned long valpp_interfere_energy3_reg;
    struct
    {
        unsigned long valpp_interfere_energy_3d_cpu : 26;
        unsigned long reserved : 6;
    } reg;
} GBBP_VALPP_INTERFERE_ENERGY3_UNION;
#define GBBP_VALPP_INTERFERE_ENERGY3_valpp_interfere_energy_3d_cpu_START (0)
#define GBBP_VALPP_INTERFERE_ENERGY3_valpp_interfere_energy_3d_cpu_END (25)
typedef union
{
    unsigned long valpp_dem_type_toa3_reg;
    struct
    {
        unsigned long reserved_0 : 14;
        unsigned long mod_type_4d : 2;
        unsigned long nb_pos_adj_cpu : 4;
        unsigned long demod_slot_4d : 3;
        unsigned long reserved_1 : 1;
        unsigned long nserv_cell_ind_4d : 1;
        unsigned long reserved_2 : 3;
        unsigned long mod_type_first_4d : 2;
        unsigned long reserved_3 : 1;
        unsigned long demod_info_valid_flag : 1;
    } reg;
} GBBP_VALPP_DEM_TYPE_TOA3_UNION;
#define GBBP_VALPP_DEM_TYPE_TOA3_mod_type_4d_START (14)
#define GBBP_VALPP_DEM_TYPE_TOA3_mod_type_4d_END (15)
#define GBBP_VALPP_DEM_TYPE_TOA3_nb_pos_adj_cpu_START (16)
#define GBBP_VALPP_DEM_TYPE_TOA3_nb_pos_adj_cpu_END (19)
#define GBBP_VALPP_DEM_TYPE_TOA3_demod_slot_4d_START (20)
#define GBBP_VALPP_DEM_TYPE_TOA3_demod_slot_4d_END (22)
#define GBBP_VALPP_DEM_TYPE_TOA3_nserv_cell_ind_4d_START (24)
#define GBBP_VALPP_DEM_TYPE_TOA3_nserv_cell_ind_4d_END (24)
#define GBBP_VALPP_DEM_TYPE_TOA3_mod_type_first_4d_START (28)
#define GBBP_VALPP_DEM_TYPE_TOA3_mod_type_first_4d_END (29)
#define GBBP_VALPP_DEM_TYPE_TOA3_demod_info_valid_flag_START (31)
#define GBBP_VALPP_DEM_TYPE_TOA3_demod_info_valid_flag_END (31)
typedef union
{
    unsigned long cpu_dem_width_cfg_reg;
    struct
    {
        unsigned long cpu_demod_width_adjust : 2;
        unsigned long reserved_0 : 14;
        unsigned long cpu_harq_width_mode : 1;
        unsigned long reserved_1 : 15;
    } reg;
} GBBP_CPU_DEM_WIDTH_CFG_UNION;
#define GBBP_CPU_DEM_WIDTH_CFG_cpu_demod_width_adjust_START (0)
#define GBBP_CPU_DEM_WIDTH_CFG_cpu_demod_width_adjust_END (1)
#define GBBP_CPU_DEM_WIDTH_CFG_cpu_harq_width_mode_START (16)
#define GBBP_CPU_DEM_WIDTH_CFG_cpu_harq_width_mode_END (16)
typedef union
{
    unsigned long cpu_db_type_cfg_reg;
    struct
    {
        unsigned long cpu_db_type : 2;
        unsigned long reserved_0 : 14;
        unsigned long cpu_db_threshold : 4;
        unsigned long reserved_1 : 12;
    } reg;
} GBBP_CPU_DB_TYPE_CFG_UNION;
#define GBBP_CPU_DB_TYPE_CFG_cpu_db_type_START (0)
#define GBBP_CPU_DB_TYPE_CFG_cpu_db_type_END (1)
#define GBBP_CPU_DB_TYPE_CFG_cpu_db_threshold_START (16)
#define GBBP_CPU_DB_TYPE_CFG_cpu_db_threshold_END (19)
typedef union
{
    unsigned long cpu_dem_bep_mode_en_reg;
    struct
    {
        unsigned long cup_dem_bep_mode_en : 1;
        unsigned long reserved : 31;
    } reg;
} GBBP_CPU_DEM_BEP_MODE_EN_UNION;
#define GBBP_CPU_DEM_BEP_MODE_EN_cup_dem_bep_mode_en_START (0)
#define GBBP_CPU_DEM_BEP_MODE_EN_cup_dem_bep_mode_en_END (0)
typedef union
{
    unsigned long cpu_valpp_carry_ctrl_reg;
    struct
    {
        unsigned long cpu_carry_burst_pos : 7;
        unsigned long reserved_0 : 8;
        unsigned long cpu_valpp_carry_mode : 1;
        unsigned long reserved_1 : 8;
        unsigned long cpu_valpp_carry_type : 2;
        unsigned long reserved_2 : 5;
        unsigned long cpu_valpp_carry_en : 1;
    } reg;
} GBBP_CPU_VALPP_CARRY_CTRL_UNION;
#define GBBP_CPU_VALPP_CARRY_CTRL_cpu_carry_burst_pos_START (0)
#define GBBP_CPU_VALPP_CARRY_CTRL_cpu_carry_burst_pos_END (6)
#define GBBP_CPU_VALPP_CARRY_CTRL_cpu_valpp_carry_mode_START (15)
#define GBBP_CPU_VALPP_CARRY_CTRL_cpu_valpp_carry_mode_END (15)
#define GBBP_CPU_VALPP_CARRY_CTRL_cpu_valpp_carry_type_START (24)
#define GBBP_CPU_VALPP_CARRY_CTRL_cpu_valpp_carry_type_END (25)
#define GBBP_CPU_VALPP_CARRY_CTRL_cpu_valpp_carry_en_START (31)
#define GBBP_CPU_VALPP_CARRY_CTRL_cpu_valpp_carry_en_END (31)
typedef union
{
    unsigned long cpu_valpp_carry_start_reg;
    struct
    {
        unsigned long cpu_valpp_carry_start_imi : 1;
        unsigned long reserved : 31;
    } reg;
} GBBP_CPU_VALPP_CARRY_START_UNION;
#define GBBP_CPU_VALPP_CARRY_START_cpu_valpp_carry_start_imi_START (0)
#define GBBP_CPU_VALPP_CARRY_START_cpu_valpp_carry_start_imi_END (0)
typedef union
{
    unsigned long cpu_saic_ctrl_reg;
    struct
    {
        unsigned long cpu_saic_shift_pre : 2;
        unsigned long reserved_0 : 6;
        unsigned long cpu_saic_shift_aft : 2;
        unsigned long reserved_1 : 6;
        unsigned long cpu_renew_toa_pos : 2;
        unsigned long reserved_2 : 2;
        unsigned long cpu_gmsk_ci_beta : 2;
        unsigned long reserved_3 : 2;
        unsigned long cpu_cross_delta : 3;
        unsigned long reserved_4 : 4;
        unsigned long cpu_nb_info_rpt_mode : 1;
    } reg;
} GBBP_CPU_SAIC_CTRL_UNION;
#define GBBP_CPU_SAIC_CTRL_cpu_saic_shift_pre_START (0)
#define GBBP_CPU_SAIC_CTRL_cpu_saic_shift_pre_END (1)
#define GBBP_CPU_SAIC_CTRL_cpu_saic_shift_aft_START (8)
#define GBBP_CPU_SAIC_CTRL_cpu_saic_shift_aft_END (9)
#define GBBP_CPU_SAIC_CTRL_cpu_renew_toa_pos_START (16)
#define GBBP_CPU_SAIC_CTRL_cpu_renew_toa_pos_END (17)
#define GBBP_CPU_SAIC_CTRL_cpu_gmsk_ci_beta_START (20)
#define GBBP_CPU_SAIC_CTRL_cpu_gmsk_ci_beta_END (21)
#define GBBP_CPU_SAIC_CTRL_cpu_cross_delta_START (24)
#define GBBP_CPU_SAIC_CTRL_cpu_cross_delta_END (26)
#define GBBP_CPU_SAIC_CTRL_cpu_nb_info_rpt_mode_START (31)
#define GBBP_CPU_SAIC_CTRL_cpu_nb_info_rpt_mode_END (31)
typedef union
{
    unsigned long max_db_data_energy_rpt_reg;
    struct
    {
        unsigned long max_data_energy_cpu : 22;
        unsigned long reserved : 10;
    } reg;
} GBBP_MAX_DB_DATA_ENERGY_RPT_UNION;
#define GBBP_MAX_DB_DATA_ENERGY_RPT_max_data_energy_cpu_START (0)
#define GBBP_MAX_DB_DATA_ENERGY_RPT_max_data_energy_cpu_END (21)
typedef union
{
    unsigned long eng_weight_reg;
    struct
    {
        unsigned long cpu_mid_finger_weight : 3;
        unsigned long reserved_0 : 1;
        unsigned long cpu_rptpos_use_weight : 1;
        unsigned long reserved_1 : 3;
        unsigned long cpu_dempos_use_weight : 1;
        unsigned long reserved_2 : 7;
        unsigned long cpu_sb_finger_weight : 3;
        unsigned long reserved_3 : 13;
    } reg;
} GBBP_ENG_WEIGHT_UNION;
#define GBBP_ENG_WEIGHT_cpu_mid_finger_weight_START (0)
#define GBBP_ENG_WEIGHT_cpu_mid_finger_weight_END (2)
#define GBBP_ENG_WEIGHT_cpu_rptpos_use_weight_START (4)
#define GBBP_ENG_WEIGHT_cpu_rptpos_use_weight_END (4)
#define GBBP_ENG_WEIGHT_cpu_dempos_use_weight_START (8)
#define GBBP_ENG_WEIGHT_cpu_dempos_use_weight_END (8)
#define GBBP_ENG_WEIGHT_cpu_sb_finger_weight_START (16)
#define GBBP_ENG_WEIGHT_cpu_sb_finger_weight_END (18)
typedef union
{
    unsigned long ls_dc_cpu_reg;
    struct
    {
        unsigned long ls_dc_q_cpu : 8;
        unsigned long reserved_0 : 8;
        unsigned long ls_dc_i_cpu : 8;
        unsigned long reserved_1 : 8;
    } reg;
} GBBP_LS_DC_CPU_UNION;
#define GBBP_LS_DC_CPU_ls_dc_q_cpu_START (0)
#define GBBP_LS_DC_CPU_ls_dc_q_cpu_END (7)
#define GBBP_LS_DC_CPU_ls_dc_i_cpu_START (16)
#define GBBP_LS_DC_CPU_ls_dc_i_cpu_END (23)
typedef union
{
    unsigned long ls_toa_rpt_en_reg;
    struct
    {
        unsigned long cpu_ls_toa_rpt_en : 1;
        unsigned long reserved : 31;
    } reg;
} GBBP_LS_TOA_RPT_EN_UNION;
#define GBBP_LS_TOA_RPT_EN_cpu_ls_toa_rpt_en_START (0)
#define GBBP_LS_TOA_RPT_EN_cpu_ls_toa_rpt_en_END (0)
typedef union
{
    unsigned long cpu_int_sta_reg;
    struct
    {
        unsigned long int_state_cpu00 : 1;
        unsigned long int_state_cpu01 : 1;
        unsigned long int_state_cpu02 : 1;
        unsigned long int_state_cpu03 : 1;
        unsigned long int_state_cpu04 : 1;
        unsigned long int_state_cpu05 : 1;
        unsigned long int_state_cpu06 : 1;
        unsigned long int_state_cpu07 : 1;
        unsigned long int_state_cpu08 : 1;
        unsigned long int_state_cpu09 : 1;
        unsigned long int_state_cpu10 : 1;
        unsigned long int_state_cpu11 : 1;
        unsigned long int_state_cpu12 : 1;
        unsigned long int_state_cpu13 : 1;
        unsigned long int_state_cpu14 : 1;
        unsigned long int_state_cpu15 : 1;
        unsigned long int_state_cpu16 : 1;
        unsigned long int_state_cpu17 : 1;
        unsigned long int_state_cpu18 : 1;
        unsigned long int_state_cpu19 : 1;
        unsigned long reserved_0 : 4;
        unsigned long int_state_cpu24 : 1;
        unsigned long reserved_1 : 3;
        unsigned long int_state_cpu28 : 1;
        unsigned long int_state_cpu29 : 1;
        unsigned long reserved_2 : 2;
    } reg;
} GBBP_CPU_INT_STA_UNION;
#define GBBP_CPU_INT_STA_int_state_cpu00_START (0)
#define GBBP_CPU_INT_STA_int_state_cpu00_END (0)
#define GBBP_CPU_INT_STA_int_state_cpu01_START (1)
#define GBBP_CPU_INT_STA_int_state_cpu01_END (1)
#define GBBP_CPU_INT_STA_int_state_cpu02_START (2)
#define GBBP_CPU_INT_STA_int_state_cpu02_END (2)
#define GBBP_CPU_INT_STA_int_state_cpu03_START (3)
#define GBBP_CPU_INT_STA_int_state_cpu03_END (3)
#define GBBP_CPU_INT_STA_int_state_cpu04_START (4)
#define GBBP_CPU_INT_STA_int_state_cpu04_END (4)
#define GBBP_CPU_INT_STA_int_state_cpu05_START (5)
#define GBBP_CPU_INT_STA_int_state_cpu05_END (5)
#define GBBP_CPU_INT_STA_int_state_cpu06_START (6)
#define GBBP_CPU_INT_STA_int_state_cpu06_END (6)
#define GBBP_CPU_INT_STA_int_state_cpu07_START (7)
#define GBBP_CPU_INT_STA_int_state_cpu07_END (7)
#define GBBP_CPU_INT_STA_int_state_cpu08_START (8)
#define GBBP_CPU_INT_STA_int_state_cpu08_END (8)
#define GBBP_CPU_INT_STA_int_state_cpu09_START (9)
#define GBBP_CPU_INT_STA_int_state_cpu09_END (9)
#define GBBP_CPU_INT_STA_int_state_cpu10_START (10)
#define GBBP_CPU_INT_STA_int_state_cpu10_END (10)
#define GBBP_CPU_INT_STA_int_state_cpu11_START (11)
#define GBBP_CPU_INT_STA_int_state_cpu11_END (11)
#define GBBP_CPU_INT_STA_int_state_cpu12_START (12)
#define GBBP_CPU_INT_STA_int_state_cpu12_END (12)
#define GBBP_CPU_INT_STA_int_state_cpu13_START (13)
#define GBBP_CPU_INT_STA_int_state_cpu13_END (13)
#define GBBP_CPU_INT_STA_int_state_cpu14_START (14)
#define GBBP_CPU_INT_STA_int_state_cpu14_END (14)
#define GBBP_CPU_INT_STA_int_state_cpu15_START (15)
#define GBBP_CPU_INT_STA_int_state_cpu15_END (15)
#define GBBP_CPU_INT_STA_int_state_cpu16_START (16)
#define GBBP_CPU_INT_STA_int_state_cpu16_END (16)
#define GBBP_CPU_INT_STA_int_state_cpu17_START (17)
#define GBBP_CPU_INT_STA_int_state_cpu17_END (17)
#define GBBP_CPU_INT_STA_int_state_cpu18_START (18)
#define GBBP_CPU_INT_STA_int_state_cpu18_END (18)
#define GBBP_CPU_INT_STA_int_state_cpu19_START (19)
#define GBBP_CPU_INT_STA_int_state_cpu19_END (19)
#define GBBP_CPU_INT_STA_int_state_cpu24_START (24)
#define GBBP_CPU_INT_STA_int_state_cpu24_END (24)
#define GBBP_CPU_INT_STA_int_state_cpu28_START (28)
#define GBBP_CPU_INT_STA_int_state_cpu28_END (28)
#define GBBP_CPU_INT_STA_int_state_cpu29_START (29)
#define GBBP_CPU_INT_STA_int_state_cpu29_END (29)
typedef union
{
    unsigned long cpu_int_mask_reg;
    struct
    {
        unsigned long cpu_int_mask00 : 1;
        unsigned long cpu_int_mask01 : 1;
        unsigned long cpu_int_mask02 : 1;
        unsigned long cpu_int_mask03 : 1;
        unsigned long cpu_int_mask04 : 1;
        unsigned long cpu_int_mask05 : 1;
        unsigned long cpu_int_mask06 : 1;
        unsigned long cpu_int_mask07 : 1;
        unsigned long cpu_int_mask08 : 1;
        unsigned long cpu_int_mask09 : 1;
        unsigned long cpu_int_mask10 : 1;
        unsigned long cpu_int_mask11 : 1;
        unsigned long cpu_int_mask12 : 1;
        unsigned long cpu_int_mask13 : 1;
        unsigned long cpu_int_mask14 : 1;
        unsigned long cpu_int_mask15 : 1;
        unsigned long cpu_int_mask16 : 1;
        unsigned long cpu_int_mask17 : 1;
        unsigned long cpu_int_mask18 : 1;
        unsigned long cpu_int_mask19 : 1;
        unsigned long reserved_0 : 4;
        unsigned long cpu_int_mask24 : 1;
        unsigned long reserved_1 : 3;
        unsigned long cpu_int_mask28 : 1;
        unsigned long cpu_int_mask29 : 1;
        unsigned long reserved_2 : 2;
    } reg;
} GBBP_CPU_INT_MASK_UNION;
#define GBBP_CPU_INT_MASK_cpu_int_mask00_START (0)
#define GBBP_CPU_INT_MASK_cpu_int_mask00_END (0)
#define GBBP_CPU_INT_MASK_cpu_int_mask01_START (1)
#define GBBP_CPU_INT_MASK_cpu_int_mask01_END (1)
#define GBBP_CPU_INT_MASK_cpu_int_mask02_START (2)
#define GBBP_CPU_INT_MASK_cpu_int_mask02_END (2)
#define GBBP_CPU_INT_MASK_cpu_int_mask03_START (3)
#define GBBP_CPU_INT_MASK_cpu_int_mask03_END (3)
#define GBBP_CPU_INT_MASK_cpu_int_mask04_START (4)
#define GBBP_CPU_INT_MASK_cpu_int_mask04_END (4)
#define GBBP_CPU_INT_MASK_cpu_int_mask05_START (5)
#define GBBP_CPU_INT_MASK_cpu_int_mask05_END (5)
#define GBBP_CPU_INT_MASK_cpu_int_mask06_START (6)
#define GBBP_CPU_INT_MASK_cpu_int_mask06_END (6)
#define GBBP_CPU_INT_MASK_cpu_int_mask07_START (7)
#define GBBP_CPU_INT_MASK_cpu_int_mask07_END (7)
#define GBBP_CPU_INT_MASK_cpu_int_mask08_START (8)
#define GBBP_CPU_INT_MASK_cpu_int_mask08_END (8)
#define GBBP_CPU_INT_MASK_cpu_int_mask09_START (9)
#define GBBP_CPU_INT_MASK_cpu_int_mask09_END (9)
#define GBBP_CPU_INT_MASK_cpu_int_mask10_START (10)
#define GBBP_CPU_INT_MASK_cpu_int_mask10_END (10)
#define GBBP_CPU_INT_MASK_cpu_int_mask11_START (11)
#define GBBP_CPU_INT_MASK_cpu_int_mask11_END (11)
#define GBBP_CPU_INT_MASK_cpu_int_mask12_START (12)
#define GBBP_CPU_INT_MASK_cpu_int_mask12_END (12)
#define GBBP_CPU_INT_MASK_cpu_int_mask13_START (13)
#define GBBP_CPU_INT_MASK_cpu_int_mask13_END (13)
#define GBBP_CPU_INT_MASK_cpu_int_mask14_START (14)
#define GBBP_CPU_INT_MASK_cpu_int_mask14_END (14)
#define GBBP_CPU_INT_MASK_cpu_int_mask15_START (15)
#define GBBP_CPU_INT_MASK_cpu_int_mask15_END (15)
#define GBBP_CPU_INT_MASK_cpu_int_mask16_START (16)
#define GBBP_CPU_INT_MASK_cpu_int_mask16_END (16)
#define GBBP_CPU_INT_MASK_cpu_int_mask17_START (17)
#define GBBP_CPU_INT_MASK_cpu_int_mask17_END (17)
#define GBBP_CPU_INT_MASK_cpu_int_mask18_START (18)
#define GBBP_CPU_INT_MASK_cpu_int_mask18_END (18)
#define GBBP_CPU_INT_MASK_cpu_int_mask19_START (19)
#define GBBP_CPU_INT_MASK_cpu_int_mask19_END (19)
#define GBBP_CPU_INT_MASK_cpu_int_mask24_START (24)
#define GBBP_CPU_INT_MASK_cpu_int_mask24_END (24)
#define GBBP_CPU_INT_MASK_cpu_int_mask28_START (28)
#define GBBP_CPU_INT_MASK_cpu_int_mask28_END (28)
#define GBBP_CPU_INT_MASK_cpu_int_mask29_START (29)
#define GBBP_CPU_INT_MASK_cpu_int_mask29_END (29)
typedef union
{
    unsigned long cpu_int_clr_reg;
    struct
    {
        unsigned long cpu_int_clr00 : 1;
        unsigned long cpu_int_clr01 : 1;
        unsigned long cpu_int_clr02 : 1;
        unsigned long cpu_int_clr03 : 1;
        unsigned long cpu_int_clr04 : 1;
        unsigned long cpu_int_clr05 : 1;
        unsigned long cpu_int_clr06 : 1;
        unsigned long cpu_int_clr07 : 1;
        unsigned long cpu_int_clr08 : 1;
        unsigned long cpu_int_clr09 : 1;
        unsigned long cpu_int_clr10 : 1;
        unsigned long cpu_int_clr11 : 1;
        unsigned long cpu_int_clr12 : 1;
        unsigned long cpu_int_clr13 : 1;
        unsigned long cpu_int_clr14 : 1;
        unsigned long cpu_int_clr15 : 1;
        unsigned long cpu_int_clr16 : 1;
        unsigned long cpu_int_clr17 : 1;
        unsigned long cpu_int_clr18 : 1;
        unsigned long cpu_int_clr19 : 1;
        unsigned long reserved_0 : 4;
        unsigned long cpu_int_clr24 : 1;
        unsigned long reserved_1 : 3;
        unsigned long cpu_int_clr28 : 1;
        unsigned long cpu_int_clr29 : 1;
        unsigned long reserved_2 : 2;
    } reg;
} GBBP_CPU_INT_CLR_UNION;
#define GBBP_CPU_INT_CLR_cpu_int_clr00_START (0)
#define GBBP_CPU_INT_CLR_cpu_int_clr00_END (0)
#define GBBP_CPU_INT_CLR_cpu_int_clr01_START (1)
#define GBBP_CPU_INT_CLR_cpu_int_clr01_END (1)
#define GBBP_CPU_INT_CLR_cpu_int_clr02_START (2)
#define GBBP_CPU_INT_CLR_cpu_int_clr02_END (2)
#define GBBP_CPU_INT_CLR_cpu_int_clr03_START (3)
#define GBBP_CPU_INT_CLR_cpu_int_clr03_END (3)
#define GBBP_CPU_INT_CLR_cpu_int_clr04_START (4)
#define GBBP_CPU_INT_CLR_cpu_int_clr04_END (4)
#define GBBP_CPU_INT_CLR_cpu_int_clr05_START (5)
#define GBBP_CPU_INT_CLR_cpu_int_clr05_END (5)
#define GBBP_CPU_INT_CLR_cpu_int_clr06_START (6)
#define GBBP_CPU_INT_CLR_cpu_int_clr06_END (6)
#define GBBP_CPU_INT_CLR_cpu_int_clr07_START (7)
#define GBBP_CPU_INT_CLR_cpu_int_clr07_END (7)
#define GBBP_CPU_INT_CLR_cpu_int_clr08_START (8)
#define GBBP_CPU_INT_CLR_cpu_int_clr08_END (8)
#define GBBP_CPU_INT_CLR_cpu_int_clr09_START (9)
#define GBBP_CPU_INT_CLR_cpu_int_clr09_END (9)
#define GBBP_CPU_INT_CLR_cpu_int_clr10_START (10)
#define GBBP_CPU_INT_CLR_cpu_int_clr10_END (10)
#define GBBP_CPU_INT_CLR_cpu_int_clr11_START (11)
#define GBBP_CPU_INT_CLR_cpu_int_clr11_END (11)
#define GBBP_CPU_INT_CLR_cpu_int_clr12_START (12)
#define GBBP_CPU_INT_CLR_cpu_int_clr12_END (12)
#define GBBP_CPU_INT_CLR_cpu_int_clr13_START (13)
#define GBBP_CPU_INT_CLR_cpu_int_clr13_END (13)
#define GBBP_CPU_INT_CLR_cpu_int_clr14_START (14)
#define GBBP_CPU_INT_CLR_cpu_int_clr14_END (14)
#define GBBP_CPU_INT_CLR_cpu_int_clr15_START (15)
#define GBBP_CPU_INT_CLR_cpu_int_clr15_END (15)
#define GBBP_CPU_INT_CLR_cpu_int_clr16_START (16)
#define GBBP_CPU_INT_CLR_cpu_int_clr16_END (16)
#define GBBP_CPU_INT_CLR_cpu_int_clr17_START (17)
#define GBBP_CPU_INT_CLR_cpu_int_clr17_END (17)
#define GBBP_CPU_INT_CLR_cpu_int_clr18_START (18)
#define GBBP_CPU_INT_CLR_cpu_int_clr18_END (18)
#define GBBP_CPU_INT_CLR_cpu_int_clr19_START (19)
#define GBBP_CPU_INT_CLR_cpu_int_clr19_END (19)
#define GBBP_CPU_INT_CLR_cpu_int_clr24_START (24)
#define GBBP_CPU_INT_CLR_cpu_int_clr24_END (24)
#define GBBP_CPU_INT_CLR_cpu_int_clr28_START (28)
#define GBBP_CPU_INT_CLR_cpu_int_clr28_END (28)
#define GBBP_CPU_INT_CLR_cpu_int_clr29_START (29)
#define GBBP_CPU_INT_CLR_cpu_int_clr29_END (29)
typedef union
{
    unsigned long dsp_int_sta_reg;
    struct
    {
        unsigned long int_state_dsp00 : 1;
        unsigned long int_state_dsp01 : 1;
        unsigned long int_state_dsp02 : 1;
        unsigned long int_state_dsp03 : 1;
        unsigned long int_state_dsp04 : 1;
        unsigned long int_state_dsp05 : 1;
        unsigned long int_state_dsp06 : 1;
        unsigned long int_state_dsp07 : 1;
        unsigned long int_state_dsp08 : 1;
        unsigned long int_state_dsp09 : 1;
        unsigned long int_state_dsp10 : 1;
        unsigned long int_state_dsp11 : 1;
        unsigned long int_state_dsp12 : 1;
        unsigned long int_state_dsp13 : 1;
        unsigned long int_state_dsp14 : 1;
        unsigned long int_state_dsp15 : 1;
        unsigned long int_state_dsp16 : 1;
        unsigned long int_state_dsp17 : 1;
        unsigned long int_state_dsp18 : 1;
        unsigned long int_state_dsp19 : 1;
        unsigned long reserved_0 : 4;
        unsigned long int_state_dsp24 : 1;
        unsigned long int_state_dsp25 : 1;
        unsigned long int_state_dsp26 : 1;
        unsigned long int_state_dsp27 : 1;
        unsigned long int_state_dsp28 : 1;
        unsigned long int_state_dsp29 : 1;
        unsigned long reserved_1 : 2;
    } reg;
} GBBP_DSP_INT_STA_UNION;
#define GBBP_DSP_INT_STA_int_state_dsp00_START (0)
#define GBBP_DSP_INT_STA_int_state_dsp00_END (0)
#define GBBP_DSP_INT_STA_int_state_dsp01_START (1)
#define GBBP_DSP_INT_STA_int_state_dsp01_END (1)
#define GBBP_DSP_INT_STA_int_state_dsp02_START (2)
#define GBBP_DSP_INT_STA_int_state_dsp02_END (2)
#define GBBP_DSP_INT_STA_int_state_dsp03_START (3)
#define GBBP_DSP_INT_STA_int_state_dsp03_END (3)
#define GBBP_DSP_INT_STA_int_state_dsp04_START (4)
#define GBBP_DSP_INT_STA_int_state_dsp04_END (4)
#define GBBP_DSP_INT_STA_int_state_dsp05_START (5)
#define GBBP_DSP_INT_STA_int_state_dsp05_END (5)
#define GBBP_DSP_INT_STA_int_state_dsp06_START (6)
#define GBBP_DSP_INT_STA_int_state_dsp06_END (6)
#define GBBP_DSP_INT_STA_int_state_dsp07_START (7)
#define GBBP_DSP_INT_STA_int_state_dsp07_END (7)
#define GBBP_DSP_INT_STA_int_state_dsp08_START (8)
#define GBBP_DSP_INT_STA_int_state_dsp08_END (8)
#define GBBP_DSP_INT_STA_int_state_dsp09_START (9)
#define GBBP_DSP_INT_STA_int_state_dsp09_END (9)
#define GBBP_DSP_INT_STA_int_state_dsp10_START (10)
#define GBBP_DSP_INT_STA_int_state_dsp10_END (10)
#define GBBP_DSP_INT_STA_int_state_dsp11_START (11)
#define GBBP_DSP_INT_STA_int_state_dsp11_END (11)
#define GBBP_DSP_INT_STA_int_state_dsp12_START (12)
#define GBBP_DSP_INT_STA_int_state_dsp12_END (12)
#define GBBP_DSP_INT_STA_int_state_dsp13_START (13)
#define GBBP_DSP_INT_STA_int_state_dsp13_END (13)
#define GBBP_DSP_INT_STA_int_state_dsp14_START (14)
#define GBBP_DSP_INT_STA_int_state_dsp14_END (14)
#define GBBP_DSP_INT_STA_int_state_dsp15_START (15)
#define GBBP_DSP_INT_STA_int_state_dsp15_END (15)
#define GBBP_DSP_INT_STA_int_state_dsp16_START (16)
#define GBBP_DSP_INT_STA_int_state_dsp16_END (16)
#define GBBP_DSP_INT_STA_int_state_dsp17_START (17)
#define GBBP_DSP_INT_STA_int_state_dsp17_END (17)
#define GBBP_DSP_INT_STA_int_state_dsp18_START (18)
#define GBBP_DSP_INT_STA_int_state_dsp18_END (18)
#define GBBP_DSP_INT_STA_int_state_dsp19_START (19)
#define GBBP_DSP_INT_STA_int_state_dsp19_END (19)
#define GBBP_DSP_INT_STA_int_state_dsp24_START (24)
#define GBBP_DSP_INT_STA_int_state_dsp24_END (24)
#define GBBP_DSP_INT_STA_int_state_dsp25_START (25)
#define GBBP_DSP_INT_STA_int_state_dsp25_END (25)
#define GBBP_DSP_INT_STA_int_state_dsp26_START (26)
#define GBBP_DSP_INT_STA_int_state_dsp26_END (26)
#define GBBP_DSP_INT_STA_int_state_dsp27_START (27)
#define GBBP_DSP_INT_STA_int_state_dsp27_END (27)
#define GBBP_DSP_INT_STA_int_state_dsp28_START (28)
#define GBBP_DSP_INT_STA_int_state_dsp28_END (28)
#define GBBP_DSP_INT_STA_int_state_dsp29_START (29)
#define GBBP_DSP_INT_STA_int_state_dsp29_END (29)
typedef union
{
    unsigned long dsp_int_mask_reg;
    struct
    {
        unsigned long dsp_int_mask00 : 1;
        unsigned long dsp_int_mask01 : 1;
        unsigned long dsp_int_mask02 : 1;
        unsigned long dsp_int_mask03 : 1;
        unsigned long dsp_int_mask04 : 1;
        unsigned long dsp_int_mask05 : 1;
        unsigned long dsp_int_mask06 : 1;
        unsigned long dsp_int_mask07 : 1;
        unsigned long dsp_int_mask08 : 1;
        unsigned long dsp_int_mask09 : 1;
        unsigned long dsp_int_mask10 : 1;
        unsigned long dsp_int_mask11 : 1;
        unsigned long dsp_int_mask12 : 1;
        unsigned long dsp_int_mask13 : 1;
        unsigned long dsp_int_mask14 : 1;
        unsigned long dsp_int_mask15 : 1;
        unsigned long dsp_int_mask16 : 1;
        unsigned long dsp_int_mask17 : 1;
        unsigned long dsp_int_mask18 : 1;
        unsigned long dsp_int_mask19 : 1;
        unsigned long reserved_0 : 4;
        unsigned long dsp_int_mask24 : 1;
        unsigned long dsp_int_mask25 : 1;
        unsigned long dsp_int_mask26 : 1;
        unsigned long dsp_int_mask27 : 1;
        unsigned long dsp_int_mask28 : 1;
        unsigned long dsp_int_mask29 : 1;
        unsigned long reserved_1 : 2;
    } reg;
} GBBP_DSP_INT_MASK_UNION;
#define GBBP_DSP_INT_MASK_dsp_int_mask00_START (0)
#define GBBP_DSP_INT_MASK_dsp_int_mask00_END (0)
#define GBBP_DSP_INT_MASK_dsp_int_mask01_START (1)
#define GBBP_DSP_INT_MASK_dsp_int_mask01_END (1)
#define GBBP_DSP_INT_MASK_dsp_int_mask02_START (2)
#define GBBP_DSP_INT_MASK_dsp_int_mask02_END (2)
#define GBBP_DSP_INT_MASK_dsp_int_mask03_START (3)
#define GBBP_DSP_INT_MASK_dsp_int_mask03_END (3)
#define GBBP_DSP_INT_MASK_dsp_int_mask04_START (4)
#define GBBP_DSP_INT_MASK_dsp_int_mask04_END (4)
#define GBBP_DSP_INT_MASK_dsp_int_mask05_START (5)
#define GBBP_DSP_INT_MASK_dsp_int_mask05_END (5)
#define GBBP_DSP_INT_MASK_dsp_int_mask06_START (6)
#define GBBP_DSP_INT_MASK_dsp_int_mask06_END (6)
#define GBBP_DSP_INT_MASK_dsp_int_mask07_START (7)
#define GBBP_DSP_INT_MASK_dsp_int_mask07_END (7)
#define GBBP_DSP_INT_MASK_dsp_int_mask08_START (8)
#define GBBP_DSP_INT_MASK_dsp_int_mask08_END (8)
#define GBBP_DSP_INT_MASK_dsp_int_mask09_START (9)
#define GBBP_DSP_INT_MASK_dsp_int_mask09_END (9)
#define GBBP_DSP_INT_MASK_dsp_int_mask10_START (10)
#define GBBP_DSP_INT_MASK_dsp_int_mask10_END (10)
#define GBBP_DSP_INT_MASK_dsp_int_mask11_START (11)
#define GBBP_DSP_INT_MASK_dsp_int_mask11_END (11)
#define GBBP_DSP_INT_MASK_dsp_int_mask12_START (12)
#define GBBP_DSP_INT_MASK_dsp_int_mask12_END (12)
#define GBBP_DSP_INT_MASK_dsp_int_mask13_START (13)
#define GBBP_DSP_INT_MASK_dsp_int_mask13_END (13)
#define GBBP_DSP_INT_MASK_dsp_int_mask14_START (14)
#define GBBP_DSP_INT_MASK_dsp_int_mask14_END (14)
#define GBBP_DSP_INT_MASK_dsp_int_mask15_START (15)
#define GBBP_DSP_INT_MASK_dsp_int_mask15_END (15)
#define GBBP_DSP_INT_MASK_dsp_int_mask16_START (16)
#define GBBP_DSP_INT_MASK_dsp_int_mask16_END (16)
#define GBBP_DSP_INT_MASK_dsp_int_mask17_START (17)
#define GBBP_DSP_INT_MASK_dsp_int_mask17_END (17)
#define GBBP_DSP_INT_MASK_dsp_int_mask18_START (18)
#define GBBP_DSP_INT_MASK_dsp_int_mask18_END (18)
#define GBBP_DSP_INT_MASK_dsp_int_mask19_START (19)
#define GBBP_DSP_INT_MASK_dsp_int_mask19_END (19)
#define GBBP_DSP_INT_MASK_dsp_int_mask24_START (24)
#define GBBP_DSP_INT_MASK_dsp_int_mask24_END (24)
#define GBBP_DSP_INT_MASK_dsp_int_mask25_START (25)
#define GBBP_DSP_INT_MASK_dsp_int_mask25_END (25)
#define GBBP_DSP_INT_MASK_dsp_int_mask26_START (26)
#define GBBP_DSP_INT_MASK_dsp_int_mask26_END (26)
#define GBBP_DSP_INT_MASK_dsp_int_mask27_START (27)
#define GBBP_DSP_INT_MASK_dsp_int_mask27_END (27)
#define GBBP_DSP_INT_MASK_dsp_int_mask28_START (28)
#define GBBP_DSP_INT_MASK_dsp_int_mask28_END (28)
#define GBBP_DSP_INT_MASK_dsp_int_mask29_START (29)
#define GBBP_DSP_INT_MASK_dsp_int_mask29_END (29)
typedef union
{
    unsigned long dsp_int_clr_reg;
    struct
    {
        unsigned long dsp_int_clr00 : 1;
        unsigned long dsp_int_clr01 : 1;
        unsigned long dsp_int_clr02 : 1;
        unsigned long dsp_int_clr03 : 1;
        unsigned long dsp_int_clr04 : 1;
        unsigned long dsp_int_clr05 : 1;
        unsigned long dsp_int_clr06 : 1;
        unsigned long dsp_int_clr07 : 1;
        unsigned long dsp_int_clr08 : 1;
        unsigned long dsp_int_clr09 : 1;
        unsigned long dsp_int_clr10 : 1;
        unsigned long dsp_int_clr11 : 1;
        unsigned long dsp_int_clr12 : 1;
        unsigned long dsp_int_clr13 : 1;
        unsigned long dsp_int_clr14 : 1;
        unsigned long dsp_int_clr15 : 1;
        unsigned long dsp_int_clr16 : 1;
        unsigned long dsp_int_clr17 : 1;
        unsigned long dsp_int_clr18 : 1;
        unsigned long dsp_int_clr19 : 1;
        unsigned long reserved_0 : 4;
        unsigned long dsp_int_clr24 : 1;
        unsigned long dsp_int_clr25 : 1;
        unsigned long dsp_int_clr26 : 1;
        unsigned long dsp_int_clr27 : 1;
        unsigned long dsp_int_clr28 : 1;
        unsigned long dsp_int_clr29 : 1;
        unsigned long reserved_1 : 2;
    } reg;
} GBBP_DSP_INT_CLR_UNION;
#define GBBP_DSP_INT_CLR_dsp_int_clr00_START (0)
#define GBBP_DSP_INT_CLR_dsp_int_clr00_END (0)
#define GBBP_DSP_INT_CLR_dsp_int_clr01_START (1)
#define GBBP_DSP_INT_CLR_dsp_int_clr01_END (1)
#define GBBP_DSP_INT_CLR_dsp_int_clr02_START (2)
#define GBBP_DSP_INT_CLR_dsp_int_clr02_END (2)
#define GBBP_DSP_INT_CLR_dsp_int_clr03_START (3)
#define GBBP_DSP_INT_CLR_dsp_int_clr03_END (3)
#define GBBP_DSP_INT_CLR_dsp_int_clr04_START (4)
#define GBBP_DSP_INT_CLR_dsp_int_clr04_END (4)
#define GBBP_DSP_INT_CLR_dsp_int_clr05_START (5)
#define GBBP_DSP_INT_CLR_dsp_int_clr05_END (5)
#define GBBP_DSP_INT_CLR_dsp_int_clr06_START (6)
#define GBBP_DSP_INT_CLR_dsp_int_clr06_END (6)
#define GBBP_DSP_INT_CLR_dsp_int_clr07_START (7)
#define GBBP_DSP_INT_CLR_dsp_int_clr07_END (7)
#define GBBP_DSP_INT_CLR_dsp_int_clr08_START (8)
#define GBBP_DSP_INT_CLR_dsp_int_clr08_END (8)
#define GBBP_DSP_INT_CLR_dsp_int_clr09_START (9)
#define GBBP_DSP_INT_CLR_dsp_int_clr09_END (9)
#define GBBP_DSP_INT_CLR_dsp_int_clr10_START (10)
#define GBBP_DSP_INT_CLR_dsp_int_clr10_END (10)
#define GBBP_DSP_INT_CLR_dsp_int_clr11_START (11)
#define GBBP_DSP_INT_CLR_dsp_int_clr11_END (11)
#define GBBP_DSP_INT_CLR_dsp_int_clr12_START (12)
#define GBBP_DSP_INT_CLR_dsp_int_clr12_END (12)
#define GBBP_DSP_INT_CLR_dsp_int_clr13_START (13)
#define GBBP_DSP_INT_CLR_dsp_int_clr13_END (13)
#define GBBP_DSP_INT_CLR_dsp_int_clr14_START (14)
#define GBBP_DSP_INT_CLR_dsp_int_clr14_END (14)
#define GBBP_DSP_INT_CLR_dsp_int_clr15_START (15)
#define GBBP_DSP_INT_CLR_dsp_int_clr15_END (15)
#define GBBP_DSP_INT_CLR_dsp_int_clr16_START (16)
#define GBBP_DSP_INT_CLR_dsp_int_clr16_END (16)
#define GBBP_DSP_INT_CLR_dsp_int_clr17_START (17)
#define GBBP_DSP_INT_CLR_dsp_int_clr17_END (17)
#define GBBP_DSP_INT_CLR_dsp_int_clr18_START (18)
#define GBBP_DSP_INT_CLR_dsp_int_clr18_END (18)
#define GBBP_DSP_INT_CLR_dsp_int_clr19_START (19)
#define GBBP_DSP_INT_CLR_dsp_int_clr19_END (19)
#define GBBP_DSP_INT_CLR_dsp_int_clr24_START (24)
#define GBBP_DSP_INT_CLR_dsp_int_clr24_END (24)
#define GBBP_DSP_INT_CLR_dsp_int_clr25_START (25)
#define GBBP_DSP_INT_CLR_dsp_int_clr25_END (25)
#define GBBP_DSP_INT_CLR_dsp_int_clr26_START (26)
#define GBBP_DSP_INT_CLR_dsp_int_clr26_END (26)
#define GBBP_DSP_INT_CLR_dsp_int_clr27_START (27)
#define GBBP_DSP_INT_CLR_dsp_int_clr27_END (27)
#define GBBP_DSP_INT_CLR_dsp_int_clr28_START (28)
#define GBBP_DSP_INT_CLR_dsp_int_clr28_END (28)
#define GBBP_DSP_INT_CLR_dsp_int_clr29_START (29)
#define GBBP_DSP_INT_CLR_dsp_int_clr29_END (29)
typedef union
{
    unsigned long addr_cpu_luise_afc_reg;
    struct
    {
        unsigned long cpu_luise_afc_en : 1;
        unsigned long reserved_0 : 7;
        unsigned long cpu_single_tcxo_en : 1;
        unsigned long reserved_1 : 7;
        unsigned long luise_fed : 16;
    } reg;
} GBBP_ADDR_CPU_LUISE_AFC_UNION;
#define GBBP_ADDR_CPU_LUISE_AFC_cpu_luise_afc_en_START (0)
#define GBBP_ADDR_CPU_LUISE_AFC_cpu_luise_afc_en_END (0)
#define GBBP_ADDR_CPU_LUISE_AFC_cpu_single_tcxo_en_START (8)
#define GBBP_ADDR_CPU_LUISE_AFC_cpu_single_tcxo_en_END (8)
#define GBBP_ADDR_CPU_LUISE_AFC_luise_fed_START (16)
#define GBBP_ADDR_CPU_LUISE_AFC_luise_fed_END (31)
typedef union
{
    unsigned long addr_gdrx_sleep_point_reg;
    struct
    {
        unsigned long gdrx_sleep_point : 13;
        unsigned long reserved : 19;
    } reg;
} GBBP_ADDR_GDRX_SLEEP_POINT_UNION;
#define GBBP_ADDR_GDRX_SLEEP_POINT_gdrx_sleep_point_START (0)
#define GBBP_ADDR_GDRX_SLEEP_POINT_gdrx_sleep_point_END (12)
typedef union
{
    unsigned long addr_cpu_trans_comp_reg;
    struct
    {
        unsigned long cpu_trans_comp : 10;
        unsigned long reserved : 22;
    } reg;
} GBBP_ADDR_CPU_TRANS_COMP_UNION;
#define GBBP_ADDR_CPU_TRANS_COMP_cpu_trans_comp_START (0)
#define GBBP_ADDR_CPU_TRANS_COMP_cpu_trans_comp_END (9)
typedef union
{
    unsigned long addr_rx_iq_mismatch_reg0_reg;
    struct
    {
        unsigned long cpu_iq_comp_amp0 : 10;
        unsigned long reserved_0 : 6;
        unsigned long cpu_iq_comp_phase0 : 11;
        unsigned long reserved_1 : 5;
    } reg;
} GBBP_ADDR_RX_IQ_MISMATCH_REG0_UNION;
#define GBBP_ADDR_RX_IQ_MISMATCH_REG0_cpu_iq_comp_amp0_START (0)
#define GBBP_ADDR_RX_IQ_MISMATCH_REG0_cpu_iq_comp_amp0_END (9)
#define GBBP_ADDR_RX_IQ_MISMATCH_REG0_cpu_iq_comp_phase0_START (16)
#define GBBP_ADDR_RX_IQ_MISMATCH_REG0_cpu_iq_comp_phase0_END (26)
typedef union
{
    unsigned long addr_rx_iq_mismatch_reg1_reg;
    struct
    {
        unsigned long cpu_iq_comp_amp1 : 10;
        unsigned long reserved_0 : 6;
        unsigned long cpu_iq_comp_phase1 : 11;
        unsigned long reserved_1 : 5;
    } reg;
} GBBP_ADDR_RX_IQ_MISMATCH_REG1_UNION;
#define GBBP_ADDR_RX_IQ_MISMATCH_REG1_cpu_iq_comp_amp1_START (0)
#define GBBP_ADDR_RX_IQ_MISMATCH_REG1_cpu_iq_comp_amp1_END (9)
#define GBBP_ADDR_RX_IQ_MISMATCH_REG1_cpu_iq_comp_phase1_START (16)
#define GBBP_ADDR_RX_IQ_MISMATCH_REG1_cpu_iq_comp_phase1_END (26)
typedef union
{
    unsigned long addr_rx_iq_mismatch_reg2_reg;
    struct
    {
        unsigned long cpu_iq_comp_amp2 : 10;
        unsigned long reserved_0 : 6;
        unsigned long cpu_iq_comp_phase2 : 11;
        unsigned long reserved_1 : 5;
    } reg;
} GBBP_ADDR_RX_IQ_MISMATCH_REG2_UNION;
#define GBBP_ADDR_RX_IQ_MISMATCH_REG2_cpu_iq_comp_amp2_START (0)
#define GBBP_ADDR_RX_IQ_MISMATCH_REG2_cpu_iq_comp_amp2_END (9)
#define GBBP_ADDR_RX_IQ_MISMATCH_REG2_cpu_iq_comp_phase2_START (16)
#define GBBP_ADDR_RX_IQ_MISMATCH_REG2_cpu_iq_comp_phase2_END (26)
typedef union
{
    unsigned long addr_rx_iq_mismatch_reg3_reg;
    struct
    {
        unsigned long cpu_iq_comp_amp3 : 10;
        unsigned long reserved_0 : 6;
        unsigned long cpu_iq_comp_phase3 : 11;
        unsigned long reserved_1 : 5;
    } reg;
} GBBP_ADDR_RX_IQ_MISMATCH_REG3_UNION;
#define GBBP_ADDR_RX_IQ_MISMATCH_REG3_cpu_iq_comp_amp3_START (0)
#define GBBP_ADDR_RX_IQ_MISMATCH_REG3_cpu_iq_comp_amp3_END (9)
#define GBBP_ADDR_RX_IQ_MISMATCH_REG3_cpu_iq_comp_phase3_START (16)
#define GBBP_ADDR_RX_IQ_MISMATCH_REG3_cpu_iq_comp_phase3_END (26)
typedef union
{
    unsigned long addr_hd35_para_reg_reg;
    struct
    {
        unsigned long cpu_hd35_page_switch_en : 1;
        unsigned long reserved_0 : 15;
        unsigned long cpu_hd35_cal_bypass : 1;
        unsigned long reserved_1 : 15;
    } reg;
} GBBP_ADDR_HD35_PARA_REG_UNION;
#define GBBP_ADDR_HD35_PARA_REG_cpu_hd35_page_switch_en_START (0)
#define GBBP_ADDR_HD35_PARA_REG_cpu_hd35_page_switch_en_END (0)
#define GBBP_ADDR_HD35_PARA_REG_cpu_hd35_cal_bypass_START (16)
#define GBBP_ADDR_HD35_PARA_REG_cpu_hd35_cal_bypass_END (16)
typedef union
{
    unsigned long cpu_spi_rf_cfg_reg;
    struct
    {
        unsigned long cpu_spi_rd_start_addr : 8;
        unsigned long cpu_spi_trans_data_num : 5;
        unsigned long reserved : 18;
        unsigned long spi_gtc_sel : 1;
    } reg;
} GBBP_CPU_SPI_RF_CFG_UNION;
#define GBBP_CPU_SPI_RF_CFG_cpu_spi_rd_start_addr_START (0)
#define GBBP_CPU_SPI_RF_CFG_cpu_spi_rd_start_addr_END (7)
#define GBBP_CPU_SPI_RF_CFG_cpu_spi_trans_data_num_START (8)
#define GBBP_CPU_SPI_RF_CFG_cpu_spi_trans_data_num_END (12)
#define GBBP_CPU_SPI_RF_CFG_spi_gtc_sel_START (31)
#define GBBP_CPU_SPI_RF_CFG_spi_gtc_sel_END (31)
typedef union
{
    unsigned long cpu_spi_rf_rd_reg;
    struct
    {
        unsigned long cpu_spi_rd_en : 1;
        unsigned long reserved : 31;
    } reg;
} GBBP_CPU_SPI_RF_RD_UNION;
#define GBBP_CPU_SPI_RF_RD_cpu_spi_rd_en_START (0)
#define GBBP_CPU_SPI_RF_RD_cpu_spi_rd_en_END (0)
typedef union
{
    unsigned long cpu_line_ctrl_reg;
    struct
    {
        unsigned long cpu_gtc_line_ctrl : 28;
        unsigned long reserved : 3;
        unsigned long cpu_gtc_line_ctrl_wr_en : 1;
    } reg;
} GBBP_CPU_LINE_CTRL_UNION;
#define GBBP_CPU_LINE_CTRL_cpu_gtc_line_ctrl_START (0)
#define GBBP_CPU_LINE_CTRL_cpu_gtc_line_ctrl_END (27)
#define GBBP_CPU_LINE_CTRL_cpu_gtc_line_ctrl_wr_en_START (31)
#define GBBP_CPU_LINE_CTRL_cpu_gtc_line_ctrl_wr_en_END (31)
typedef union
{
    unsigned long gtc_gsp_line_state_rpt_reg;
    struct
    {
        unsigned long gtc_gsp_line_ctrl : 28;
        unsigned long reserved : 4;
    } reg;
} GBBP_GTC_GSP_LINE_STATE_RPT_UNION;
#define GBBP_GTC_GSP_LINE_STATE_RPT_gtc_gsp_line_ctrl_START (0)
#define GBBP_GTC_GSP_LINE_STATE_RPT_gtc_gsp_line_ctrl_END (27)
typedef union
{
    unsigned long aagc_gain1_cpu_reg;
    struct
    {
        unsigned long next_gain_1d : 3;
        unsigned long reserved_0 : 5;
        unsigned long rssi_1d : 12;
        unsigned long reserved_1 : 4;
        unsigned long curr_gain_1d : 3;
        unsigned long reserved_2 : 4;
        unsigned long agc_fast_flag_1d : 1;
    } reg;
} GBBP_AAGC_GAIN1_CPU_UNION;
#define GBBP_AAGC_GAIN1_CPU_next_gain_1d_START (0)
#define GBBP_AAGC_GAIN1_CPU_next_gain_1d_END (2)
#define GBBP_AAGC_GAIN1_CPU_rssi_1d_START (8)
#define GBBP_AAGC_GAIN1_CPU_rssi_1d_END (19)
#define GBBP_AAGC_GAIN1_CPU_curr_gain_1d_START (24)
#define GBBP_AAGC_GAIN1_CPU_curr_gain_1d_END (26)
#define GBBP_AAGC_GAIN1_CPU_agc_fast_flag_1d_START (31)
#define GBBP_AAGC_GAIN1_CPU_agc_fast_flag_1d_END (31)
typedef union
{
    unsigned long aagc_gain2_cpu_reg;
    struct
    {
        unsigned long next_gain_2d : 3;
        unsigned long reserved_0 : 5;
        unsigned long rssi_2d : 12;
        unsigned long reserved_1 : 4;
        unsigned long curr_gain_2d : 3;
        unsigned long reserved_2 : 4;
        unsigned long agc_fast_flag_2d : 1;
    } reg;
} GBBP_AAGC_GAIN2_CPU_UNION;
#define GBBP_AAGC_GAIN2_CPU_next_gain_2d_START (0)
#define GBBP_AAGC_GAIN2_CPU_next_gain_2d_END (2)
#define GBBP_AAGC_GAIN2_CPU_rssi_2d_START (8)
#define GBBP_AAGC_GAIN2_CPU_rssi_2d_END (19)
#define GBBP_AAGC_GAIN2_CPU_curr_gain_2d_START (24)
#define GBBP_AAGC_GAIN2_CPU_curr_gain_2d_END (26)
#define GBBP_AAGC_GAIN2_CPU_agc_fast_flag_2d_START (31)
#define GBBP_AAGC_GAIN2_CPU_agc_fast_flag_2d_END (31)
typedef union
{
    unsigned long aagc_gain3_cpu_reg;
    struct
    {
        unsigned long next_gain_3d : 3;
        unsigned long reserved_0 : 5;
        unsigned long rssi_3d : 12;
        unsigned long reserved_1 : 4;
        unsigned long curr_gain_3d : 3;
        unsigned long reserved_2 : 4;
        unsigned long agc_fast_flag_3d : 1;
    } reg;
} GBBP_AAGC_GAIN3_CPU_UNION;
#define GBBP_AAGC_GAIN3_CPU_next_gain_3d_START (0)
#define GBBP_AAGC_GAIN3_CPU_next_gain_3d_END (2)
#define GBBP_AAGC_GAIN3_CPU_rssi_3d_START (8)
#define GBBP_AAGC_GAIN3_CPU_rssi_3d_END (19)
#define GBBP_AAGC_GAIN3_CPU_curr_gain_3d_START (24)
#define GBBP_AAGC_GAIN3_CPU_curr_gain_3d_END (26)
#define GBBP_AAGC_GAIN3_CPU_agc_fast_flag_3d_START (31)
#define GBBP_AAGC_GAIN3_CPU_agc_fast_flag_3d_END (31)
typedef union
{
    unsigned long aagc_gain4_cpu_reg;
    struct
    {
        unsigned long next_gain_4d : 3;
        unsigned long reserved_0 : 5;
        unsigned long rssi_4d : 12;
        unsigned long reserved_1 : 4;
        unsigned long curr_gain_4d : 3;
        unsigned long reserved_2 : 4;
        unsigned long agc_fast_flag_4d : 1;
    } reg;
} GBBP_AAGC_GAIN4_CPU_UNION;
#define GBBP_AAGC_GAIN4_CPU_next_gain_4d_START (0)
#define GBBP_AAGC_GAIN4_CPU_next_gain_4d_END (2)
#define GBBP_AAGC_GAIN4_CPU_rssi_4d_START (8)
#define GBBP_AAGC_GAIN4_CPU_rssi_4d_END (19)
#define GBBP_AAGC_GAIN4_CPU_curr_gain_4d_START (24)
#define GBBP_AAGC_GAIN4_CPU_curr_gain_4d_END (26)
#define GBBP_AAGC_GAIN4_CPU_agc_fast_flag_4d_START (31)
#define GBBP_AAGC_GAIN4_CPU_agc_fast_flag_4d_END (31)
typedef union
{
    unsigned long addr_cpu_soft_rst_reg;
    struct
    {
        unsigned long cpu_gcipher_rst : 1;
        unsigned long cpu_gmod_rst : 1;
        unsigned long cpu_gulcod_rst : 1;
        unsigned long cpu_gulcod_map_rst : 1;
        unsigned long cpu_gagc_rst : 1;
        unsigned long cpu_gaci_rst : 1;
        unsigned long cpu_gch_rst : 1;
        unsigned long cpu_gdldec_vtb_top_rst : 1;
        unsigned long cpu_gdldec_int_dpc_rst : 1;
        unsigned long cpu_gdldec_valpp_ram_rst : 1;
        unsigned long cpu_gdldec_top_rst : 1;
        unsigned long cpu_gdldem_srch_rst : 1;
        unsigned long cpu_gmod_post_rst : 1;
        unsigned long cpu_gapc_rst : 1;
        unsigned long cpu_gtc_rst : 1;
        unsigned long cpu_gtc_timing_rst : 1;
        unsigned long cpu_gdldem_prepro_rst : 1;
        unsigned long cpu_dump_g_rst : 1;
        unsigned long reserved : 14;
    } reg;
} GBBP_ADDR_CPU_SOFT_RST_UNION;
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gcipher_rst_START (0)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gcipher_rst_END (0)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gmod_rst_START (1)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gmod_rst_END (1)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gulcod_rst_START (2)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gulcod_rst_END (2)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gulcod_map_rst_START (3)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gulcod_map_rst_END (3)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gagc_rst_START (4)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gagc_rst_END (4)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gaci_rst_START (5)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gaci_rst_END (5)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gch_rst_START (6)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gch_rst_END (6)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gdldec_vtb_top_rst_START (7)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gdldec_vtb_top_rst_END (7)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gdldec_int_dpc_rst_START (8)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gdldec_int_dpc_rst_END (8)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gdldec_valpp_ram_rst_START (9)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gdldec_valpp_ram_rst_END (9)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gdldec_top_rst_START (10)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gdldec_top_rst_END (10)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gdldem_srch_rst_START (11)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gdldem_srch_rst_END (11)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gmod_post_rst_START (12)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gmod_post_rst_END (12)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gapc_rst_START (13)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gapc_rst_END (13)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gtc_rst_START (14)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gtc_rst_END (14)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gtc_timing_rst_START (15)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gtc_timing_rst_END (15)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gdldem_prepro_rst_START (16)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_gdldem_prepro_rst_END (16)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_dump_g_rst_START (17)
#define GBBP_ADDR_CPU_SOFT_RST_cpu_dump_g_rst_END (17)
typedef union
{
    unsigned long addr_cpu_clk_ctrl_reg;
    struct
    {
        unsigned long cpu_gcipher_clk_ctrl : 1;
        unsigned long cpu_gmod_clk_ctrl : 1;
        unsigned long cpu_gulcod_clk_ctrl : 1;
        unsigned long cpu_gulcod_map_clk_ctrl : 1;
        unsigned long cpu_gagc_clk_ctrl : 1;
        unsigned long cpu_gaci_clk_ctrl : 1;
        unsigned long cpu_gch_clk_ctrl : 1;
        unsigned long cpu_gdldec_vtb_top_clk_ctrl : 1;
        unsigned long cpu_gdldec_int_dpc_clk_ctrl : 1;
        unsigned long cpu_gdldec_valpp_ram_clk_ctrl : 1;
        unsigned long cpu_gdldec_top_clk_ctrl : 1;
        unsigned long cpu_gdldem_srch_clk_ctrl : 1;
        unsigned long cpu_gmod_post_clk_ctrl : 1;
        unsigned long cpu_gapc_clk_ctrl : 1;
        unsigned long cpu_gtc_clk_ctrl : 1;
        unsigned long reserved_0 : 1;
        unsigned long cpu_gdldem_prepro_clk_ctrl : 1;
        unsigned long reserved_1 : 15;
    } reg;
} GBBP_ADDR_CPU_CLK_CTRL_UNION;
#define GBBP_ADDR_CPU_CLK_CTRL_cpu_gcipher_clk_ctrl_START (0)
#define GBBP_ADDR_CPU_CLK_CTRL_cpu_gcipher_clk_ctrl_END (0)
#define GBBP_ADDR_CPU_CLK_CTRL_cpu_gmod_clk_ctrl_START (1)
#define GBBP_ADDR_CPU_CLK_CTRL_cpu_gmod_clk_ctrl_END (1)
#define GBBP_ADDR_CPU_CLK_CTRL_cpu_gulcod_clk_ctrl_START (2)
#define GBBP_ADDR_CPU_CLK_CTRL_cpu_gulcod_clk_ctrl_END (2)
#define GBBP_ADDR_CPU_CLK_CTRL_cpu_gulcod_map_clk_ctrl_START (3)
#define GBBP_ADDR_CPU_CLK_CTRL_cpu_gulcod_map_clk_ctrl_END (3)
#define GBBP_ADDR_CPU_CLK_CTRL_cpu_gagc_clk_ctrl_START (4)
#define GBBP_ADDR_CPU_CLK_CTRL_cpu_gagc_clk_ctrl_END (4)
#define GBBP_ADDR_CPU_CLK_CTRL_cpu_gaci_clk_ctrl_START (5)
#define GBBP_ADDR_CPU_CLK_CTRL_cpu_gaci_clk_ctrl_END (5)
#define GBBP_ADDR_CPU_CLK_CTRL_cpu_gch_clk_ctrl_START (6)
#define GBBP_ADDR_CPU_CLK_CTRL_cpu_gch_clk_ctrl_END (6)
#define GBBP_ADDR_CPU_CLK_CTRL_cpu_gdldec_vtb_top_clk_ctrl_START (7)
#define GBBP_ADDR_CPU_CLK_CTRL_cpu_gdldec_vtb_top_clk_ctrl_END (7)
#define GBBP_ADDR_CPU_CLK_CTRL_cpu_gdldec_int_dpc_clk_ctrl_START (8)
#define GBBP_ADDR_CPU_CLK_CTRL_cpu_gdldec_int_dpc_clk_ctrl_END (8)
#define GBBP_ADDR_CPU_CLK_CTRL_cpu_gdldec_valpp_ram_clk_ctrl_START (9)
#define GBBP_ADDR_CPU_CLK_CTRL_cpu_gdldec_valpp_ram_clk_ctrl_END (9)
#define GBBP_ADDR_CPU_CLK_CTRL_cpu_gdldec_top_clk_ctrl_START (10)
#define GBBP_ADDR_CPU_CLK_CTRL_cpu_gdldec_top_clk_ctrl_END (10)
#define GBBP_ADDR_CPU_CLK_CTRL_cpu_gdldem_srch_clk_ctrl_START (11)
#define GBBP_ADDR_CPU_CLK_CTRL_cpu_gdldem_srch_clk_ctrl_END (11)
#define GBBP_ADDR_CPU_CLK_CTRL_cpu_gmod_post_clk_ctrl_START (12)
#define GBBP_ADDR_CPU_CLK_CTRL_cpu_gmod_post_clk_ctrl_END (12)
#define GBBP_ADDR_CPU_CLK_CTRL_cpu_gapc_clk_ctrl_START (13)
#define GBBP_ADDR_CPU_CLK_CTRL_cpu_gapc_clk_ctrl_END (13)
#define GBBP_ADDR_CPU_CLK_CTRL_cpu_gtc_clk_ctrl_START (14)
#define GBBP_ADDR_CPU_CLK_CTRL_cpu_gtc_clk_ctrl_END (14)
#define GBBP_ADDR_CPU_CLK_CTRL_cpu_gdldem_prepro_clk_ctrl_START (16)
#define GBBP_ADDR_CPU_CLK_CTRL_cpu_gdldem_prepro_clk_ctrl_END (16)
typedef union
{
    unsigned long addr_cpu_clk_mode_sel_reg;
    struct
    {
        unsigned long cpu_gcipher_ckg_mode_sel : 1;
        unsigned long cpu_gmod_ckg_mode_sel : 1;
        unsigned long cpu_gulcod_ckg_mode_sel : 1;
        unsigned long cpu_gulcod_map_ckg_mode_sel : 1;
        unsigned long cpu_gagc_ckg_mode_sel : 1;
        unsigned long cpu_gaci_ckg_mode_sel : 1;
        unsigned long cpu_gch_ckg_mode_sel : 1;
        unsigned long cpu_gdldec_vtb_top_ckg_mode_sel : 1;
        unsigned long cpu_gdldec_int_dpc_ckg_mode_sel : 1;
        unsigned long cpu_gdldec_valpp_ram_ckg_mode_sel : 1;
        unsigned long cpu_gdldec_top_ckg_mode_sel : 1;
        unsigned long cpu_gdldem_srch_ckg_mode_sel : 1;
        unsigned long reserved : 20;
    } reg;
} GBBP_ADDR_CPU_CLK_MODE_SEL_UNION;
#define GBBP_ADDR_CPU_CLK_MODE_SEL_cpu_gcipher_ckg_mode_sel_START (0)
#define GBBP_ADDR_CPU_CLK_MODE_SEL_cpu_gcipher_ckg_mode_sel_END (0)
#define GBBP_ADDR_CPU_CLK_MODE_SEL_cpu_gmod_ckg_mode_sel_START (1)
#define GBBP_ADDR_CPU_CLK_MODE_SEL_cpu_gmod_ckg_mode_sel_END (1)
#define GBBP_ADDR_CPU_CLK_MODE_SEL_cpu_gulcod_ckg_mode_sel_START (2)
#define GBBP_ADDR_CPU_CLK_MODE_SEL_cpu_gulcod_ckg_mode_sel_END (2)
#define GBBP_ADDR_CPU_CLK_MODE_SEL_cpu_gulcod_map_ckg_mode_sel_START (3)
#define GBBP_ADDR_CPU_CLK_MODE_SEL_cpu_gulcod_map_ckg_mode_sel_END (3)
#define GBBP_ADDR_CPU_CLK_MODE_SEL_cpu_gagc_ckg_mode_sel_START (4)
#define GBBP_ADDR_CPU_CLK_MODE_SEL_cpu_gagc_ckg_mode_sel_END (4)
#define GBBP_ADDR_CPU_CLK_MODE_SEL_cpu_gaci_ckg_mode_sel_START (5)
#define GBBP_ADDR_CPU_CLK_MODE_SEL_cpu_gaci_ckg_mode_sel_END (5)
#define GBBP_ADDR_CPU_CLK_MODE_SEL_cpu_gch_ckg_mode_sel_START (6)
#define GBBP_ADDR_CPU_CLK_MODE_SEL_cpu_gch_ckg_mode_sel_END (6)
#define GBBP_ADDR_CPU_CLK_MODE_SEL_cpu_gdldec_vtb_top_ckg_mode_sel_START (7)
#define GBBP_ADDR_CPU_CLK_MODE_SEL_cpu_gdldec_vtb_top_ckg_mode_sel_END (7)
#define GBBP_ADDR_CPU_CLK_MODE_SEL_cpu_gdldec_int_dpc_ckg_mode_sel_START (8)
#define GBBP_ADDR_CPU_CLK_MODE_SEL_cpu_gdldec_int_dpc_ckg_mode_sel_END (8)
#define GBBP_ADDR_CPU_CLK_MODE_SEL_cpu_gdldec_valpp_ram_ckg_mode_sel_START (9)
#define GBBP_ADDR_CPU_CLK_MODE_SEL_cpu_gdldec_valpp_ram_ckg_mode_sel_END (9)
#define GBBP_ADDR_CPU_CLK_MODE_SEL_cpu_gdldec_top_ckg_mode_sel_START (10)
#define GBBP_ADDR_CPU_CLK_MODE_SEL_cpu_gdldec_top_ckg_mode_sel_END (10)
#define GBBP_ADDR_CPU_CLK_MODE_SEL_cpu_gdldem_srch_ckg_mode_sel_START (11)
#define GBBP_ADDR_CPU_CLK_MODE_SEL_cpu_gdldem_srch_ckg_mode_sel_END (11)
typedef union
{
    unsigned long addr_cpu_auto_clk_bypass_reg;
    struct
    {
        unsigned long cpu_gcipher_ckg_bypass : 1;
        unsigned long cpu_gmod_ckg_bypass : 1;
        unsigned long cpu_gulcod_ckg_bypass : 1;
        unsigned long cpu_gulcod_map_ckg_bypass : 1;
        unsigned long cpu_gagc_ckg_bypass : 1;
        unsigned long cpu_gaci_ckg_bypass : 1;
        unsigned long cpu_gch_ckg_bypass : 1;
        unsigned long cpu_gdldec_vtb_top_ckg_bypass : 1;
        unsigned long cpu_gdldec_int_dpc_ckg_bypass : 1;
        unsigned long cpu_gdldec_valpp_ram_ckg_bypass : 1;
        unsigned long cpu_gdldec_top_ckg_bypass : 1;
        unsigned long cpu_gdldem_srch_ckg_bypass : 1;
        unsigned long cpu_gmod_post_ckg_bypass : 1;
        unsigned long cpu_gapc_ckg_bypass : 1;
        unsigned long cpu_gtc_ckg_bypass : 1;
        unsigned long reserved_0 : 1;
        unsigned long cpu_gdldem_prepro_ckg_bypass : 1;
        unsigned long dump_clkgate_bypass_g : 1;
        unsigned long reserved_1 : 14;
    } reg;
} GBBP_ADDR_CPU_AUTO_CLK_BYPASS_UNION;
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_cpu_gcipher_ckg_bypass_START (0)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_cpu_gcipher_ckg_bypass_END (0)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_cpu_gmod_ckg_bypass_START (1)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_cpu_gmod_ckg_bypass_END (1)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_cpu_gulcod_ckg_bypass_START (2)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_cpu_gulcod_ckg_bypass_END (2)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_cpu_gulcod_map_ckg_bypass_START (3)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_cpu_gulcod_map_ckg_bypass_END (3)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_cpu_gagc_ckg_bypass_START (4)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_cpu_gagc_ckg_bypass_END (4)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_cpu_gaci_ckg_bypass_START (5)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_cpu_gaci_ckg_bypass_END (5)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_cpu_gch_ckg_bypass_START (6)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_cpu_gch_ckg_bypass_END (6)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_cpu_gdldec_vtb_top_ckg_bypass_START (7)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_cpu_gdldec_vtb_top_ckg_bypass_END (7)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_cpu_gdldec_int_dpc_ckg_bypass_START (8)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_cpu_gdldec_int_dpc_ckg_bypass_END (8)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_cpu_gdldec_valpp_ram_ckg_bypass_START (9)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_cpu_gdldec_valpp_ram_ckg_bypass_END (9)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_cpu_gdldec_top_ckg_bypass_START (10)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_cpu_gdldec_top_ckg_bypass_END (10)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_cpu_gdldem_srch_ckg_bypass_START (11)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_cpu_gdldem_srch_ckg_bypass_END (11)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_cpu_gmod_post_ckg_bypass_START (12)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_cpu_gmod_post_ckg_bypass_END (12)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_cpu_gapc_ckg_bypass_START (13)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_cpu_gapc_ckg_bypass_END (13)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_cpu_gtc_ckg_bypass_START (14)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_cpu_gtc_ckg_bypass_END (14)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_cpu_gdldem_prepro_ckg_bypass_START (16)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_cpu_gdldem_prepro_ckg_bypass_END (16)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_dump_clkgate_bypass_g_START (17)
#define GBBP_ADDR_CPU_AUTO_CLK_BYPASS_dump_clkgate_bypass_g_END (17)
typedef union
{
    unsigned long cpu_gtc_cfg_reg;
    struct
    {
        unsigned long gtc_page_switch_en_imi : 1;
        unsigned long cpu_gtc_start_imi : 1;
        unsigned long gtc_auto_run_imi : 1;
        unsigned long cpu_gtc_hold_page : 1;
        unsigned long gtc_pro_en_imi : 1;
        unsigned long reserved_0 : 3;
        unsigned long cpu_drx_test_mode_en_imi : 1;
        unsigned long reserved_1 : 23;
    } reg;
} GBBP_CPU_GTC_CFG_UNION;
#define GBBP_CPU_GTC_CFG_gtc_page_switch_en_imi_START (0)
#define GBBP_CPU_GTC_CFG_gtc_page_switch_en_imi_END (0)
#define GBBP_CPU_GTC_CFG_cpu_gtc_start_imi_START (1)
#define GBBP_CPU_GTC_CFG_cpu_gtc_start_imi_END (1)
#define GBBP_CPU_GTC_CFG_gtc_auto_run_imi_START (2)
#define GBBP_CPU_GTC_CFG_gtc_auto_run_imi_END (2)
#define GBBP_CPU_GTC_CFG_cpu_gtc_hold_page_START (3)
#define GBBP_CPU_GTC_CFG_cpu_gtc_hold_page_END (3)
#define GBBP_CPU_GTC_CFG_gtc_pro_en_imi_START (4)
#define GBBP_CPU_GTC_CFG_gtc_pro_en_imi_END (4)
#define GBBP_CPU_GTC_CFG_cpu_drx_test_mode_en_imi_START (8)
#define GBBP_CPU_GTC_CFG_cpu_drx_test_mode_en_imi_END (8)
typedef union
{
    unsigned long gtc_state_rpt_reg;
    struct
    {
        unsigned long gtc_idle : 1;
        unsigned long gtc_wait : 1;
        unsigned long gtc_run : 1;
        unsigned long reserved_0 : 1;
        unsigned long gtc_page_switch_en : 1;
        unsigned long gtc_page_sel : 1;
        unsigned long reserved_1 : 26;
    } reg;
} GBBP_GTC_STATE_RPT_UNION;
#define GBBP_GTC_STATE_RPT_gtc_idle_START (0)
#define GBBP_GTC_STATE_RPT_gtc_idle_END (0)
#define GBBP_GTC_STATE_RPT_gtc_wait_START (1)
#define GBBP_GTC_STATE_RPT_gtc_wait_END (1)
#define GBBP_GTC_STATE_RPT_gtc_run_START (2)
#define GBBP_GTC_STATE_RPT_gtc_run_END (2)
#define GBBP_GTC_STATE_RPT_gtc_page_switch_en_START (4)
#define GBBP_GTC_STATE_RPT_gtc_page_switch_en_END (4)
#define GBBP_GTC_STATE_RPT_gtc_page_sel_START (5)
#define GBBP_GTC_STATE_RPT_gtc_page_sel_END (5)
typedef union
{
    unsigned long gtc_frm_offset_rpt_reg;
    struct
    {
        unsigned long gtc_frm_offset : 13;
        unsigned long reserved : 19;
    } reg;
} GBBP_GTC_FRM_OFFSET_RPT_UNION;
#define GBBP_GTC_FRM_OFFSET_RPT_gtc_frm_offset_START (0)
#define GBBP_GTC_FRM_OFFSET_RPT_gtc_frm_offset_END (12)
typedef union
{
    unsigned long gtc_frm_it_offset_rpt_reg;
    struct
    {
        unsigned long gtc_frm_it_offset : 13;
        unsigned long reserved : 19;
    } reg;
} GBBP_GTC_FRM_IT_OFFSET_RPT_UNION;
#define GBBP_GTC_FRM_IT_OFFSET_RPT_gtc_frm_it_offset_START (0)
#define GBBP_GTC_FRM_IT_OFFSET_RPT_gtc_frm_it_offset_END (12)
typedef union
{
    unsigned long cpu_gtc_t1_t2_t3_cng_reg;
    struct
    {
        unsigned long cpu_gtc_t1_cnt : 11;
        unsigned long reserved_0 : 5;
        unsigned long cpu_gtc_t2_cnt : 5;
        unsigned long reserved_1 : 3;
        unsigned long cpu_gtc_t3_cnt : 6;
        unsigned long reserved_2 : 2;
    } reg;
} GBBP_CPU_GTC_T1_T2_T3_CNG_UNION;
#define GBBP_CPU_GTC_T1_T2_T3_CNG_cpu_gtc_t1_cnt_START (0)
#define GBBP_CPU_GTC_T1_T2_T3_CNG_cpu_gtc_t1_cnt_END (10)
#define GBBP_CPU_GTC_T1_T2_T3_CNG_cpu_gtc_t2_cnt_START (16)
#define GBBP_CPU_GTC_T1_T2_T3_CNG_cpu_gtc_t2_cnt_END (20)
#define GBBP_CPU_GTC_T1_T2_T3_CNG_cpu_gtc_t3_cnt_START (24)
#define GBBP_CPU_GTC_T1_T2_T3_CNG_cpu_gtc_t3_cnt_END (29)
typedef union
{
    unsigned long gtc_t1_t2_t3_rpt_cpu_reg;
    struct
    {
        unsigned long gtc_t1_cnt : 11;
        unsigned long reserved_0 : 5;
        unsigned long gtc_t2_cnt : 5;
        unsigned long reserved_1 : 3;
        unsigned long gtc_t3_cnt : 6;
        unsigned long reserved_2 : 2;
    } reg;
} GBBP_GTC_T1_T2_T3_RPT_CPU_UNION;
#define GBBP_GTC_T1_T2_T3_RPT_CPU_gtc_t1_cnt_START (0)
#define GBBP_GTC_T1_T2_T3_RPT_CPU_gtc_t1_cnt_END (10)
#define GBBP_GTC_T1_T2_T3_RPT_CPU_gtc_t2_cnt_START (16)
#define GBBP_GTC_T1_T2_T3_RPT_CPU_gtc_t2_cnt_END (20)
#define GBBP_GTC_T1_T2_T3_RPT_CPU_gtc_t3_cnt_START (24)
#define GBBP_GTC_T1_T2_T3_RPT_CPU_gtc_t3_cnt_END (29)
typedef union
{
    unsigned long cpu_gtc_frm_offset_cfg_reg;
    struct
    {
        unsigned long cpu_gtc_frm_offset : 13;
        unsigned long reserved_0 : 3;
        unsigned long cpu_gtc_frm_it_offset : 13;
        unsigned long reserved_1 : 2;
        unsigned long cpu_gtc_frm_wr_en_imi : 1;
    } reg;
} GBBP_CPU_GTC_FRM_OFFSET_CFG_UNION;
#define GBBP_CPU_GTC_FRM_OFFSET_CFG_cpu_gtc_frm_offset_START (0)
#define GBBP_CPU_GTC_FRM_OFFSET_CFG_cpu_gtc_frm_offset_END (12)
#define GBBP_CPU_GTC_FRM_OFFSET_CFG_cpu_gtc_frm_it_offset_START (16)
#define GBBP_CPU_GTC_FRM_OFFSET_CFG_cpu_gtc_frm_it_offset_END (28)
#define GBBP_CPU_GTC_FRM_OFFSET_CFG_cpu_gtc_frm_wr_en_imi_START (31)
#define GBBP_CPU_GTC_FRM_OFFSET_CFG_cpu_gtc_frm_wr_en_imi_END (31)
typedef union
{
    unsigned long cpu_gtc_fn_cng_reg;
    struct
    {
        unsigned long cpu_gtc_fn_low : 11;
        unsigned long reserved_0 : 5;
        unsigned long cpu_gtc_fn_high : 11;
        unsigned long reserved_1 : 4;
        unsigned long cpu_gtc_fn_wr_en_imi : 1;
    } reg;
} GBBP_CPU_GTC_FN_CNG_UNION;
#define GBBP_CPU_GTC_FN_CNG_cpu_gtc_fn_low_START (0)
#define GBBP_CPU_GTC_FN_CNG_cpu_gtc_fn_low_END (10)
#define GBBP_CPU_GTC_FN_CNG_cpu_gtc_fn_high_START (16)
#define GBBP_CPU_GTC_FN_CNG_cpu_gtc_fn_high_END (26)
#define GBBP_CPU_GTC_FN_CNG_cpu_gtc_fn_wr_en_imi_START (31)
#define GBBP_CPU_GTC_FN_CNG_cpu_gtc_fn_wr_en_imi_END (31)
typedef union
{
    unsigned long gtc_fn_rpt_reg;
    struct
    {
        unsigned long gtc_fn_low : 11;
        unsigned long reserved_0 : 5;
        unsigned long gtc_fn_high : 11;
        unsigned long reserved_1 : 5;
    } reg;
} GBBP_GTC_FN_RPT_UNION;
#define GBBP_GTC_FN_RPT_gtc_fn_low_START (0)
#define GBBP_GTC_FN_RPT_gtc_fn_low_END (10)
#define GBBP_GTC_FN_RPT_gtc_fn_high_START (16)
#define GBBP_GTC_FN_RPT_gtc_fn_high_END (26)
typedef union
{
    unsigned long gtc_qb_rpt_reg;
    struct
    {
        unsigned long gtc_tdma_qb_imi : 13;
        unsigned long reserved_0 : 3;
        unsigned long gtc_timebase_imi : 13;
        unsigned long reserved_1 : 3;
    } reg;
} GBBP_GTC_QB_RPT_UNION;
#define GBBP_GTC_QB_RPT_gtc_tdma_qb_imi_START (0)
#define GBBP_GTC_QB_RPT_gtc_tdma_qb_imi_END (12)
#define GBBP_GTC_QB_RPT_gtc_timebase_imi_START (16)
#define GBBP_GTC_QB_RPT_gtc_timebase_imi_END (28)
typedef union
{
    unsigned long timebase_rpt_reg;
    struct
    {
        unsigned long gtc_timebase_imi : 13;
        unsigned long reserved_0 : 3;
        unsigned long gtc_timebase_fn_low : 11;
        unsigned long reserved_1 : 5;
    } reg;
} GBBP_TIMEBASE_RPT_UNION;
#define GBBP_TIMEBASE_RPT_gtc_timebase_imi_START (0)
#define GBBP_TIMEBASE_RPT_gtc_timebase_imi_END (12)
#define GBBP_TIMEBASE_RPT_gtc_timebase_fn_low_START (16)
#define GBBP_TIMEBASE_RPT_gtc_timebase_fn_low_END (26)
typedef union
{
    unsigned long cpu_bler_ber_clr_reg;
    struct
    {
        unsigned long cpu_bler_clr_imi : 1;
        unsigned long reserved_0 : 3;
        unsigned long cpu_ber_clr_imi : 1;
        unsigned long reserved_1 : 3;
        unsigned long cpu_bler_mode : 1;
        unsigned long reserved_2 : 23;
    } reg;
} GBBP_CPU_BLER_BER_CLR_UNION;
#define GBBP_CPU_BLER_BER_CLR_cpu_bler_clr_imi_START (0)
#define GBBP_CPU_BLER_BER_CLR_cpu_bler_clr_imi_END (0)
#define GBBP_CPU_BLER_BER_CLR_cpu_ber_clr_imi_START (4)
#define GBBP_CPU_BLER_BER_CLR_cpu_ber_clr_imi_END (4)
#define GBBP_CPU_BLER_BER_CLR_cpu_bler_mode_START (8)
#define GBBP_CPU_BLER_BER_CLR_cpu_bler_mode_END (8)
typedef union
{
    unsigned long cpu_amr_cb_index_reg;
    struct
    {
        unsigned long cpu_amr0_cb_index : 7;
        unsigned long reserved_0 : 1;
        unsigned long cpu_amr1_cb_index : 7;
        unsigned long reserved_1 : 1;
        unsigned long cpu_amr2_cb_index : 7;
        unsigned long reserved_2 : 1;
        unsigned long cpu_amr3_cb_index : 7;
        unsigned long reserved_3 : 1;
    } reg;
} GBBP_CPU_AMR_CB_INDEX_UNION;
#define GBBP_CPU_AMR_CB_INDEX_cpu_amr0_cb_index_START (0)
#define GBBP_CPU_AMR_CB_INDEX_cpu_amr0_cb_index_END (6)
#define GBBP_CPU_AMR_CB_INDEX_cpu_amr1_cb_index_START (8)
#define GBBP_CPU_AMR_CB_INDEX_cpu_amr1_cb_index_END (14)
#define GBBP_CPU_AMR_CB_INDEX_cpu_amr2_cb_index_START (16)
#define GBBP_CPU_AMR_CB_INDEX_cpu_amr2_cb_index_END (22)
#define GBBP_CPU_AMR_CB_INDEX_cpu_amr3_cb_index_START (24)
#define GBBP_CPU_AMR_CB_INDEX_cpu_amr3_cb_index_END (30)
typedef union
{
    unsigned long cpu_amr_active_set_num_reg;
    struct
    {
        unsigned long cpu_amr_active_set_num : 2;
        unsigned long reserved_0 : 2;
        unsigned long cpu_speech_bfi_thres : 4;
        unsigned long reserved_1 : 8;
        unsigned long cpu_amr_active_set_num_upflag_imi : 1;
        unsigned long reserved_2 : 15;
    } reg;
} GBBP_CPU_AMR_ACTIVE_SET_NUM_UNION;
#define GBBP_CPU_AMR_ACTIVE_SET_NUM_cpu_amr_active_set_num_START (0)
#define GBBP_CPU_AMR_ACTIVE_SET_NUM_cpu_amr_active_set_num_END (1)
#define GBBP_CPU_AMR_ACTIVE_SET_NUM_cpu_speech_bfi_thres_START (4)
#define GBBP_CPU_AMR_ACTIVE_SET_NUM_cpu_speech_bfi_thres_END (7)
#define GBBP_CPU_AMR_ACTIVE_SET_NUM_cpu_amr_active_set_num_upflag_imi_START (16)
#define GBBP_CPU_AMR_ACTIVE_SET_NUM_cpu_amr_active_set_num_upflag_imi_END (16)
typedef union
{
    unsigned long db_bler_err_rpt_reg;
    struct
    {
        unsigned long rxqual_db_bler_err : 16;
        unsigned long reserved : 16;
    } reg;
} GBBP_DB_BLER_ERR_RPT_UNION;
#define GBBP_DB_BLER_ERR_RPT_rxqual_db_bler_err_START (0)
#define GBBP_DB_BLER_ERR_RPT_rxqual_db_bler_err_END (15)
typedef union
{
    unsigned long sb_bler_err_rpt_reg;
    struct
    {
        unsigned long rxqual_sb_bler_err : 8;
        unsigned long reserved : 24;
    } reg;
} GBBP_SB_BLER_ERR_RPT_UNION;
#define GBBP_SB_BLER_ERR_RPT_rxqual_sb_bler_err_START (0)
#define GBBP_SB_BLER_ERR_RPT_rxqual_sb_bler_err_END (7)
typedef union
{
    unsigned long data_bler_err_rpt_reg;
    struct
    {
        unsigned long rxqual_data_bler_err : 16;
        unsigned long reserved : 16;
    } reg;
} GBBP_DATA_BLER_ERR_RPT_UNION;
#define GBBP_DATA_BLER_ERR_RPT_rxqual_data_bler_err_START (0)
#define GBBP_DATA_BLER_ERR_RPT_rxqual_data_bler_err_END (15)
typedef union
{
    unsigned long codec_para_reg1_reg;
    struct
    {
        unsigned long conv_rate : 4;
        unsigned long conv_depth : 1;
        unsigned long vtb_codec_len : 10;
        unsigned long vtb_cb_coded_len : 11;
        unsigned long codec_type : 2;
        unsigned long punc_means : 1;
        unsigned long vtb_codec_en : 1;
        unsigned long reserved : 2;
    } reg;
} GBBP_CODEC_PARA_REG1_UNION;
#define GBBP_CODEC_PARA_REG1_conv_rate_START (0)
#define GBBP_CODEC_PARA_REG1_conv_rate_END (3)
#define GBBP_CODEC_PARA_REG1_conv_depth_START (4)
#define GBBP_CODEC_PARA_REG1_conv_depth_END (4)
#define GBBP_CODEC_PARA_REG1_vtb_codec_len_START (5)
#define GBBP_CODEC_PARA_REG1_vtb_codec_len_END (14)
#define GBBP_CODEC_PARA_REG1_vtb_cb_coded_len_START (15)
#define GBBP_CODEC_PARA_REG1_vtb_cb_coded_len_END (25)
#define GBBP_CODEC_PARA_REG1_codec_type_START (26)
#define GBBP_CODEC_PARA_REG1_codec_type_END (27)
#define GBBP_CODEC_PARA_REG1_punc_means_START (28)
#define GBBP_CODEC_PARA_REG1_punc_means_END (28)
#define GBBP_CODEC_PARA_REG1_vtb_codec_en_START (29)
#define GBBP_CODEC_PARA_REG1_vtb_codec_en_END (29)
typedef union
{
    unsigned long codec_para_reg2_reg;
    struct
    {
        unsigned long g0_poly : 7;
        unsigned long g1_poly : 7;
        unsigned long g2_poly : 7;
        unsigned long g3_poly : 7;
        unsigned long crc_handle_flag : 2;
        unsigned long reserved : 2;
    } reg;
} GBBP_CODEC_PARA_REG2_UNION;
#define GBBP_CODEC_PARA_REG2_g0_poly_START (0)
#define GBBP_CODEC_PARA_REG2_g0_poly_END (6)
#define GBBP_CODEC_PARA_REG2_g1_poly_START (7)
#define GBBP_CODEC_PARA_REG2_g1_poly_END (13)
#define GBBP_CODEC_PARA_REG2_g2_poly_START (14)
#define GBBP_CODEC_PARA_REG2_g2_poly_END (20)
#define GBBP_CODEC_PARA_REG2_g3_poly_START (21)
#define GBBP_CODEC_PARA_REG2_g3_poly_END (27)
#define GBBP_CODEC_PARA_REG2_crc_handle_flag_START (28)
#define GBBP_CODEC_PARA_REG2_crc_handle_flag_END (29)
typedef union
{
    unsigned long codec_para_reg3_reg;
    struct
    {
        unsigned long g4_poly : 7;
        unsigned long g5_poly : 7;
        unsigned long denominator_g_poly : 7;
        unsigned long punc_rom_index : 7;
        unsigned long g_comb_index : 4;
    } reg;
} GBBP_CODEC_PARA_REG3_UNION;
#define GBBP_CODEC_PARA_REG3_g4_poly_START (0)
#define GBBP_CODEC_PARA_REG3_g4_poly_END (6)
#define GBBP_CODEC_PARA_REG3_g5_poly_START (7)
#define GBBP_CODEC_PARA_REG3_g5_poly_END (13)
#define GBBP_CODEC_PARA_REG3_denominator_g_poly_START (14)
#define GBBP_CODEC_PARA_REG3_denominator_g_poly_END (20)
#define GBBP_CODEC_PARA_REG3_punc_rom_index_START (21)
#define GBBP_CODEC_PARA_REG3_punc_rom_index_END (27)
#define GBBP_CODEC_PARA_REG3_g_comb_index_START (28)
#define GBBP_CODEC_PARA_REG3_g_comb_index_END (31)
typedef union
{
    unsigned long codec_para_reg4_reg;
    struct
    {
        unsigned long interleaving_formula_index : 5;
        unsigned long vtb_k_start_pos : 11;
        unsigned long vtb_k_end_pos : 11;
        unsigned long interleave_en : 1;
        unsigned long crc_exist_flag : 1;
        unsigned long reserved : 3;
    } reg;
} GBBP_CODEC_PARA_REG4_UNION;
#define GBBP_CODEC_PARA_REG4_interleaving_formula_index_START (0)
#define GBBP_CODEC_PARA_REG4_interleaving_formula_index_END (4)
#define GBBP_CODEC_PARA_REG4_vtb_k_start_pos_START (5)
#define GBBP_CODEC_PARA_REG4_vtb_k_start_pos_END (15)
#define GBBP_CODEC_PARA_REG4_vtb_k_end_pos_START (16)
#define GBBP_CODEC_PARA_REG4_vtb_k_end_pos_END (26)
#define GBBP_CODEC_PARA_REG4_interleave_en_START (27)
#define GBBP_CODEC_PARA_REG4_interleave_en_END (27)
#define GBBP_CODEC_PARA_REG4_crc_exist_flag_START (28)
#define GBBP_CODEC_PARA_REG4_crc_exist_flag_END (28)
typedef union
{
    unsigned long codec_para_reg5_reg;
    struct
    {
        unsigned long infom_end_pos : 10;
        unsigned long reserved_0 : 1;
        unsigned long class2_bit_exist_flag : 1;
        unsigned long class2_bit_start_pos : 9;
        unsigned long trch_sort : 2;
        unsigned long zero_fill_type : 3;
        unsigned long crc_type : 4;
        unsigned long reserved_1 : 1;
        unsigned long tail_exist_flag : 1;
    } reg;
} GBBP_CODEC_PARA_REG5_UNION;
#define GBBP_CODEC_PARA_REG5_infom_end_pos_START (0)
#define GBBP_CODEC_PARA_REG5_infom_end_pos_END (9)
#define GBBP_CODEC_PARA_REG5_class2_bit_exist_flag_START (11)
#define GBBP_CODEC_PARA_REG5_class2_bit_exist_flag_END (11)
#define GBBP_CODEC_PARA_REG5_class2_bit_start_pos_START (12)
#define GBBP_CODEC_PARA_REG5_class2_bit_start_pos_END (20)
#define GBBP_CODEC_PARA_REG5_trch_sort_START (21)
#define GBBP_CODEC_PARA_REG5_trch_sort_END (22)
#define GBBP_CODEC_PARA_REG5_zero_fill_type_START (23)
#define GBBP_CODEC_PARA_REG5_zero_fill_type_END (25)
#define GBBP_CODEC_PARA_REG5_crc_type_START (26)
#define GBBP_CODEC_PARA_REG5_crc_type_END (29)
#define GBBP_CODEC_PARA_REG5_tail_exist_flag_START (31)
#define GBBP_CODEC_PARA_REG5_tail_exist_flag_END (31)
typedef union
{
    unsigned long codec_para_reg6_reg;
    struct
    {
        unsigned long punc_rom_base_addr : 12;
        unsigned long cb_index : 7;
        unsigned long reserved_0 : 1;
        unsigned long dcu_usf_bit : 3;
        unsigned long reserved_1 : 1;
        unsigned long cps_bit : 5;
        unsigned long reserved_2 : 3;
    } reg;
} GBBP_CODEC_PARA_REG6_UNION;
#define GBBP_CODEC_PARA_REG6_punc_rom_base_addr_START (0)
#define GBBP_CODEC_PARA_REG6_punc_rom_base_addr_END (11)
#define GBBP_CODEC_PARA_REG6_cb_index_START (12)
#define GBBP_CODEC_PARA_REG6_cb_index_END (18)
#define GBBP_CODEC_PARA_REG6_dcu_usf_bit_START (20)
#define GBBP_CODEC_PARA_REG6_dcu_usf_bit_END (22)
#define GBBP_CODEC_PARA_REG6_cps_bit_START (24)
#define GBBP_CODEC_PARA_REG6_cps_bit_END (28)
typedef union
{
    unsigned long codec_para_reg7_reg;
    struct
    {
        unsigned long dcu_ps_codec_type : 4;
        unsigned long reserved_0 : 12;
        unsigned long dcu_amr_frame_type : 6;
        unsigned long reserved_1 : 10;
    } reg;
} GBBP_CODEC_PARA_REG7_UNION;
#define GBBP_CODEC_PARA_REG7_dcu_ps_codec_type_START (0)
#define GBBP_CODEC_PARA_REG7_dcu_ps_codec_type_END (3)
#define GBBP_CODEC_PARA_REG7_dcu_amr_frame_type_START (16)
#define GBBP_CODEC_PARA_REG7_dcu_amr_frame_type_END (21)
typedef union
{
    unsigned long dec_state_rpt1_reg;
    struct
    {
        unsigned long trch_sort_state_cpu : 4;
        unsigned long kn_pro_state_cpu : 4;
        unsigned long harq_pro_state_cpu : 3;
        unsigned long reserved_0 : 1;
        unsigned long ukn_afs_state_cpu : 5;
        unsigned long reserved_1 : 3;
        unsigned long ukn_ahs_state_cpu : 6;
        unsigned long reserved_2 : 1;
        unsigned long ukn_ps_state_cpu : 5;
    } reg;
} GBBP_DEC_STATE_RPT1_UNION;
#define GBBP_DEC_STATE_RPT1_trch_sort_state_cpu_START (0)
#define GBBP_DEC_STATE_RPT1_trch_sort_state_cpu_END (3)
#define GBBP_DEC_STATE_RPT1_kn_pro_state_cpu_START (4)
#define GBBP_DEC_STATE_RPT1_kn_pro_state_cpu_END (7)
#define GBBP_DEC_STATE_RPT1_harq_pro_state_cpu_START (8)
#define GBBP_DEC_STATE_RPT1_harq_pro_state_cpu_END (10)
#define GBBP_DEC_STATE_RPT1_ukn_afs_state_cpu_START (12)
#define GBBP_DEC_STATE_RPT1_ukn_afs_state_cpu_END (16)
#define GBBP_DEC_STATE_RPT1_ukn_ahs_state_cpu_START (20)
#define GBBP_DEC_STATE_RPT1_ukn_ahs_state_cpu_END (25)
#define GBBP_DEC_STATE_RPT1_ukn_ps_state_cpu_START (27)
#define GBBP_DEC_STATE_RPT1_ukn_ps_state_cpu_END (31)
typedef union
{
    unsigned long dec_state_rpt2_reg;
    struct
    {
        unsigned long reserved_0 : 8;
        unsigned long vtb_state_cpu : 4;
        unsigned long corr_state_cpu : 2;
        unsigned long reserved_1 : 2;
        unsigned long interleave_state_cpu : 4;
        unsigned long depunc_state_cpu : 3;
        unsigned long reserved_2 : 1;
        unsigned long ccu_state_cpu : 4;
        unsigned long reserved_3 : 3;
        unsigned long dec_busy_cpu : 1;
    } reg;
} GBBP_DEC_STATE_RPT2_UNION;
#define GBBP_DEC_STATE_RPT2_vtb_state_cpu_START (8)
#define GBBP_DEC_STATE_RPT2_vtb_state_cpu_END (11)
#define GBBP_DEC_STATE_RPT2_corr_state_cpu_START (12)
#define GBBP_DEC_STATE_RPT2_corr_state_cpu_END (13)
#define GBBP_DEC_STATE_RPT2_interleave_state_cpu_START (16)
#define GBBP_DEC_STATE_RPT2_interleave_state_cpu_END (19)
#define GBBP_DEC_STATE_RPT2_depunc_state_cpu_START (20)
#define GBBP_DEC_STATE_RPT2_depunc_state_cpu_END (22)
#define GBBP_DEC_STATE_RPT2_ccu_state_cpu_START (24)
#define GBBP_DEC_STATE_RPT2_ccu_state_cpu_END (27)
#define GBBP_DEC_STATE_RPT2_dec_busy_cpu_START (31)
#define GBBP_DEC_STATE_RPT2_dec_busy_cpu_END (31)
typedef union
{
    unsigned long dec_int_total_reg;
    struct
    {
        unsigned long dec_int_cnt : 4;
        unsigned long reserved_0 : 12;
        unsigned long dec_cnt : 4;
        unsigned long reserved_1 : 12;
    } reg;
} GBBP_DEC_INT_TOTAL_UNION;
#define GBBP_DEC_INT_TOTAL_dec_int_cnt_START (0)
#define GBBP_DEC_INT_TOTAL_dec_int_cnt_END (3)
#define GBBP_DEC_INT_TOTAL_dec_cnt_START (16)
#define GBBP_DEC_INT_TOTAL_dec_cnt_END (19)
typedef union
{
    unsigned long bfi_rsq_metric_rpt_reg;
    struct
    {
        unsigned long amr_rsq_metric : 8;
        unsigned long reserved_0 : 8;
        unsigned long amr_pber : 7;
        unsigned long reserved_1 : 8;
        unsigned long speech_bfi_corr_result : 1;
    } reg;
} GBBP_BFI_RSQ_METRIC_RPT_UNION;
#define GBBP_BFI_RSQ_METRIC_RPT_amr_rsq_metric_START (0)
#define GBBP_BFI_RSQ_METRIC_RPT_amr_rsq_metric_END (7)
#define GBBP_BFI_RSQ_METRIC_RPT_amr_pber_START (16)
#define GBBP_BFI_RSQ_METRIC_RPT_amr_pber_END (22)
#define GBBP_BFI_RSQ_METRIC_RPT_speech_bfi_corr_result_START (31)
#define GBBP_BFI_RSQ_METRIC_RPT_speech_bfi_corr_result_END (31)
typedef union
{
    unsigned long ul_code_state_rpt_reg;
    struct
    {
        unsigned long ul_code_state : 2;
        unsigned long reserved_0 : 2;
        unsigned long ul_crc_state : 2;
        unsigned long reserved_1 : 26;
    } reg;
} GBBP_UL_CODE_STATE_RPT_UNION;
#define GBBP_UL_CODE_STATE_RPT_ul_code_state_START (0)
#define GBBP_UL_CODE_STATE_RPT_ul_code_state_END (1)
#define GBBP_UL_CODE_STATE_RPT_ul_crc_state_START (4)
#define GBBP_UL_CODE_STATE_RPT_ul_crc_state_END (5)
typedef union
{
    unsigned long ul_code_ram_rst_reg;
    struct
    {
        unsigned long cpu_ul_cod_ram_rst_imi : 1;
        unsigned long reserved : 31;
    } reg;
} GBBP_UL_CODE_RAM_RST_UNION;
#define GBBP_UL_CODE_RAM_RST_cpu_ul_cod_ram_rst_imi_START (0)
#define GBBP_UL_CODE_RAM_RST_cpu_ul_cod_ram_rst_imi_END (0)
typedef union
{
    unsigned long ul_code_ram_rst_cfg_reg;
    struct
    {
        unsigned long cpu_ul_cod_ram_rst_addr : 7;
        unsigned long reserved_0 : 9;
        unsigned long cpu_ul_cod_ram_rst_length : 7;
        unsigned long reserved_1 : 9;
    } reg;
} GBBP_UL_CODE_RAM_RST_CFG_UNION;
#define GBBP_UL_CODE_RAM_RST_CFG_cpu_ul_cod_ram_rst_addr_START (0)
#define GBBP_UL_CODE_RAM_RST_CFG_cpu_ul_cod_ram_rst_addr_END (6)
#define GBBP_UL_CODE_RAM_RST_CFG_cpu_ul_cod_ram_rst_length_START (16)
#define GBBP_UL_CODE_RAM_RST_CFG_cpu_ul_cod_ram_rst_length_END (22)
typedef union
{
    unsigned long wake_test_qb_frac_rpt_reg;
    struct
    {
        unsigned long gdrx_wake_frac : 7;
        unsigned long reserved_0 : 9;
        unsigned long gdrx_wake_chip_cnt : 13;
        unsigned long reserved_1 : 3;
    } reg;
} GBBP_WAKE_TEST_QB_FRAC_RPT_UNION;
#define GBBP_WAKE_TEST_QB_FRAC_RPT_gdrx_wake_frac_START (0)
#define GBBP_WAKE_TEST_QB_FRAC_RPT_gdrx_wake_frac_END (6)
#define GBBP_WAKE_TEST_QB_FRAC_RPT_gdrx_wake_chip_cnt_START (16)
#define GBBP_WAKE_TEST_QB_FRAC_RPT_gdrx_wake_chip_cnt_END (28)
typedef union
{
    unsigned long wake_test_t1_t2_t3_rpt_reg;
    struct
    {
        unsigned long gdrx_wake_t1_cnt : 11;
        unsigned long reserved_0 : 5;
        unsigned long gdrx_wake_t2_cnt : 5;
        unsigned long reserved_1 : 3;
        unsigned long gdrx_wake_t3_cnt : 6;
        unsigned long reserved_2 : 2;
    } reg;
} GBBP_WAKE_TEST_T1_T2_T3_RPT_UNION;
#define GBBP_WAKE_TEST_T1_T2_T3_RPT_gdrx_wake_t1_cnt_START (0)
#define GBBP_WAKE_TEST_T1_T2_T3_RPT_gdrx_wake_t1_cnt_END (10)
#define GBBP_WAKE_TEST_T1_T2_T3_RPT_gdrx_wake_t2_cnt_START (16)
#define GBBP_WAKE_TEST_T1_T2_T3_RPT_gdrx_wake_t2_cnt_END (20)
#define GBBP_WAKE_TEST_T1_T2_T3_RPT_gdrx_wake_t3_cnt_START (24)
#define GBBP_WAKE_TEST_T1_T2_T3_RPT_gdrx_wake_t3_cnt_END (29)
typedef union
{
    unsigned long wake_gtc_fn_rpt_reg;
    struct
    {
        unsigned long gdrx_wake_nf_low : 11;
        unsigned long reserved_0 : 5;
        unsigned long gdrx_wake_nf_high : 11;
        unsigned long reserved_1 : 5;
    } reg;
} GBBP_WAKE_GTC_FN_RPT_UNION;
#define GBBP_WAKE_GTC_FN_RPT_gdrx_wake_nf_low_START (0)
#define GBBP_WAKE_GTC_FN_RPT_gdrx_wake_nf_low_END (10)
#define GBBP_WAKE_GTC_FN_RPT_gdrx_wake_nf_high_START (16)
#define GBBP_WAKE_GTC_FN_RPT_gdrx_wake_nf_high_END (26)
typedef union
{
    unsigned long cpu_a5_lsb_seq_sel_reg;
    struct
    {
        unsigned long cpu_a5_lsb_sequence_sel : 1;
        unsigned long reserved_0 : 3;
        unsigned long cpu_deciph_dir : 1;
        unsigned long reserved_1 : 3;
        unsigned long cpu_ciph_dir : 1;
        unsigned long reserved_2 : 23;
    } reg;
} GBBP_CPU_A5_LSB_SEQ_SEL_UNION;
#define GBBP_CPU_A5_LSB_SEQ_SEL_cpu_a5_lsb_sequence_sel_START (0)
#define GBBP_CPU_A5_LSB_SEQ_SEL_cpu_a5_lsb_sequence_sel_END (0)
#define GBBP_CPU_A5_LSB_SEQ_SEL_cpu_deciph_dir_START (4)
#define GBBP_CPU_A5_LSB_SEQ_SEL_cpu_deciph_dir_END (4)
#define GBBP_CPU_A5_LSB_SEQ_SEL_cpu_ciph_dir_START (8)
#define GBBP_CPU_A5_LSB_SEQ_SEL_cpu_ciph_dir_END (8)
typedef union
{
    unsigned long cpu_2g4_gap_length_reg;
    struct
    {
        unsigned long cpu_2g4_gap_length : 23;
        unsigned long reserved : 9;
    } reg;
} GBBP_CPU_2G4_GAP_LENGTH_UNION;
#define GBBP_CPU_2G4_GAP_LENGTH_cpu_2g4_gap_length_START (0)
#define GBBP_CPU_2G4_GAP_LENGTH_cpu_2g4_gap_length_END (22)
typedef union
{
    unsigned long cpu_2g4_gap_stop_reg;
    struct
    {
        unsigned long cpu_2g4_gap_stop : 1;
        unsigned long cpu_2g4_int0_en : 1;
        unsigned long reserved : 30;
    } reg;
} GBBP_CPU_2G4_GAP_STOP_UNION;
#define GBBP_CPU_2G4_GAP_STOP_cpu_2g4_gap_stop_START (0)
#define GBBP_CPU_2G4_GAP_STOP_cpu_2g4_gap_stop_END (0)
#define GBBP_CPU_2G4_GAP_STOP_cpu_2g4_int0_en_START (1)
#define GBBP_CPU_2G4_GAP_STOP_cpu_2g4_int0_en_END (1)
typedef union
{
    unsigned long cpu_2g4_dist_reg;
    struct
    {
        unsigned long cpu_2g4_int0_int1_dist : 12;
        unsigned long reserved_0 : 4;
        unsigned long cpu_g_intrasys_delay : 4;
        unsigned long reserved_1 : 12;
    } reg;
} GBBP_CPU_2G4_DIST_UNION;
#define GBBP_CPU_2G4_DIST_cpu_2g4_int0_int1_dist_START (0)
#define GBBP_CPU_2G4_DIST_cpu_2g4_int0_int1_dist_END (11)
#define GBBP_CPU_2G4_DIST_cpu_g_intrasys_delay_START (16)
#define GBBP_CPU_2G4_DIST_cpu_g_intrasys_delay_END (19)
typedef union
{
    unsigned long cpu_2g4_int0_gen_qb_reg;
    struct
    {
        unsigned long cpu_2g4_int0_gen_qb : 13;
        unsigned long reserved_0 : 3;
        unsigned long cpu_2g4_gap_stop_rpt : 2;
        unsigned long reserved_1 : 6;
        unsigned long cpu_2g4_int0_rpt : 2;
        unsigned long reserved_2 : 6;
    } reg;
} GBBP_CPU_2G4_INT0_GEN_QB_UNION;
#define GBBP_CPU_2G4_INT0_GEN_QB_cpu_2g4_int0_gen_qb_START (0)
#define GBBP_CPU_2G4_INT0_GEN_QB_cpu_2g4_int0_gen_qb_END (12)
#define GBBP_CPU_2G4_INT0_GEN_QB_cpu_2g4_gap_stop_rpt_START (16)
#define GBBP_CPU_2G4_INT0_GEN_QB_cpu_2g4_gap_stop_rpt_END (17)
#define GBBP_CPU_2G4_INT0_GEN_QB_cpu_2g4_int0_rpt_START (24)
#define GBBP_CPU_2G4_INT0_GEN_QB_cpu_2g4_int0_rpt_END (25)
typedef union
{
    unsigned long cpu_2g4_int0_timing_reg;
    struct
    {
        unsigned long g_int0_timebase_qb : 13;
        unsigned long reserved_0 : 3;
        unsigned long g_int0_fn : 11;
        unsigned long reserved_1 : 5;
    } reg;
} GBBP_CPU_2G4_INT0_TIMING_UNION;
#define GBBP_CPU_2G4_INT0_TIMING_g_int0_timebase_qb_START (0)
#define GBBP_CPU_2G4_INT0_TIMING_g_int0_timebase_qb_END (12)
#define GBBP_CPU_2G4_INT0_TIMING_g_int0_fn_START (16)
#define GBBP_CPU_2G4_INT0_TIMING_g_int0_fn_END (26)
typedef union
{
    unsigned long cpu_2g4_int2_timing_reg;
    struct
    {
        unsigned long g_int2_timebase_qb : 13;
        unsigned long reserved_0 : 3;
        unsigned long g_int2_fn : 11;
        unsigned long reserved_1 : 5;
    } reg;
} GBBP_CPU_2G4_INT2_TIMING_UNION;
#define GBBP_CPU_2G4_INT2_TIMING_g_int2_timebase_qb_START (0)
#define GBBP_CPU_2G4_INT2_TIMING_g_int2_timebase_qb_END (12)
#define GBBP_CPU_2G4_INT2_TIMING_g_int2_fn_START (16)
#define GBBP_CPU_2G4_INT2_TIMING_g_int2_fn_END (26)
typedef union
{
    unsigned long fb_afc_phase_threshold_cfg_reg;
    struct
    {
        unsigned long cpu_fb_afc_phase_min : 10;
        unsigned long reserved_0 : 6;
        unsigned long cpu_fb_afc_phase_max : 10;
        unsigned long reserved_1 : 6;
    } reg;
} GBBP_FB_AFC_PHASE_THRESHOLD_CFG_UNION;
#define GBBP_FB_AFC_PHASE_THRESHOLD_CFG_cpu_fb_afc_phase_min_START (0)
#define GBBP_FB_AFC_PHASE_THRESHOLD_CFG_cpu_fb_afc_phase_min_END (9)
#define GBBP_FB_AFC_PHASE_THRESHOLD_CFG_cpu_fb_afc_phase_max_START (16)
#define GBBP_FB_AFC_PHASE_THRESHOLD_CFG_cpu_fb_afc_phase_max_END (25)
typedef union
{
    unsigned long fb_fcut_threshold_cfg_reg;
    struct
    {
        unsigned long cpu_fb_afc_fc_low : 10;
        unsigned long reserved_0 : 6;
        unsigned long cpu_fb_afc_fc_high : 10;
        unsigned long reserved_1 : 6;
    } reg;
} GBBP_FB_FCUT_THRESHOLD_CFG_UNION;
#define GBBP_FB_FCUT_THRESHOLD_CFG_cpu_fb_afc_fc_low_START (0)
#define GBBP_FB_FCUT_THRESHOLD_CFG_cpu_fb_afc_fc_low_END (9)
#define GBBP_FB_FCUT_THRESHOLD_CFG_cpu_fb_afc_fc_high_START (16)
#define GBBP_FB_FCUT_THRESHOLD_CFG_cpu_fb_afc_fc_high_END (25)
typedef union
{
    unsigned long fb_afc_alpha_sel_reg;
    struct
    {
        unsigned long cpu_fb_numerator_sel : 2;
        unsigned long reserved_0 : 6;
        unsigned long cpu_fb_stage_num : 4;
        unsigned long cpu_fb_rshift_num : 3;
        unsigned long reserved_1 : 1;
        unsigned long cpu_fcut_init : 10;
        unsigned long reserved_2 : 6;
    } reg;
} GBBP_FB_AFC_ALPHA_SEL_UNION;
#define GBBP_FB_AFC_ALPHA_SEL_cpu_fb_numerator_sel_START (0)
#define GBBP_FB_AFC_ALPHA_SEL_cpu_fb_numerator_sel_END (1)
#define GBBP_FB_AFC_ALPHA_SEL_cpu_fb_stage_num_START (8)
#define GBBP_FB_AFC_ALPHA_SEL_cpu_fb_stage_num_END (11)
#define GBBP_FB_AFC_ALPHA_SEL_cpu_fb_rshift_num_START (12)
#define GBBP_FB_AFC_ALPHA_SEL_cpu_fb_rshift_num_END (14)
#define GBBP_FB_AFC_ALPHA_SEL_cpu_fcut_init_START (16)
#define GBBP_FB_AFC_ALPHA_SEL_cpu_fcut_init_END (25)
typedef union
{
    unsigned long srch_opt_cfg_reg;
    struct
    {
        unsigned long cpu_srch_opt_en : 1;
        unsigned long reserved_0 : 3;
        unsigned long cpu_sb_lock_fail_threshold : 2;
        unsigned long reserved_1 : 10;
        unsigned long cpu_sb_bsic_threshold : 2;
        unsigned long reserved_2 : 6;
        unsigned long sb_dec_bsic : 6;
        unsigned long reserved_3 : 2;
    } reg;
} GBBP_SRCH_OPT_CFG_UNION;
#define GBBP_SRCH_OPT_CFG_cpu_srch_opt_en_START (0)
#define GBBP_SRCH_OPT_CFG_cpu_srch_opt_en_END (0)
#define GBBP_SRCH_OPT_CFG_cpu_sb_lock_fail_threshold_START (4)
#define GBBP_SRCH_OPT_CFG_cpu_sb_lock_fail_threshold_END (5)
#define GBBP_SRCH_OPT_CFG_cpu_sb_bsic_threshold_START (16)
#define GBBP_SRCH_OPT_CFG_cpu_sb_bsic_threshold_END (17)
#define GBBP_SRCH_OPT_CFG_sb_dec_bsic_START (24)
#define GBBP_SRCH_OPT_CFG_sb_dec_bsic_END (29)
typedef union
{
    unsigned long r2_rssi1234_threshold_reg;
    struct
    {
        unsigned long cpu_r2_rssi1_threshold : 8;
        unsigned long cpu_r2_rssi2_threshold : 8;
        unsigned long cpu_r2_rssi3_threshold : 8;
        unsigned long reserved : 8;
    } reg;
} GBBP_R2_RSSI1234_THRESHOLD_UNION;
#define GBBP_R2_RSSI1234_THRESHOLD_cpu_r2_rssi1_threshold_START (0)
#define GBBP_R2_RSSI1234_THRESHOLD_cpu_r2_rssi1_threshold_END (7)
#define GBBP_R2_RSSI1234_THRESHOLD_cpu_r2_rssi2_threshold_START (8)
#define GBBP_R2_RSSI1234_THRESHOLD_cpu_r2_rssi2_threshold_END (15)
#define GBBP_R2_RSSI1234_THRESHOLD_cpu_r2_rssi3_threshold_START (16)
#define GBBP_R2_RSSI1234_THRESHOLD_cpu_r2_rssi3_threshold_END (23)
typedef union
{
    unsigned long r2_rssi4567_threshold_reg;
    struct
    {
        unsigned long cpu_r2_rssi4_threshold : 8;
        unsigned long cpu_r2_rssi5_threshold : 8;
        unsigned long cpu_r2_rssi6_threshold : 8;
        unsigned long cpu_r2_rssi7_threshold : 8;
    } reg;
} GBBP_R2_RSSI4567_THRESHOLD_UNION;
#define GBBP_R2_RSSI4567_THRESHOLD_cpu_r2_rssi4_threshold_START (0)
#define GBBP_R2_RSSI4567_THRESHOLD_cpu_r2_rssi4_threshold_END (7)
#define GBBP_R2_RSSI4567_THRESHOLD_cpu_r2_rssi5_threshold_START (8)
#define GBBP_R2_RSSI4567_THRESHOLD_cpu_r2_rssi5_threshold_END (15)
#define GBBP_R2_RSSI4567_THRESHOLD_cpu_r2_rssi6_threshold_START (16)
#define GBBP_R2_RSSI4567_THRESHOLD_cpu_r2_rssi6_threshold_END (23)
#define GBBP_R2_RSSI4567_THRESHOLD_cpu_r2_rssi7_threshold_START (24)
#define GBBP_R2_RSSI4567_THRESHOLD_cpu_r2_rssi7_threshold_END (31)
typedef union
{
    unsigned long agc_wait_len_gth_reg;
    struct
    {
        unsigned long cpu_agc_wait : 5;
        unsigned long reserved_0 : 3;
        unsigned long cpu_dcr_recv_bypass : 1;
        unsigned long reserved_1 : 3;
        unsigned long cpu_rssi_hypersis : 4;
        unsigned long reserved_2 : 8;
        unsigned long cpu_dcr_burst_mode : 1;
        unsigned long reserved_3 : 6;
        unsigned long cpu_fast_threshold_sel : 1;
    } reg;
} GBBP_AGC_WAIT_LEN_GTH_UNION;
#define GBBP_AGC_WAIT_LEN_GTH_cpu_agc_wait_START (0)
#define GBBP_AGC_WAIT_LEN_GTH_cpu_agc_wait_END (4)
#define GBBP_AGC_WAIT_LEN_GTH_cpu_dcr_recv_bypass_START (8)
#define GBBP_AGC_WAIT_LEN_GTH_cpu_dcr_recv_bypass_END (8)
#define GBBP_AGC_WAIT_LEN_GTH_cpu_rssi_hypersis_START (12)
#define GBBP_AGC_WAIT_LEN_GTH_cpu_rssi_hypersis_END (15)
#define GBBP_AGC_WAIT_LEN_GTH_cpu_dcr_burst_mode_START (24)
#define GBBP_AGC_WAIT_LEN_GTH_cpu_dcr_burst_mode_END (24)
#define GBBP_AGC_WAIT_LEN_GTH_cpu_fast_threshold_sel_START (31)
#define GBBP_AGC_WAIT_LEN_GTH_cpu_fast_threshold_sel_END (31)
typedef union
{
    unsigned long r3_rssi1234_threshold_reg;
    struct
    {
        unsigned long cpu_r3_rssi1_threshold : 8;
        unsigned long cpu_r3_rssi2_threshold : 8;
        unsigned long cpu_r3_rssi3_threshold : 8;
        unsigned long reserved : 8;
    } reg;
} GBBP_R3_RSSI1234_THRESHOLD_UNION;
#define GBBP_R3_RSSI1234_THRESHOLD_cpu_r3_rssi1_threshold_START (0)
#define GBBP_R3_RSSI1234_THRESHOLD_cpu_r3_rssi1_threshold_END (7)
#define GBBP_R3_RSSI1234_THRESHOLD_cpu_r3_rssi2_threshold_START (8)
#define GBBP_R3_RSSI1234_THRESHOLD_cpu_r3_rssi2_threshold_END (15)
#define GBBP_R3_RSSI1234_THRESHOLD_cpu_r3_rssi3_threshold_START (16)
#define GBBP_R3_RSSI1234_THRESHOLD_cpu_r3_rssi3_threshold_END (23)
typedef union
{
    unsigned long r3_rssi4567_threshold_reg;
    struct
    {
        unsigned long cpu_r3_rssi4_threshold : 8;
        unsigned long cpu_r3_rssi5_threshold : 8;
        unsigned long cpu_r3_rssi6_threshold : 8;
        unsigned long cpu_r3_rssi7_threshold : 8;
    } reg;
} GBBP_R3_RSSI4567_THRESHOLD_UNION;
#define GBBP_R3_RSSI4567_THRESHOLD_cpu_r3_rssi4_threshold_START (0)
#define GBBP_R3_RSSI4567_THRESHOLD_cpu_r3_rssi4_threshold_END (7)
#define GBBP_R3_RSSI4567_THRESHOLD_cpu_r3_rssi5_threshold_START (8)
#define GBBP_R3_RSSI4567_THRESHOLD_cpu_r3_rssi5_threshold_END (15)
#define GBBP_R3_RSSI4567_THRESHOLD_cpu_r3_rssi6_threshold_START (16)
#define GBBP_R3_RSSI4567_THRESHOLD_cpu_r3_rssi6_threshold_END (23)
#define GBBP_R3_RSSI4567_THRESHOLD_cpu_r3_rssi7_threshold_START (24)
#define GBBP_R3_RSSI4567_THRESHOLD_cpu_r3_rssi7_threshold_END (31)
typedef union
{
    unsigned long dc_iq_remove_rpt_reg;
    struct
    {
        unsigned long dc_iq_remove_cpu_i : 14;
        unsigned long reserved_0 : 2;
        unsigned long dc_iq_remove_cpu_q : 14;
        unsigned long reserved_1 : 2;
    } reg;
} GBBP_DC_IQ_REMOVE_RPT_UNION;
#define GBBP_DC_IQ_REMOVE_RPT_dc_iq_remove_cpu_i_START (0)
#define GBBP_DC_IQ_REMOVE_RPT_dc_iq_remove_cpu_i_END (13)
#define GBBP_DC_IQ_REMOVE_RPT_dc_iq_remove_cpu_q_START (16)
#define GBBP_DC_IQ_REMOVE_RPT_dc_iq_remove_cpu_q_END (29)
typedef union
{
    unsigned long dc_iq_burst_remove_rpt_reg;
    struct
    {
        unsigned long agc_data_q_dcr : 14;
        unsigned long reserved_0 : 2;
        unsigned long agc_data_i_dcr : 14;
        unsigned long reserved_1 : 2;
    } reg;
} GBBP_DC_IQ_BURST_REMOVE_RPT_UNION;
#define GBBP_DC_IQ_BURST_REMOVE_RPT_agc_data_q_dcr_START (0)
#define GBBP_DC_IQ_BURST_REMOVE_RPT_agc_data_q_dcr_END (13)
#define GBBP_DC_IQ_BURST_REMOVE_RPT_agc_data_i_dcr_START (16)
#define GBBP_DC_IQ_BURST_REMOVE_RPT_agc_data_i_dcr_END (29)
typedef union
{
    unsigned long aagc_next_gain_reg;
    struct
    {
        unsigned long aagc_next_gain_cpu : 3;
        unsigned long reserved_0 : 5;
        unsigned long agc_rssi_125db_cpu : 12;
        unsigned long reserved_1 : 4;
        unsigned long aagc_curr_gain : 3;
        unsigned long reserved_2 : 4;
        unsigned long agc_fast_cal_flag : 1;
    } reg;
} GBBP_AAGC_NEXT_GAIN_UNION;
#define GBBP_AAGC_NEXT_GAIN_aagc_next_gain_cpu_START (0)
#define GBBP_AAGC_NEXT_GAIN_aagc_next_gain_cpu_END (2)
#define GBBP_AAGC_NEXT_GAIN_agc_rssi_125db_cpu_START (8)
#define GBBP_AAGC_NEXT_GAIN_agc_rssi_125db_cpu_END (19)
#define GBBP_AAGC_NEXT_GAIN_aagc_curr_gain_START (24)
#define GBBP_AAGC_NEXT_GAIN_aagc_curr_gain_END (26)
#define GBBP_AAGC_NEXT_GAIN_agc_fast_cal_flag_START (31)
#define GBBP_AAGC_NEXT_GAIN_agc_fast_cal_flag_END (31)
typedef union
{
    unsigned long rssi_qb_frq_reg;
    struct
    {
        unsigned long rssi_qb : 13;
        unsigned long reserved_0: 3;
        unsigned long rssi_frq : 12;
        unsigned long reserved_1: 4;
    } reg;
} GBBP_RSSI_QB_FRQ_UNION;
#define GBBP_RSSI_QB_FRQ_rssi_qb_START (0)
#define GBBP_RSSI_QB_FRQ_rssi_qb_END (12)
#define GBBP_RSSI_QB_FRQ_rssi_frq_START (16)
#define GBBP_RSSI_QB_FRQ_rssi_frq_END (27)
typedef union
{
    unsigned long drssi_energy_rpt_reg;
    struct
    {
        unsigned long drssi_energy_report_cpu : 23;
        unsigned long reserved : 9;
    } reg;
} GBBP_DRSSI_ENERGY_RPT_UNION;
#define GBBP_DRSSI_ENERGY_RPT_drssi_energy_report_cpu_START (0)
#define GBBP_DRSSI_ENERGY_RPT_drssi_energy_report_cpu_END (22)
typedef union
{
    unsigned long agc_fast1_2_rssi_cpu_reg;
    struct
    {
        unsigned long agc_rssi_fast1_125db_cpu : 12;
        unsigned long reserved_0 : 4;
        unsigned long agc_rssi_fast2_125db_cpu : 12;
        unsigned long reserved_1 : 4;
    } reg;
} GBBP_AGC_FAST1_2_RSSI_CPU_UNION;
#define GBBP_AGC_FAST1_2_RSSI_CPU_agc_rssi_fast1_125db_cpu_START (0)
#define GBBP_AGC_FAST1_2_RSSI_CPU_agc_rssi_fast1_125db_cpu_END (11)
#define GBBP_AGC_FAST1_2_RSSI_CPU_agc_rssi_fast2_125db_cpu_START (16)
#define GBBP_AGC_FAST1_2_RSSI_CPU_agc_rssi_fast2_125db_cpu_END (27)
typedef union
{
    unsigned long agc_dec_int_t3_fn_reg;
    struct
    {
        unsigned long agc_int_tdma_fn : 6;
        unsigned long reserved_0 : 10;
        unsigned long dec_int_tdma_fn : 6;
        unsigned long reserved_1 : 10;
    } reg;
} GBBP_AGC_DEC_INT_T3_FN_UNION;
#define GBBP_AGC_DEC_INT_T3_FN_agc_int_tdma_fn_START (0)
#define GBBP_AGC_DEC_INT_T3_FN_agc_int_tdma_fn_END (5)
#define GBBP_AGC_DEC_INT_T3_FN_dec_int_tdma_fn_START (16)
#define GBBP_AGC_DEC_INT_T3_FN_dec_int_tdma_fn_END (21)
typedef union
{
    unsigned long dem_int_fn_qb_reg;
    struct
    {
        unsigned long dem_int_tdma_qb : 13;
        unsigned long reserved_0 : 3;
        unsigned long dem_int_tdma_fn : 6;
        unsigned long reserved_1 : 10;
    } reg;
} GBBP_DEM_INT_FN_QB_UNION;
#define GBBP_DEM_INT_FN_QB_dem_int_tdma_qb_START (0)
#define GBBP_DEM_INT_FN_QB_dem_int_tdma_qb_END (12)
#define GBBP_DEM_INT_FN_QB_dem_int_tdma_fn_START (16)
#define GBBP_DEM_INT_FN_QB_dem_int_tdma_fn_END (21)
typedef union
{
    unsigned long cpu_ext_line_ctrl_reg;
    struct
    {
        unsigned long cpu_gtc_ext_line_ctrl : 8;
        unsigned long reserved : 23;
        unsigned long cpu_gtc_ext_line_ctrl_wr_en_imi : 1;
    } reg;
} GBBP_CPU_EXT_LINE_CTRL_UNION;
#define GBBP_CPU_EXT_LINE_CTRL_cpu_gtc_ext_line_ctrl_START (0)
#define GBBP_CPU_EXT_LINE_CTRL_cpu_gtc_ext_line_ctrl_END (7)
#define GBBP_CPU_EXT_LINE_CTRL_cpu_gtc_ext_line_ctrl_wr_en_imi_START (31)
#define GBBP_CPU_EXT_LINE_CTRL_cpu_gtc_ext_line_ctrl_wr_en_imi_END (31)
typedef union
{
    unsigned long cpu_gsp_ext_line_state_rpt_reg;
    struct
    {
        unsigned long gtc_gsp_ext_line_ctrl : 7;
        unsigned long reserved : 25;
    } reg;
} GBBP_CPU_GSP_EXT_LINE_STATE_RPT_UNION;
#define GBBP_CPU_GSP_EXT_LINE_STATE_RPT_gtc_gsp_ext_line_ctrl_START (0)
#define GBBP_CPU_GSP_EXT_LINE_STATE_RPT_gtc_gsp_ext_line_ctrl_END (6)
typedef union
{
    unsigned long cpu_line01_sel_cfg_reg;
    struct
    {
        unsigned long cpu_ext_line01_sel : 4;
        unsigned long reserved : 27;
        unsigned long cpu_ext_line01_sel_wr_en_imi : 1;
    } reg;
} GBBP_CPU_LINE01_SEL_CFG_UNION;
#define GBBP_CPU_LINE01_SEL_CFG_cpu_ext_line01_sel_START (0)
#define GBBP_CPU_LINE01_SEL_CFG_cpu_ext_line01_sel_END (3)
#define GBBP_CPU_LINE01_SEL_CFG_cpu_ext_line01_sel_wr_en_imi_START (31)
#define GBBP_CPU_LINE01_SEL_CFG_cpu_ext_line01_sel_wr_en_imi_END (31)
typedef union
{
    unsigned long cpu_line01_sel_state_rpt_reg;
    struct
    {
        unsigned long gtc_line01_sel_ctrl : 4;
        unsigned long reserved : 28;
    } reg;
} GBBP_CPU_LINE01_SEL_STATE_RPT_UNION;
#define GBBP_CPU_LINE01_SEL_STATE_RPT_gtc_line01_sel_ctrl_START (0)
#define GBBP_CPU_LINE01_SEL_STATE_RPT_gtc_line01_sel_ctrl_END (3)
typedef union
{
    unsigned long cpu_ofc_rxcm_reg_reg;
    struct
    {
        unsigned long reserved : 31;
        unsigned long cpu_agc_page_switch_en : 1;
    } reg;
} GBBP_CPU_OFC_RXCM_REG_UNION;
#define GBBP_CPU_OFC_RXCM_REG_cpu_agc_page_switch_en_START (31)
#define GBBP_CPU_OFC_RXCM_REG_cpu_agc_page_switch_en_END (31)
typedef union
{
    unsigned long cpu_sample_reg_reg;
    struct
    {
        unsigned long reserved_0 : 4;
        unsigned long cpu_sample_sel_imi : 2;
        unsigned long reserved_1 : 2;
        unsigned long cpu_sample_sel_group_imi : 1;
        unsigned long reserved_2 : 3;
        unsigned long cpu_dcr_bypass : 1;
        unsigned long reserved_3 : 19;
    } reg;
} GBBP_CPU_SAMPLE_REG_UNION;
#define GBBP_CPU_SAMPLE_REG_cpu_sample_sel_imi_START (4)
#define GBBP_CPU_SAMPLE_REG_cpu_sample_sel_imi_END (5)
#define GBBP_CPU_SAMPLE_REG_cpu_sample_sel_group_imi_START (8)
#define GBBP_CPU_SAMPLE_REG_cpu_sample_sel_group_imi_END (8)
#define GBBP_CPU_SAMPLE_REG_cpu_dcr_bypass_START (12)
#define GBBP_CPU_SAMPLE_REG_cpu_dcr_bypass_END (12)
typedef union
{
    unsigned long cpu_agc_ram_switch_ind_reg;
    struct
    {
        unsigned long cpu_agc_ram_switch_ind : 1;
        unsigned long reserved : 31;
    } reg;
} GBBP_CPU_AGC_RAM_SWITCH_IND_UNION;
#define GBBP_CPU_AGC_RAM_SWITCH_IND_cpu_agc_ram_switch_ind_START (0)
#define GBBP_CPU_AGC_RAM_SWITCH_IND_cpu_agc_ram_switch_ind_END (0)
typedef union
{
    unsigned long dagc_mulfactor_fix_reg;
    struct
    {
        unsigned long agc_drssi_25db_cpu : 9;
        unsigned long reserved_0 : 7;
        unsigned long cpu_soft_agc_drssi_25db : 9;
        unsigned long reserved_1 : 7;
    } reg;
} GBBP_DAGC_MULFACTOR_FIX_UNION;
#define GBBP_DAGC_MULFACTOR_FIX_agc_drssi_25db_cpu_START (0)
#define GBBP_DAGC_MULFACTOR_FIX_agc_drssi_25db_cpu_END (8)
#define GBBP_DAGC_MULFACTOR_FIX_cpu_soft_agc_drssi_25db_START (16)
#define GBBP_DAGC_MULFACTOR_FIX_cpu_soft_agc_drssi_25db_END (24)
typedef union
{
    unsigned long cpu_main_gain1_spi_data_reg;
    struct
    {
        unsigned long cpu_main_gain1_spi_data : 24;
        unsigned long reserved : 8;
    } reg;
} GBBP_CPU_MAIN_GAIN1_SPI_DATA_UNION;
#define GBBP_CPU_MAIN_GAIN1_SPI_DATA_cpu_main_gain1_spi_data_START (0)
#define GBBP_CPU_MAIN_GAIN1_SPI_DATA_cpu_main_gain1_spi_data_END (23)
typedef union
{
    unsigned long cpu_main_gain2_spi_data_reg;
    struct
    {
        unsigned long cpu_main_gain2_spi_data : 24;
        unsigned long reserved : 8;
    } reg;
} GBBP_CPU_MAIN_GAIN2_SPI_DATA_UNION;
#define GBBP_CPU_MAIN_GAIN2_SPI_DATA_cpu_main_gain2_spi_data_START (0)
#define GBBP_CPU_MAIN_GAIN2_SPI_DATA_cpu_main_gain2_spi_data_END (23)
typedef union
{
    unsigned long cpu_main_gain3_spi_data_reg;
    struct
    {
        unsigned long cpu_main_gain3_spi_data : 24;
        unsigned long reserved : 8;
    } reg;
} GBBP_CPU_MAIN_GAIN3_SPI_DATA_UNION;
#define GBBP_CPU_MAIN_GAIN3_SPI_DATA_cpu_main_gain3_spi_data_START (0)
#define GBBP_CPU_MAIN_GAIN3_SPI_DATA_cpu_main_gain3_spi_data_END (23)
typedef union
{
    unsigned long cpu_main_gain4_spi_data_reg;
    struct
    {
        unsigned long cpu_main_gain4_spi_data : 24;
        unsigned long reserved : 8;
    } reg;
} GBBP_CPU_MAIN_GAIN4_SPI_DATA_UNION;
#define GBBP_CPU_MAIN_GAIN4_SPI_DATA_cpu_main_gain4_spi_data_START (0)
#define GBBP_CPU_MAIN_GAIN4_SPI_DATA_cpu_main_gain4_spi_data_END (23)
typedef union
{
    unsigned long cpu_main_gain5_spi_data_reg;
    struct
    {
        unsigned long cpu_main_gain5_spi_data : 24;
        unsigned long reserved : 8;
    } reg;
} GBBP_CPU_MAIN_GAIN5_SPI_DATA_UNION;
#define GBBP_CPU_MAIN_GAIN5_SPI_DATA_cpu_main_gain5_spi_data_START (0)
#define GBBP_CPU_MAIN_GAIN5_SPI_DATA_cpu_main_gain5_spi_data_END (23)
typedef union
{
    unsigned long cpu_main_gain6_spi_data_reg;
    struct
    {
        unsigned long cpu_main_gain6_spi_data : 24;
        unsigned long reserved : 8;
    } reg;
} GBBP_CPU_MAIN_GAIN6_SPI_DATA_UNION;
#define GBBP_CPU_MAIN_GAIN6_SPI_DATA_cpu_main_gain6_spi_data_START (0)
#define GBBP_CPU_MAIN_GAIN6_SPI_DATA_cpu_main_gain6_spi_data_END (23)
typedef union
{
    unsigned long cpu_main_gain7_spi_data_reg;
    struct
    {
        unsigned long cpu_main_gain7_spi_data : 24;
        unsigned long reserved : 8;
    } reg;
} GBBP_CPU_MAIN_GAIN7_SPI_DATA_UNION;
#define GBBP_CPU_MAIN_GAIN7_SPI_DATA_cpu_main_gain7_spi_data_START (0)
#define GBBP_CPU_MAIN_GAIN7_SPI_DATA_cpu_main_gain7_spi_data_END (23)
typedef union
{
    unsigned long cpu_main_gain8_spi_data_reg;
    struct
    {
        unsigned long cpu_main_gain8_spi_data : 24;
        unsigned long reserved : 8;
    } reg;
} GBBP_CPU_MAIN_GAIN8_SPI_DATA_UNION;
#define GBBP_CPU_MAIN_GAIN8_SPI_DATA_cpu_main_gain8_spi_data_START (0)
#define GBBP_CPU_MAIN_GAIN8_SPI_DATA_cpu_main_gain8_spi_data_END (23)
typedef union
{
    unsigned long cpu_div_gain1_spi_data_reg;
    struct
    {
        unsigned long cpu_div_gain1_spi_data : 24;
        unsigned long reserved : 8;
    } reg;
} GBBP_CPU_DIV_GAIN1_SPI_DATA_UNION;
#define GBBP_CPU_DIV_GAIN1_SPI_DATA_cpu_div_gain1_spi_data_START (0)
#define GBBP_CPU_DIV_GAIN1_SPI_DATA_cpu_div_gain1_spi_data_END (23)
typedef union
{
    unsigned long cpu_div_gain2_spi_data_reg;
    struct
    {
        unsigned long cpu_div_gain2_spi_data : 24;
        unsigned long reserved : 8;
    } reg;
} GBBP_CPU_DIV_GAIN2_SPI_DATA_UNION;
#define GBBP_CPU_DIV_GAIN2_SPI_DATA_cpu_div_gain2_spi_data_START (0)
#define GBBP_CPU_DIV_GAIN2_SPI_DATA_cpu_div_gain2_spi_data_END (23)
typedef union
{
    unsigned long cpu_div_gain3_spi_data_reg;
    struct
    {
        unsigned long cpu_div_gain3_spi_data : 24;
        unsigned long reserved : 8;
    } reg;
} GBBP_CPU_DIV_GAIN3_SPI_DATA_UNION;
#define GBBP_CPU_DIV_GAIN3_SPI_DATA_cpu_div_gain3_spi_data_START (0)
#define GBBP_CPU_DIV_GAIN3_SPI_DATA_cpu_div_gain3_spi_data_END (23)
typedef union
{
    unsigned long cpu_div_gain4_spi_data_reg;
    struct
    {
        unsigned long cpu_div_gain4_spi_data : 24;
        unsigned long reserved : 8;
    } reg;
} GBBP_CPU_DIV_GAIN4_SPI_DATA_UNION;
#define GBBP_CPU_DIV_GAIN4_SPI_DATA_cpu_div_gain4_spi_data_START (0)
#define GBBP_CPU_DIV_GAIN4_SPI_DATA_cpu_div_gain4_spi_data_END (23)
typedef union
{
    unsigned long cpu_div_gain5_spi_data_reg;
    struct
    {
        unsigned long cpu_div_gain5_spi_data : 24;
        unsigned long reserved : 8;
    } reg;
} GBBP_CPU_DIV_GAIN5_SPI_DATA_UNION;
#define GBBP_CPU_DIV_GAIN5_SPI_DATA_cpu_div_gain5_spi_data_START (0)
#define GBBP_CPU_DIV_GAIN5_SPI_DATA_cpu_div_gain5_spi_data_END (23)
typedef union
{
    unsigned long cpu_div_gain6_spi_data_reg;
    struct
    {
        unsigned long cpu_div_gain6_spi_data : 24;
        unsigned long reserved : 8;
    } reg;
} GBBP_CPU_DIV_GAIN6_SPI_DATA_UNION;
#define GBBP_CPU_DIV_GAIN6_SPI_DATA_cpu_div_gain6_spi_data_START (0)
#define GBBP_CPU_DIV_GAIN6_SPI_DATA_cpu_div_gain6_spi_data_END (23)
typedef union
{
    unsigned long cpu_div_gain7_spi_data_reg;
    struct
    {
        unsigned long cpu_div_gain7_spi_data : 24;
        unsigned long reserved : 8;
    } reg;
} GBBP_CPU_DIV_GAIN7_SPI_DATA_UNION;
#define GBBP_CPU_DIV_GAIN7_SPI_DATA_cpu_div_gain7_spi_data_START (0)
#define GBBP_CPU_DIV_GAIN7_SPI_DATA_cpu_div_gain7_spi_data_END (23)
typedef union
{
    unsigned long cpu_div_gain8_spi_data_reg;
    struct
    {
        unsigned long cpu_div_gain8_spi_data : 24;
        unsigned long reserved : 8;
    } reg;
} GBBP_CPU_DIV_GAIN8_SPI_DATA_UNION;
#define GBBP_CPU_DIV_GAIN8_SPI_DATA_cpu_div_gain8_spi_data_START (0)
#define GBBP_CPU_DIV_GAIN8_SPI_DATA_cpu_div_gain8_spi_data_END (23)
typedef union
{
    unsigned long nb_afc_loop_switch_reg;
    struct
    {
        unsigned long cpu_nb_afc_switch : 1;
        unsigned long cpu_nb_afc_slow_fast_switch : 1;
        unsigned long reserved : 29;
        unsigned long cpu_nb_afc_sel : 1;
    } reg;
} GBBP_NB_AFC_LOOP_SWITCH_UNION;
#define GBBP_NB_AFC_LOOP_SWITCH_cpu_nb_afc_switch_START (0)
#define GBBP_NB_AFC_LOOP_SWITCH_cpu_nb_afc_switch_END (0)
#define GBBP_NB_AFC_LOOP_SWITCH_cpu_nb_afc_slow_fast_switch_START (1)
#define GBBP_NB_AFC_LOOP_SWITCH_cpu_nb_afc_slow_fast_switch_END (1)
#define GBBP_NB_AFC_LOOP_SWITCH_cpu_nb_afc_sel_START (31)
#define GBBP_NB_AFC_LOOP_SWITCH_cpu_nb_afc_sel_END (31)
typedef union
{
    unsigned long addr_afc_k_value_reg;
    struct
    {
        unsigned long cpu_afc_k_factor : 10;
        unsigned long reserved : 22;
    } reg;
} GBBP_ADDR_AFC_K_VALUE_UNION;
#define GBBP_ADDR_AFC_K_VALUE_cpu_afc_k_factor_START (0)
#define GBBP_ADDR_AFC_K_VALUE_cpu_afc_k_factor_END (9)
typedef union
{
    unsigned long addr_nb_afc_loop_slow_reg;
    struct
    {
        unsigned long cpu_shiftr_kint_slow : 2;
        unsigned long reserved_0 : 2;
        unsigned long cpu_shiftr_ki_slow : 3;
        unsigned long reserved_1 : 1;
        unsigned long cpu_shiftl_kp_slow : 3;
        unsigned long reserved_2 : 1;
        unsigned long cpu_shiftr_ka_slow : 3;
        unsigned long reserved_3 : 1;
        unsigned long cpu_ka_slow : 3;
        unsigned long reserved_4 : 13;
    } reg;
} GBBP_ADDR_NB_AFC_LOOP_SLOW_UNION;
#define GBBP_ADDR_NB_AFC_LOOP_SLOW_cpu_shiftr_kint_slow_START (0)
#define GBBP_ADDR_NB_AFC_LOOP_SLOW_cpu_shiftr_kint_slow_END (1)
#define GBBP_ADDR_NB_AFC_LOOP_SLOW_cpu_shiftr_ki_slow_START (4)
#define GBBP_ADDR_NB_AFC_LOOP_SLOW_cpu_shiftr_ki_slow_END (6)
#define GBBP_ADDR_NB_AFC_LOOP_SLOW_cpu_shiftl_kp_slow_START (8)
#define GBBP_ADDR_NB_AFC_LOOP_SLOW_cpu_shiftl_kp_slow_END (10)
#define GBBP_ADDR_NB_AFC_LOOP_SLOW_cpu_shiftr_ka_slow_START (12)
#define GBBP_ADDR_NB_AFC_LOOP_SLOW_cpu_shiftr_ka_slow_END (14)
#define GBBP_ADDR_NB_AFC_LOOP_SLOW_cpu_ka_slow_START (16)
#define GBBP_ADDR_NB_AFC_LOOP_SLOW_cpu_ka_slow_END (18)
typedef union
{
    unsigned long addr_nb_afc_loop_fast_reg;
    struct
    {
        unsigned long cpu_shiftr_kint_fast : 2;
        unsigned long reserved_0 : 2;
        unsigned long cpu_shiftr_ki_fast : 3;
        unsigned long reserved_1 : 1;
        unsigned long cpu_shiftl_kp_fast : 3;
        unsigned long reserved_2 : 1;
        unsigned long cpu_shiftr_ka_fast : 3;
        unsigned long reserved_3 : 1;
        unsigned long cpu_ka_fast : 3;
        unsigned long reserved_4 : 13;
    } reg;
} GBBP_ADDR_NB_AFC_LOOP_FAST_UNION;
#define GBBP_ADDR_NB_AFC_LOOP_FAST_cpu_shiftr_kint_fast_START (0)
#define GBBP_ADDR_NB_AFC_LOOP_FAST_cpu_shiftr_kint_fast_END (1)
#define GBBP_ADDR_NB_AFC_LOOP_FAST_cpu_shiftr_ki_fast_START (4)
#define GBBP_ADDR_NB_AFC_LOOP_FAST_cpu_shiftr_ki_fast_END (6)
#define GBBP_ADDR_NB_AFC_LOOP_FAST_cpu_shiftl_kp_fast_START (8)
#define GBBP_ADDR_NB_AFC_LOOP_FAST_cpu_shiftl_kp_fast_END (10)
#define GBBP_ADDR_NB_AFC_LOOP_FAST_cpu_shiftr_ka_fast_START (12)
#define GBBP_ADDR_NB_AFC_LOOP_FAST_cpu_shiftr_ka_fast_END (14)
#define GBBP_ADDR_NB_AFC_LOOP_FAST_cpu_ka_fast_START (16)
#define GBBP_ADDR_NB_AFC_LOOP_FAST_cpu_ka_fast_END (18)
typedef union
{
    unsigned long addr_dem_int_frq_reg;
    struct
    {
        unsigned long dem_int_rssi_frq : 12;
        unsigned long reserved : 20;
    } reg;
} GBBP_ADDR_DEM_INT_FRQ_UNION;
#define GBBP_ADDR_DEM_INT_FRQ_dem_int_rssi_frq_START (0)
#define GBBP_ADDR_DEM_INT_FRQ_dem_int_rssi_frq_END (11)
typedef union
{
    unsigned long addr_dec_int_freq_reg;
    struct
    {
        unsigned long dec_int_rssi_frq : 12;
        unsigned long reserved_0 : 4;
        unsigned long dec_int_tdma_qb : 13;
        unsigned long reserved_1 : 3;
    } reg;
} GBBP_ADDR_DEC_INT_FREQ_UNION;
#define GBBP_ADDR_DEC_INT_FREQ_dec_int_rssi_frq_START (0)
#define GBBP_ADDR_DEC_INT_FREQ_dec_int_rssi_frq_END (11)
#define GBBP_ADDR_DEC_INT_FREQ_dec_int_tdma_qb_START (16)
#define GBBP_ADDR_DEC_INT_FREQ_dec_int_tdma_qb_END (28)
typedef union
{
    unsigned long addr_srch_int_tdma_qb_reg;
    struct
    {
        unsigned long srch_tdma_qb : 13;
        unsigned long reserved_0 : 3;
        unsigned long srch_int_tdma_fn : 6;
        unsigned long reserved_1 : 10;
    } reg;
} GBBP_ADDR_SRCH_INT_TDMA_QB_UNION;
#define GBBP_ADDR_SRCH_INT_TDMA_QB_srch_tdma_qb_START (0)
#define GBBP_ADDR_SRCH_INT_TDMA_QB_srch_tdma_qb_END (12)
#define GBBP_ADDR_SRCH_INT_TDMA_QB_srch_int_tdma_fn_START (16)
#define GBBP_ADDR_SRCH_INT_TDMA_QB_srch_int_tdma_fn_END (21)
typedef union
{
    unsigned long valpp_carrier_energy4_reg;
    struct
    {
        unsigned long valpp_carrier_energy_4d_cpu : 31;
        unsigned long reserved : 1;
    } reg;
} GBBP_VALPP_CARRIER_ENERGY4_UNION;
#define GBBP_VALPP_CARRIER_ENERGY4_valpp_carrier_energy_4d_cpu_START (0)
#define GBBP_VALPP_CARRIER_ENERGY4_valpp_carrier_energy_4d_cpu_END (30)
typedef union
{
    unsigned long valpp_interfere_energy4_reg;
    struct
    {
        unsigned long valpp_interfere_energy_4d_cpu : 26;
        unsigned long reserved : 6;
    } reg;
} GBBP_VALPP_INTERFERE_ENERGY4_UNION;
#define GBBP_VALPP_INTERFERE_ENERGY4_valpp_interfere_energy_4d_cpu_START (0)
#define GBBP_VALPP_INTERFERE_ENERGY4_valpp_interfere_energy_4d_cpu_END (25)
typedef union
{
    unsigned long valpp_dem_type_toa4_reg;
    struct
    {
        unsigned long reserved_0 : 14;
        unsigned long mod_type_5d : 2;
        unsigned long nb_pos_adj_cpu : 4;
        unsigned long demod_slot_5d : 3;
        unsigned long reserved_1 : 1;
        unsigned long nserv_cell_ind_5d : 1;
        unsigned long reserved_2 : 3;
        unsigned long mod_type_first_5d : 2;
        unsigned long reserved_3 : 1;
        unsigned long demod_info_valid_flag : 1;
    } reg;
} GBBP_VALPP_DEM_TYPE_TOA4_UNION;
#define GBBP_VALPP_DEM_TYPE_TOA4_mod_type_5d_START (14)
#define GBBP_VALPP_DEM_TYPE_TOA4_mod_type_5d_END (15)
#define GBBP_VALPP_DEM_TYPE_TOA4_nb_pos_adj_cpu_START (16)
#define GBBP_VALPP_DEM_TYPE_TOA4_nb_pos_adj_cpu_END (19)
#define GBBP_VALPP_DEM_TYPE_TOA4_demod_slot_5d_START (20)
#define GBBP_VALPP_DEM_TYPE_TOA4_demod_slot_5d_END (22)
#define GBBP_VALPP_DEM_TYPE_TOA4_nserv_cell_ind_5d_START (24)
#define GBBP_VALPP_DEM_TYPE_TOA4_nserv_cell_ind_5d_END (24)
#define GBBP_VALPP_DEM_TYPE_TOA4_mod_type_first_5d_START (28)
#define GBBP_VALPP_DEM_TYPE_TOA4_mod_type_first_5d_END (29)
#define GBBP_VALPP_DEM_TYPE_TOA4_demod_info_valid_flag_START (31)
#define GBBP_VALPP_DEM_TYPE_TOA4_demod_info_valid_flag_END (31)
typedef union
{
    unsigned long valpp_carrier_energy5_reg;
    struct
    {
        unsigned long valpp_carrier_energy_5d_cpu : 31;
        unsigned long reserved : 1;
    } reg;
} GBBP_VALPP_CARRIER_ENERGY5_UNION;
#define GBBP_VALPP_CARRIER_ENERGY5_valpp_carrier_energy_5d_cpu_START (0)
#define GBBP_VALPP_CARRIER_ENERGY5_valpp_carrier_energy_5d_cpu_END (30)
typedef union
{
    unsigned long valpp_interfere_energy5_reg;
    struct
    {
        unsigned long valpp_interfere_energy_5d_cpu : 26;
        unsigned long reserved : 6;
    } reg;
} GBBP_VALPP_INTERFERE_ENERGY5_UNION;
#define GBBP_VALPP_INTERFERE_ENERGY5_valpp_interfere_energy_5d_cpu_START (0)
#define GBBP_VALPP_INTERFERE_ENERGY5_valpp_interfere_energy_5d_cpu_END (25)
typedef union
{
    unsigned long valpp_dem_type_toa5_reg;
    struct
    {
        unsigned long reserved_0 : 14;
        unsigned long mod_type_6d : 2;
        unsigned long nb_pos_adj_cpu : 4;
        unsigned long demod_slot_6d : 3;
        unsigned long reserved_1 : 1;
        unsigned long nserv_cell_ind_6d : 1;
        unsigned long reserved_2 : 3;
        unsigned long mod_type_first_6d : 2;
        unsigned long reserved_3 : 1;
        unsigned long demod_info_valid_flag : 1;
    } reg;
} GBBP_VALPP_DEM_TYPE_TOA5_UNION;
#define GBBP_VALPP_DEM_TYPE_TOA5_mod_type_6d_START (14)
#define GBBP_VALPP_DEM_TYPE_TOA5_mod_type_6d_END (15)
#define GBBP_VALPP_DEM_TYPE_TOA5_nb_pos_adj_cpu_START (16)
#define GBBP_VALPP_DEM_TYPE_TOA5_nb_pos_adj_cpu_END (19)
#define GBBP_VALPP_DEM_TYPE_TOA5_demod_slot_6d_START (20)
#define GBBP_VALPP_DEM_TYPE_TOA5_demod_slot_6d_END (22)
#define GBBP_VALPP_DEM_TYPE_TOA5_nserv_cell_ind_6d_START (24)
#define GBBP_VALPP_DEM_TYPE_TOA5_nserv_cell_ind_6d_END (24)
#define GBBP_VALPP_DEM_TYPE_TOA5_mod_type_first_6d_START (28)
#define GBBP_VALPP_DEM_TYPE_TOA5_mod_type_first_6d_END (29)
#define GBBP_VALPP_DEM_TYPE_TOA5_demod_info_valid_flag_START (31)
#define GBBP_VALPP_DEM_TYPE_TOA5_demod_info_valid_flag_END (31)
typedef union
{
    unsigned long cpu_jitter_corr_cfg1_reg;
    struct
    {
        unsigned long cpu_jitter_on_ci_thresh : 3;
        unsigned long reserved_0 : 5;
        unsigned long cpu_energy_thresh : 3;
        unsigned long reserved_1 : 12;
        unsigned long cpu_sin_factor : 1;
        unsigned long reserved_2 : 6;
        unsigned long cpu_sb_freq_corr_en : 1;
        unsigned long cpu_freq_corr_en : 1;
    } reg;
} GBBP_CPU_JITTER_CORR_CFG1_UNION;
#define GBBP_CPU_JITTER_CORR_CFG1_cpu_jitter_on_ci_thresh_START (0)
#define GBBP_CPU_JITTER_CORR_CFG1_cpu_jitter_on_ci_thresh_END (2)
#define GBBP_CPU_JITTER_CORR_CFG1_cpu_energy_thresh_START (8)
#define GBBP_CPU_JITTER_CORR_CFG1_cpu_energy_thresh_END (10)
#define GBBP_CPU_JITTER_CORR_CFG1_cpu_sin_factor_START (23)
#define GBBP_CPU_JITTER_CORR_CFG1_cpu_sin_factor_END (23)
#define GBBP_CPU_JITTER_CORR_CFG1_cpu_sb_freq_corr_en_START (30)
#define GBBP_CPU_JITTER_CORR_CFG1_cpu_sb_freq_corr_en_END (30)
#define GBBP_CPU_JITTER_CORR_CFG1_cpu_freq_corr_en_START (31)
#define GBBP_CPU_JITTER_CORR_CFG1_cpu_freq_corr_en_END (31)
typedef union
{
    unsigned long phi_dev_cpu_reg;
    struct
    {
        unsigned long phi_dev_cpu : 15;
        unsigned long reserved : 17;
    } reg;
} GBBP_PHI_DEV_CPU_UNION;
#define GBBP_PHI_DEV_CPU_phi_dev_cpu_START (0)
#define GBBP_PHI_DEV_CPU_phi_dev_cpu_END (14)
typedef union
{
    unsigned long cpu_jitter_corr_cfg2_reg;
    struct
    {
        unsigned long cpu_snr_thresh : 3;
        unsigned long reserved_0 : 5;
        unsigned long cpu_froff_lim_step : 4;
        unsigned long reserved_1 : 4;
        unsigned long cpu_frmoff_lim : 5;
        unsigned long reserved_2 : 10;
        unsigned long cpu_feed_back_en : 1;
    } reg;
} GBBP_CPU_JITTER_CORR_CFG2_UNION;
#define GBBP_CPU_JITTER_CORR_CFG2_cpu_snr_thresh_START (0)
#define GBBP_CPU_JITTER_CORR_CFG2_cpu_snr_thresh_END (2)
#define GBBP_CPU_JITTER_CORR_CFG2_cpu_froff_lim_step_START (8)
#define GBBP_CPU_JITTER_CORR_CFG2_cpu_froff_lim_step_END (11)
#define GBBP_CPU_JITTER_CORR_CFG2_cpu_frmoff_lim_START (16)
#define GBBP_CPU_JITTER_CORR_CFG2_cpu_frmoff_lim_END (20)
#define GBBP_CPU_JITTER_CORR_CFG2_cpu_feed_back_en_START (31)
#define GBBP_CPU_JITTER_CORR_CFG2_cpu_feed_back_en_END (31)
typedef union
{
    unsigned long cpu_tsc_switch_en_reg;
    struct
    {
        unsigned long cpu_tsc_page_switch_en : 1;
        unsigned long reserved : 31;
    } reg;
} GBBP_CPU_TSC_SWITCH_EN_UNION;
#define GBBP_CPU_TSC_SWITCH_EN_cpu_tsc_page_switch_en_START (0)
#define GBBP_CPU_TSC_SWITCH_EN_cpu_tsc_page_switch_en_END (0)
typedef union
{
    unsigned long cpu_filter0_p0_p1_reg;
    struct
    {
        unsigned long cpu_filter0_p0_i : 14;
        unsigned long reserved_0 : 2;
        unsigned long cpu_filter0_p1_i : 14;
        unsigned long reserved_1 : 2;
    } reg;
} GBBP_CPU_FILTER0_P0_P1_UNION;
#define GBBP_CPU_FILTER0_P0_P1_cpu_filter0_p0_i_START (0)
#define GBBP_CPU_FILTER0_P0_P1_cpu_filter0_p0_i_END (13)
#define GBBP_CPU_FILTER0_P0_P1_cpu_filter0_p1_i_START (16)
#define GBBP_CPU_FILTER0_P0_P1_cpu_filter0_p1_i_END (29)
typedef union
{
    unsigned long cpu_filter0_p2_p3_reg;
    struct
    {
        unsigned long cpu_filter0_p2_i : 14;
        unsigned long reserved_0 : 2;
        unsigned long cpu_filter0_p3_i : 14;
        unsigned long reserved_1 : 2;
    } reg;
} GBBP_CPU_FILTER0_P2_P3_UNION;
#define GBBP_CPU_FILTER0_P2_P3_cpu_filter0_p2_i_START (0)
#define GBBP_CPU_FILTER0_P2_P3_cpu_filter0_p2_i_END (13)
#define GBBP_CPU_FILTER0_P2_P3_cpu_filter0_p3_i_START (16)
#define GBBP_CPU_FILTER0_P2_P3_cpu_filter0_p3_i_END (29)
typedef union
{
    unsigned long cpu_filter0_p4_p5_reg;
    struct
    {
        unsigned long cpu_filter0_p4_i : 14;
        unsigned long reserved_0 : 2;
        unsigned long cpu_filter0_p5_i : 14;
        unsigned long reserved_1 : 2;
    } reg;
} GBBP_CPU_FILTER0_P4_P5_UNION;
#define GBBP_CPU_FILTER0_P4_P5_cpu_filter0_p4_i_START (0)
#define GBBP_CPU_FILTER0_P4_P5_cpu_filter0_p4_i_END (13)
#define GBBP_CPU_FILTER0_P4_P5_cpu_filter0_p5_i_START (16)
#define GBBP_CPU_FILTER0_P4_P5_cpu_filter0_p5_i_END (29)
typedef union
{
    unsigned long cpu_filter3_p0_p1_reg;
    struct
    {
        unsigned long cpu_filter3_p0_i : 14;
        unsigned long reserved_0 : 2;
        unsigned long cpu_filter3_p1_i : 14;
        unsigned long reserved_1 : 2;
    } reg;
} GBBP_CPU_FILTER3_P0_P1_UNION;
#define GBBP_CPU_FILTER3_P0_P1_cpu_filter3_p0_i_START (0)
#define GBBP_CPU_FILTER3_P0_P1_cpu_filter3_p0_i_END (13)
#define GBBP_CPU_FILTER3_P0_P1_cpu_filter3_p1_i_START (16)
#define GBBP_CPU_FILTER3_P0_P1_cpu_filter3_p1_i_END (29)
typedef union
{
    unsigned long cpu_filter3_p2_p3_reg;
    struct
    {
        unsigned long cpu_filter3_p2_i : 14;
        unsigned long reserved_0 : 2;
        unsigned long cpu_filter3_p3_i : 14;
        unsigned long reserved_1 : 2;
    } reg;
} GBBP_CPU_FILTER3_P2_P3_UNION;
#define GBBP_CPU_FILTER3_P2_P3_cpu_filter3_p2_i_START (0)
#define GBBP_CPU_FILTER3_P2_P3_cpu_filter3_p2_i_END (13)
#define GBBP_CPU_FILTER3_P2_P3_cpu_filter3_p3_i_START (16)
#define GBBP_CPU_FILTER3_P2_P3_cpu_filter3_p3_i_END (29)
typedef union
{
    unsigned long cpu_filter3_p4_p5_reg;
    struct
    {
        unsigned long cpu_filter3_p4_i : 14;
        unsigned long reserved_0 : 2;
        unsigned long cpu_filter3_p5_i : 14;
        unsigned long reserved_1 : 2;
    } reg;
} GBBP_CPU_FILTER3_P4_P5_UNION;
#define GBBP_CPU_FILTER3_P4_P5_cpu_filter3_p4_i_START (0)
#define GBBP_CPU_FILTER3_P4_P5_cpu_filter3_p4_i_END (13)
#define GBBP_CPU_FILTER3_P4_P5_cpu_filter3_p5_i_START (16)
#define GBBP_CPU_FILTER3_P4_P5_cpu_filter3_p5_i_END (29)
typedef union
{
    unsigned long cpu_filter1_p0_p1_i_reg;
    struct
    {
        unsigned long cpu_filter1_p0_i : 14;
        unsigned long reserved_0 : 2;
        unsigned long cpu_filter1_p1_i : 14;
        unsigned long reserved_1 : 2;
    } reg;
} GBBP_CPU_FILTER1_P0_P1_I_UNION;
#define GBBP_CPU_FILTER1_P0_P1_I_cpu_filter1_p0_i_START (0)
#define GBBP_CPU_FILTER1_P0_P1_I_cpu_filter1_p0_i_END (13)
#define GBBP_CPU_FILTER1_P0_P1_I_cpu_filter1_p1_i_START (16)
#define GBBP_CPU_FILTER1_P0_P1_I_cpu_filter1_p1_i_END (29)
typedef union
{
    unsigned long cpu_filter1_p2_p3_i_reg;
    struct
    {
        unsigned long cpu_filter1_p2_i : 14;
        unsigned long reserved_0 : 2;
        unsigned long cpu_filter1_p3_i : 14;
        unsigned long reserved_1 : 2;
    } reg;
} GBBP_CPU_FILTER1_P2_P3_I_UNION;
#define GBBP_CPU_FILTER1_P2_P3_I_cpu_filter1_p2_i_START (0)
#define GBBP_CPU_FILTER1_P2_P3_I_cpu_filter1_p2_i_END (13)
#define GBBP_CPU_FILTER1_P2_P3_I_cpu_filter1_p3_i_START (16)
#define GBBP_CPU_FILTER1_P2_P3_I_cpu_filter1_p3_i_END (29)
typedef union
{
    unsigned long cpu_filter1_p4_p5_i_reg;
    struct
    {
        unsigned long cpu_filter1_p4_i : 14;
        unsigned long reserved_0 : 2;
        unsigned long cpu_filter1_p5_i : 14;
        unsigned long reserved_1 : 2;
    } reg;
} GBBP_CPU_FILTER1_P4_P5_I_UNION;
#define GBBP_CPU_FILTER1_P4_P5_I_cpu_filter1_p4_i_START (0)
#define GBBP_CPU_FILTER1_P4_P5_I_cpu_filter1_p4_i_END (13)
#define GBBP_CPU_FILTER1_P4_P5_I_cpu_filter1_p5_i_START (16)
#define GBBP_CPU_FILTER1_P4_P5_I_cpu_filter1_p5_i_END (29)
typedef union
{
    unsigned long cpu_filter1_p0_p1_q_reg;
    struct
    {
        unsigned long cpu_filter1_p0_q : 14;
        unsigned long reserved_0 : 2;
        unsigned long cpu_filter1_p1_q : 14;
        unsigned long reserved_1 : 2;
    } reg;
} GBBP_CPU_FILTER1_P0_P1_Q_UNION;
#define GBBP_CPU_FILTER1_P0_P1_Q_cpu_filter1_p0_q_START (0)
#define GBBP_CPU_FILTER1_P0_P1_Q_cpu_filter1_p0_q_END (13)
#define GBBP_CPU_FILTER1_P0_P1_Q_cpu_filter1_p1_q_START (16)
#define GBBP_CPU_FILTER1_P0_P1_Q_cpu_filter1_p1_q_END (29)
typedef union
{
    unsigned long cpu_filter1_p2_p3_q_reg;
    struct
    {
        unsigned long cpu_filter1_p2_q : 14;
        unsigned long reserved_0 : 2;
        unsigned long cpu_filter1_p3_q : 14;
        unsigned long reserved_1 : 2;
    } reg;
} GBBP_CPU_FILTER1_P2_P3_Q_UNION;
#define GBBP_CPU_FILTER1_P2_P3_Q_cpu_filter1_p2_q_START (0)
#define GBBP_CPU_FILTER1_P2_P3_Q_cpu_filter1_p2_q_END (13)
#define GBBP_CPU_FILTER1_P2_P3_Q_cpu_filter1_p3_q_START (16)
#define GBBP_CPU_FILTER1_P2_P3_Q_cpu_filter1_p3_q_END (29)
typedef union
{
    unsigned long cpu_filter1_p4_p5_q_reg;
    struct
    {
        unsigned long cpu_filter1_p4_q : 14;
        unsigned long reserved_0 : 2;
        unsigned long cpu_filter1_p5_q : 14;
        unsigned long reserved_1 : 2;
    } reg;
} GBBP_CPU_FILTER1_P4_P5_Q_UNION;
#define GBBP_CPU_FILTER1_P4_P5_Q_cpu_filter1_p4_q_START (0)
#define GBBP_CPU_FILTER1_P4_P5_Q_cpu_filter1_p4_q_END (13)
#define GBBP_CPU_FILTER1_P4_P5_Q_cpu_filter1_p5_q_START (16)
#define GBBP_CPU_FILTER1_P4_P5_Q_cpu_filter1_p5_q_END (29)
typedef union
{
    unsigned long cpu_gaci_data_bypass_reg;
    struct
    {
        unsigned long cpu_gaci_data_bypass : 1;
        unsigned long reserved : 31;
    } reg;
} GBBP_CPU_GACI_DATA_BYPASS_UNION;
#define GBBP_CPU_GACI_DATA_BYPASS_cpu_gaci_data_bypass_START (0)
#define GBBP_CPU_GACI_DATA_BYPASS_cpu_gaci_data_bypass_END (0)
typedef union
{
    unsigned long cpu_gaci_para_reg;
    struct
    {
        unsigned long cpu_gaci_tpower : 3;
        unsigned long reserved_0 : 13;
        unsigned long cpu_gaci_taci : 3;
        unsigned long reserved_1 : 13;
    } reg;
} GBBP_CPU_GACI_PARA_UNION;
#define GBBP_CPU_GACI_PARA_cpu_gaci_tpower_START (0)
#define GBBP_CPU_GACI_PARA_cpu_gaci_tpower_END (2)
#define GBBP_CPU_GACI_PARA_cpu_gaci_taci_START (16)
#define GBBP_CPU_GACI_PARA_cpu_gaci_taci_END (18)
typedef union
{
    unsigned long gaci_index_cpu_reg;
    struct
    {
        unsigned long gaci_index_cpu : 2;
        unsigned long reserved : 30;
    } reg;
} GBBP_GACI_INDEX_CPU_UNION;
#define GBBP_GACI_INDEX_CPU_gaci_index_cpu_START (0)
#define GBBP_GACI_INDEX_CPU_gaci_index_cpu_END (1)
typedef union
{
    unsigned long gaci_raci_cpu_reg;
    struct
    {
        unsigned long raci_cpu : 26;
        unsigned long reserved : 6;
    } reg;
} GBBP_GACI_RACI_CPU_UNION;
#define GBBP_GACI_RACI_CPU_raci_cpu_START (0)
#define GBBP_GACI_RACI_CPU_raci_cpu_END (25)
typedef union
{
    unsigned long gaci_rpower_cpu_reg;
    struct
    {
        unsigned long rpower_cpu : 26;
        unsigned long reserved : 6;
    } reg;
} GBBP_GACI_RPOWER_CPU_UNION;
#define GBBP_GACI_RPOWER_CPU_rpower_cpu_START (0)
#define GBBP_GACI_RPOWER_CPU_rpower_cpu_END (25)
typedef union
{
    unsigned long gaci_ematrix_03_cpu_reg;
    struct
    {
        unsigned long ematrix_03_cpu : 26;
        unsigned long reserved : 6;
    } reg;
} GBBP_GACI_EMATRIX_03_CPU_UNION;
#define GBBP_GACI_EMATRIX_03_CPU_ematrix_03_cpu_START (0)
#define GBBP_GACI_EMATRIX_03_CPU_ematrix_03_cpu_END (25)
typedef union
{
    unsigned long gaci_ematrix_12_cpu_reg;
    struct
    {
        unsigned long ematrix_12_cpu : 26;
        unsigned long reserved : 6;
    } reg;
} GBBP_GACI_EMATRIX_12_CPU_UNION;
#define GBBP_GACI_EMATRIX_12_CPU_ematrix_12_cpu_START (0)
#define GBBP_GACI_EMATRIX_12_CPU_ematrix_12_cpu_END (25)
typedef union
{
    unsigned long gaci_avg_all_cpu_reg;
    struct
    {
        unsigned long avg_all_cpu : 21;
        unsigned long reserved : 11;
    } reg;
} GBBP_GACI_AVG_ALL_CPU_UNION;
#define GBBP_GACI_AVG_ALL_CPU_avg_all_cpu_START (0)
#define GBBP_GACI_AVG_ALL_CPU_avg_all_cpu_END (20)
typedef union
{
    unsigned long gaci_avg_hp_cpu_reg;
    struct
    {
        unsigned long avg_hp_cpu : 21;
        unsigned long reserved : 11;
    } reg;
} GBBP_GACI_AVG_HP_CPU_UNION;
#define GBBP_GACI_AVG_HP_CPU_avg_hp_cpu_START (0)
#define GBBP_GACI_AVG_HP_CPU_avg_hp_cpu_END (20)
typedef union
{
    unsigned long cpu_amr_crc_pro_num_cfg_reg;
    struct
    {
        unsigned long cpu_amr_crc_prot_num : 2;
        unsigned long reserved : 30;
    } reg;
} GBBP_CPU_AMR_CRC_PRO_NUM_CFG_UNION;
#define GBBP_CPU_AMR_CRC_PRO_NUM_CFG_cpu_amr_crc_prot_num_START (0)
#define GBBP_CPU_AMR_CRC_PRO_NUM_CFG_cpu_amr_crc_prot_num_END (1)
typedef union
{
    unsigned long cpu_p0_prior_reg_cfg_reg;
    struct
    {
        unsigned long cpu_p0_prior : 21;
        unsigned long reserved : 11;
    } reg;
} GBBP_CPU_P0_PRIOR_REG_CFG_UNION;
#define GBBP_CPU_P0_PRIOR_REG_CFG_cpu_p0_prior_START (0)
#define GBBP_CPU_P0_PRIOR_REG_CFG_cpu_p0_prior_END (20)
typedef union
{
    unsigned long cpu_p1_prior_reg_cfg_reg;
    struct
    {
        unsigned long cpu_p1_prior : 21;
        unsigned long reserved : 11;
    } reg;
} GBBP_CPU_P1_PRIOR_REG_CFG_UNION;
#define GBBP_CPU_P1_PRIOR_REG_CFG_cpu_p1_prior_START (0)
#define GBBP_CPU_P1_PRIOR_REG_CFG_cpu_p1_prior_END (20)
typedef union
{
    unsigned long cpu_p2_prior_reg_cfg_reg;
    struct
    {
        unsigned long cpu_p2_prior : 21;
        unsigned long reserved : 11;
    } reg;
} GBBP_CPU_P2_PRIOR_REG_CFG_UNION;
#define GBBP_CPU_P2_PRIOR_REG_CFG_cpu_p2_prior_START (0)
#define GBBP_CPU_P2_PRIOR_REG_CFG_cpu_p2_prior_END (20)
typedef union
{
    unsigned long cpu_p3_prior_reg_cfg_reg;
    struct
    {
        unsigned long cpu_p3_prior : 21;
        unsigned long reserved : 11;
    } reg;
} GBBP_CPU_P3_PRIOR_REG_CFG_UNION;
#define GBBP_CPU_P3_PRIOR_REG_CFG_cpu_p3_prior_START (0)
#define GBBP_CPU_P3_PRIOR_REG_CFG_cpu_p3_prior_END (20)
typedef union
{
    unsigned long cmi_p01_prior_pre_rpt_reg;
    struct
    {
        unsigned long mappre_0_cmi : 16;
        unsigned long mappre_1_cmi : 16;
    } reg;
} GBBP_CMI_P01_PRIOR_PRE_RPT_UNION;
#define GBBP_CMI_P01_PRIOR_PRE_RPT_mappre_0_cmi_START (0)
#define GBBP_CMI_P01_PRIOR_PRE_RPT_mappre_0_cmi_END (15)
#define GBBP_CMI_P01_PRIOR_PRE_RPT_mappre_1_cmi_START (16)
#define GBBP_CMI_P01_PRIOR_PRE_RPT_mappre_1_cmi_END (31)
typedef union
{
    unsigned long cmi_p23_prior_pre_rpt_reg;
    struct
    {
        unsigned long mappre_2_cmi : 16;
        unsigned long mappre_3_cmi : 16;
    } reg;
} GBBP_CMI_P23_PRIOR_PRE_RPT_UNION;
#define GBBP_CMI_P23_PRIOR_PRE_RPT_mappre_2_cmi_START (0)
#define GBBP_CMI_P23_PRIOR_PRE_RPT_mappre_2_cmi_END (15)
#define GBBP_CMI_P23_PRIOR_PRE_RPT_mappre_3_cmi_START (16)
#define GBBP_CMI_P23_PRIOR_PRE_RPT_mappre_3_cmi_END (31)
typedef union
{
    unsigned long cmc_p01_prior_pre_rpt_reg;
    struct
    {
        unsigned long mappre_0_cmc : 16;
        unsigned long mappre_1_cmc : 16;
    } reg;
} GBBP_CMC_P01_PRIOR_PRE_RPT_UNION;
#define GBBP_CMC_P01_PRIOR_PRE_RPT_mappre_0_cmc_START (0)
#define GBBP_CMC_P01_PRIOR_PRE_RPT_mappre_0_cmc_END (15)
#define GBBP_CMC_P01_PRIOR_PRE_RPT_mappre_1_cmc_START (16)
#define GBBP_CMC_P01_PRIOR_PRE_RPT_mappre_1_cmc_END (31)
typedef union
{
    unsigned long cmc_p23_prior_pre_rpt_reg;
    struct
    {
        unsigned long mappre_2_cmc : 16;
        unsigned long mappre_3_cmc : 16;
    } reg;
} GBBP_CMC_P23_PRIOR_PRE_RPT_UNION;
#define GBBP_CMC_P23_PRIOR_PRE_RPT_mappre_2_cmc_START (0)
#define GBBP_CMC_P23_PRIOR_PRE_RPT_mappre_2_cmc_END (15)
#define GBBP_CMC_P23_PRIOR_PRE_RPT_mappre_3_cmc_START (16)
#define GBBP_CMC_P23_PRIOR_PRE_RPT_mappre_3_cmc_END (31)
typedef union
{
    unsigned long cpu_p01_mappre_cfg_reg;
    struct
    {
        unsigned long cpu_p0_mappre : 16;
        unsigned long cpu_p1_mappre : 16;
    } reg;
} GBBP_CPU_P01_MAPPRE_CFG_UNION;
#define GBBP_CPU_P01_MAPPRE_CFG_cpu_p0_mappre_START (0)
#define GBBP_CPU_P01_MAPPRE_CFG_cpu_p0_mappre_END (15)
#define GBBP_CPU_P01_MAPPRE_CFG_cpu_p1_mappre_START (16)
#define GBBP_CPU_P01_MAPPRE_CFG_cpu_p1_mappre_END (31)
typedef union
{
    unsigned long cpu_p23_mappre_cfg_reg;
    struct
    {
        unsigned long cpu_p2_mappre : 16;
        unsigned long cpu_p3_mappre : 16;
    } reg;
} GBBP_CPU_P23_MAPPRE_CFG_UNION;
#define GBBP_CPU_P23_MAPPRE_CFG_cpu_p2_mappre_START (0)
#define GBBP_CPU_P23_MAPPRE_CFG_cpu_p2_mappre_END (15)
#define GBBP_CPU_P23_MAPPRE_CFG_cpu_p3_mappre_START (16)
#define GBBP_CPU_P23_MAPPRE_CFG_cpu_p3_mappre_END (31)
typedef union
{
    unsigned long cpu_cmc_cmi_load_en_reg;
    struct
    {
        unsigned long cpu_cmi_cmc_mappre_load_en_imi : 1;
        unsigned long cpu_cmi_cmc_mappre_load_mode : 1;
        unsigned long cpu_nodata_judge_mode : 1;
        unsigned long reserved_0 : 5;
        unsigned long cpu_cmc_cmi_rpt : 1;
        unsigned long reserved_1 : 7;
        unsigned long cpu_amr_corr_thres : 14;
        unsigned long reserved_2 : 2;
    } reg;
} GBBP_CPU_CMC_CMI_LOAD_EN_UNION;
#define GBBP_CPU_CMC_CMI_LOAD_EN_cpu_cmi_cmc_mappre_load_en_imi_START (0)
#define GBBP_CPU_CMC_CMI_LOAD_EN_cpu_cmi_cmc_mappre_load_en_imi_END (0)
#define GBBP_CPU_CMC_CMI_LOAD_EN_cpu_cmi_cmc_mappre_load_mode_START (1)
#define GBBP_CPU_CMC_CMI_LOAD_EN_cpu_cmi_cmc_mappre_load_mode_END (1)
#define GBBP_CPU_CMC_CMI_LOAD_EN_cpu_nodata_judge_mode_START (2)
#define GBBP_CPU_CMC_CMI_LOAD_EN_cpu_nodata_judge_mode_END (2)
#define GBBP_CPU_CMC_CMI_LOAD_EN_cpu_cmc_cmi_rpt_START (8)
#define GBBP_CPU_CMC_CMI_LOAD_EN_cpu_cmc_cmi_rpt_END (8)
#define GBBP_CPU_CMC_CMI_LOAD_EN_cpu_amr_corr_thres_START (16)
#define GBBP_CPU_CMC_CMI_LOAD_EN_cpu_amr_corr_thres_END (29)
typedef union
{
    unsigned long amr_info1_rpt_reg;
    struct
    {
        unsigned long dcu_amr_frame_type : 6;
        unsigned long reserved_0 : 2;
        unsigned long max_sum_frame_type : 6;
        unsigned long reserved_1 : 2;
        unsigned long corr_max_sum : 14;
        unsigned long reserved_2 : 2;
    } reg;
} GBBP_AMR_INFO1_RPT_UNION;
#define GBBP_AMR_INFO1_RPT_dcu_amr_frame_type_START (0)
#define GBBP_AMR_INFO1_RPT_dcu_amr_frame_type_END (5)
#define GBBP_AMR_INFO1_RPT_max_sum_frame_type_START (8)
#define GBBP_AMR_INFO1_RPT_max_sum_frame_type_END (13)
#define GBBP_AMR_INFO1_RPT_corr_max_sum_START (16)
#define GBBP_AMR_INFO1_RPT_corr_max_sum_END (29)
typedef union
{
    unsigned long amr_info2_rpt_reg;
    struct
    {
        unsigned long abs_sum_g_corr_max_sum : 1;
        unsigned long abs_sum_le_corr_rat_sum : 1;
        unsigned long abs_sum_le_corr_onset_sum : 1;
        unsigned long reserved : 29;
    } reg;
} GBBP_AMR_INFO2_RPT_UNION;
#define GBBP_AMR_INFO2_RPT_abs_sum_g_corr_max_sum_START (0)
#define GBBP_AMR_INFO2_RPT_abs_sum_g_corr_max_sum_END (0)
#define GBBP_AMR_INFO2_RPT_abs_sum_le_corr_rat_sum_START (1)
#define GBBP_AMR_INFO2_RPT_abs_sum_le_corr_rat_sum_END (1)
#define GBBP_AMR_INFO2_RPT_abs_sum_le_corr_onset_sum_START (2)
#define GBBP_AMR_INFO2_RPT_abs_sum_le_corr_onset_sum_END (2)
typedef union
{
    unsigned long cpu_amr_corr_coeff_cfg_reg;
    struct
    {
        unsigned long cpu_amr_corr_coeff : 4;
        unsigned long reserved : 28;
    } reg;
} GBBP_CPU_AMR_CORR_COEFF_CFG_UNION;
#define GBBP_CPU_AMR_CORR_COEFF_CFG_cpu_amr_corr_coeff_START (0)
#define GBBP_CPU_AMR_CORR_COEFF_CFG_cpu_amr_corr_coeff_END (3)
typedef union
{
    unsigned long codec_wr_conflict_cnt_reg;
    struct
    {
        unsigned long codec_conflict_cnt_cpu : 8;
        unsigned long reserved : 8;
        unsigned long valpp_wr_conflict_cnt_cpu : 16;
    } reg;
} GBBP_CODEC_WR_CONFLICT_CNT_UNION;
#define GBBP_CODEC_WR_CONFLICT_CNT_codec_conflict_cnt_cpu_START (0)
#define GBBP_CODEC_WR_CONFLICT_CNT_codec_conflict_cnt_cpu_END (7)
#define GBBP_CODEC_WR_CONFLICT_CNT_valpp_wr_conflict_cnt_cpu_START (16)
#define GBBP_CODEC_WR_CONFLICT_CNT_valpp_wr_conflict_cnt_cpu_END (31)
typedef union
{
    unsigned long addr_harq_mode_reg;
    struct
    {
        unsigned long cpu_harq_external_mode : 1;
        unsigned long reserved_0 : 15;
        unsigned long cpu_harq_ddr_mode : 1;
        unsigned long reserved_1 : 15;
    } reg;
} GBBP_ADDR_HARQ_MODE_UNION;
#define GBBP_ADDR_HARQ_MODE_cpu_harq_external_mode_START (0)
#define GBBP_ADDR_HARQ_MODE_cpu_harq_external_mode_END (0)
#define GBBP_ADDR_HARQ_MODE_cpu_harq_ddr_mode_START (16)
#define GBBP_ADDR_HARQ_MODE_cpu_harq_ddr_mode_END (16)
typedef union
{
    unsigned long addr_harq_init_en_reg;
    struct
    {
        unsigned long cpu_harq_init_en : 1;
        unsigned long reserved : 31;
    } reg;
} GBBP_ADDR_HARQ_INIT_EN_UNION;
#define GBBP_ADDR_HARQ_INIT_EN_cpu_harq_init_en_START (0)
#define GBBP_ADDR_HARQ_INIT_EN_cpu_harq_init_en_END (0)
typedef union
{
    unsigned long addr_ddr_harq_cfg_reg;
    struct
    {
        unsigned long g_beat_num : 4;
        unsigned long reserved_0 : 12;
        unsigned long dec_int_type_cpu : 4;
        unsigned long reserved_1 : 12;
    } reg;
} GBBP_ADDR_DDR_HARQ_CFG_UNION;
#define GBBP_ADDR_DDR_HARQ_CFG_g_beat_num_START (0)
#define GBBP_ADDR_DDR_HARQ_CFG_g_beat_num_END (3)
#define GBBP_ADDR_DDR_HARQ_CFG_dec_int_type_cpu_START (16)
#define GBBP_ADDR_DDR_HARQ_CFG_dec_int_type_cpu_END (19)
typedef union
{
    unsigned long addr_tx_rrc_pilter_en_reg;
    struct
    {
        unsigned long cpu_tx_rrc_filter_en : 1;
        unsigned long reserved : 31;
    } reg;
} GBBP_ADDR_TX_RRC_PILTER_EN_UNION;
#define GBBP_ADDR_TX_RRC_PILTER_EN_cpu_tx_rrc_filter_en_START (0)
#define GBBP_ADDR_TX_RRC_PILTER_EN_cpu_tx_rrc_filter_en_END (0)
typedef union
{
    unsigned long addr_harq_ram_wr_en_bypass_reg;
    struct
    {
        unsigned long cpu_harq_ram_wr_en_bypass : 1;
        unsigned long reserved : 31;
    } reg;
} GBBP_ADDR_HARQ_RAM_WR_EN_BYPASS_UNION;
#define GBBP_ADDR_HARQ_RAM_WR_EN_BYPASS_cpu_harq_ram_wr_en_bypass_START (0)
#define GBBP_ADDR_HARQ_RAM_WR_EN_BYPASS_cpu_harq_ram_wr_en_bypass_END (0)
typedef union
{
    unsigned long cpu_timing_get_trigger_reg;
    struct
    {
        unsigned long cpu_timing_get_trigger : 1;
        unsigned long reserved_0 : 15;
        unsigned long cpu_timing_get_state_clr : 1;
        unsigned long reserved_1 : 15;
    } reg;
} GBBP_CPU_TIMING_GET_TRIGGER_UNION;
#define GBBP_CPU_TIMING_GET_TRIGGER_cpu_timing_get_trigger_START (0)
#define GBBP_CPU_TIMING_GET_TRIGGER_cpu_timing_get_trigger_END (0)
#define GBBP_CPU_TIMING_GET_TRIGGER_cpu_timing_get_state_clr_START (16)
#define GBBP_CPU_TIMING_GET_TRIGGER_cpu_timing_get_state_clr_END (16)
typedef union
{
    unsigned long timing_get_fn_rpt_reg;
    struct
    {
        unsigned long timing_get_fn_low : 11;
        unsigned long reserved_0 : 5;
        unsigned long timing_get_fn_high : 11;
        unsigned long reserved_1 : 4;
        unsigned long timing_get_fn_state : 1;
    } reg;
} GBBP_TIMING_GET_FN_RPT_UNION;
#define GBBP_TIMING_GET_FN_RPT_timing_get_fn_low_START (0)
#define GBBP_TIMING_GET_FN_RPT_timing_get_fn_low_END (10)
#define GBBP_TIMING_GET_FN_RPT_timing_get_fn_high_START (16)
#define GBBP_TIMING_GET_FN_RPT_timing_get_fn_high_END (26)
#define GBBP_TIMING_GET_FN_RPT_timing_get_fn_state_START (31)
#define GBBP_TIMING_GET_FN_RPT_timing_get_fn_state_END (31)
typedef union
{
    unsigned long timing_get_timebase_rpt_reg;
    struct
    {
        unsigned long timing_get_tdma_qb : 13;
        unsigned long reserved_0 : 3;
        unsigned long timing_get_timebase : 13;
        unsigned long reserved_1 : 3;
    } reg;
} GBBP_TIMING_GET_TIMEBASE_RPT_UNION;
#define GBBP_TIMING_GET_TIMEBASE_RPT_timing_get_tdma_qb_START (0)
#define GBBP_TIMING_GET_TIMEBASE_RPT_timing_get_tdma_qb_END (12)
#define GBBP_TIMING_GET_TIMEBASE_RPT_timing_get_timebase_START (16)
#define GBBP_TIMING_GET_TIMEBASE_RPT_timing_get_timebase_END (28)
typedef union
{
    unsigned long loopc_mode_cfg_reg;
    struct
    {
        unsigned long cpu_loopc_mode : 1;
        unsigned long reserved : 31;
    } reg;
} GBBP_LOOPC_MODE_CFG_UNION;
#define GBBP_LOOPC_MODE_CFG_cpu_loopc_mode_START (0)
#define GBBP_LOOPC_MODE_CFG_cpu_loopc_mode_END (0)
typedef union
{
    unsigned long cod_cbindex_rpt_reg;
    struct
    {
        unsigned long cod_cnt : 4;
        unsigned long reserved_0 : 4;
        unsigned long gsp_ul_cb_start_pos : 2;
        unsigned long reserved_1 : 6;
        unsigned long gsp_ul_cb1_index : 7;
        unsigned long reserved_2 : 9;
    } reg;
} GBBP_COD_CBINDEX_RPT_UNION;
#define GBBP_COD_CBINDEX_RPT_cod_cnt_START (0)
#define GBBP_COD_CBINDEX_RPT_cod_cnt_END (3)
#define GBBP_COD_CBINDEX_RPT_gsp_ul_cb_start_pos_START (8)
#define GBBP_COD_CBINDEX_RPT_gsp_ul_cb_start_pos_END (9)
#define GBBP_COD_CBINDEX_RPT_gsp_ul_cb1_index_START (16)
#define GBBP_COD_CBINDEX_RPT_gsp_ul_cb1_index_END (22)
typedef union
{
    unsigned long cpu_iq_mod_dta_reg;
    struct
    {
        unsigned long cpu_q_mod_data : 12;
        unsigned long reserved_0 : 4;
        unsigned long cpu_i_mod_data : 12;
        unsigned long reserved_1 : 4;
    } reg;
} GBBP_CPU_IQ_MOD_DTA_UNION;
#define GBBP_CPU_IQ_MOD_DTA_cpu_q_mod_data_START (0)
#define GBBP_CPU_IQ_MOD_DTA_cpu_q_mod_data_END (11)
#define GBBP_CPU_IQ_MOD_DTA_cpu_i_mod_data_START (16)
#define GBBP_CPU_IQ_MOD_DTA_cpu_i_mod_data_END (27)
typedef union
{
    unsigned long tx_data_mulfactor_reg;
    struct
    {
        unsigned long cpu_gmsk_tx_data_mulfactor : 10;
        unsigned long reserved_0 : 6;
        unsigned long cpu_psk_tx_data_mulfactor : 10;
        unsigned long reserved_1 : 6;
    } reg;
} GBBP_TX_DATA_MULFACTOR_UNION;
#define GBBP_TX_DATA_MULFACTOR_cpu_gmsk_tx_data_mulfactor_START (0)
#define GBBP_TX_DATA_MULFACTOR_cpu_gmsk_tx_data_mulfactor_END (9)
#define GBBP_TX_DATA_MULFACTOR_cpu_psk_tx_data_mulfactor_START (16)
#define GBBP_TX_DATA_MULFACTOR_cpu_psk_tx_data_mulfactor_END (25)
typedef union
{
    unsigned long slot_dcr_rssi_threshold_reg;
    struct
    {
        unsigned long cpu_slot_dcr_rssi_threshold : 12;
        unsigned long reserved : 20;
    } reg;
} GBBP_SLOT_DCR_RSSI_THRESHOLD_UNION;
#define GBBP_SLOT_DCR_RSSI_THRESHOLD_cpu_slot_dcr_rssi_threshold_START (0)
#define GBBP_SLOT_DCR_RSSI_THRESHOLD_cpu_slot_dcr_rssi_threshold_END (11)
typedef union
{
    unsigned long mod_bit0_rpt_reg;
    struct
    {
        unsigned long map_bit_0cpu : 30;
        unsigned long reserved : 2;
    } reg;
} GBBP_MOD_BIT0_RPT_UNION;
#define GBBP_MOD_BIT0_RPT_map_bit_0cpu_START (0)
#define GBBP_MOD_BIT0_RPT_map_bit_0cpu_END (29)
typedef union
{
    unsigned long mod_bit1_rpt_reg;
    struct
    {
        unsigned long map_bit_1cpu : 30;
        unsigned long reserved : 2;
    } reg;
} GBBP_MOD_BIT1_RPT_UNION;
#define GBBP_MOD_BIT1_RPT_map_bit_1cpu_START (0)
#define GBBP_MOD_BIT1_RPT_map_bit_1cpu_END (29)
typedef union
{
    unsigned long mod_bit2_rpt_reg;
    struct
    {
        unsigned long map_bit_2cpu : 30;
        unsigned long reserved : 2;
    } reg;
} GBBP_MOD_BIT2_RPT_UNION;
#define GBBP_MOD_BIT2_RPT_map_bit_2cpu_START (0)
#define GBBP_MOD_BIT2_RPT_map_bit_2cpu_END (29)
typedef union
{
    unsigned long mod_bit3_rpt_reg;
    struct
    {
        unsigned long map_bit_3cpu : 30;
        unsigned long reserved : 2;
    } reg;
} GBBP_MOD_BIT3_RPT_UNION;
#define GBBP_MOD_BIT3_RPT_map_bit_3cpu_START (0)
#define GBBP_MOD_BIT3_RPT_map_bit_3cpu_END (29)
typedef union
{
    unsigned long mod_bit4_rpt_reg;
    struct
    {
        unsigned long map_bit_4cpu : 30;
        unsigned long reserved : 2;
    } reg;
} GBBP_MOD_BIT4_RPT_UNION;
#define GBBP_MOD_BIT4_RPT_map_bit_4cpu_START (0)
#define GBBP_MOD_BIT4_RPT_map_bit_4cpu_END (29)
typedef union
{
    unsigned long tx_iq_mismatch_comp_reg;
    struct
    {
        unsigned long cpu_g_tx_amp_comp : 10;
        unsigned long reserved_0 : 6;
        unsigned long cpu_g_tx_phase_comp : 10;
        unsigned long reserved_1 : 6;
    } reg;
} GBBP_TX_IQ_MISMATCH_COMP_UNION;
#define GBBP_TX_IQ_MISMATCH_COMP_cpu_g_tx_amp_comp_START (0)
#define GBBP_TX_IQ_MISMATCH_COMP_cpu_g_tx_amp_comp_END (9)
#define GBBP_TX_IQ_MISMATCH_COMP_cpu_g_tx_phase_comp_START (16)
#define GBBP_TX_IQ_MISMATCH_COMP_cpu_g_tx_phase_comp_END (25)
typedef union
{
    unsigned long tx_iq_dc_offset_comp_reg;
    struct
    {
        unsigned long cpu_g_tx_dc_offset_i : 12;
        unsigned long reserved_0 : 4;
        unsigned long cpu_g_tx_dc_offset_q : 12;
        unsigned long reserved_1 : 4;
    } reg;
} GBBP_TX_IQ_DC_OFFSET_COMP_UNION;
#define GBBP_TX_IQ_DC_OFFSET_COMP_cpu_g_tx_dc_offset_i_START (0)
#define GBBP_TX_IQ_DC_OFFSET_COMP_cpu_g_tx_dc_offset_i_END (11)
#define GBBP_TX_IQ_DC_OFFSET_COMP_cpu_g_tx_dc_offset_q_START (16)
#define GBBP_TX_IQ_DC_OFFSET_COMP_cpu_g_tx_dc_offset_q_END (27)
typedef union
{
    unsigned long tx_dig_rmap_mode_sel_reg;
    struct
    {
        unsigned long cpu_gmsk_digramp_en : 1;
        unsigned long reserved_0 : 7;
        unsigned long cpu_8psk_digramp_en : 1;
        unsigned long reserved_1 : 7;
        unsigned long cpu_ramp_default_value : 10;
        unsigned long reserved_2 : 6;
    } reg;
} GBBP_TX_DIG_RMAP_MODE_SEL_UNION;
#define GBBP_TX_DIG_RMAP_MODE_SEL_cpu_gmsk_digramp_en_START (0)
#define GBBP_TX_DIG_RMAP_MODE_SEL_cpu_gmsk_digramp_en_END (0)
#define GBBP_TX_DIG_RMAP_MODE_SEL_cpu_8psk_digramp_en_START (8)
#define GBBP_TX_DIG_RMAP_MODE_SEL_cpu_8psk_digramp_en_END (8)
#define GBBP_TX_DIG_RMAP_MODE_SEL_cpu_ramp_default_value_START (16)
#define GBBP_TX_DIG_RMAP_MODE_SEL_cpu_ramp_default_value_END (25)
typedef union
{
    unsigned long cpu_apc_switch_en_reg;
    struct
    {
        unsigned long cpu_apc_page_switch_en : 1;
        unsigned long reserved_0 : 15;
        unsigned long pa_target_cpu : 10;
        unsigned long reserved_1 : 6;
    } reg;
} GBBP_CPU_APC_SWITCH_EN_UNION;
#define GBBP_CPU_APC_SWITCH_EN_cpu_apc_page_switch_en_START (0)
#define GBBP_CPU_APC_SWITCH_EN_cpu_apc_page_switch_en_END (0)
#define GBBP_CPU_APC_SWITCH_EN_pa_target_cpu_START (16)
#define GBBP_CPU_APC_SWITCH_EN_pa_target_cpu_END (25)
typedef union
{
    unsigned long test_pin_sel_low_reg;
    struct
    {
        unsigned long agc_test_pin_sel : 4;
        unsigned long mau_test_pin_sel : 4;
        unsigned long srch_test_pin_sel : 4;
        unsigned long dem_test_pin_sel : 4;
        unsigned long dec_test_pin_sel : 4;
        unsigned long cod_test_pin_sel : 4;
        unsigned long mod_test_pin_sel : 4;
        unsigned long gtc_test_pin_sel : 4;
    } reg;
} GBBP_TEST_PIN_SEL_LOW_UNION;
#define GBBP_TEST_PIN_SEL_LOW_agc_test_pin_sel_START (0)
#define GBBP_TEST_PIN_SEL_LOW_agc_test_pin_sel_END (3)
#define GBBP_TEST_PIN_SEL_LOW_mau_test_pin_sel_START (4)
#define GBBP_TEST_PIN_SEL_LOW_mau_test_pin_sel_END (7)
#define GBBP_TEST_PIN_SEL_LOW_srch_test_pin_sel_START (8)
#define GBBP_TEST_PIN_SEL_LOW_srch_test_pin_sel_END (11)
#define GBBP_TEST_PIN_SEL_LOW_dem_test_pin_sel_START (12)
#define GBBP_TEST_PIN_SEL_LOW_dem_test_pin_sel_END (15)
#define GBBP_TEST_PIN_SEL_LOW_dec_test_pin_sel_START (16)
#define GBBP_TEST_PIN_SEL_LOW_dec_test_pin_sel_END (19)
#define GBBP_TEST_PIN_SEL_LOW_cod_test_pin_sel_START (20)
#define GBBP_TEST_PIN_SEL_LOW_cod_test_pin_sel_END (23)
#define GBBP_TEST_PIN_SEL_LOW_mod_test_pin_sel_START (24)
#define GBBP_TEST_PIN_SEL_LOW_mod_test_pin_sel_END (27)
#define GBBP_TEST_PIN_SEL_LOW_gtc_test_pin_sel_START (28)
#define GBBP_TEST_PIN_SEL_LOW_gtc_test_pin_sel_END (31)
typedef union
{
    unsigned long test_pin_sel_high_reg;
    struct
    {
        unsigned long prefilter_test_pin_sel : 4;
        unsigned long preprocess_test_pin_sel : 4;
        unsigned long apc_test_pin_sel : 4;
        unsigned long reserved_0 : 4;
        unsigned long grif_test_pin_sel : 4;
        unsigned long deciph_test_pin_sel : 4;
        unsigned long ciph_test_pin_sel : 4;
        unsigned long reserved_1 : 4;
    } reg;
} GBBP_TEST_PIN_SEL_HIGH_UNION;
#define GBBP_TEST_PIN_SEL_HIGH_prefilter_test_pin_sel_START (0)
#define GBBP_TEST_PIN_SEL_HIGH_prefilter_test_pin_sel_END (3)
#define GBBP_TEST_PIN_SEL_HIGH_preprocess_test_pin_sel_START (4)
#define GBBP_TEST_PIN_SEL_HIGH_preprocess_test_pin_sel_END (7)
#define GBBP_TEST_PIN_SEL_HIGH_apc_test_pin_sel_START (8)
#define GBBP_TEST_PIN_SEL_HIGH_apc_test_pin_sel_END (11)
#define GBBP_TEST_PIN_SEL_HIGH_grif_test_pin_sel_START (16)
#define GBBP_TEST_PIN_SEL_HIGH_grif_test_pin_sel_END (19)
#define GBBP_TEST_PIN_SEL_HIGH_deciph_test_pin_sel_START (20)
#define GBBP_TEST_PIN_SEL_HIGH_deciph_test_pin_sel_END (23)
#define GBBP_TEST_PIN_SEL_HIGH_ciph_test_pin_sel_START (24)
#define GBBP_TEST_PIN_SEL_HIGH_ciph_test_pin_sel_END (27)
typedef union
{
    unsigned long test_module_sel_reg;
    struct
    {
        unsigned long gbbp_module_test_sel_low : 5;
        unsigned long gbbp_module_test_sel_high : 3;
        unsigned long reserved : 24;
    } reg;
} GBBP_TEST_MODULE_SEL_UNION;
#define GBBP_TEST_MODULE_SEL_gbbp_module_test_sel_low_START (0)
#define GBBP_TEST_MODULE_SEL_gbbp_module_test_sel_low_END (4)
#define GBBP_TEST_MODULE_SEL_gbbp_module_test_sel_high_START (5)
#define GBBP_TEST_MODULE_SEL_gbbp_module_test_sel_high_END (7)
typedef union
{
    unsigned long gsp_start_tdma_qb_rpt_reg;
    struct
    {
        unsigned long gsp_start_tdma_qb : 13;
        unsigned long reserved : 15;
        unsigned long cpu_sample_start_sel : 4;
    } reg;
} GBBP_GSP_START_TDMA_QB_RPT_UNION;
#define GBBP_GSP_START_TDMA_QB_RPT_gsp_start_tdma_qb_START (0)
#define GBBP_GSP_START_TDMA_QB_RPT_gsp_start_tdma_qb_END (12)
#define GBBP_GSP_START_TDMA_QB_RPT_cpu_sample_start_sel_START (28)
#define GBBP_GSP_START_TDMA_QB_RPT_cpu_sample_start_sel_END (31)
typedef union
{
    unsigned long err_trig_reg;
    struct
    {
        unsigned long err_trig : 1;
        unsigned long reserved : 31;
    } reg;
} GBBP_ERR_TRIG_UNION;
#define GBBP_ERR_TRIG_err_trig_START (0)
#define GBBP_ERR_TRIG_err_trig_END (0)
typedef union
{
    unsigned long gbbp_edge_version_reg;
    struct
    {
        unsigned long edge_flag : 1;
        unsigned long reserved : 31;
    } reg;
} GBBP_GBBP_EDGE_VERSION_UNION;
#define GBBP_GBBP_EDGE_VERSION_edge_flag_START (0)
#define GBBP_GBBP_EDGE_VERSION_edge_flag_END (0)
typedef union
{
    unsigned long gross_carrier_energy5_reg;
    struct
    {
        unsigned long thres_c_5d : 19;
        unsigned long reserved : 13;
    } reg;
} GBBP_GROSS_CARRIER_ENERGY5_UNION;
#define GBBP_GROSS_CARRIER_ENERGY5_thres_c_5d_START (0)
#define GBBP_GROSS_CARRIER_ENERGY5_thres_c_5d_END (18)
typedef union
{
    unsigned long gross_interfere_energy5_reg;
    struct
    {
        unsigned long thres_i_5d : 15;
        unsigned long reserved : 17;
    } reg;
} GBBP_GROSS_INTERFERE_ENERGY5_UNION;
#define GBBP_GROSS_INTERFERE_ENERGY5_thres_i_5d_START (0)
#define GBBP_GROSS_INTERFERE_ENERGY5_thres_i_5d_END (14)
typedef union
{
    unsigned long gross_carrier_energy6_reg;
    struct
    {
        unsigned long thres_c_6d : 19;
        unsigned long reserved : 13;
    } reg;
} GBBP_GROSS_CARRIER_ENERGY6_UNION;
#define GBBP_GROSS_CARRIER_ENERGY6_thres_c_6d_START (0)
#define GBBP_GROSS_CARRIER_ENERGY6_thres_c_6d_END (18)
typedef union
{
    unsigned long gross_interfere_energy6_reg;
    struct
    {
        unsigned long thres_i_6d : 15;
        unsigned long reserved : 17;
    } reg;
} GBBP_GROSS_INTERFERE_ENERGY6_UNION;
#define GBBP_GROSS_INTERFERE_ENERGY6_thres_i_6d_START (0)
#define GBBP_GROSS_INTERFERE_ENERGY6_thres_i_6d_END (14)
typedef union
{
    unsigned long aagc_gain5_cpu_reg;
    struct
    {
        unsigned long next_gain_5d : 3;
        unsigned long reserved_0 : 5;
        unsigned long rssi_5d : 12;
        unsigned long reserved_1 : 4;
        unsigned long curr_gain_5d : 3;
        unsigned long reserved_2 : 4;
        unsigned long agc_fast_flag_5d : 1;
    } reg;
} GBBP_AAGC_GAIN5_CPU_UNION;
#define GBBP_AAGC_GAIN5_CPU_next_gain_5d_START (0)
#define GBBP_AAGC_GAIN5_CPU_next_gain_5d_END (2)
#define GBBP_AAGC_GAIN5_CPU_rssi_5d_START (8)
#define GBBP_AAGC_GAIN5_CPU_rssi_5d_END (19)
#define GBBP_AAGC_GAIN5_CPU_curr_gain_5d_START (24)
#define GBBP_AAGC_GAIN5_CPU_curr_gain_5d_END (26)
#define GBBP_AAGC_GAIN5_CPU_agc_fast_flag_5d_START (31)
#define GBBP_AAGC_GAIN5_CPU_agc_fast_flag_5d_END (31)
typedef union
{
    unsigned long aagc_gain6_cpu_reg;
    struct
    {
        unsigned long next_gain_6d : 3;
        unsigned long reserved_0 : 5;
        unsigned long rssi_6d : 12;
        unsigned long reserved_1 : 4;
        unsigned long curr_gain_6d : 3;
        unsigned long reserved_2 : 4;
        unsigned long agc_fast_flag_6d : 1;
    } reg;
} GBBP_AAGC_GAIN6_CPU_UNION;
#define GBBP_AAGC_GAIN6_CPU_next_gain_6d_START (0)
#define GBBP_AAGC_GAIN6_CPU_next_gain_6d_END (2)
#define GBBP_AAGC_GAIN6_CPU_rssi_6d_START (8)
#define GBBP_AAGC_GAIN6_CPU_rssi_6d_END (19)
#define GBBP_AAGC_GAIN6_CPU_curr_gain_6d_START (24)
#define GBBP_AAGC_GAIN6_CPU_curr_gain_6d_END (26)
#define GBBP_AAGC_GAIN6_CPU_agc_fast_flag_6d_START (31)
#define GBBP_AAGC_GAIN6_CPU_agc_fast_flag_6d_END (31)
typedef union
{
    unsigned long cpu_gdump_gen_config_reg;
    struct
    {
        unsigned long dump_fifo_watermarker_g : 3;
        unsigned long reserved_0 : 1;
        unsigned long cpu_sample_data_sel : 3;
        unsigned long reserved_1 : 1;
        unsigned long cpu_sample_config_sel : 1;
        unsigned long reserved_2 : 22;
        unsigned long dump_en_g : 1;
    } reg;
} GBBP_CPU_GDUMP_GEN_CONFIG_UNION;
#define GBBP_CPU_GDUMP_GEN_CONFIG_dump_fifo_watermarker_g_START (0)
#define GBBP_CPU_GDUMP_GEN_CONFIG_dump_fifo_watermarker_g_END (2)
#define GBBP_CPU_GDUMP_GEN_CONFIG_cpu_sample_data_sel_START (4)
#define GBBP_CPU_GDUMP_GEN_CONFIG_cpu_sample_data_sel_END (6)
#define GBBP_CPU_GDUMP_GEN_CONFIG_cpu_sample_config_sel_START (8)
#define GBBP_CPU_GDUMP_GEN_CONFIG_cpu_sample_config_sel_END (8)
#define GBBP_CPU_GDUMP_GEN_CONFIG_dump_en_g_START (31)
#define GBBP_CPU_GDUMP_GEN_CONFIG_dump_en_g_END (31)
typedef union
{
    unsigned long cpu_gdump_sam_low_timing_reg;
    struct
    {
        unsigned long dump_gtc_tdma_qb : 13;
        unsigned long reserved : 19;
    } reg;
} GBBP_CPU_GDUMP_SAM_LOW_TIMING_UNION;
#define GBBP_CPU_GDUMP_SAM_LOW_TIMING_dump_gtc_tdma_qb_START (0)
#define GBBP_CPU_GDUMP_SAM_LOW_TIMING_dump_gtc_tdma_qb_END (12)
typedef union
{
    unsigned long cpu_gdump_sam_high_timing_reg;
    struct
    {
        unsigned long dump_gtc_fn_low : 11;
        unsigned long reserved_0 : 5;
        unsigned long dump_gtc_fn_high : 11;
        unsigned long reserved_1 : 5;
    } reg;
} GBBP_CPU_GDUMP_SAM_HIGH_TIMING_UNION;
#define GBBP_CPU_GDUMP_SAM_HIGH_TIMING_dump_gtc_fn_low_START (0)
#define GBBP_CPU_GDUMP_SAM_HIGH_TIMING_dump_gtc_fn_low_END (10)
#define GBBP_CPU_GDUMP_SAM_HIGH_TIMING_dump_gtc_fn_high_START (16)
#define GBBP_CPU_GDUMP_SAM_HIGH_TIMING_dump_gtc_fn_high_END (26)
typedef union
{
    unsigned long cpu_gdump_recv_config_reg;
    struct
    {
        unsigned long cpu_rx_start : 1;
        unsigned long reserved_0 : 7;
        unsigned long cpu_rx_stop : 1;
        unsigned long reserved_1 : 7;
        unsigned long cpu_fifo_clr : 1;
        unsigned long reserved_2 : 15;
    } reg;
} GBBP_CPU_GDUMP_RECV_CONFIG_UNION;
#define GBBP_CPU_GDUMP_RECV_CONFIG_cpu_rx_start_START (0)
#define GBBP_CPU_GDUMP_RECV_CONFIG_cpu_rx_start_END (0)
#define GBBP_CPU_GDUMP_RECV_CONFIG_cpu_rx_stop_START (8)
#define GBBP_CPU_GDUMP_RECV_CONFIG_cpu_rx_stop_END (8)
#define GBBP_CPU_GDUMP_RECV_CONFIG_cpu_fifo_clr_START (16)
#define GBBP_CPU_GDUMP_RECV_CONFIG_cpu_fifo_clr_END (16)
typedef union
{
    unsigned long addr_g_ch_para_1reg_reg;
    struct
    {
        unsigned long cpu_g_ch_h0_ext : 12;
        unsigned long reserved_0 : 4;
        unsigned long cpu_g_ch_h1_ext : 12;
        unsigned long reserved_1 : 4;
    } reg;
} GBBP_ADDR_G_CH_PARA_1REG_UNION;
#define GBBP_ADDR_G_CH_PARA_1REG_cpu_g_ch_h0_ext_START (0)
#define GBBP_ADDR_G_CH_PARA_1REG_cpu_g_ch_h0_ext_END (11)
#define GBBP_ADDR_G_CH_PARA_1REG_cpu_g_ch_h1_ext_START (16)
#define GBBP_ADDR_G_CH_PARA_1REG_cpu_g_ch_h1_ext_END (27)
typedef union
{
    unsigned long addr_g_ch_para_2reg_reg;
    struct
    {
        unsigned long cpu_g_ch_h2_ext : 12;
        unsigned long reserved_0 : 4;
        unsigned long cpu_g_ch_h3_ext : 12;
        unsigned long reserved_1 : 4;
    } reg;
} GBBP_ADDR_G_CH_PARA_2REG_UNION;
#define GBBP_ADDR_G_CH_PARA_2REG_cpu_g_ch_h2_ext_START (0)
#define GBBP_ADDR_G_CH_PARA_2REG_cpu_g_ch_h2_ext_END (11)
#define GBBP_ADDR_G_CH_PARA_2REG_cpu_g_ch_h3_ext_START (16)
#define GBBP_ADDR_G_CH_PARA_2REG_cpu_g_ch_h3_ext_END (27)
typedef union
{
    unsigned long addr_g_ch_para_3reg_reg;
    struct
    {
        unsigned long cpu_g_ch_h4_ext : 12;
        unsigned long reserved_0 : 4;
        unsigned long cpu_g_ch_h5_ext : 12;
        unsigned long reserved_1 : 4;
    } reg;
} GBBP_ADDR_G_CH_PARA_3REG_UNION;
#define GBBP_ADDR_G_CH_PARA_3REG_cpu_g_ch_h4_ext_START (0)
#define GBBP_ADDR_G_CH_PARA_3REG_cpu_g_ch_h4_ext_END (11)
#define GBBP_ADDR_G_CH_PARA_3REG_cpu_g_ch_h5_ext_START (16)
#define GBBP_ADDR_G_CH_PARA_3REG_cpu_g_ch_h5_ext_END (27)
typedef union
{
    unsigned long addr_g_ch_para_4reg_reg;
    struct
    {
        unsigned long cpu_g_ch_h6_ext : 12;
        unsigned long reserved_0 : 4;
        unsigned long cpu_g_ch_h7_ext : 12;
        unsigned long reserved_1 : 4;
    } reg;
} GBBP_ADDR_G_CH_PARA_4REG_UNION;
#define GBBP_ADDR_G_CH_PARA_4REG_cpu_g_ch_h6_ext_START (0)
#define GBBP_ADDR_G_CH_PARA_4REG_cpu_g_ch_h6_ext_END (11)
#define GBBP_ADDR_G_CH_PARA_4REG_cpu_g_ch_h7_ext_START (16)
#define GBBP_ADDR_G_CH_PARA_4REG_cpu_g_ch_h7_ext_END (27)
typedef union
{
    unsigned long addr_g_ch_para_5reg_reg;
    struct
    {
        unsigned long cpu_g_ch_h8_ext : 12;
        unsigned long reserved_0 : 4;
        unsigned long cpu_g_ch_h9_ext : 12;
        unsigned long reserved_1 : 4;
    } reg;
} GBBP_ADDR_G_CH_PARA_5REG_UNION;
#define GBBP_ADDR_G_CH_PARA_5REG_cpu_g_ch_h8_ext_START (0)
#define GBBP_ADDR_G_CH_PARA_5REG_cpu_g_ch_h8_ext_END (11)
#define GBBP_ADDR_G_CH_PARA_5REG_cpu_g_ch_h9_ext_START (16)
#define GBBP_ADDR_G_CH_PARA_5REG_cpu_g_ch_h9_ext_END (27)
typedef union
{
    unsigned long addr_g_ch_para_6reg_reg;
    struct
    {
        unsigned long cpu_g_ch_h10_ext : 12;
        unsigned long reserved_0 : 4;
        unsigned long cpu_g_ch_h11_ext : 12;
        unsigned long reserved_1 : 4;
    } reg;
} GBBP_ADDR_G_CH_PARA_6REG_UNION;
#define GBBP_ADDR_G_CH_PARA_6REG_cpu_g_ch_h10_ext_START (0)
#define GBBP_ADDR_G_CH_PARA_6REG_cpu_g_ch_h10_ext_END (11)
#define GBBP_ADDR_G_CH_PARA_6REG_cpu_g_ch_h11_ext_START (16)
#define GBBP_ADDR_G_CH_PARA_6REG_cpu_g_ch_h11_ext_END (27)
typedef union
{
    unsigned long addr_g_ch_para_7reg_reg;
    struct
    {
        unsigned long cpu_g_ch_h12_ext : 12;
        unsigned long reserved_0 : 4;
        unsigned long cpu_g_ch_h13_ext : 12;
        unsigned long reserved_1 : 4;
    } reg;
} GBBP_ADDR_G_CH_PARA_7REG_UNION;
#define GBBP_ADDR_G_CH_PARA_7REG_cpu_g_ch_h12_ext_START (0)
#define GBBP_ADDR_G_CH_PARA_7REG_cpu_g_ch_h12_ext_END (11)
#define GBBP_ADDR_G_CH_PARA_7REG_cpu_g_ch_h13_ext_START (16)
#define GBBP_ADDR_G_CH_PARA_7REG_cpu_g_ch_h13_ext_END (27)
typedef union
{
    unsigned long addr_g_ch_para_8reg_reg;
    struct
    {
        unsigned long cpu_g_ch_h14_ext : 12;
        unsigned long reserved_0 : 4;
        unsigned long cpu_g_ch_h15_ext : 12;
        unsigned long reserved_1 : 4;
    } reg;
} GBBP_ADDR_G_CH_PARA_8REG_UNION;
#define GBBP_ADDR_G_CH_PARA_8REG_cpu_g_ch_h14_ext_START (0)
#define GBBP_ADDR_G_CH_PARA_8REG_cpu_g_ch_h14_ext_END (11)
#define GBBP_ADDR_G_CH_PARA_8REG_cpu_g_ch_h15_ext_START (16)
#define GBBP_ADDR_G_CH_PARA_8REG_cpu_g_ch_h15_ext_END (27)
typedef union
{
    unsigned long addr_g_ch_para_9reg_reg;
    struct
    {
        unsigned long cpu_g_ch_h16_ext : 12;
        unsigned long reserved_0 : 4;
        unsigned long cpu_g_ch_h17_ext : 12;
        unsigned long reserved_1 : 4;
    } reg;
} GBBP_ADDR_G_CH_PARA_9REG_UNION;
#define GBBP_ADDR_G_CH_PARA_9REG_cpu_g_ch_h16_ext_START (0)
#define GBBP_ADDR_G_CH_PARA_9REG_cpu_g_ch_h16_ext_END (11)
#define GBBP_ADDR_G_CH_PARA_9REG_cpu_g_ch_h17_ext_START (16)
#define GBBP_ADDR_G_CH_PARA_9REG_cpu_g_ch_h17_ext_END (27)
typedef union
{
    unsigned long addr_g_ch_para_10reg_reg;
    struct
    {
        unsigned long cpu_g_ch_h18_ext : 12;
        unsigned long reserved_0 : 4;
        unsigned long cpu_g_ch_h19_ext : 12;
        unsigned long reserved_1 : 4;
    } reg;
} GBBP_ADDR_G_CH_PARA_10REG_UNION;
#define GBBP_ADDR_G_CH_PARA_10REG_cpu_g_ch_h18_ext_START (0)
#define GBBP_ADDR_G_CH_PARA_10REG_cpu_g_ch_h18_ext_END (11)
#define GBBP_ADDR_G_CH_PARA_10REG_cpu_g_ch_h19_ext_START (16)
#define GBBP_ADDR_G_CH_PARA_10REG_cpu_g_ch_h19_ext_END (27)
typedef union
{
    unsigned long addr_g_ch_para_11reg_reg;
    struct
    {
        unsigned long cpu_g_ch_h20_ext : 12;
        unsigned long reserved_0 : 4;
        unsigned long cpu_g_ch_h21_ext : 12;
        unsigned long reserved_1 : 4;
    } reg;
} GBBP_ADDR_G_CH_PARA_11REG_UNION;
#define GBBP_ADDR_G_CH_PARA_11REG_cpu_g_ch_h20_ext_START (0)
#define GBBP_ADDR_G_CH_PARA_11REG_cpu_g_ch_h20_ext_END (11)
#define GBBP_ADDR_G_CH_PARA_11REG_cpu_g_ch_h21_ext_START (16)
#define GBBP_ADDR_G_CH_PARA_11REG_cpu_g_ch_h21_ext_END (27)
typedef union
{
    unsigned long addr_g_ch_para_12reg_reg;
    struct
    {
        unsigned long cpu_g_ch_h22_ext : 12;
        unsigned long reserved_0 : 4;
        unsigned long cpu_g_ch_h23_ext : 12;
        unsigned long reserved_1 : 4;
    } reg;
} GBBP_ADDR_G_CH_PARA_12REG_UNION;
#define GBBP_ADDR_G_CH_PARA_12REG_cpu_g_ch_h22_ext_START (0)
#define GBBP_ADDR_G_CH_PARA_12REG_cpu_g_ch_h22_ext_END (11)
#define GBBP_ADDR_G_CH_PARA_12REG_cpu_g_ch_h23_ext_START (16)
#define GBBP_ADDR_G_CH_PARA_12REG_cpu_g_ch_h23_ext_END (27)
typedef union
{
    unsigned long addr_g_ch_para_13reg_reg;
    struct
    {
        unsigned long cpu_g_ch_h24_ext : 12;
        unsigned long reserved_0 : 4;
        unsigned long cpu_g_ch_h25_ext : 12;
        unsigned long reserved_1 : 4;
    } reg;
} GBBP_ADDR_G_CH_PARA_13REG_UNION;
#define GBBP_ADDR_G_CH_PARA_13REG_cpu_g_ch_h24_ext_START (0)
#define GBBP_ADDR_G_CH_PARA_13REG_cpu_g_ch_h24_ext_END (11)
#define GBBP_ADDR_G_CH_PARA_13REG_cpu_g_ch_h25_ext_START (16)
#define GBBP_ADDR_G_CH_PARA_13REG_cpu_g_ch_h25_ext_END (27)
typedef union
{
    unsigned long addr_g_ch_para_14reg_reg;
    struct
    {
        unsigned long cpu_g_ch_h26_ext : 12;
        unsigned long reserved_0 : 4;
        unsigned long cpu_g_ch_h27_ext : 12;
        unsigned long reserved_1 : 4;
    } reg;
} GBBP_ADDR_G_CH_PARA_14REG_UNION;
#define GBBP_ADDR_G_CH_PARA_14REG_cpu_g_ch_h26_ext_START (0)
#define GBBP_ADDR_G_CH_PARA_14REG_cpu_g_ch_h26_ext_END (11)
#define GBBP_ADDR_G_CH_PARA_14REG_cpu_g_ch_h27_ext_START (16)
#define GBBP_ADDR_G_CH_PARA_14REG_cpu_g_ch_h27_ext_END (27)
typedef union
{
    unsigned long addr_g_ch_para_15reg_reg;
    struct
    {
        unsigned long cpu_g_ch_h28_ext : 12;
        unsigned long reserved_0 : 4;
        unsigned long cpu_g_ch_h29_ext : 12;
        unsigned long reserved_1 : 4;
    } reg;
} GBBP_ADDR_G_CH_PARA_15REG_UNION;
#define GBBP_ADDR_G_CH_PARA_15REG_cpu_g_ch_h28_ext_START (0)
#define GBBP_ADDR_G_CH_PARA_15REG_cpu_g_ch_h28_ext_END (11)
#define GBBP_ADDR_G_CH_PARA_15REG_cpu_g_ch_h29_ext_START (16)
#define GBBP_ADDR_G_CH_PARA_15REG_cpu_g_ch_h29_ext_END (27)
typedef union
{
    unsigned long addr_g_ch_para_16reg_reg;
    struct
    {
        unsigned long cpu_g_ch_h30_ext : 12;
        unsigned long reserved_0 : 4;
        unsigned long cpu_g_ch_h31_ext : 12;
        unsigned long reserved_1 : 4;
    } reg;
} GBBP_ADDR_G_CH_PARA_16REG_UNION;
#define GBBP_ADDR_G_CH_PARA_16REG_cpu_g_ch_h30_ext_START (0)
#define GBBP_ADDR_G_CH_PARA_16REG_cpu_g_ch_h30_ext_END (11)
#define GBBP_ADDR_G_CH_PARA_16REG_cpu_g_ch_h31_ext_START (16)
#define GBBP_ADDR_G_CH_PARA_16REG_cpu_g_ch_h31_ext_END (27)
typedef union
{
    unsigned long addr_g_ch_para_17reg_reg;
    struct
    {
        unsigned long cpu_g_ch_h32_ext : 12;
        unsigned long reserved : 20;
    } reg;
} GBBP_ADDR_G_CH_PARA_17REG_UNION;
#define GBBP_ADDR_G_CH_PARA_17REG_cpu_g_ch_h32_ext_START (0)
#define GBBP_ADDR_G_CH_PARA_17REG_cpu_g_ch_h32_ext_END (11)
typedef union
{
    unsigned long addr_g_32ch_para_1reg_reg;
    struct
    {
        unsigned long cpu_g_32ch_h0_ext : 12;
        unsigned long reserved_0 : 4;
        unsigned long cpu_g_32ch_h1_ext : 12;
        unsigned long reserved_1 : 4;
    } reg;
} GBBP_ADDR_G_32CH_PARA_1REG_UNION;
#define GBBP_ADDR_G_32CH_PARA_1REG_cpu_g_32ch_h0_ext_START (0)
#define GBBP_ADDR_G_32CH_PARA_1REG_cpu_g_32ch_h0_ext_END (11)
#define GBBP_ADDR_G_32CH_PARA_1REG_cpu_g_32ch_h1_ext_START (16)
#define GBBP_ADDR_G_32CH_PARA_1REG_cpu_g_32ch_h1_ext_END (27)
typedef union
{
    unsigned long addr_g_32ch_para_2reg_reg;
    struct
    {
        unsigned long cpu_g_32ch_h2_ext : 12;
        unsigned long reserved_0 : 4;
        unsigned long cpu_g_32ch_h3_ext : 12;
        unsigned long reserved_1 : 4;
    } reg;
} GBBP_ADDR_G_32CH_PARA_2REG_UNION;
#define GBBP_ADDR_G_32CH_PARA_2REG_cpu_g_32ch_h2_ext_START (0)
#define GBBP_ADDR_G_32CH_PARA_2REG_cpu_g_32ch_h2_ext_END (11)
#define GBBP_ADDR_G_32CH_PARA_2REG_cpu_g_32ch_h3_ext_START (16)
#define GBBP_ADDR_G_32CH_PARA_2REG_cpu_g_32ch_h3_ext_END (27)
typedef union
{
    unsigned long addr_g_32ch_para_3reg_reg;
    struct
    {
        unsigned long cpu_g_32ch_h4_ext : 12;
        unsigned long reserved_0 : 4;
        unsigned long cpu_g_32ch_h5_ext : 12;
        unsigned long reserved_1 : 4;
    } reg;
} GBBP_ADDR_G_32CH_PARA_3REG_UNION;
#define GBBP_ADDR_G_32CH_PARA_3REG_cpu_g_32ch_h4_ext_START (0)
#define GBBP_ADDR_G_32CH_PARA_3REG_cpu_g_32ch_h4_ext_END (11)
#define GBBP_ADDR_G_32CH_PARA_3REG_cpu_g_32ch_h5_ext_START (16)
#define GBBP_ADDR_G_32CH_PARA_3REG_cpu_g_32ch_h5_ext_END (27)
typedef union
{
    unsigned long addr_g_32ch_para_4reg_reg;
    struct
    {
        unsigned long cpu_g_32ch_h6_ext : 12;
        unsigned long reserved_0 : 4;
        unsigned long cpu_g_32ch_h7_ext : 12;
        unsigned long reserved_1 : 4;
    } reg;
} GBBP_ADDR_G_32CH_PARA_4REG_UNION;
#define GBBP_ADDR_G_32CH_PARA_4REG_cpu_g_32ch_h6_ext_START (0)
#define GBBP_ADDR_G_32CH_PARA_4REG_cpu_g_32ch_h6_ext_END (11)
#define GBBP_ADDR_G_32CH_PARA_4REG_cpu_g_32ch_h7_ext_START (16)
#define GBBP_ADDR_G_32CH_PARA_4REG_cpu_g_32ch_h7_ext_END (27)
typedef union
{
    unsigned long addr_g_32ch_para_5reg_reg;
    struct
    {
        unsigned long cpu_g_32ch_h8_ext : 12;
        unsigned long reserved_0 : 4;
        unsigned long cpu_g_32ch_h9_ext : 12;
        unsigned long reserved_1 : 4;
    } reg;
} GBBP_ADDR_G_32CH_PARA_5REG_UNION;
#define GBBP_ADDR_G_32CH_PARA_5REG_cpu_g_32ch_h8_ext_START (0)
#define GBBP_ADDR_G_32CH_PARA_5REG_cpu_g_32ch_h8_ext_END (11)
#define GBBP_ADDR_G_32CH_PARA_5REG_cpu_g_32ch_h9_ext_START (16)
#define GBBP_ADDR_G_32CH_PARA_5REG_cpu_g_32ch_h9_ext_END (27)
typedef union
{
    unsigned long addr_g_32ch_para_6reg_reg;
    struct
    {
        unsigned long cpu_g_32ch_h10_ext : 12;
        unsigned long reserved_0 : 4;
        unsigned long cpu_g_32ch_h11_ext : 12;
        unsigned long reserved_1 : 4;
    } reg;
} GBBP_ADDR_G_32CH_PARA_6REG_UNION;
#define GBBP_ADDR_G_32CH_PARA_6REG_cpu_g_32ch_h10_ext_START (0)
#define GBBP_ADDR_G_32CH_PARA_6REG_cpu_g_32ch_h10_ext_END (11)
#define GBBP_ADDR_G_32CH_PARA_6REG_cpu_g_32ch_h11_ext_START (16)
#define GBBP_ADDR_G_32CH_PARA_6REG_cpu_g_32ch_h11_ext_END (27)
typedef union
{
    unsigned long addr_g_32ch_para_7reg_reg;
    struct
    {
        unsigned long cpu_g_32ch_h12_ext : 12;
        unsigned long reserved_0 : 4;
        unsigned long cpu_g_32ch_h13_ext : 12;
        unsigned long reserved_1 : 4;
    } reg;
} GBBP_ADDR_G_32CH_PARA_7REG_UNION;
#define GBBP_ADDR_G_32CH_PARA_7REG_cpu_g_32ch_h12_ext_START (0)
#define GBBP_ADDR_G_32CH_PARA_7REG_cpu_g_32ch_h12_ext_END (11)
#define GBBP_ADDR_G_32CH_PARA_7REG_cpu_g_32ch_h13_ext_START (16)
#define GBBP_ADDR_G_32CH_PARA_7REG_cpu_g_32ch_h13_ext_END (27)
typedef union
{
    unsigned long addr_g_32ch_para_8reg_reg;
    struct
    {
        unsigned long cpu_g_32ch_h14_ext : 12;
        unsigned long reserved_0 : 4;
        unsigned long cpu_g_32ch_h15_ext : 12;
        unsigned long reserved_1 : 4;
    } reg;
} GBBP_ADDR_G_32CH_PARA_8REG_UNION;
#define GBBP_ADDR_G_32CH_PARA_8REG_cpu_g_32ch_h14_ext_START (0)
#define GBBP_ADDR_G_32CH_PARA_8REG_cpu_g_32ch_h14_ext_END (11)
#define GBBP_ADDR_G_32CH_PARA_8REG_cpu_g_32ch_h15_ext_START (16)
#define GBBP_ADDR_G_32CH_PARA_8REG_cpu_g_32ch_h15_ext_END (27)
typedef union
{
    unsigned long addr_g_32ch_para_9reg_reg;
    struct
    {
        unsigned long cpu_g_32ch_h16_ext : 12;
        unsigned long reserved : 20;
    } reg;
} GBBP_ADDR_G_32CH_PARA_9REG_UNION;
#define GBBP_ADDR_G_32CH_PARA_9REG_cpu_g_32ch_h16_ext_START (0)
#define GBBP_ADDR_G_32CH_PARA_9REG_cpu_g_32ch_h16_ext_END (11)
typedef union
{
    unsigned long clip_mode_sel_reg;
    struct
    {
        unsigned long cpu_gain0_clip_mode_sel : 2;
        unsigned long reserved_0 : 2;
        unsigned long cpu_gain1_clip_mode_sel : 2;
        unsigned long reserved_1 : 2;
        unsigned long cpu_gain2_clip_mode_sel : 2;
        unsigned long reserved_2 : 2;
        unsigned long cpu_gain3_clip_mode_sel : 2;
        unsigned long reserved_3 : 2;
        unsigned long cpu_gain4_clip_mode_sel : 2;
        unsigned long reserved_4 : 2;
        unsigned long cpu_gain5_clip_mode_sel : 2;
        unsigned long reserved_5 : 2;
        unsigned long cpu_gain6_clip_mode_sel : 2;
        unsigned long reserved_6 : 2;
        unsigned long cpu_gain7_clip_mode_sel : 2;
        unsigned long reserved_7 : 2;
    } reg;
} GBBP_CLIP_MODE_SEL_UNION;
#define GBBP_CLIP_MODE_SEL_cpu_gain0_clip_mode_sel_START (0)
#define GBBP_CLIP_MODE_SEL_cpu_gain0_clip_mode_sel_END (1)
#define GBBP_CLIP_MODE_SEL_cpu_gain1_clip_mode_sel_START (4)
#define GBBP_CLIP_MODE_SEL_cpu_gain1_clip_mode_sel_END (5)
#define GBBP_CLIP_MODE_SEL_cpu_gain2_clip_mode_sel_START (8)
#define GBBP_CLIP_MODE_SEL_cpu_gain2_clip_mode_sel_END (9)
#define GBBP_CLIP_MODE_SEL_cpu_gain3_clip_mode_sel_START (12)
#define GBBP_CLIP_MODE_SEL_cpu_gain3_clip_mode_sel_END (13)
#define GBBP_CLIP_MODE_SEL_cpu_gain4_clip_mode_sel_START (16)
#define GBBP_CLIP_MODE_SEL_cpu_gain4_clip_mode_sel_END (17)
#define GBBP_CLIP_MODE_SEL_cpu_gain5_clip_mode_sel_START (20)
#define GBBP_CLIP_MODE_SEL_cpu_gain5_clip_mode_sel_END (21)
#define GBBP_CLIP_MODE_SEL_cpu_gain6_clip_mode_sel_START (24)
#define GBBP_CLIP_MODE_SEL_cpu_gain6_clip_mode_sel_END (25)
#define GBBP_CLIP_MODE_SEL_cpu_gain7_clip_mode_sel_START (28)
#define GBBP_CLIP_MODE_SEL_cpu_gain7_clip_mode_sel_END (29)
typedef union
{
    unsigned long addr_mem_ctrl1_reg;
    struct
    {
        unsigned long mem_ctrl_d_1rw2rw_w1 : 16;
        unsigned long mem_ctrl_d_1w2r_w1 : 16;
    } reg;
} GBBP_ADDR_MEM_CTRL1_UNION;
#define GBBP_ADDR_MEM_CTRL1_mem_ctrl_d_1rw2rw_w1_START (0)
#define GBBP_ADDR_MEM_CTRL1_mem_ctrl_d_1rw2rw_w1_END (15)
#define GBBP_ADDR_MEM_CTRL1_mem_ctrl_d_1w2r_w1_START (16)
#define GBBP_ADDR_MEM_CTRL1_mem_ctrl_d_1w2r_w1_END (31)
typedef union
{
    unsigned long addr_mem_ctrl2_reg;
    struct
    {
        unsigned long mem_ctrl_s_w1 : 16;
        unsigned long rom_ctrl : 8;
        unsigned long reserved : 8;
    } reg;
} GBBP_ADDR_MEM_CTRL2_UNION;
#define GBBP_ADDR_MEM_CTRL2_mem_ctrl_s_w1_START (0)
#define GBBP_ADDR_MEM_CTRL2_mem_ctrl_s_w1_END (15)
#define GBBP_ADDR_MEM_CTRL2_rom_ctrl_START (16)
#define GBBP_ADDR_MEM_CTRL2_rom_ctrl_END (23)
typedef union
{
    unsigned long gdrx_gauge_en_cnf_reg;
    struct
    {
        unsigned long gdrx_gauge_len : 17;
        unsigned long reserved : 13;
        unsigned long gdrx_gauge_en : 1;
        unsigned long gdrx_gauge_stop : 1;
    } reg;
} GBBP_GDRX_GAUGE_EN_CNF_UNION;
#define GBBP_GDRX_GAUGE_EN_CNF_gdrx_gauge_len_START (0)
#define GBBP_GDRX_GAUGE_EN_CNF_gdrx_gauge_len_END (16)
#define GBBP_GDRX_GAUGE_EN_CNF_gdrx_gauge_en_START (30)
#define GBBP_GDRX_GAUGE_EN_CNF_gdrx_gauge_en_END (30)
#define GBBP_GDRX_GAUGE_EN_CNF_gdrx_gauge_stop_START (31)
#define GBBP_GDRX_GAUGE_EN_CNF_gdrx_gauge_stop_END (31)
typedef union
{
    unsigned long gauge_result_rpt_reg;
    struct
    {
        unsigned long gdrx_gauge_result : 28;
        unsigned long reserved : 2;
        unsigned long gdrx_gauge_state : 1;
        unsigned long gdrx_sleep_state : 1;
    } reg;
} GBBP_GAUGE_RESULT_RPT_UNION;
#define GBBP_GAUGE_RESULT_RPT_gdrx_gauge_result_START (0)
#define GBBP_GAUGE_RESULT_RPT_gdrx_gauge_result_END (27)
#define GBBP_GAUGE_RESULT_RPT_gdrx_gauge_state_START (30)
#define GBBP_GAUGE_RESULT_RPT_gdrx_gauge_state_END (30)
#define GBBP_GAUGE_RESULT_RPT_gdrx_sleep_state_START (31)
#define GBBP_GAUGE_RESULT_RPT_gdrx_sleep_state_END (31)
typedef union
{
    unsigned long imi_int_tdma_qb_reg;
    struct
    {
        unsigned long imi_int_tdma_qb : 13;
        unsigned long reserved : 19;
    } reg;
} GBBP_IMI_INT_TDMA_QB_UNION;
#define GBBP_IMI_INT_TDMA_QB_imi_int_tdma_qb_START (0)
#define GBBP_IMI_INT_TDMA_QB_imi_int_tdma_qb_END (12)
typedef union
{
    unsigned long sleep_int_tdma_qb_reg;
    struct
    {
        unsigned long sleep_int_tdma_qb : 13;
        unsigned long reserved : 19;
    } reg;
} GBBP_SLEEP_INT_TDMA_QB_UNION;
#define GBBP_SLEEP_INT_TDMA_QB_sleep_int_tdma_qb_START (0)
#define GBBP_SLEEP_INT_TDMA_QB_sleep_int_tdma_qb_END (12)
typedef union
{
    unsigned long g_afc_therm_com_nv_reg;
    struct
    {
        unsigned long cpu_g_afc_therm_com_nv : 15;
        unsigned long reserved : 17;
    } reg;
} GBBP_G_AFC_THERM_COM_NV_UNION;
#define GBBP_G_AFC_THERM_COM_NV_cpu_g_afc_therm_com_nv_START (0)
#define GBBP_G_AFC_THERM_COM_NV_cpu_g_afc_therm_com_nv_END (14)
typedef union
{
    unsigned long g_rf_ssi_afc_reg;
    struct
    {
        unsigned long reserved_0 : 1;
        unsigned long reserved_1 : 3;
        unsigned long cpu_rf_afc_reg_addr : 8;
        unsigned long reserved_2 : 4;
        unsigned long rf_ssi_afc_data_cpu : 14;
        unsigned long rf_ssi_afc_ch_info : 2;
    } reg;
} GBBP_G_RF_SSI_AFC_UNION;
#define GBBP_G_RF_SSI_AFC_cpu_rf_afc_reg_addr_START (4)
#define GBBP_G_RF_SSI_AFC_cpu_rf_afc_reg_addr_END (11)
#define GBBP_G_RF_SSI_AFC_rf_ssi_afc_data_cpu_START (16)
#define GBBP_G_RF_SSI_AFC_rf_ssi_afc_data_cpu_END (29)
#define GBBP_G_RF_SSI_AFC_rf_ssi_afc_ch_info_START (30)
#define GBBP_G_RF_SSI_AFC_rf_ssi_afc_ch_info_END (31)
typedef union
{
    unsigned long g_rf_ssi_wrone_cfg_reg;
    struct
    {
        unsigned long cpu_rf_ssi_wrone_data : 16;
        unsigned long cpu_rf_ssi_wrone_addr : 8;
        unsigned long cpu_rf_ssi_wrone_ind_imi : 1;
        unsigned long reserved_0 : 3;
        unsigned long rf_ssi_wrone_end_cpu : 1;
        unsigned long reserved_1 : 1;
        unsigned long rf_ssi_wrone_ch_info : 2;
    } reg;
} GBBP_G_RF_SSI_WRONE_CFG_UNION;
#define GBBP_G_RF_SSI_WRONE_CFG_cpu_rf_ssi_wrone_data_START (0)
#define GBBP_G_RF_SSI_WRONE_CFG_cpu_rf_ssi_wrone_data_END (15)
#define GBBP_G_RF_SSI_WRONE_CFG_cpu_rf_ssi_wrone_addr_START (16)
#define GBBP_G_RF_SSI_WRONE_CFG_cpu_rf_ssi_wrone_addr_END (23)
#define GBBP_G_RF_SSI_WRONE_CFG_cpu_rf_ssi_wrone_ind_imi_START (24)
#define GBBP_G_RF_SSI_WRONE_CFG_cpu_rf_ssi_wrone_ind_imi_END (24)
#define GBBP_G_RF_SSI_WRONE_CFG_rf_ssi_wrone_end_cpu_START (28)
#define GBBP_G_RF_SSI_WRONE_CFG_rf_ssi_wrone_end_cpu_END (28)
#define GBBP_G_RF_SSI_WRONE_CFG_rf_ssi_wrone_ch_info_START (30)
#define GBBP_G_RF_SSI_WRONE_CFG_rf_ssi_wrone_ch_info_END (31)
typedef union
{
    unsigned long g_rf_ssi_req_en_cfg_reg;
    struct
    {
        unsigned long cpu_rf_ssi_gagc_en : 1;
        unsigned long reserved_0 : 3;
        unsigned long cpu_rf_ssi_wrram_en : 1;
        unsigned long reserved_1 : 3;
        unsigned long cpu_rf_ssi_afc_en : 1;
        unsigned long reserved_2 : 3;
        unsigned long cpu_rf_ssi_wrone_en : 1;
        unsigned long reserved_3 : 3;
        unsigned long cpu_rf_ssi_rd_en : 1;
        unsigned long reserved_4 : 15;
    } reg;
} GBBP_G_RF_SSI_REQ_EN_CFG_UNION;
#define GBBP_G_RF_SSI_REQ_EN_CFG_cpu_rf_ssi_gagc_en_START (0)
#define GBBP_G_RF_SSI_REQ_EN_CFG_cpu_rf_ssi_gagc_en_END (0)
#define GBBP_G_RF_SSI_REQ_EN_CFG_cpu_rf_ssi_wrram_en_START (4)
#define GBBP_G_RF_SSI_REQ_EN_CFG_cpu_rf_ssi_wrram_en_END (4)
#define GBBP_G_RF_SSI_REQ_EN_CFG_cpu_rf_ssi_afc_en_START (8)
#define GBBP_G_RF_SSI_REQ_EN_CFG_cpu_rf_ssi_afc_en_END (8)
#define GBBP_G_RF_SSI_REQ_EN_CFG_cpu_rf_ssi_wrone_en_START (12)
#define GBBP_G_RF_SSI_REQ_EN_CFG_cpu_rf_ssi_wrone_en_END (12)
#define GBBP_G_RF_SSI_REQ_EN_CFG_cpu_rf_ssi_rd_en_START (16)
#define GBBP_G_RF_SSI_REQ_EN_CFG_cpu_rf_ssi_rd_en_END (16)
typedef union
{
    unsigned long g_rf_ssi_rd_cfg_reg;
    struct
    {
        unsigned long cpu_rf_ssi_rd_ind_imi : 1;
        unsigned long reserved_0 : 3;
        unsigned long cpu_rf_ssi_rd_num : 3;
        unsigned long reserved_1 : 1;
        unsigned long rf_ssi_rd_end_cpu : 1;
        unsigned long reserved_2 : 3;
        unsigned long rf_ssi_wrram_end_cpu : 1;
        unsigned long reserved_3 : 19;
    } reg;
} GBBP_G_RF_SSI_RD_CFG_UNION;
#define GBBP_G_RF_SSI_RD_CFG_cpu_rf_ssi_rd_ind_imi_START (0)
#define GBBP_G_RF_SSI_RD_CFG_cpu_rf_ssi_rd_ind_imi_END (0)
#define GBBP_G_RF_SSI_RD_CFG_cpu_rf_ssi_rd_num_START (4)
#define GBBP_G_RF_SSI_RD_CFG_cpu_rf_ssi_rd_num_END (6)
#define GBBP_G_RF_SSI_RD_CFG_rf_ssi_rd_end_cpu_START (8)
#define GBBP_G_RF_SSI_RD_CFG_rf_ssi_rd_end_cpu_END (8)
#define GBBP_G_RF_SSI_RD_CFG_rf_ssi_wrram_end_cpu_START (12)
#define GBBP_G_RF_SSI_RD_CFG_rf_ssi_wrram_end_cpu_END (12)
typedef union
{
    unsigned long g_rf_ssi_rd_0data_reg;
    struct
    {
        unsigned long cpu_rfic_ssi_rd_0data : 24;
        unsigned long reserved : 6;
        unsigned long cpu_rfic_ssi_rd0_ch_info : 2;
    } reg;
} GBBP_G_RF_SSI_RD_0DATA_UNION;
#define GBBP_G_RF_SSI_RD_0DATA_cpu_rfic_ssi_rd_0data_START (0)
#define GBBP_G_RF_SSI_RD_0DATA_cpu_rfic_ssi_rd_0data_END (23)
#define GBBP_G_RF_SSI_RD_0DATA_cpu_rfic_ssi_rd0_ch_info_START (30)
#define GBBP_G_RF_SSI_RD_0DATA_cpu_rfic_ssi_rd0_ch_info_END (31)
typedef union
{
    unsigned long g_rf_ssi_rd_1data_reg;
    struct
    {
        unsigned long cpu_rfic_ssi_rd_1data : 24;
        unsigned long reserved : 6;
        unsigned long cpu_rfic_ssi_rd1_ch_info : 2;
    } reg;
} GBBP_G_RF_SSI_RD_1DATA_UNION;
#define GBBP_G_RF_SSI_RD_1DATA_cpu_rfic_ssi_rd_1data_START (0)
#define GBBP_G_RF_SSI_RD_1DATA_cpu_rfic_ssi_rd_1data_END (23)
#define GBBP_G_RF_SSI_RD_1DATA_cpu_rfic_ssi_rd1_ch_info_START (30)
#define GBBP_G_RF_SSI_RD_1DATA_cpu_rfic_ssi_rd1_ch_info_END (31)
typedef union
{
    unsigned long g_rf_ssi_rd_2data_reg;
    struct
    {
        unsigned long cpu_rfic_ssi_rd_2data : 24;
        unsigned long reserved : 6;
        unsigned long cpu_rfic_ssi_rd2_ch_info : 2;
    } reg;
} GBBP_G_RF_SSI_RD_2DATA_UNION;
#define GBBP_G_RF_SSI_RD_2DATA_cpu_rfic_ssi_rd_2data_START (0)
#define GBBP_G_RF_SSI_RD_2DATA_cpu_rfic_ssi_rd_2data_END (23)
#define GBBP_G_RF_SSI_RD_2DATA_cpu_rfic_ssi_rd2_ch_info_START (30)
#define GBBP_G_RF_SSI_RD_2DATA_cpu_rfic_ssi_rd2_ch_info_END (31)
typedef union
{
    unsigned long g_rf_ssi_rd_3data_reg;
    struct
    {
        unsigned long cpu_rfic_ssi_rd_3data : 24;
        unsigned long reserved : 6;
        unsigned long cpu_rfic_ssi_rd3_ch_info : 2;
    } reg;
} GBBP_G_RF_SSI_RD_3DATA_UNION;
#define GBBP_G_RF_SSI_RD_3DATA_cpu_rfic_ssi_rd_3data_START (0)
#define GBBP_G_RF_SSI_RD_3DATA_cpu_rfic_ssi_rd_3data_END (23)
#define GBBP_G_RF_SSI_RD_3DATA_cpu_rfic_ssi_rd3_ch_info_START (30)
#define GBBP_G_RF_SSI_RD_3DATA_cpu_rfic_ssi_rd3_ch_info_END (31)
typedef union
{
    unsigned long g_rf_ssi_rd_4data_reg;
    struct
    {
        unsigned long cpu_rfic_ssi_rd_4data : 24;
        unsigned long reserved : 6;
        unsigned long cpu_rfic_ssi_rd4_ch_info : 2;
    } reg;
} GBBP_G_RF_SSI_RD_4DATA_UNION;
#define GBBP_G_RF_SSI_RD_4DATA_cpu_rfic_ssi_rd_4data_START (0)
#define GBBP_G_RF_SSI_RD_4DATA_cpu_rfic_ssi_rd_4data_END (23)
#define GBBP_G_RF_SSI_RD_4DATA_cpu_rfic_ssi_rd4_ch_info_START (30)
#define GBBP_G_RF_SSI_RD_4DATA_cpu_rfic_ssi_rd4_ch_info_END (31)
typedef union
{
    unsigned long g_rf_ssi_rd_5data_reg;
    struct
    {
        unsigned long cpu_rfic_ssi_rd_5data : 24;
        unsigned long reserved : 6;
        unsigned long cpu_rfic_ssi_rd5_ch_info : 2;
    } reg;
} GBBP_G_RF_SSI_RD_5DATA_UNION;
#define GBBP_G_RF_SSI_RD_5DATA_cpu_rfic_ssi_rd_5data_START (0)
#define GBBP_G_RF_SSI_RD_5DATA_cpu_rfic_ssi_rd_5data_END (23)
#define GBBP_G_RF_SSI_RD_5DATA_cpu_rfic_ssi_rd5_ch_info_START (30)
#define GBBP_G_RF_SSI_RD_5DATA_cpu_rfic_ssi_rd5_ch_info_END (31)
typedef union
{
    unsigned long g_rf_ssi_rd_6data_reg;
    struct
    {
        unsigned long cpu_rfic_ssi_rd_6data : 24;
        unsigned long reserved : 6;
        unsigned long cpu_rfic_ssi_rd6_ch_info : 2;
    } reg;
} GBBP_G_RF_SSI_RD_6DATA_UNION;
#define GBBP_G_RF_SSI_RD_6DATA_cpu_rfic_ssi_rd_6data_START (0)
#define GBBP_G_RF_SSI_RD_6DATA_cpu_rfic_ssi_rd_6data_END (23)
#define GBBP_G_RF_SSI_RD_6DATA_cpu_rfic_ssi_rd6_ch_info_START (30)
#define GBBP_G_RF_SSI_RD_6DATA_cpu_rfic_ssi_rd6_ch_info_END (31)
typedef union
{
    unsigned long g_rf_ssi_rd_7data_reg;
    struct
    {
        unsigned long cpu_rfic_ssi_rd_7data : 24;
        unsigned long reserved : 6;
        unsigned long cpu_rfic_ssi_rd7_ch_info : 2;
    } reg;
} GBBP_G_RF_SSI_RD_7DATA_UNION;
#define GBBP_G_RF_SSI_RD_7DATA_cpu_rfic_ssi_rd_7data_START (0)
#define GBBP_G_RF_SSI_RD_7DATA_cpu_rfic_ssi_rd_7data_END (23)
#define GBBP_G_RF_SSI_RD_7DATA_cpu_rfic_ssi_rd7_ch_info_START (30)
#define GBBP_G_RF_SSI_RD_7DATA_cpu_rfic_ssi_rd7_ch_info_END (31)
typedef union
{
    unsigned long g_mipi_req_en_cfg_reg;
    struct
    {
        unsigned long cpu_mipi_cmd_cfg_en : 1;
        unsigned long reserved_0 : 3;
        unsigned long cpu_gtc_mipi_start_cfg_en : 1;
        unsigned long reserved_1 : 27;
    } reg;
} GBBP_G_MIPI_REQ_EN_CFG_UNION;
#define GBBP_G_MIPI_REQ_EN_CFG_cpu_mipi_cmd_cfg_en_START (0)
#define GBBP_G_MIPI_REQ_EN_CFG_cpu_mipi_cmd_cfg_en_END (0)
#define GBBP_G_MIPI_REQ_EN_CFG_cpu_gtc_mipi_start_cfg_en_START (4)
#define GBBP_G_MIPI_REQ_EN_CFG_cpu_gtc_mipi_start_cfg_en_END (4)
typedef union
{
    unsigned long g_mipi_cmd_cfg_reg;
    struct
    {
        unsigned long cpu_mipi_cmd_ini_addr : 7;
        unsigned long reserved_0 : 1;
        unsigned long cpu_mipi_cmd_num : 7;
        unsigned long reserved_1 : 1;
        unsigned long cpu_mipi_cmd_ind_imi : 1;
        unsigned long reserved_2 : 15;
    } reg;
} GBBP_G_MIPI_CMD_CFG_UNION;
#define GBBP_G_MIPI_CMD_CFG_cpu_mipi_cmd_ini_addr_START (0)
#define GBBP_G_MIPI_CMD_CFG_cpu_mipi_cmd_ini_addr_END (6)
#define GBBP_G_MIPI_CMD_CFG_cpu_mipi_cmd_num_START (8)
#define GBBP_G_MIPI_CMD_CFG_cpu_mipi_cmd_num_END (14)
#define GBBP_G_MIPI_CMD_CFG_cpu_mipi_cmd_ind_imi_START (16)
#define GBBP_G_MIPI_CMD_CFG_cpu_mipi_cmd_ind_imi_END (16)
typedef union
{
    unsigned long g_rf_ssi_mipi_clr_reg_reg;
    struct
    {
        unsigned long cpu_mipi_clr_ind_imi : 1;
        unsigned long reserved_0 : 15;
        unsigned long cpu_rf_ssi_clr_ind_imi : 1;
        unsigned long reserved_1 : 15;
    } reg;
} GBBP_G_RF_SSI_MIPI_CLR_REG_UNION;
#define GBBP_G_RF_SSI_MIPI_CLR_REG_cpu_mipi_clr_ind_imi_START (0)
#define GBBP_G_RF_SSI_MIPI_CLR_REG_cpu_mipi_clr_ind_imi_END (0)
#define GBBP_G_RF_SSI_MIPI_CLR_REG_cpu_rf_ssi_clr_ind_imi_START (16)
#define GBBP_G_RF_SSI_MIPI_CLR_REG_cpu_rf_ssi_clr_ind_imi_END (16)
typedef union
{
    unsigned long g_abb_cfg_sel_reg;
    struct
    {
        unsigned long cpu_abb_code_sel_g : 1;
        unsigned long reserved : 31;
    } reg;
} GBBP_G_ABB_CFG_SEL_UNION;
#define GBBP_G_ABB_CFG_SEL_cpu_abb_code_sel_g_START (0)
#define GBBP_G_ABB_CFG_SEL_cpu_abb_code_sel_g_END (0)
typedef union
{
    unsigned long g_master_mea_g_en_reg;
    struct
    {
        unsigned long cpu_master_mea_g_en : 1;
        unsigned long reserved : 31;
    } reg;
} GBBP_G_MASTER_MEA_G_EN_UNION;
#define GBBP_G_MASTER_MEA_G_EN_cpu_master_mea_g_en_START (0)
#define GBBP_G_MASTER_MEA_G_EN_cpu_master_mea_g_en_END (0)
typedef union
{
    unsigned long g_abb_trx_loop_en_reg;
    struct
    {
        unsigned long cpu_gabb_trx_loop_tx_en : 1;
        unsigned long cpu_gabb_trx_loop_en : 1;
        unsigned long reserved : 30;
    } reg;
} GBBP_G_ABB_TRX_LOOP_EN_UNION;
#define GBBP_G_ABB_TRX_LOOP_EN_cpu_gabb_trx_loop_tx_en_START (0)
#define GBBP_G_ABB_TRX_LOOP_EN_cpu_gabb_trx_loop_tx_en_END (0)
#define GBBP_G_ABB_TRX_LOOP_EN_cpu_gabb_trx_loop_en_START (1)
#define GBBP_G_ABB_TRX_LOOP_EN_cpu_gabb_trx_loop_en_END (1)
typedef union
{
    unsigned long g_auxdac_en_cfg_reg;
    struct
    {
        unsigned long cpu_g_auxdac_close_cfg : 11;
        unsigned long reserved_0 : 5;
        unsigned long cpu_g_auxdac_open_cfg : 11;
        unsigned long reserved_1 : 5;
    } reg;
} GBBP_G_AUXDAC_EN_CFG_UNION;
#define GBBP_G_AUXDAC_EN_CFG_cpu_g_auxdac_close_cfg_START (0)
#define GBBP_G_AUXDAC_EN_CFG_cpu_g_auxdac_close_cfg_END (10)
#define GBBP_G_AUXDAC_EN_CFG_cpu_g_auxdac_open_cfg_START (16)
#define GBBP_G_AUXDAC_EN_CFG_cpu_g_auxdac_open_cfg_END (26)
typedef union
{
    unsigned long data_fifo_rst_reg;
    struct
    {
        unsigned long data_fifo_rst : 1;
        unsigned long data_fifo_full_rpt : 1;
        unsigned long data_fifo_empty_rpt : 1;
        unsigned long reserved : 29;
    } reg;
} GBBP_DATA_FIFO_RST_UNION;
#define GBBP_DATA_FIFO_RST_data_fifo_rst_START (0)
#define GBBP_DATA_FIFO_RST_data_fifo_rst_END (0)
#define GBBP_DATA_FIFO_RST_data_fifo_full_rpt_START (1)
#define GBBP_DATA_FIFO_RST_data_fifo_full_rpt_END (1)
#define GBBP_DATA_FIFO_RST_data_fifo_empty_rpt_START (2)
#define GBBP_DATA_FIFO_RST_data_fifo_empty_rpt_END (2)
typedef union
{
    unsigned long g_rfic_ssi_ram_reg;
    struct
    {
        unsigned long g_rfic_ssi_ram_data : 16;
        unsigned long g_rfic_ssi_ram_addr : 8;
        unsigned long g_rfic_ssi_ram_ch_info : 2;
        unsigned long reserved : 6;
    } reg;
} GBBP_G_RFIC_SSI_RAM_UNION;
#define GBBP_G_RFIC_SSI_RAM_g_rfic_ssi_ram_data_START (0)
#define GBBP_G_RFIC_SSI_RAM_g_rfic_ssi_ram_data_END (15)
#define GBBP_G_RFIC_SSI_RAM_g_rfic_ssi_ram_addr_START (16)
#define GBBP_G_RFIC_SSI_RAM_g_rfic_ssi_ram_addr_END (23)
#define GBBP_G_RFIC_SSI_RAM_g_rfic_ssi_ram_ch_info_START (24)
#define GBBP_G_RFIC_SSI_RAM_g_rfic_ssi_ram_ch_info_END (25)
typedef union
{
    unsigned long gtc_cfg_ram_reg;
    struct
    {
        unsigned long gtc_cfg_data : 16;
        unsigned long reserved : 16;
    } reg;
} GBBP_GTC_CFG_RAM_UNION;
#define GBBP_GTC_CFG_RAM_gtc_cfg_data_START (0)
#define GBBP_GTC_CFG_RAM_gtc_cfg_data_END (15)
typedef union
{
    unsigned long ul_map_cfg_ram_reg;
    struct
    {
        unsigned long ul_map_cfg_data : 30;
        unsigned long reserved : 2;
    } reg;
} GBBP_UL_MAP_CFG_RAM_UNION;
#define GBBP_UL_MAP_CFG_RAM_ul_map_cfg_data_START (0)
#define GBBP_UL_MAP_CFG_RAM_ul_map_cfg_data_END (29)
typedef union
{
    unsigned long dc_offset_ram_reg;
    struct
    {
        unsigned long dc_offset_rfic_i : 14;
        unsigned long reserved_0 : 2;
        unsigned long dc_offset_rfic_q : 14;
        unsigned long reserved_1 : 2;
    } reg;
} GBBP_DC_OFFSET_RAM_UNION;
#define GBBP_DC_OFFSET_RAM_dc_offset_rfic_i_START (0)
#define GBBP_DC_OFFSET_RAM_dc_offset_rfic_i_END (13)
#define GBBP_DC_OFFSET_RAM_dc_offset_rfic_q_START (16)
#define GBBP_DC_OFFSET_RAM_dc_offset_rfic_q_END (29)
typedef union
{
    unsigned long channel_gain_ram_reg;
    struct
    {
        unsigned long channel_gain_rfic : 11;
        unsigned long reserved : 21;
    } reg;
} GBBP_CHANNEL_GAIN_RAM_UNION;
#define GBBP_CHANNEL_GAIN_RAM_channel_gain_rfic_START (0)
#define GBBP_CHANNEL_GAIN_RAM_channel_gain_rfic_END (10)
#ifdef __cplusplus
    #if __cplusplus
        }
    #endif
#endif
#endif
