Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May 14 16:50:45 2023
| Host         : DESKTOP-FE9FEV0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file button_unit_timing_summary_routed.rpt -rpx button_unit_timing_summary_routed.rpx -warn_on_violation
| Design       : button_unit
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.529        0.000                      0                   50        0.198        0.000                      0                   50        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.529        0.000                      0                   50        0.198        0.000                      0                   50        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.529ns  (required time - arrival time)
  Source:                 debouncer_inst/Div/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/Div/q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.766ns (26.524%)  route 2.122ns (73.476%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 15.398 - 10.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.012     5.710    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  debouncer_inst/Div/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518     6.228 f  debouncer_inst/Div/q_reg[12]/Q
                         net (fo=2, routed)           0.728     6.956    debouncer_inst/Div/q_reg_n_0_[12]
    SLICE_X3Y68          LUT4 (Prop_lut4_I1_O)        0.124     7.080 f  debouncer_inst/Div/q[16]_i_3/O
                         net (fo=1, routed)           0.639     7.720    debouncer_inst/Div/q[16]_i_3_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I1_O)        0.124     7.844 r  debouncer_inst/Div/q[16]_i_1/O
                         net (fo=22, routed)          0.754     8.598    debouncer_inst/Div/pulse1kHz
    SLICE_X2Y71          FDRE                                         r  debouncer_inst/Div/q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.886    15.398    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  debouncer_inst/Div/q_reg[13]/C
                         clock pessimism              0.288    15.686    
                         clock uncertainty           -0.035    15.650    
    SLICE_X2Y71          FDRE (Setup_fdre_C_R)       -0.524    15.126    debouncer_inst/Div/q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                  6.529    

Slack (MET) :             6.529ns  (required time - arrival time)
  Source:                 debouncer_inst/Div/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/Div/q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.766ns (26.524%)  route 2.122ns (73.476%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 15.398 - 10.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.012     5.710    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  debouncer_inst/Div/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518     6.228 f  debouncer_inst/Div/q_reg[12]/Q
                         net (fo=2, routed)           0.728     6.956    debouncer_inst/Div/q_reg_n_0_[12]
    SLICE_X3Y68          LUT4 (Prop_lut4_I1_O)        0.124     7.080 f  debouncer_inst/Div/q[16]_i_3/O
                         net (fo=1, routed)           0.639     7.720    debouncer_inst/Div/q[16]_i_3_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I1_O)        0.124     7.844 r  debouncer_inst/Div/q[16]_i_1/O
                         net (fo=22, routed)          0.754     8.598    debouncer_inst/Div/pulse1kHz
    SLICE_X2Y71          FDRE                                         r  debouncer_inst/Div/q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.886    15.398    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  debouncer_inst/Div/q_reg[14]/C
                         clock pessimism              0.288    15.686    
                         clock uncertainty           -0.035    15.650    
    SLICE_X2Y71          FDRE (Setup_fdre_C_R)       -0.524    15.126    debouncer_inst/Div/q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                  6.529    

Slack (MET) :             6.529ns  (required time - arrival time)
  Source:                 debouncer_inst/Div/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/Div/q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.766ns (26.524%)  route 2.122ns (73.476%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 15.398 - 10.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.012     5.710    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  debouncer_inst/Div/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518     6.228 f  debouncer_inst/Div/q_reg[12]/Q
                         net (fo=2, routed)           0.728     6.956    debouncer_inst/Div/q_reg_n_0_[12]
    SLICE_X3Y68          LUT4 (Prop_lut4_I1_O)        0.124     7.080 f  debouncer_inst/Div/q[16]_i_3/O
                         net (fo=1, routed)           0.639     7.720    debouncer_inst/Div/q[16]_i_3_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I1_O)        0.124     7.844 r  debouncer_inst/Div/q[16]_i_1/O
                         net (fo=22, routed)          0.754     8.598    debouncer_inst/Div/pulse1kHz
    SLICE_X2Y71          FDRE                                         r  debouncer_inst/Div/q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.886    15.398    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  debouncer_inst/Div/q_reg[15]/C
                         clock pessimism              0.288    15.686    
                         clock uncertainty           -0.035    15.650    
    SLICE_X2Y71          FDRE (Setup_fdre_C_R)       -0.524    15.126    debouncer_inst/Div/q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                  6.529    

Slack (MET) :             6.529ns  (required time - arrival time)
  Source:                 debouncer_inst/Div/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/Div/q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 0.766ns (26.524%)  route 2.122ns (73.476%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 15.398 - 10.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.012     5.710    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  debouncer_inst/Div/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518     6.228 f  debouncer_inst/Div/q_reg[12]/Q
                         net (fo=2, routed)           0.728     6.956    debouncer_inst/Div/q_reg_n_0_[12]
    SLICE_X3Y68          LUT4 (Prop_lut4_I1_O)        0.124     7.080 f  debouncer_inst/Div/q[16]_i_3/O
                         net (fo=1, routed)           0.639     7.720    debouncer_inst/Div/q[16]_i_3_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I1_O)        0.124     7.844 r  debouncer_inst/Div/q[16]_i_1/O
                         net (fo=22, routed)          0.754     8.598    debouncer_inst/Div/pulse1kHz
    SLICE_X2Y71          FDRE                                         r  debouncer_inst/Div/q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.886    15.398    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  debouncer_inst/Div/q_reg[16]/C
                         clock pessimism              0.288    15.686    
                         clock uncertainty           -0.035    15.650    
    SLICE_X2Y71          FDRE (Setup_fdre_C_R)       -0.524    15.126    debouncer_inst/Div/q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                  6.529    

Slack (MET) :             6.622ns  (required time - arrival time)
  Source:                 debouncer_inst/Div/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/Div/q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.766ns (27.395%)  route 2.030ns (72.605%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 15.399 - 10.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.012     5.710    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  debouncer_inst/Div/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518     6.228 f  debouncer_inst/Div/q_reg[12]/Q
                         net (fo=2, routed)           0.728     6.956    debouncer_inst/Div/q_reg_n_0_[12]
    SLICE_X3Y68          LUT4 (Prop_lut4_I1_O)        0.124     7.080 f  debouncer_inst/Div/q[16]_i_3/O
                         net (fo=1, routed)           0.639     7.720    debouncer_inst/Div/q[16]_i_3_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I1_O)        0.124     7.844 r  debouncer_inst/Div/q[16]_i_1/O
                         net (fo=22, routed)          0.662     8.506    debouncer_inst/Div/pulse1kHz
    SLICE_X2Y69          FDRE                                         r  debouncer_inst/Div/q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.887    15.399    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  debouncer_inst/Div/q_reg[5]/C
                         clock pessimism              0.288    15.687    
                         clock uncertainty           -0.035    15.651    
    SLICE_X2Y69          FDRE (Setup_fdre_C_R)       -0.524    15.127    debouncer_inst/Div/q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  6.622    

Slack (MET) :             6.622ns  (required time - arrival time)
  Source:                 debouncer_inst/Div/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/Div/q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.766ns (27.395%)  route 2.030ns (72.605%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 15.399 - 10.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.012     5.710    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  debouncer_inst/Div/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518     6.228 f  debouncer_inst/Div/q_reg[12]/Q
                         net (fo=2, routed)           0.728     6.956    debouncer_inst/Div/q_reg_n_0_[12]
    SLICE_X3Y68          LUT4 (Prop_lut4_I1_O)        0.124     7.080 f  debouncer_inst/Div/q[16]_i_3/O
                         net (fo=1, routed)           0.639     7.720    debouncer_inst/Div/q[16]_i_3_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I1_O)        0.124     7.844 r  debouncer_inst/Div/q[16]_i_1/O
                         net (fo=22, routed)          0.662     8.506    debouncer_inst/Div/pulse1kHz
    SLICE_X2Y69          FDRE                                         r  debouncer_inst/Div/q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.887    15.399    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  debouncer_inst/Div/q_reg[6]/C
                         clock pessimism              0.288    15.687    
                         clock uncertainty           -0.035    15.651    
    SLICE_X2Y69          FDRE (Setup_fdre_C_R)       -0.524    15.127    debouncer_inst/Div/q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  6.622    

Slack (MET) :             6.622ns  (required time - arrival time)
  Source:                 debouncer_inst/Div/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/Div/q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.766ns (27.395%)  route 2.030ns (72.605%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 15.399 - 10.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.012     5.710    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  debouncer_inst/Div/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518     6.228 f  debouncer_inst/Div/q_reg[12]/Q
                         net (fo=2, routed)           0.728     6.956    debouncer_inst/Div/q_reg_n_0_[12]
    SLICE_X3Y68          LUT4 (Prop_lut4_I1_O)        0.124     7.080 f  debouncer_inst/Div/q[16]_i_3/O
                         net (fo=1, routed)           0.639     7.720    debouncer_inst/Div/q[16]_i_3_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I1_O)        0.124     7.844 r  debouncer_inst/Div/q[16]_i_1/O
                         net (fo=22, routed)          0.662     8.506    debouncer_inst/Div/pulse1kHz
    SLICE_X2Y69          FDRE                                         r  debouncer_inst/Div/q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.887    15.399    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  debouncer_inst/Div/q_reg[7]/C
                         clock pessimism              0.288    15.687    
                         clock uncertainty           -0.035    15.651    
    SLICE_X2Y69          FDRE (Setup_fdre_C_R)       -0.524    15.127    debouncer_inst/Div/q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  6.622    

Slack (MET) :             6.622ns  (required time - arrival time)
  Source:                 debouncer_inst/Div/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/Div/q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.766ns (27.395%)  route 2.030ns (72.605%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 15.399 - 10.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.012     5.710    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  debouncer_inst/Div/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518     6.228 f  debouncer_inst/Div/q_reg[12]/Q
                         net (fo=2, routed)           0.728     6.956    debouncer_inst/Div/q_reg_n_0_[12]
    SLICE_X3Y68          LUT4 (Prop_lut4_I1_O)        0.124     7.080 f  debouncer_inst/Div/q[16]_i_3/O
                         net (fo=1, routed)           0.639     7.720    debouncer_inst/Div/q[16]_i_3_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I1_O)        0.124     7.844 r  debouncer_inst/Div/q[16]_i_1/O
                         net (fo=22, routed)          0.662     8.506    debouncer_inst/Div/pulse1kHz
    SLICE_X2Y69          FDRE                                         r  debouncer_inst/Div/q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.887    15.399    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  debouncer_inst/Div/q_reg[8]/C
                         clock pessimism              0.288    15.687    
                         clock uncertainty           -0.035    15.651    
    SLICE_X2Y69          FDRE (Setup_fdre_C_R)       -0.524    15.127    debouncer_inst/Div/q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  6.622    

Slack (MET) :             6.765ns  (required time - arrival time)
  Source:                 debouncer_inst/Div/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/Div/q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.766ns (28.632%)  route 1.909ns (71.368%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 15.399 - 10.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.012     5.710    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  debouncer_inst/Div/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518     6.228 f  debouncer_inst/Div/q_reg[12]/Q
                         net (fo=2, routed)           0.728     6.956    debouncer_inst/Div/q_reg_n_0_[12]
    SLICE_X3Y68          LUT4 (Prop_lut4_I1_O)        0.124     7.080 f  debouncer_inst/Div/q[16]_i_3/O
                         net (fo=1, routed)           0.639     7.720    debouncer_inst/Div/q[16]_i_3_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I1_O)        0.124     7.844 r  debouncer_inst/Div/q[16]_i_1/O
                         net (fo=22, routed)          0.542     8.385    debouncer_inst/Div/pulse1kHz
    SLICE_X2Y70          FDRE                                         r  debouncer_inst/Div/q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.887    15.399    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  debouncer_inst/Div/q_reg[10]/C
                         clock pessimism              0.311    15.710    
                         clock uncertainty           -0.035    15.674    
    SLICE_X2Y70          FDRE (Setup_fdre_C_R)       -0.524    15.150    debouncer_inst/Div/q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  6.765    

Slack (MET) :             6.765ns  (required time - arrival time)
  Source:                 debouncer_inst/Div/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/Div/q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.766ns (28.632%)  route 1.909ns (71.368%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 15.399 - 10.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.601    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.697 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.012     5.710    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  debouncer_inst/Div/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518     6.228 f  debouncer_inst/Div/q_reg[12]/Q
                         net (fo=2, routed)           0.728     6.956    debouncer_inst/Div/q_reg_n_0_[12]
    SLICE_X3Y68          LUT4 (Prop_lut4_I1_O)        0.124     7.080 f  debouncer_inst/Div/q[16]_i_3/O
                         net (fo=1, routed)           0.639     7.720    debouncer_inst/Div/q[16]_i_3_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I1_O)        0.124     7.844 r  debouncer_inst/Div/q[16]_i_1/O
                         net (fo=22, routed)          0.542     8.385    debouncer_inst/Div/pulse1kHz
    SLICE_X2Y70          FDRE                                         r  debouncer_inst/Div/q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.417    11.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.512 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.887    15.399    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  debouncer_inst/Div/q_reg[11]/C
                         clock pessimism              0.311    15.710    
                         clock uncertainty           -0.035    15.674    
    SLICE_X2Y70          FDRE (Setup_fdre_C_R)       -0.524    15.150    debouncer_inst/Div/q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  6.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 synch_inst/dffre_synch2/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/control_inst/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.860%)  route 0.120ns (39.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.713     1.671    synch_inst/dffre_synch2/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  synch_inst/dffre_synch2/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.812 r  synch_inst/dffre_synch2/q_reg[0]/Q
                         net (fo=1, routed)           0.120     1.932    debouncer_inst/control_inst/synch_out
    SLICE_X0Y69          LUT6 (Prop_lut6_I4_O)        0.045     1.977 r  debouncer_inst/control_inst/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.977    debouncer_inst/control_inst/state[0]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  debouncer_inst/control_inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.990     2.196    debouncer_inst/control_inst/clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  debouncer_inst/control_inst/state_reg[0]/C
                         clock pessimism             -0.509     1.687    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.092     1.779    debouncer_inst/control_inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 synch_inst/dffre_synch1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synch_inst/dffre_synch2/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.713     1.671    synch_inst/dffre_synch1/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  synch_inst/dffre_synch1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.812 r  synch_inst/dffre_synch1/q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.986    synch_inst/dffre_synch2/q_reg[0]_0
    SLICE_X0Y71          FDRE                                         r  synch_inst/dffre_synch2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.988     2.194    synch_inst/dffre_synch2/clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  synch_inst/dffre_synch2/q_reg[0]/C
                         clock pessimism             -0.523     1.671    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.066     1.737    synch_inst/dffre_synch2/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 debouncer_inst/Div/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/Div/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.299ns (73.104%)  route 0.110ns (26.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.715     1.673    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  debouncer_inst/Div/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.141     1.814 r  debouncer_inst/Div/q_reg[0]/Q
                         net (fo=3, routed)           0.110     1.924    debouncer_inst/Div/q_reg_n_0_[0]
    SLICE_X2Y68          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     2.082 r  debouncer_inst/Div/q0_carry/O[0]
                         net (fo=1, routed)           0.000     2.082    debouncer_inst/Div/data0[1]
    SLICE_X2Y68          FDRE                                         r  debouncer_inst/Div/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.991     2.197    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  debouncer_inst/Div/q_reg[1]/C
                         clock pessimism             -0.509     1.688    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.134     1.822    debouncer_inst/Div/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 debouncer_inst/Div/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/Div/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.715     1.673    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  debouncer_inst/Div/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164     1.837 r  debouncer_inst/Div/q_reg[7]/Q
                         net (fo=2, routed)           0.125     1.962    debouncer_inst/Div/q_reg_n_0_[7]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.072 r  debouncer_inst/Div/q0_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.072    debouncer_inst/Div/data0[7]
    SLICE_X2Y69          FDRE                                         r  debouncer_inst/Div/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.990     2.196    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  debouncer_inst/Div/q_reg[7]/C
                         clock pessimism             -0.523     1.673    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.134     1.807    debouncer_inst/Div/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debouncer_inst/Div/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/Div/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.714     1.672    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  debouncer_inst/Div/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.164     1.836 r  debouncer_inst/Div/q_reg[11]/Q
                         net (fo=2, routed)           0.127     1.962    debouncer_inst/Div/q_reg_n_0_[11]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.072 r  debouncer_inst/Div/q0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.072    debouncer_inst/Div/data0[11]
    SLICE_X2Y70          FDRE                                         r  debouncer_inst/Div/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.989     2.195    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  debouncer_inst/Div/q_reg[11]/C
                         clock pessimism             -0.523     1.672    
    SLICE_X2Y70          FDRE (Hold_fdre_C_D)         0.134     1.806    debouncer_inst/Div/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debouncer_inst/Div/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/Div/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.713     1.671    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  debouncer_inst/Div/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     1.835 r  debouncer_inst/Div/q_reg[15]/Q
                         net (fo=2, routed)           0.127     1.961    debouncer_inst/Div/q_reg_n_0_[15]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.071 r  debouncer_inst/Div/q0_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.071    debouncer_inst/Div/data0[15]
    SLICE_X2Y71          FDRE                                         r  debouncer_inst/Div/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.988     2.194    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  debouncer_inst/Div/q_reg[15]/C
                         clock pessimism             -0.523     1.671    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.134     1.805    debouncer_inst/Div/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 debouncer_inst/Div/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/Div/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.313ns (73.994%)  route 0.110ns (26.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.715     1.673    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  debouncer_inst/Div/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.141     1.814 r  debouncer_inst/Div/q_reg[0]/Q
                         net (fo=3, routed)           0.110     1.924    debouncer_inst/Div/q_reg_n_0_[0]
    SLICE_X2Y68          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172     2.096 r  debouncer_inst/Div/q0_carry/O[2]
                         net (fo=1, routed)           0.000     2.096    debouncer_inst/Div/data0[3]
    SLICE_X2Y68          FDRE                                         r  debouncer_inst/Div/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.991     2.197    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  debouncer_inst/Div/q_reg[3]/C
                         clock pessimism             -0.509     1.688    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.134     1.822    debouncer_inst/Div/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 debouncer_inst/Div/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/Div/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.325ns (74.712%)  route 0.110ns (25.288%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.715     1.673    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  debouncer_inst/Div/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.141     1.814 r  debouncer_inst/Div/q_reg[0]/Q
                         net (fo=3, routed)           0.110     1.924    debouncer_inst/Div/q_reg_n_0_[0]
    SLICE_X2Y68          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184     2.108 r  debouncer_inst/Div/q0_carry/O[1]
                         net (fo=1, routed)           0.000     2.108    debouncer_inst/Div/data0[2]
    SLICE_X2Y68          FDRE                                         r  debouncer_inst/Div/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.991     2.197    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  debouncer_inst/Div/q_reg[2]/C
                         clock pessimism             -0.509     1.688    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.134     1.822    debouncer_inst/Div/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 debouncer_inst/Div/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/Div/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.337ns (75.391%)  route 0.110ns (24.609%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.715     1.673    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  debouncer_inst/Div/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.141     1.814 r  debouncer_inst/Div/q_reg[0]/Q
                         net (fo=3, routed)           0.110     1.924    debouncer_inst/Div/q_reg_n_0_[0]
    SLICE_X2Y68          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.196     2.120 r  debouncer_inst/Div/q0_carry/O[3]
                         net (fo=1, routed)           0.000     2.120    debouncer_inst/Div/data0[4]
    SLICE_X2Y68          FDRE                                         r  debouncer_inst/Div/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.991     2.197    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  debouncer_inst/Div/q_reg[4]/C
                         clock pessimism             -0.509     1.688    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.134     1.822    debouncer_inst/Div/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 debouncer_inst/Div/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/Div/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.932    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.958 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.715     1.673    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  debouncer_inst/Div/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164     1.837 r  debouncer_inst/Div/q_reg[7]/Q
                         net (fo=2, routed)           0.125     1.962    debouncer_inst/Div/q_reg_n_0_[7]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.108 r  debouncer_inst/Div/q0_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.108    debouncer_inst/Div/data0[8]
    SLICE_X2Y69          FDRE                                         r  debouncer_inst/Div/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.177    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.206 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.990     2.196    debouncer_inst/Div/clk_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  debouncer_inst/Div/q_reg[8]/C
                         clock pessimism             -0.523     1.673    
    SLICE_X2Y69          FDRE (Hold_fdre_C_D)         0.134     1.807    debouncer_inst/Div/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y69    debouncer_inst/Div/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70    debouncer_inst/Div/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70    debouncer_inst/Div/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y70    debouncer_inst/Div/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y71    debouncer_inst/Div/q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y71    debouncer_inst/Div/q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y71    debouncer_inst/Div/q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y71    debouncer_inst/Div/q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y68    debouncer_inst/Div/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71    debouncer_inst/Div/q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71    debouncer_inst/Div/q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71    debouncer_inst/Div/q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y71    debouncer_inst/Div/q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71    synch_inst/dffre_synch1/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71    synch_inst/dffre_synch2/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69    debouncer_inst/Div/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69    debouncer_inst/Div/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70    debouncer_inst/Div/q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70    debouncer_inst/Div/q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68    debouncer_inst/Div/q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68    debouncer_inst/Div/q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68    debouncer_inst/Div/q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68    debouncer_inst/Div/q_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69    debouncer_inst/Div/q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70    debouncer_inst/Div/q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70    debouncer_inst/Div/q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y70    debouncer_inst/Div/q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68    debouncer_inst/Div/q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y68    debouncer_inst/Div/q_reg[2]/C



