sim_seconds                                  0.088244                       # Number of seconds simulated
sim_ticks                                 88243840000                       # Number of ticks simulated
final_tick                               4410444512500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                5911998                       # Simulator instruction rate (inst/s)
host_op_rate                                  6361971                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              444544975                       # Simulator tick rate (ticks/s)
host_mem_usage                                2567044                       # Number of bytes of host memory used
host_seconds                                   198.50                       # Real time elapsed on the host
sim_insts                                  1173553532                       # Number of instructions simulated
sim_ops                                    1262874883                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data       584192                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data       559872                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data       572416                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data       560384                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data       960000                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data       927232                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data         1792                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          4205824                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        39936                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       148736                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        148736                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data         2282                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data         2187                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data         2236                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data         2189                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data         3750                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data         3622                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             16429                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks          581                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total              581                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst       107339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data      6620201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst       101537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data      6344602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst        95735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data      6486753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst        37714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data      6350404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst        52219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data     10878946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst        43516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data     10507612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst        14505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data        20307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            47661389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst       107339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst       101537                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst        95735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst        37714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst        52219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst        43516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst        14505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         452564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       1685511                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            1685511                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       1685511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst       107339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data      6620201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst       101537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data      6344602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst        95735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data      6486753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst        37714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data      6350404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst        52219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data     10878946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst        43516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data     10507612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst        14505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data        20307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total           49346901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                     16429                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                      581                       # Number of write requests accepted
system.mem_ctrls01.readBursts                  131432                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   4648                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM              4197504                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                  8320                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                149248                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys               4205824                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             148736                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                  260                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0           15800                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1           15113                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2           18017                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3           15594                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4           17729                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5           15268                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6           18411                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7           15240                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             488                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             648                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             393                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             608                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             624                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             679                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             696                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             528                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                 88274056000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5              131432                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               4648                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                 16298                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                 16294                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                 16297                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                 16304                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                 16313                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                 16321                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                 16325                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                 16329                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                   109                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                   101                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                   98                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                   91                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                   82                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                   74                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                   70                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                   66                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  190                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  190                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  190                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  190                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  190                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  190                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  190                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  192                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  195                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  195                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  195                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  195                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  195                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  195                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  195                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  195                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  196                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  196                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  196                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  196                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  196                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  196                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  196                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  194                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples        17332                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   250.793446                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   245.602034                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    30.738192                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          252      1.45%      1.45% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           66      0.38%      1.83% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           34      0.20%      2.03% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159            4      0.02%      2.05% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           34      0.20%      2.25% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           67      0.39%      2.64% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          238      1.37%      4.01% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287        16637     95.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        17332                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          196                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean   672.265306                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean   376.345039                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev   589.081085                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-63           20     10.20%     10.20% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-127           28     14.29%     24.49% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-191           11      5.61%     30.10% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::192-255            9      4.59%     34.69% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::256-319            6      3.06%     37.76% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::320-383            9      4.59%     42.35% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::384-447            1      0.51%     42.86% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::448-511            6      3.06%     45.92% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::512-575            7      3.57%     49.49% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::576-639            9      4.59%     54.08% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::640-703            6      3.06%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::704-767            4      2.04%     59.18% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::768-831            7      3.57%     62.76% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::832-895            8      4.08%     66.84% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::896-959            8      4.08%     70.92% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::960-1023            5      2.55%     73.47% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1024-1087            5      2.55%     76.02% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1088-1151            4      2.04%     78.06% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1152-1215            8      4.08%     82.14% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1216-1279            3      1.53%     83.67% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1280-1343            5      2.55%     86.22% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1344-1407            4      2.04%     88.27% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1408-1471            3      1.53%     89.80% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1472-1535            5      2.55%     92.35% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1536-1599            4      2.04%     94.39% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1600-1663            1      0.51%     94.90% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1664-1727            1      0.51%     95.41% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1792-1855            2      1.02%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1856-1919            2      1.02%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2048-2111            1      0.51%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2112-2175            1      0.51%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2240-2303            1      0.51%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2496-2559            1      0.51%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3136-3199            1      0.51%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          196                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          196                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    23.795918                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    23.757414                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     1.206471                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              3      1.53%      1.53% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::17              2      1.02%      2.55% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::23              2      1.02%      3.57% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            189     96.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          196                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                 3854358896                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            6077724296                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                419750400                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   29384.01                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              46334.01                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                      47.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       1.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   47.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    1.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.49                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.48                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    31.28                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                 114620                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  3884                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.56                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                  5189538.86                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE  79154163818                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF    7753759200                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT    1335827808                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          15455059.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          15502233.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          15839107.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          16313875.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0              10426032                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1              10457856                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2              10685112                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3              11005392                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         83901043.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1             83970432                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         84541516.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3             87472320                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        11227299.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        11025331.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        11622113.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        11625431.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      7277778878.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      7279739550.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      7286007781.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      7291173404.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0       79336192704                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1       79334472816                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2       79328974368                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3       79324443120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        111347422904.639999                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        111347610107.520004                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        111350111886.720001                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        111354475430.400009                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          77.937810                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          77.937941                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          77.939692                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          77.942746                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data           11                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total           11                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data           11                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total           11                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst        13568                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data       590080                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data       556288                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst        10496                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data       565248                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data       556288                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data       924672                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data       969984                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          4216064                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst        13568                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst        10496                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        52480                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       185856                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        185856                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data         2305                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data         2173                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data         2208                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data         2173                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data         3612                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data         3789                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             16469                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks          726                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total              726                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst       153756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data      6686926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst        98636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data      6303987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst       118943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data      6405524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst        78328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data      6303987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst        81229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data     10478601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst        46417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data     10992087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst        17406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data        11604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total            47777431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst       153756                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst        98636                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst       118943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst        78328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst        81229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst        46417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst        17406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         594716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       2106164                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            2106164                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       2106164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst       153756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data      6686926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst        98636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data      6303987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst       118943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data      6405524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst        78328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data      6303987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst        81229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data     10478601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst        46417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data     10992087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst        17406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data        11604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total           49883595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                     16469                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                      726                       # Number of write requests accepted
system.mem_ctrls06.readBursts                  131752                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                   5808                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM              4209216                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                  6848                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                186112                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys               4216064                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             185856                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                  214                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0           17866                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1           15696                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2           15233                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3           15612                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4           16842                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5           16403                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6           17829                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7           16057                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0            1055                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             568                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             584                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             648                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             552                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             592                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6            1184                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             633                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                 88253244000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5              131752                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5               5808                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                 16313                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                 16309                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                 16312                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                 16316                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                 16319                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                 16330                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                 16332                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                 16336                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                   107                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                    98                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                   95                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                   92                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                   90                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                   79                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                   77                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                   74                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                   17                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                   17                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                   16                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                   14                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                   14                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                   14                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                   14                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                   15                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                   14                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                   14                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                   14                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                   14                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                   14                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                   14                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                   14                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                   13                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  238                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  238                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  238                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  239                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  239                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  239                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  239                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  241                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  243                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  243                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  243                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  244                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  244                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  244                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  244                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  244                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  245                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  245                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  245                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  243                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  243                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  243                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  243                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  241                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples        17575                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   250.089787                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   244.091274                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    32.848638                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          310      1.76%      1.76% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           52      0.30%      2.06% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           43      0.24%      2.30% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159            6      0.03%      2.34% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           43      0.24%      2.58% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           51      0.29%      2.87% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          294      1.67%      4.55% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287        16776     95.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        17575                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          244                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean   543.942623                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean   316.454740                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev   513.260894                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-63           31     12.70%     12.70% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-127           30     12.30%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-191           14      5.74%     30.74% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::192-255           12      4.92%     35.66% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::256-319            7      2.87%     38.52% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::320-383           19      7.79%     46.31% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::384-447           21      8.61%     54.92% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::448-511           12      4.92%     59.84% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::512-575           12      4.92%     64.75% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::576-639            9      3.69%     68.44% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::640-703            9      3.69%     72.13% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::704-767            1      0.41%     72.54% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::768-831            5      2.05%     74.59% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::832-895            6      2.46%     77.05% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::896-959            8      3.28%     80.33% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::960-1023            9      3.69%     84.02% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-1087            3      1.23%     85.25% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1088-1151            4      1.64%     86.89% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1152-1215            1      0.41%     87.30% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1216-1279            6      2.46%     89.75% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1280-1343            3      1.23%     90.98% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1344-1407            3      1.23%     92.21% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1408-1471            4      1.64%     93.85% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1472-1535            4      1.64%     95.49% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1536-1599            3      1.23%     96.72% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1600-1663            1      0.41%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1664-1727            2      0.82%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1728-1791            1      0.41%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1856-1919            1      0.41%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2176-2239            1      0.41%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2624-2687            1      0.41%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3264-3327            1      0.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          244                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          244                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    23.836066                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    23.797190                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     1.256166                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              3      1.23%      1.23% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::17              2      0.82%      2.05% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::19              1      0.41%      2.46% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::21              1      0.41%      2.87% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::23              2      0.82%      3.69% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            234     95.90%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::32              1      0.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          244                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                 3935082484                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            6164651584                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                420921600                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   29915.94                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              46865.94                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                      47.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       2.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                   47.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    2.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.50                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.48                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.12                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                 114942                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                  4837                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.28                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                  5132494.56                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE  79117703911                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF    7753759200                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT    1372273965                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          15981235.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          15064963.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          15781651.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          16306012.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0              10780992                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1              10162872                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2              10646352                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3              11000088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         86781926.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         80649753.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2             85195968                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         86355609.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        11496038.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        11270430.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        11270430.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        12073743.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      7282631612.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      7278202192.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      7284123990.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      7296184771.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0       79331935104                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1       79335820560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2       79330626000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3       79320046368                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        111352048796.160004                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        111343612659.840012                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        111350086280.639999                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        111354408480.959991                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          77.941049                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          77.935144                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          77.939675                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          77.942700                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data       617728                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data       567552                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data       576256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data       552704                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data       990208                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data       942080                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          4294912                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        43520                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       164352                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        164352                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data         2413                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data         2217                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data         2251                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data         2159                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data         3868                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data         3680                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             16777                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks          642                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total              642                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker        14505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst        72526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data      7000239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker         8703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst       121844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data      6431633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst       101537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data      6530269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker         8703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst        60922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data      6263372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.dtb.walker        14505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst        58021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data     11221271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.dtb.walker         2901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst        52219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data     10675873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst        26109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data         5802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            48670955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst        72526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst       121844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst       101537                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst        60922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst        58021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst        52219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst        26109                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         493179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       1862476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            1862476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       1862476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker        14505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst        72526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data      7000239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker         8703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst       121844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data      6431633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst       101537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data      6530269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker         8703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst        60922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data      6263372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.dtb.walker        14505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst        58021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data     11221271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.dtb.walker         2901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst        52219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data     10675873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst        26109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data         5802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total           50533431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                     16777                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                      642                       # Number of write requests accepted
system.mem_ctrls15.readBursts                  134216                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   5136                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM              4281856                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                 13056                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                164096                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys               4294912                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             164352                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                  408                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0           16512                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1           17323                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2           17169                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3           15594                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4           16112                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5           17294                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6           16194                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7           17610                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             504                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             656                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             543                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             688                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             536                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             927                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             538                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             736                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                 88246964000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5              134216                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               5136                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                 16638                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                 16631                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                 16639                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                 16646                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                 16649                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                 16653                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                 16656                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                 16658                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                   102                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                    93                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                   85                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                   78                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                   75                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                   71                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                   68                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                   66                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  211                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  211                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  211                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  211                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  211                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  211                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  211                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  211                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  216                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  216                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  216                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  216                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  216                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  216                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  216                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  216                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  215                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  215                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  215                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  215                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  215                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  215                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  215                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  215                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples        17741                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   250.603235                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   245.107933                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    31.442634                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          282      1.59%      1.59% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           59      0.33%      1.92% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           33      0.19%      2.11% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159            4      0.02%      2.13% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           33      0.19%      2.32% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           60      0.34%      2.65% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          264      1.49%      4.14% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287        17006     95.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        17741                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          215                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean   621.283721                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean   329.307616                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev   576.565264                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-63           33     15.35%     15.35% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-127           31     14.42%     29.77% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-191            9      4.19%     33.95% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::192-255            9      4.19%     38.14% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::256-319            7      3.26%     41.40% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::320-383            8      3.72%     45.12% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::384-447            9      4.19%     49.30% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::448-511            7      3.26%     52.56% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::512-575            5      2.33%     54.88% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::576-639            6      2.79%     57.67% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::640-703            3      1.40%     59.07% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::704-767            5      2.33%     61.40% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::768-831           12      5.58%     66.98% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::832-895            6      2.79%     69.77% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::896-959           10      4.65%     74.42% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::960-1023            6      2.79%     77.21% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1024-1087            7      3.26%     80.47% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1152-1215            4      1.86%     82.33% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1216-1279            7      3.26%     85.58% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1280-1343            3      1.40%     86.98% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1344-1407            2      0.93%     87.91% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1408-1471            3      1.40%     89.30% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1472-1535            5      2.33%     91.63% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1536-1599            3      1.40%     93.02% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1600-1663            2      0.93%     93.95% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1664-1727            2      0.93%     94.88% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1728-1791            1      0.47%     95.35% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1792-1855            1      0.47%     95.81% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1856-1919            3      1.40%     97.21% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1920-1983            3      1.40%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1984-2047            1      0.47%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2112-2175            1      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3072-3135            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          215                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          215                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    23.851163                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    23.819636                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.083515                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              4      1.86%      1.86% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            211     98.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          215                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                 3929922535                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            6197968135                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                428185600                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   29369.86                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              46319.86                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                      48.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       1.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   48.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    1.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.50                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.49                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    31.03                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                 116923                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  4272                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.18                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                  5066132.61                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE  79118165163                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF    7753759200                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT    1371812713                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          15723590.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          15724195.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          15349219.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          15823987.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0          10607184.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1              10607592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2              10354632                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3              10674912                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         85509465.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         85080652.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         82055500.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3             84437184                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        11223982.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        11203660.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        11393187.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        11447930.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      7279971235.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      7283294490.240001                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      7281332668.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      7288808022.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0       79334268768                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1       79331353632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2       79333074528                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3       79326517200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        111349746113.279999                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        111349706111.040009                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        111346001624.639999                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        111350151124.800003                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          77.939437                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          77.939409                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          77.936816                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          77.939720                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data       642816                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data       616704                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data       606720                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data       603392                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data      1003264                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data      1026560                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data         1536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          4540672                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        36608                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       234752                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        234752                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data         2511                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data         2409                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data         2370                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data         2357                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data         3919                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data         4010                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             17737                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks          917                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total              917                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker        11604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst        52219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data      7284542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker         5802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        72526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data      6988635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst        89933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data      6875494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst        72526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data      6837780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.dtb.walker        14505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst        63823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data     11369224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.dtb.walker         2901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst        43516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data     11633220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst        20307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data        17406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total            51455966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst        52219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        72526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst        89933                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst        72526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst        63823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst        43516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst        20307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         414850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       2660265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            2660265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       2660265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker        11604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst        52219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data      7284542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker         5802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        72526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data      6988635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst        89933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data      6875494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst        72526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data      6837780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.dtb.walker        14505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst        63823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data     11369224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.dtb.walker         2901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst        43516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data     11633220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst        20307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data        17406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total           54116231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                     17737                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                      917                       # Number of write requests accepted
system.mem_ctrls00.readBursts                  141896                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                   7336                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM              4525440                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                 15232                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                235008                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys               4540672                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             234752                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                  476                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0           18426                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1           17129                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2           16139                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3           16801                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4           18357                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5           17344                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6           18952                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7           18272                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             993                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             848                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2            1087                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             920                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4            1128                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             696                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6            1104                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             568                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                 88276044000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5              141896                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5               7336                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                 17507                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                 17499                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                 17506                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                 17515                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                 17519                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                 17527                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                 17536                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                 17547                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                   145                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                   137                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                  130                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                  121                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                  116                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                  108                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                   99                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                   88                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                   22                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                   23                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                   23                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                   23                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                   23                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                   23                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                   24                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                   24                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                   12                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                   12                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                   12                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                   12                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                   12                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                   12                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                   11                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                   11                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  303                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  303                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  303                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  303                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  303                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  303                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  303                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  304                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  306                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  306                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  306                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  307                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  307                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  307                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  307                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  307                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  308                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  308                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  308                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  307                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  307                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  307                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  307                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  306                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples        19077                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   249.538607                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   242.881756                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    34.465094                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          379      1.99%      1.99% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           69      0.36%      2.35% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           32      0.17%      2.52% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159            7      0.04%      2.55% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           34      0.18%      2.73% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           69      0.36%      3.09% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          357      1.87%      4.96% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287        18130     95.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        19077                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          307                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean   462.765472                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean   304.831712                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev   394.683281                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-63           29      9.45%      9.45% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-127           30      9.77%     19.22% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-191           33     10.75%     29.97% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::192-255           17      5.54%     35.50% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::256-319           23      7.49%     43.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::320-383           24      7.82%     50.81% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::384-447           22      7.17%     57.98% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::448-511           17      5.54%     63.52% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::512-575           20      6.51%     70.03% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::576-639           18      5.86%     75.90% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::640-703            8      2.61%     78.50% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::704-767           10      3.26%     81.76% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::768-831            9      2.93%     84.69% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::832-895            5      1.63%     86.32% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::896-959           10      3.26%     89.58% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::960-1023            4      1.30%     90.88% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-1087            4      1.30%     92.18% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1088-1151            3      0.98%     93.16% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1152-1215            3      0.98%     94.14% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1216-1279            4      1.30%     95.44% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1344-1407            4      1.30%     96.74% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1408-1471            2      0.65%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1472-1535            1      0.33%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1536-1599            3      0.98%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1664-1727            1      0.33%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1856-1919            2      0.65%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2560-2623            1      0.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          307                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          307                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    23.921824                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.897332                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     0.996930                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16              3      0.98%      0.98% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17              1      0.33%      1.30% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::23              1      0.33%      1.63% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            301     98.05%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::32              1      0.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          307                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                 4212690429                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            6609759429                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                452544000                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   29788.51                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              46738.51                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                      51.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       2.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                   51.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    2.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.54                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.05                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    31.04                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                 123574                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                  6113                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.33                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                  4732284.98                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE  78984614863                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF    7753759200                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT    1505363013                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          16641676.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          16001193.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          16457212.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          18454262.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0              11226528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1              10794456                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2              11102088                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3          12449304.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0             90455040                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         85000780.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         87779827.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         99179558.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0            12037248                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        12305571.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        12179496.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3            12939264                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      7289041622.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      7287414577.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      7292938397.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      7311261991.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0       79326312288                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1       79327739520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2       79322894064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3       79306820736                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        111358156291.199997                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        111351697988.160004                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        111355792974.720001                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        111373547004.479996                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          77.945323                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          77.940803                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          77.943669                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          77.956096                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.inst        10240                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data       590592                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data       576768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data       582144                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data       575744                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data       922624                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data       928512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.data          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          4223232                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        45312                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       169984                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        169984                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data         2307                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data         2253                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data         2274                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data         2249                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data         3604                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data         3627                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             16497                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks          664                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total              664                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.inst       116042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data      6692728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst        46417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data      6536071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.dtb.walker         2901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst       110240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data      6596993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst        69625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data      6524467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst        63823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data     10455393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst        69625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data     10522117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.data         2901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst        37714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data        11604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total            47858661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst       116042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst        46417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst       110240                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst        69625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst        63823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst        69625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst        37714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         513486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       1926299                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            1926299                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       1926299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst       116042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data      6692728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst        46417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data      6536071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.dtb.walker         2901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst       110240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data      6596993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst        69625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data      6524467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst        63823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data     10455393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst        69625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data     10522117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.data         2901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst        37714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data        11604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total           49784959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                     16497                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                      664                       # Number of write requests accepted
system.mem_ctrls10.readBursts                  131976                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                   5312                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM              4216576                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                  6656                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                169728                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys               4223232                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             169984                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                  208                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs        48976                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0           13385                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1           17801                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2           16394                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3           16824                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4           16944                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5           15569                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6           17032                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7           17819                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             856                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             648                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             584                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             567                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             568                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             457                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             568                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7            1056                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                 88276124000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5              131976                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5               5312                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                 16331                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                 16329                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                 16335                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                 16340                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                 16347                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                 16353                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                 16356                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                 16359                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                   105                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                   101                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                   96                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                   91                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                   84                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                   78                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                   77                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                   75                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                   19                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                   19                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                   18                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                   18                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                   18                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                   18                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                   16                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                   18                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    8                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  220                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  220                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  220                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  220                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  220                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  221                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  221                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  221                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  222                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  222                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  222                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  222                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  222                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  222                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  222                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  222                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  222                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  222                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  222                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  222                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  222                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  221                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  221                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  221                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples        17526                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   250.274107                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   244.469439                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    32.317839                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          297      1.69%      1.69% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           56      0.32%      2.01% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           36      0.21%      2.22% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159            8      0.05%      2.27% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           36      0.21%      2.47% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           57      0.33%      2.80% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          287      1.64%      4.43% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287        16749     95.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        17526                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          222                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean   592.108108                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean   353.051005                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev   531.681348                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-63           18      8.11%      8.11% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-127           34     15.32%     23.42% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-191           12      5.41%     28.83% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::192-255           15      6.76%     35.59% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::256-319            7      3.15%     38.74% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::320-383           10      4.50%     43.24% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::384-447           13      5.86%     49.10% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::448-511            8      3.60%     52.70% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::512-575            4      1.80%     54.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::576-639           17      7.66%     62.16% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::640-703           14      6.31%     68.47% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::704-767            6      2.70%     71.17% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::768-831            8      3.60%     74.77% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::832-895            4      1.80%     76.58% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::896-959            5      2.25%     78.83% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::960-1023            2      0.90%     79.73% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1024-1087            7      3.15%     82.88% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1088-1151            2      0.90%     83.78% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1152-1215            8      3.60%     87.39% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1216-1279            2      0.90%     88.29% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1280-1343            6      2.70%     90.99% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1344-1407            1      0.45%     91.44% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1408-1471            1      0.45%     91.89% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1536-1599            3      1.35%     93.24% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1600-1663            3      1.35%     94.59% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1664-1727            3      1.35%     95.95% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1728-1791            2      0.90%     96.85% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1856-1919            2      0.90%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1984-2047            2      0.90%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2176-2239            1      0.45%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2304-2367            1      0.45%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2752-2815            1      0.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          222                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          222                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    23.891892                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    23.872978                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     0.849289                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              2      0.90%      0.90% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19              1      0.45%      1.35% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21              1      0.45%      1.80% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            218     98.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          222                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                 3929044400                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            6162512000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                421657600                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   29817.90                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              46767.90                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                      47.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       1.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                   47.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    1.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.50                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.48                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.04                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.10                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                 115132                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                  4414                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.09                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                  5143996.50                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE  79126569630                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF    7753759200                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT    1363408246                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          14803084.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1              15491952                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          15252451.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          16279401.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0               9986208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1              10450920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2              10289352                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3              10982136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         79434201.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1             83264064                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         81745497.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         86669606.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        11416412.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        11210711.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        11091686.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        11957207.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      7273354711.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      7281872974.080001                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      7282165069.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      7293226334.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0       79340072736                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1       79332600576                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2       79332344352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3       79322641488                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        111341509242.239990                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        111347333085.119995                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        111345330296.639999                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        111354198061.440002                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          77.933671                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          77.937748                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          77.936346                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          77.942553                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data       620032                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data       612864                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst        11008                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data       613632                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data       590592                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data       974592                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data       987648                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          4446208                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        41472                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       163840                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        163840                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data         2422                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data         2394                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data         2397                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data         2307                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data         3807                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data         3858                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             17368                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          640                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              640                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker        17406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst        58021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data      7026349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker         5802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst        87032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data      6945119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker         5802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst       124745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data      6953822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker         5802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst        69625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data      6692728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.dtb.walker        11604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst        60922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data     11044306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.dtb.walker        14505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst        43516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data     11192260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst        26109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total            50385477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst        58021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst        87032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst       124745                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst        69625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst        60922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst        43516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst        26109                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total         469970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       1856674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            1856674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       1856674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker        17406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst        58021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data      7026349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker         5802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst        87032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data      6945119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker         5802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst       124745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data      6953822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker         5802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst        69625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data      6692728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.dtb.walker        11604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst        60922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data     11044306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.dtb.walker        14505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst        43516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data     11192260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst        26109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total           52242151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                     17368                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      640                       # Number of write requests accepted
system.mem_ctrls12.readBursts                  138944                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   5120                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM              4436256                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                  9952                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                164096                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys               4446208                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             163840                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                  311                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs        41871                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0           16585                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1           17051                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2           16208                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3           18537                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4           16801                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5           18544                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6           17634                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7           17273                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             551                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             648                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             576                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             744                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             537                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             880                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             576                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             616                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                 88243772000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5              138944                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               5120                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                 17234                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                 17231                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                 17238                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                 17244                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                 17247                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                 17257                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                 17262                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                 17270                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                   103                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                    97                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                   90                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                   84                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                   81                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                   71                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                   66                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                   58                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  212                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  212                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  213                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  213                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  213                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  213                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  213                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  213                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  214                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  214                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  214                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  214                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  214                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  214                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  214                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  214                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  214                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  214                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  213                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  213                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  213                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  213                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  213                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  213                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples        18340                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   250.837077                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   245.685852                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    30.601963                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          268      1.46%      1.46% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           57      0.31%      1.77% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           46      0.25%      2.02% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159            1      0.01%      2.03% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           46      0.25%      2.28% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           58      0.32%      2.60% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          253      1.38%      3.97% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287        17611     96.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        18340                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          214                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean   655.518692                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean   371.676104                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev   571.854833                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-63           27     12.62%     12.62% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-127           32     14.95%     27.57% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-191            3      1.40%     28.97% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::192-255            8      3.74%     32.71% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::256-319            7      3.27%     35.98% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::320-383            9      4.21%     40.19% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::384-447            6      2.80%     42.99% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::448-511            9      4.21%     47.20% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::512-575            8      3.74%     50.93% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::576-639            6      2.80%     53.74% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::640-703           15      7.01%     60.75% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::704-767            6      2.80%     63.55% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::768-831            6      2.80%     66.36% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::832-895            4      1.87%     68.22% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::896-959           10      4.67%     72.90% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::960-1023            4      1.87%     74.77% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1024-1087            7      3.27%     78.04% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1088-1151            5      2.34%     80.37% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1152-1215            2      0.93%     81.31% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1216-1279            9      4.21%     85.51% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1280-1343            8      3.74%     89.25% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1344-1407            2      0.93%     90.19% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1408-1471            3      1.40%     91.59% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1472-1535            3      1.40%     92.99% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1536-1599            3      1.40%     94.39% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1664-1727            1      0.47%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1728-1791            1      0.47%     95.33% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1792-1855            1      0.47%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1984-2047            3      1.40%     97.20% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2048-2111            1      0.47%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2112-2175            1      0.47%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2368-2431            3      1.40%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2560-2623            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          214                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          214                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    23.962617                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    23.944832                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     0.887315                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              1      0.47%      0.47% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::18              1      0.47%      0.93% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::22              1      0.47%      1.40% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            210     98.13%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::32              1      0.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          214                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                 4062233693                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            6412063043                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                443625600                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   29302.07                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              46252.07                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                      50.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       1.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                   50.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    1.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.52                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.50                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.04                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    30.93                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                 121151                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  4270                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.40                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                  4900253.89                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE  79073481617                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF    7753759200                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT    1416531183                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          15167779.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          16567891.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2              16468704                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          16764451.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0              10232232                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1              11176752                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2              11109840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3              11309352                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         82579660.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         90314764.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2             88617984                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         90333734.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0            10782720                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        11442954.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        11834864.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        11744870.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      7276339359.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      7288868980.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      7292034532.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      7294657317.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0       79337454624                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1       79326463728                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2       79323686928                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3       79321386240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        111344998263.360001                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        111357276959.040009                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        111356194741.440002                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        111358637853.119995                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          77.936114                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          77.944708                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          77.943951                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          77.945661                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst        16128                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data       630528                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data       585472                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst        16640                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data       605696                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data       582656                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data       965376                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data       986880                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data         1536                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          4429056                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst        16128                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst        16640                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        70912                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       172800                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        172800                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           63                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data         2463                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data         2287                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst           65                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data         2366                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data         2276                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data         3771                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data         3855                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             17301                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks          675                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total              675                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst       182766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data      7145292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst       107339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data      6634707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst       188568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data      6863890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst       110240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data      6602795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst        92834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data     10939868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst        87032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data     11183557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst        34813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data        17406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total            50191107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst       182766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst       107339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst       188568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst       110240                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst        92834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst        87032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst        34813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         803592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       1958210                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            1958210                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       1958210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst       182766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data      7145292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst       107339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data      6634707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst       188568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data      6863890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst       110240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data      6602795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst        92834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data     10939868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst        87032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data     11183557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst        34813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data        17406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total           52149317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                     17301                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                      675                       # Number of write requests accepted
system.mem_ctrls07.readBursts                  138408                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                   5400                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM              4421984                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                  7072                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                172800                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys               4429056                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             172800                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                  221                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs           11                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0           17945                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1           16650                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2           17457                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3           17193                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4           15986                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5           15274                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6           20122                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7           17560                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             912                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             512                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             536                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             703                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             544                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             552                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6            1081                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             560                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                 88255888000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5              138408                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5               5400                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                 17059                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                 17060                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                 17067                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                 17074                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                 17076                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                 17085                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                 17092                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                 17098                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                   154                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                   142                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                  135                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                  128                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                  126                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                  117                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                  110                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                  104                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                   20                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                   27                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                   26                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                   26                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                   26                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                   26                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                   27                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                   27                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                   28                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                   20                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                   20                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                   19                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    2                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  223                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  223                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  223                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  223                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  223                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  224                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  225                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  225                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  226                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  225                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  224                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  224                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples        18352                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   250.369660                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   244.903280                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    31.756570                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          276      1.50%      1.50% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           75      0.41%      1.91% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           50      0.27%      2.19% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159            9      0.05%      2.23% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           53      0.29%      2.52% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           72      0.39%      2.92% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          258      1.41%      4.32% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287        17559     95.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        18352                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          226                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean   608.225664                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean   338.461251                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev   582.863733                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-63           32     14.16%     14.16% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-127           24     10.62%     24.78% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-191           10      4.42%     29.20% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::192-255           12      5.31%     34.51% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::256-319           14      6.19%     40.71% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::320-383           10      4.42%     45.13% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::384-447           10      4.42%     49.56% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::448-511           11      4.87%     54.42% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::512-575           12      5.31%     59.73% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::576-639            8      3.54%     63.27% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::640-703            8      3.54%     66.81% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::704-767            8      3.54%     70.35% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::768-831            4      1.77%     72.12% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::832-895            9      3.98%     76.11% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::960-1023            7      3.10%     79.20% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1024-1087            7      3.10%     82.30% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1088-1151            5      2.21%     84.51% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1152-1215            3      1.33%     85.84% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1216-1279            4      1.77%     87.61% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1280-1343            2      0.88%     88.50% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1344-1407            3      1.33%     89.82% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1408-1471            2      0.88%     90.71% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1536-1599            2      0.88%     91.59% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1600-1663            3      1.33%     92.92% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1664-1727            1      0.44%     93.36% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1728-1791            4      1.77%     95.13% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1792-1855            1      0.44%     95.58% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1920-1983            1      0.44%     96.02% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2048-2111            3      1.33%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2112-2175            3      1.33%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2688-2751            2      0.88%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2816-2879            1      0.44%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          226                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          226                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    23.893805                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.878471                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     0.775890                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              1      0.44%      0.44% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::18              1      0.44%      0.88% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::19              1      0.44%      1.33% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::21              1      0.44%      1.77% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::22              1      0.44%      2.21% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            221     97.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          226                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                 4187569162                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            6529838812                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                442198400                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   30303.64                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              47253.64                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                      50.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       1.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                   50.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    1.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.52                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.50                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.05                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    31.50                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                 120745                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                  4490                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.15                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                  4909651.09                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE  79068877455                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF    7753759200                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT    1421100421                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          16248556.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1              16468704                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          15367363.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          17499283.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0              10961328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1              11109840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2              10366872                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3              11805072                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         88023436.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         89186572.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         82126387.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         94722700.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        11864309.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        11609256.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        11386552.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        11838182.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      7284579096.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      7288938858.240001                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      7282117517.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3        7300898352                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0       79330226784                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1       79326402432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2       79332386064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3       79315911648                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        111354345400.320007                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        111356157552                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        111346192644.479996                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        111365117126.399994                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          77.942656                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          77.943924                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          77.936950                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          77.950196                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data       593152                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst        10496                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data       569600                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data       566784                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data       556800                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data       906240                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data       924672                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          4161024                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst        10496                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        43008                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       178688                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        178688                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data         2317                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data         2225                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data         2214                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data         2175                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data         3540                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data         3612                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             16254                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks          698                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total              698                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst        58021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data      6721738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst       118943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data      6454841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst        84131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data      6422930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst        52219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data      6309789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst        75427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data     10269725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst        63823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data     10478601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst        34813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data         8703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            47153705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst        58021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst       118943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst        84131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst        52219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst        75427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst        63823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst        34813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         487377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       2024935                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            2024935                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       2024935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst        58021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data      6721738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst       118943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data      6454841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst        84131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data      6422930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst        52219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data      6309789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst        75427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data     10269725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst        63823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data     10478601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst        34813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data         8703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total           49178640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                     16254                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                      698                       # Number of write requests accepted
system.mem_ctrls03.readBursts                  130032                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                   5584                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM              4153664                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                  7360                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                179200                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys               4161024                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             178688                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                  230                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0           18766                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1           15810                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2           14928                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3           15496                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4           13848                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5           17146                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6           17040                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7           16768                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             848                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             600                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             680                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             456                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             592                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             616                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6            1192                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             616                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                 88268200000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5              130032                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5               5584                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                 16084                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                 16085                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                 16096                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                 16103                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                 16111                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                 16119                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                 16122                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                 16125                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                   128                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                   128                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                  116                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                  109                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                  103                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                   95                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                   93                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                   92                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                   19                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                   10                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                   10                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                   10                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    7                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  229                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  229                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  231                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  231                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  231                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  231                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  231                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  232                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  234                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  234                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  234                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  234                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  234                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  234                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  234                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  234                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  235                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  235                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  233                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  233                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  233                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  233                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  233                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  232                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples        17333                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   249.977730                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   243.974275                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    33.021414                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          297      1.71%      1.71% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           70      0.40%      2.12% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           40      0.23%      2.35% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159            4      0.02%      2.37% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           41      0.24%      2.61% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           70      0.40%      3.01% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          284      1.64%      4.65% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287        16527     95.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        17333                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          235                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean   554.527660                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean   314.274521                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev   512.769640                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-63           34     14.47%     14.47% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-127           30     12.77%     27.23% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-191           11      4.68%     31.91% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::192-255           11      4.68%     36.60% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::256-319           14      5.96%     42.55% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::320-383            9      3.83%     46.38% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::384-447           11      4.68%     51.06% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::448-511           10      4.26%     55.32% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::512-575            9      3.83%     59.15% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::576-639            6      2.55%     61.70% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::640-703           10      4.26%     65.96% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::704-767            8      3.40%     69.36% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::768-831           10      4.26%     73.62% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::832-895            8      3.40%     77.02% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::896-959            8      3.40%     80.43% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::960-1023            5      2.13%     82.55% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1024-1087            5      2.13%     84.68% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1088-1151           10      4.26%     88.94% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1152-1215            2      0.85%     89.79% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1216-1279            1      0.43%     90.21% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1280-1343            4      1.70%     91.91% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1344-1407            6      2.55%     94.47% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1408-1471            2      0.85%     95.32% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1472-1535            3      1.28%     96.60% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1536-1599            2      0.85%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1600-1663            1      0.43%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1728-1791            1      0.43%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1920-1983            1      0.43%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1984-2047            1      0.43%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3008-3071            2      0.85%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          235                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          235                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    23.829787                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.801906                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     1.036083                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              2      0.85%      0.85% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::17              1      0.43%      1.28% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18              2      0.85%      2.13% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::22              2      0.85%      2.98% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::23              1      0.43%      3.40% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            227     96.60%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          235                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                 3815934801                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            6016078701                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                415366400                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   29398.12                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              46348.12                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                      47.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       2.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   47.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    2.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.49                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.47                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    30.74                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                 113416                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  4653                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.33                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                  5206949.03                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE  79141851971                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF    7753759200                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT    1348377855                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          16130620.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          14910134.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2              15129072                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          16185657.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0              10881768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1              10058424                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2              10206120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3              10918896                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         87515750.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         79527052.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         80918323.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         85613299.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        11665658.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        11287019.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        11300290.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        12004070.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      7282529942.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      7278426161.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      7279492708.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      7294930315.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0       79332024288                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1       79335624096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2       79334688528                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3       79321146768                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        111353189916.479996                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        111342274776                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        111344176930.559998                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        111353240894.399994                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          77.941847                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          77.934207                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          77.935539                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          77.941883                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data       575744                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data       554752                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst        10240                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data       561664                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data       573696                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data       933632                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data       919552                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          4166144                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        43264                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       157184                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        157184                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data         2249                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data         2167                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data         2194                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data         2241                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data         3647                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data         3592                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             16274                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks          614                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total              614                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker         2901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst        55120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data      6524467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker         5802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst        87032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data      6286580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst       116042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data      6364909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.dtb.walker         5802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst        58021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data      6501258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.dtb.walker        11604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst        98636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data     10580138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.dtb.walker         2901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst        52219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data     10420580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst        23208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data        14505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total            47211726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst        55120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst        87032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst       116042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst        58021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst        98636                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst        52219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst        23208                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total         490278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       1781246                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            1781246                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       1781246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker         2901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst        55120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data      6524467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker         5802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst        87032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data      6286580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst       116042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data      6364909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.dtb.walker         5802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst        58021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data      6501258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.dtb.walker        11604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst        98636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data     10580138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.dtb.walker         2901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst        52219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data     10420580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst        23208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data        14505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total           48992972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                     16274                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                      614                       # Number of write requests accepted
system.mem_ctrls11.readBursts                  130192                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                   4912                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM              4160800                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                  5344                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                157696                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys               4166144                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             157184                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                  167                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs       106139                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0           15456                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1           16250                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2           17552                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3           15832                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4           16385                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5           17530                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6           15050                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7           15970                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             855                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             504                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             536                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             528                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             576                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             504                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             680                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             745                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                 88269228000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5              130192                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5               4912                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                 16146                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                 16142                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                 16148                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                 16152                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                 16155                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                 16160                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                 16166                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                 16170                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                    99                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                    94                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                   88                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                   85                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                   82                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                   77                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                   71                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                   68                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  202                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  202                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  202                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  202                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  202                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  204                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  204                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  204                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  206                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  206                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  206                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  206                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  206                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  205                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  205                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  205                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  206                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  206                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  206                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  206                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  206                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  205                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  205                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  205                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples        17234                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   250.580016                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   245.111222                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    31.439502                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          270      1.57%      1.57% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           61      0.35%      1.92% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           29      0.17%      2.09% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159           14      0.08%      2.17% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           29      0.17%      2.34% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           59      0.34%      2.68% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          257      1.49%      4.17% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287        16515     95.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        17234                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          206                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean   640.669903                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean   346.926647                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev   611.212300                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-63           25     12.14%     12.14% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-127           30     14.56%     26.70% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-191           10      4.85%     31.55% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::192-255            7      3.40%     34.95% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::256-319            6      2.91%     37.86% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::320-383            8      3.88%     41.75% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::384-447            7      3.40%     45.15% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::448-511            9      4.37%     49.51% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::512-575            7      3.40%     52.91% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::576-639            8      3.88%     56.80% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::640-703            9      4.37%     61.17% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::704-767           14      6.80%     67.96% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::768-831            8      3.88%     71.84% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::832-895            7      3.40%     75.24% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::896-959            6      2.91%     78.16% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::960-1023            1      0.49%     78.64% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1024-1087            5      2.43%     81.07% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1088-1151            5      2.43%     83.50% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1152-1215            2      0.97%     84.47% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1216-1279            5      2.43%     86.89% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1280-1343            4      1.94%     88.83% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1344-1407            2      0.97%     89.81% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1408-1471            1      0.49%     90.29% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1472-1535            1      0.49%     90.78% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1536-1599            2      0.97%     91.75% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1664-1727            1      0.49%     92.23% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1728-1791            2      0.97%     93.20% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1792-1855            2      0.97%     94.17% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1920-1983            2      0.97%     95.15% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2048-2111            4      1.94%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2112-2175            1      0.49%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2368-2431            2      0.97%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2752-2815            1      0.49%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2816-2879            2      0.97%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          206                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          206                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    23.922330                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    23.896489                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     1.047080                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              2      0.97%      0.97% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::19              1      0.49%      1.46% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::21              1      0.49%      1.94% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            201     97.57%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32              1      0.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          206                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                 3821373070                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            6025296820                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                416080000                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   29389.53                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              46339.53                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                      47.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       1.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                   47.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    1.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.49                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.47                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    31.04                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                 113628                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  4091                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.29                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                  5226742.54                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE  79151752172                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF    7753759200                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT    1338225704                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          15297811.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          15979420.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2              15951600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          15680649.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0              10319952                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1              10779768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2              10761000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3              10578216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         82349529.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         86433484.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         86066572.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         83431795.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        11486085.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        11383234.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        11320197.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        11476546.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      7277190036.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      7284428288.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      7285995250.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      7288051135.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0       79336708416                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1       79330359072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2       79328984544                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3       79327181136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        111345793718.399994                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        111351805156.800003                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        111351521052.479996                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        111348841367.039993                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          77.936670                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          77.940878                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          77.940679                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          77.938803                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data       582400                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst        12288                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data       587520                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data       591360                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data       591104                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data       935936                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data       946176                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data         2048                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          4279552                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        43008                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       155648                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        155648                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data         2275                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data         2295                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data         2310                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data         2309                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data         3656                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data         3696                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             16717                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks          608                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total              608                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst        46417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data      6599894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst       139251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data      6657915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst       107339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data      6701431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst        43516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data      6698530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst        75427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data     10606247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst        46417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data     10722290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst        29011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data        23208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total            48496892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst        46417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst       139251                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst       107339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst        43516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst        75427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst        46417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst        29011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total         487377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       1763840                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            1763840                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       1763840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst        46417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data      6599894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst       139251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data      6657915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst       107339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data      6701431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst        43516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data      6698530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst        75427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data     10606247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst        46417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data     10722290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst        29011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data        23208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total           50260732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                     16717                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                      608                       # Number of write requests accepted
system.mem_ctrls05.readBursts                  133736                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   4864                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM              4272800                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                  6752                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                156160                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys               4279552                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             155648                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                  211                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0           20025                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1           17968                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2           15631                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3           15424                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4           15360                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5           17161                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6           16562                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7           15394                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             560                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             624                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             520                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             592                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             600                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             663                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             616                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             705                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                 88254610000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5              133736                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               4864                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                 16607                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                 16609                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                 16614                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                 16617                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                 16622                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                 16629                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                 16632                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                 16633                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                    89                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                    81                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                   76                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                   73                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                   68                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                   61                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                   58                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                   56                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  201                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  201                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  201                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  201                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  204                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  204                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  204                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  204                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples        17671                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   250.634373                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   245.427279                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    30.982512                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          254      1.44%      1.44% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           64      0.36%      1.80% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           48      0.27%      2.07% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159           11      0.06%      2.13% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           47      0.27%      2.40% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           68      0.38%      2.78% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          240      1.36%      4.14% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287        16939     95.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        17671                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          203                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean   664.660099                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean   365.224999                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev   587.596815                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-63           29     14.29%     14.29% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-127           24     11.82%     26.11% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-191            5      2.46%     28.57% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::192-255           12      5.91%     34.48% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::256-319            4      1.97%     36.45% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::320-383           10      4.93%     41.38% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::384-447            5      2.46%     43.84% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::448-511            8      3.94%     47.78% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::512-575            7      3.45%     51.23% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::576-639            5      2.46%     53.69% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::640-703            5      2.46%     56.16% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::704-767           13      6.40%     62.56% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::768-831            4      1.97%     64.53% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::832-895            7      3.45%     67.98% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::896-959            6      2.96%     70.94% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::960-1023            7      3.45%     74.38% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1024-1087            4      1.97%     76.35% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1088-1151            6      2.96%     79.31% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1152-1215            9      4.43%     83.74% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1216-1279            3      1.48%     85.22% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1280-1343            4      1.97%     87.19% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1344-1407            3      1.48%     88.67% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1408-1471            3      1.48%     90.15% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1472-1535            2      0.99%     91.13% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1536-1599            4      1.97%     93.10% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1600-1663            3      1.48%     94.58% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1664-1727            2      0.99%     95.57% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1728-1791            1      0.49%     96.06% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1792-1855            1      0.49%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1920-1983            1      0.49%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2048-2111            2      0.99%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2112-2175            1      0.49%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2240-2303            1      0.49%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2880-2943            1      0.49%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2944-3007            1      0.49%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          203                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          203                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    24.039409                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    24.020095                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     0.974133                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              1      0.49%      0.49% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            200     98.52%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::32              2      0.99%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          203                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                 3912774024                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            6176022774                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                427280000                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   29303.68                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              46253.68                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                      48.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       1.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                   48.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    1.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.50                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.48                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    30.95                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                 116673                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  4061                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.49                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                  5094061.18                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE  79122714876                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF    7753759200                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT    1367263000                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0              17046288                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          15105484.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          15402441.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          15137539.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0              11499480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1              10190208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2              10390536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3              10211832                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         93866073.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         80912332.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         82666521.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         80135577.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        11472814.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        11227299.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        11170897.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        11440051.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      7290414109.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      7279804995.840001                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      7281887146.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      7283097443.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0       79325108352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1       79334414592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2       79332588144                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3       79331526480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        111361849005.119995                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        111344096801.279999                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        111346547575.679993                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        111343990811.520004                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          77.947908                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          77.935483                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          77.937198                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          77.935408                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.inst        13824                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data       585984                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data       574208                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst        11008                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data       567808                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data       564736                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data       918272                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data       974848                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          4245760                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst        13824                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        58368                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       188160                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        188160                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           54                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data         2289                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data         2243                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data         2218                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data         2206                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data         3587                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data         3808                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             16585                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks          735                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total              735                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.inst       156657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data      6640509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst        60922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data      6507060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst       124745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data      6434534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.dtb.walker         8703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst       107339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data      6399721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst        92834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data     10406075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst        78328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data     11047207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst        40615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data         8703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total            48113953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst       156657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst        60922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst       124745                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst       107339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst        92834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst        78328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst        40615                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total         661440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       2132273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            2132273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       2132273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst       156657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data      6640509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst        60922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data      6507060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst       124745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data      6434534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.dtb.walker         8703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst       107339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data      6399721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst        92834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data     10406075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst        78328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data     11047207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst        40615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data         8703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total           50246227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                     16585                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                      735                       # Number of write requests accepted
system.mem_ctrls09.readBursts                  132680                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                   5880                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM              4239232                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                  6528                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                188416                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys               4245760                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             188160                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                  204                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs        52134                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0           14913                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1           16800                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2           18593                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3           19264                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4           14630                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5           16353                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6           15809                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7           16114                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             664                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             631                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             728                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             624                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             569                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             600                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6            1088                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             984                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                 88275969000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5              132680                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5               5880                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                 16379                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                 16377                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                 16381                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                 16388                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                 16394                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                 16403                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                 16416                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                 16423                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                   145                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                   140                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                  137                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                  131                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                  127                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                  119                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                  111                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                  104                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                   28                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                   29                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                   28                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                   27                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                   25                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                   23                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                   18                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                   18                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  244                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  244                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  244                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  244                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  244                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  244                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  245                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  246                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  245                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  245                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  245                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  245                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  245                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  245                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  245                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  245                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  246                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  246                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  246                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  246                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  246                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  246                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  245                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  244                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples        17691                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   250.276864                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   244.561450                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    32.189490                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          292      1.65%      1.65% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           55      0.31%      1.96% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127           44      0.25%      2.21% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159           11      0.06%      2.27% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191           44      0.25%      2.52% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           56      0.32%      2.84% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          282      1.59%      4.43% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287        16907     95.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        17691                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          246                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean   536.471545                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean   307.186890                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev   493.035551                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-63           36     14.63%     14.63% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-127           26     10.57%     25.20% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-191           14      5.69%     30.89% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::192-255           16      6.50%     37.40% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::256-319           11      4.47%     41.87% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::320-383           14      5.69%     47.56% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::384-447           16      6.50%     54.07% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::448-511            8      3.25%     57.32% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::512-575           11      4.47%     61.79% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::576-639            9      3.66%     65.45% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::640-703           11      4.47%     69.92% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::704-767           10      4.07%     73.98% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::768-831           11      4.47%     78.46% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::832-895            5      2.03%     80.49% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::896-959            3      1.22%     81.71% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::960-1023            5      2.03%     83.74% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1024-1087            8      3.25%     86.99% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1088-1151            6      2.44%     89.43% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1152-1215            5      2.03%     91.46% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1280-1343            1      0.41%     91.87% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1344-1407            2      0.81%     92.68% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1408-1471            2      0.81%     93.50% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1472-1535            1      0.41%     93.90% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1536-1599            1      0.41%     94.31% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1600-1663            3      1.22%     95.53% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1664-1727            1      0.41%     95.93% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1728-1791            2      0.81%     96.75% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1856-1919            2      0.81%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1920-1983            2      0.81%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1984-2047            1      0.41%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2048-2111            2      0.81%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2112-2175            1      0.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          246                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          246                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    23.934959                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    23.925764                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     0.602577                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::17              1      0.41%      0.41% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::18              1      0.41%      0.81% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::22              1      0.41%      1.22% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::23              1      0.41%      1.63% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            242     98.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          246                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                 3959800985                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            6205269185                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                423923200                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   29890.70                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              46840.70                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                      48.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       2.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                   48.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    2.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.50                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.48                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.05                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.52                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                 115768                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                  4905                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.42                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                  5096764.95                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE  79110806502                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF    7753759200                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT    1379171374                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          14825462.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          17243452.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          14702083.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          15898982.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0              10001304                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1              11632488                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2               9918072                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3          10725504.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0             79794624                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         94387737.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         78128793.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         83407833.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        11034869.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        11774730.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        11161359.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        12352020.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      7274395704.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      7291913382.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      7277885363.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      7292454563.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0       79339159584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1       79323793200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2       79336098480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3       79323318480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        111341653437.120010                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        111363186879.360001                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        111340336039.680008                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        111350599272                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          77.933772                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          77.948845                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          77.932850                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          77.940034                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst        13568                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data       616192                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data       602880                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst        14336                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data       583680                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data       586240                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst        10240                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data       995584                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data       966656                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          4417280                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst        13568                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst        14336                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        65792                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       199680                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        199680                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data         2407                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data         2355                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           56                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data         2280                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data         2290                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data         3889                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data         3776                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             17255                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks          780                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total              780                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst       153756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data      6982833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst        95735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data      6831978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst       162459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data      6614399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst       107339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data      6643410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst       116042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data     11282193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst        75427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data     10954374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst        34813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data         2901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total            50057658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst       153756                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst        95735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst       162459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst       107339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst       116042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst        75427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst        34813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total         745570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       2262821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            2262821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       2262821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst       153756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data      6982833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst        95735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data      6831978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst       162459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data      6614399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst       107339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data      6643410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst       116042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data     11282193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst        75427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data     10954374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst        34813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data         2901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total           52320479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                     17255                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                      780                       # Number of write requests accepted
system.mem_ctrls13.readBursts                  138040                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                   6240                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM              4408160                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                  9120                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                199936                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys               4417280                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             199680                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                  285                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0           16617                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1           17216                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2           17097                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3           17704                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4           15456                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5           17484                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6           18026                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7           18155                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             624                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             783                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             600                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             672                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             544                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5            1184                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             632                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7            1209                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                 88245495000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5              138040                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5               6240                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                 17071                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                 17068                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                 17071                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                 17078                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                 17082                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                 17088                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                 17093                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                 17099                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                   118                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                   110                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                  107                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                  100                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                   96                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                   90                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                   85                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                   79                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                   12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                   12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                   12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                   12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                   12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                   12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                   12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                   12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  256                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  256                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  257                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  257                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  257                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  257                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  258                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  259                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  262                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  262                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  262                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  262                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  262                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  262                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  262                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  262                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  262                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  262                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  261                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  261                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  261                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  261                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  260                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  259                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples        18436                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   249.950966                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   243.902869                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    33.125190                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          320      1.74%      1.74% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           71      0.39%      2.12% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           43      0.23%      2.35% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159            9      0.05%      2.40% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           41      0.22%      2.63% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           72      0.39%      3.02% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          301      1.63%      4.65% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287        17579     95.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        18436                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          262                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean   525.782443                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean   299.947000                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev   495.412095                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-63           38     14.50%     14.50% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-127           29     11.07%     25.57% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-191           17      6.49%     32.06% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::192-255           11      4.20%     36.26% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::256-319           21      8.02%     44.27% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::320-383           13      4.96%     49.24% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::384-447           14      5.34%     54.58% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::448-511           13      4.96%     59.54% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::512-575           13      4.96%     64.50% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::576-639           11      4.20%     68.70% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::640-703            7      2.67%     71.37% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::704-767            4      1.53%     72.90% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::768-831           11      4.20%     77.10% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::832-895            8      3.05%     80.15% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::896-959            9      3.44%     83.59% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::960-1023            3      1.15%     84.73% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1024-1087            5      1.91%     86.64% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1088-1151            7      2.67%     89.31% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1152-1215            2      0.76%     90.08% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1216-1279            3      1.15%     91.22% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1344-1407            3      1.15%     92.37% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1408-1471            4      1.53%     93.89% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1472-1535            3      1.15%     95.04% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1536-1599            2      0.76%     95.80% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1600-1663            5      1.91%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1664-1727            1      0.38%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2048-2111            1      0.38%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2112-2175            2      0.76%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2496-2559            1      0.38%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2560-2623            1      0.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          262                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          262                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    23.847328                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    23.822245                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     0.982399                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              2      0.76%      0.76% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::17              1      0.38%      1.15% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18              2      0.76%      1.91% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::22              2      0.76%      2.67% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23              1      0.38%      3.05% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            254     96.95%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          262                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                 4103011430                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            6437958680                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                440816000                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   29784.85                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              46734.85                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                      49.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       2.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                   50.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    2.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.52                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.50                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.04                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    31.03                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                 120369                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                  5198                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.30                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                  4893013.31                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE  79065315469                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF    7753759200                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT    1424662407                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          15899587.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          16523740.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          15890515.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          17216236.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0              10725912                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1              11146968                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2              10719792                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3              11614128                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         86574259.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         90144038.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         84473625.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3             92064960                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        11376599.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1            11363328                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        12023562.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        12415472.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      7281680086.080001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      7288643972.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      7286470876.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      7300733590.080001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0       79332769776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1       79326661104                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2       79328567328                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3       79316056176                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        111351468107.520004                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        111356925039.360001                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        111350587587.839996                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        111362542451.520004                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          77.940642                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          77.944462                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          77.940026                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          77.948394                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst        11776                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data       617984                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data       592896                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst        12800                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data       602880                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data       588288                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data      1014528                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data      1001728                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          4472832                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst        12800                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        52224                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       164096                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        164096                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data         2414                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data         2316                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           50                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data         2355                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data         2298                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data         3963                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data         3913                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             17472                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks          641                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total              641                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst       133448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data      7003140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.dtb.walker         5802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst        72526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data      6718837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst       145053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data      6831978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.dtb.walker         5802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst        52219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data      6666618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.dtb.walker         5802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst        72526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data     11496870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst        72526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data     11351818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst        43516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data         8703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            50687187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst       133448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst        72526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst       145053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst        52219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst        72526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst        72526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst        43516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         591815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       1859575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            1859575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       1859575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst       133448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data      7003140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.dtb.walker         5802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst        72526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data      6718837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst       145053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data      6831978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.dtb.walker         5802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst        52219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data      6666618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.dtb.walker         5802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst        72526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data     11496870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst        72526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data     11351818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst        43516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data         8703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total           52546761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                     17472                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                      641                       # Number of write requests accepted
system.mem_ctrls02.readBursts                  139776                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                   5128                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM              4468192                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                  4640                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                164096                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys               4472832                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             164096                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                  145                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs          102                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0           18793                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1           20265                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2           16417                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3           15296                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4           15833                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5           15537                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6           20137                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7           17353                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             592                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             496                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             512                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             712                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             680                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             520                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6            1040                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             576                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                 88274344000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5              139776                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5               5128                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                 17313                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                 17310                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                 17323                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                 17328                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                 17334                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                 17338                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                 17345                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                 17346                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                   118                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                   114                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                  101                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                  101                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                  100                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                   97                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                   96                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                   97                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                   25                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                   25                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                   25                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                   20                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                   15                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                   14                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  208                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  208                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  208                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  208                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  208                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  209                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  210                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  211                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  215                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  214                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  213                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples        18493                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   250.488725                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   245.046353                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    31.531466                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          282      1.52%      1.52% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           71      0.38%      1.91% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           43      0.23%      2.14% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159            8      0.04%      2.18% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           41      0.22%      2.41% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           71      0.38%      2.79% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          273      1.48%      4.27% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287        17704     95.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        18493                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          216                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean   649.847222                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean   338.801069                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev   671.206307                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-63           31     14.35%     14.35% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-127           27     12.50%     26.85% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-191            8      3.70%     30.56% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::192-255           14      6.48%     37.04% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::256-319           11      5.09%     42.13% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::320-383            8      3.70%     45.83% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::384-447            8      3.70%     49.54% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::448-511            6      2.78%     52.31% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::512-575            9      4.17%     56.48% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::576-639            8      3.70%     60.19% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::640-703            8      3.70%     63.89% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::704-767            7      3.24%     67.13% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::768-831            3      1.39%     68.52% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::832-895           10      4.63%     73.15% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::896-959            4      1.85%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::960-1023            4      1.85%     76.85% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1024-1087            8      3.70%     80.56% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1088-1151            4      1.85%     82.41% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1152-1215            1      0.46%     82.87% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1216-1279            6      2.78%     85.65% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1344-1407            3      1.39%     87.04% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1408-1471            5      2.31%     89.35% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1472-1535            3      1.39%     90.74% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1600-1663            1      0.46%     91.20% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1664-1727            3      1.39%     92.59% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1728-1791            1      0.46%     93.06% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1792-1855            2      0.93%     93.98% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1856-1919            1      0.46%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1920-1983            3      1.39%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2048-2111            1      0.46%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2240-2303            1      0.46%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2304-2367            1      0.46%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2432-2495            1      0.46%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2880-2943            1      0.46%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2944-3007            1      0.46%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3136-3199            1      0.46%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3200-3263            1      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3328-3391            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          216                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          216                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.740741                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.690330                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.386784                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              5      2.31%      2.31% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::17              1      0.46%      2.78% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18              1      0.46%      3.24% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::21              1      0.46%      3.70% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::22              1      0.46%      4.17% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::23              1      0.46%      4.63% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            205     94.91%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::27              1      0.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          216                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                 4120034904                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            6486780354                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                446819200                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   29506.59                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              46456.59                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                      50.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       1.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   50.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    1.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.52                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.04                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    30.99                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                 122001                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  4265                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.17                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                  4873535.25                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE  79057743495                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF    7753759200                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT    1432309881                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0              17279136                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          15842131.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          15009926.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3              17705520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0              11656560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1              10687152                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2          10125744.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3              11944200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         95821939.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         84999283.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         80157542.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         95080627.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        11340103.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        11569443.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        11194122.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3            12441600                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      7289278778.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      7286249643.840001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      7279404609.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      7304801420.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0       79326104256                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1       79328761392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2       79334765808                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3       79312487904                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        111363922661.760010                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        111350550934.080002                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        111343099640.640015                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        111366903159.360001                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          77.949360                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          77.940000                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          77.934785                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          77.951446                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data       613632                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data       573440                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data       590592                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data       567808                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data       982016                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data       959232                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          4329216                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        42496                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       177664                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        177664                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data         2397                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data         2240                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data         2307                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data         2218                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data         3836                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data         3747                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             16911                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks          694                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total              694                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst       107339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data      6953822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst        87032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data      6498357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst        98636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data      6692728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst        43516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data      6434534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst        72526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data     11128437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst        43516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data     10870243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst        29011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total            49059696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst       107339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst        87032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst        98636                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst        43516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst        72526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst        43516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst        29011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         481575                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       2013330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            2013330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       2013330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst       107339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data      6953822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst        87032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data      6498357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst        98636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data      6692728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst        43516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data      6434534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst        72526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data     11128437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst        43516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data     10870243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst        29011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total           51073027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                     16911                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                      694                       # Number of write requests accepted
system.mem_ctrls14.readBursts                  135288                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                   5552                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM              4317824                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                 11392                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                177440                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys               4329216                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             177664                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                  356                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0           16751                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1           17497                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2           17145                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3           16489                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4           15386                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5           18757                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6           15456                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7           17451                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             472                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             567                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             921                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             744                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             528                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5            1057                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             504                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             752                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                 88274549000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5              135288                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5               5552                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                 16717                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                 16711                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                 16716                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                 16723                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                 16726                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                 16734                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                 16738                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                 16742                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                   130                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                   121                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                  117                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                  110                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                  107                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                   98                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                   94                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                   90                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    9                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  226                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  226                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  227                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  227                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  227                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  227                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  230                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  230                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  233                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  233                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  233                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  233                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  233                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  233                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  233                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  234                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  234                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  234                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  233                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  233                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  233                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  233                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  230                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  229                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples        17963                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   250.251294                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   244.418220                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    32.408289                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          306      1.70%      1.70% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           57      0.32%      2.02% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           36      0.20%      2.22% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159           12      0.07%      2.29% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           39      0.22%      2.51% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           58      0.32%      2.83% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          282      1.57%      4.40% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287        17173     95.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        17963                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          233                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean   578.519313                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean   334.391423                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev   507.450423                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-63           28     12.02%     12.02% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-127           36     15.45%     27.47% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-191            8      3.43%     30.90% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::192-255            6      2.58%     33.48% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::256-319           14      6.01%     39.48% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::320-383            9      3.86%     43.35% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::384-447            6      2.58%     45.92% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::448-511           16      6.87%     52.79% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::512-575           10      4.29%     57.08% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::576-639            8      3.43%     60.52% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::640-703           10      4.29%     64.81% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::704-767           10      4.29%     69.10% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::768-831            9      3.86%     72.96% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::832-895            6      2.58%     75.54% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::896-959            8      3.43%     78.97% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::960-1023            7      3.00%     81.97% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1024-1087            6      2.58%     84.55% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1088-1151            4      1.72%     86.27% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1152-1215            1      0.43%     86.70% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1216-1279            9      3.86%     90.56% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1280-1343            1      0.43%     90.99% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1344-1407            5      2.15%     93.13% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1408-1471            2      0.86%     93.99% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1472-1535            2      0.86%     94.85% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1536-1599            1      0.43%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1600-1663            1      0.43%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1728-1791            4      1.72%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1792-1855            2      0.86%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2112-2175            2      0.86%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2240-2303            1      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2368-2431            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          233                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          233                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    23.798283                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    23.755418                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.325349                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              3      1.29%      1.29% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::18              4      1.72%      3.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::22              4      1.72%      4.72% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            220     94.42%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::25              1      0.43%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::32              1      0.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          233                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                 4034835330                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            6321932730                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                431782400                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   29902.73                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              46852.73                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                      48.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       2.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                   49.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    2.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.51                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.49                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.04                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.15                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                 117902                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  4612                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.17                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                  5014174.89                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE  79096545668                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF    7753759200                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT    1393432208                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          15891724.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          16008451.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2              16414272                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          15898377.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0              10720608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1              10799352                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2              11073120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3              10725096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         86919705.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         86093030.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         87880166.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         85064678.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        11101224.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        11738649.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        11941032.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        11373281.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      7280770311.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      7286221408.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      7291109491.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      7289644855.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0       79333567824                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1       79328786160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2       79324498368                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3       79325783136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        111351413286.720001                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        111352088939.520004                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        111355358338.559998                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        111350931312.959991                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          77.940604                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          77.941077                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          77.943365                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          77.940266                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data       624384                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data       588288                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst        10240                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data       565760                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data       573440                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data       984064                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data       959744                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          4335104                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        35584                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       162304                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        162304                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data         2439                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data         2298                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data         2210                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data         2240                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data         3844                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data         3749                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             16934                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks          634                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total              634                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker         8703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst        60922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data      7075667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker         2901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst        60922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data      6666618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker         8703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst       116042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data      6411326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker         5802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst        43516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data      6498357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker         8703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst        52219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data     11151645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.dtb.walker         2901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst        23208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data     10876045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst        46417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data         5802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            49126421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst        60922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst        60922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst       116042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst        43516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst        52219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst        23208                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst        46417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         403246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       1839267                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            1839267                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       1839267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker         8703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst        60922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data      7075667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker         2901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst        60922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data      6666618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker         8703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst       116042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data      6411326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker         5802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst        43516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data      6498357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker         8703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst        52219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data     11151645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.dtb.walker         2901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst        23208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data     10876045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst        46417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data         5802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total           50965688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                     16934                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                      634                       # Number of write requests accepted
system.mem_ctrls08.readBursts                  135472                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                   5072                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM              4327840                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                  7264                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                162560                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys               4335104                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             162304                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                  227                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs           12                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0           16744                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1           18712                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2           17216                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3           17984                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4           15809                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5           16610                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6           16593                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7           15577                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             576                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             592                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             552                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             584                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             488                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             695                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6            1081                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             512                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                 88242974000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5              135472                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5               5072                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                 16773                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                 16774                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                 16779                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                 16784                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                 16789                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                 16793                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                 16798                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                 16805                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                   103                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                    97                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                   92                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                   87                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                   82                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                   78                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                   73                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                   66                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                   11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                   11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                   11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                   11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    8                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  208                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  209                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  209                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  209                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  209                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  209                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  209                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  210                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  212                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  212                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  212                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  212                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  212                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  212                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  212                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  212                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  213                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  213                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  213                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  213                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  213                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  213                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  213                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  212                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples        17912                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   250.692273                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   245.394940                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    31.032402                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          268      1.50%      1.50% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           64      0.36%      1.85% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127           39      0.22%      2.07% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159            4      0.02%      2.09% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191           39      0.22%      2.31% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           64      0.36%      2.67% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          255      1.42%      4.09% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287        17179     95.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        17912                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          212                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean   638.966981                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean   367.924626                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev   586.384160                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-63           26     12.26%     12.26% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-127           24     11.32%     23.58% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-191           14      6.60%     30.19% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::192-255            6      2.83%     33.02% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::256-319            7      3.30%     36.32% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::320-383            9      4.25%     40.57% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::384-447            8      3.77%     44.34% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::448-511            6      2.83%     47.17% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::512-575           13      6.13%     53.30% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::576-639           10      4.72%     58.02% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::640-703            9      4.25%     62.26% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::704-767            7      3.30%     65.57% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::768-831           13      6.13%     71.70% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::832-895            5      2.36%     74.06% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::896-959            5      2.36%     76.42% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::960-1023            7      3.30%     79.72% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1024-1087            2      0.94%     80.66% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1088-1151            5      2.36%     83.02% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1152-1215            3      1.42%     84.43% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1216-1279            5      2.36%     86.79% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1280-1343            1      0.47%     87.26% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1344-1407            8      3.77%     91.04% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1408-1471            2      0.94%     91.98% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1472-1535            4      1.89%     93.87% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1536-1599            2      0.94%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1664-1727            2      0.94%     95.75% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1792-1855            1      0.47%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1856-1919            1      0.47%     96.70% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2112-2175            1      0.47%     97.17% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2176-2239            1      0.47%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2432-2495            1      0.47%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2496-2559            1      0.47%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2560-2623            1      0.47%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2880-2943            1      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3200-3263            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          212                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          212                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    23.962264                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.942681                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     0.922849                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              1      0.47%      0.47% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::17              1      0.47%      0.94% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::23              2      0.94%      1.89% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            206     97.17%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::25              1      0.47%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::32              1      0.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          212                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                 4041749074                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            6334151824                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                432784000                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   29884.65                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              46834.65                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                      49.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       1.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   49.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    1.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.51                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.49                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.04                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    30.83                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                 118183                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  4230                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.40                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                  5022937.96                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE  79095784614                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF    7753759200                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT    1394008236                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          16079817.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          16739654.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          15095203.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          15756249.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0              10847496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1          11292624.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2              10183272                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3              10629216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         87922598.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         91410009.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         81150950.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         83692876.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        11157626.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        11456225.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        10875617.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        11668976.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      7283193805.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      7290205133.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2        7279335936                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      7287998385.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0       79331441952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1       79325291664                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2       79334826048                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3       79327227408                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        111353085184.320007                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        111358837199.039993                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        111343908914.880005                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        111349415000.640015                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          77.941774                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          77.945800                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          77.935351                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          77.939205                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data       583936                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst        13312                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data       590848                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data       590592                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data       564736                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data       964608                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst         8448                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data       977664                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          4330752                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst        13312                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        57856                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       167424                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        167424                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data         2281                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst           52                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data         2308                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data         2307                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data         2206                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data         3768                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data         3819                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             16917                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks          654                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total              654                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst        78328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data      6617300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst       150855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data      6695629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst       113141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data      6692728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst       101537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data      6399721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst        95735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data     10931165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst        95735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data     11079119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst        20307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data         5802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            49077103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst        78328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst       150855                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst       113141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst       101537                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst        95735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst        95735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst        20307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total         655638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       1897288                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            1897288                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       1897288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst        78328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data      6617300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst       150855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data      6695629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst       113141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data      6692728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst       101537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data      6399721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst        95735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data     10931165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst        95735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data     11079119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst        20307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data         5802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total           50974391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                     16917                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                      654                       # Number of write requests accepted
system.mem_ctrls04.readBursts                  135336                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                   5232                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM              4324032                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                  6720                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                167680                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys               4330752                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             167424                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                  210                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs           43                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0           18098                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1           16673                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2           18970                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3           15324                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4           15359                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5           16324                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6           16786                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7           17592                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             624                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             536                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             672                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             704                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             696                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             727                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             704                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             577                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                 88250459000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5              135336                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5               5232                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                 16773                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                 16767                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                 16774                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                 16782                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                 16788                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                 16799                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                 16807                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                 16814                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                   128                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                   121                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                  113                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                  105                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                   99                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                   90                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                   82                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                   74                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  216                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  216                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  216                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  217                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  218                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  218                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  218                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  218                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  219                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  219                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  219                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  219                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  219                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  219                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  219                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  219                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  219                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  219                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  219                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  218                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  217                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  217                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  217                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  217                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples        17933                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   250.471868                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   245.022424                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    31.574967                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          274      1.53%      1.53% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           66      0.37%      1.90% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           46      0.26%      2.15% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159            6      0.03%      2.19% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           48      0.27%      2.45% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           64      0.36%      2.81% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          258      1.44%      4.25% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287        17171     95.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        17933                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          219                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean   615.881279                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean   368.853192                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev   529.923722                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-63           23     10.50%     10.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-127           25     11.42%     21.92% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-191           11      5.02%     26.94% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::192-255           15      6.85%     33.79% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::256-319            5      2.28%     36.07% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::320-383           12      5.48%     41.55% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::384-447           10      4.57%     46.12% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::448-511            9      4.11%     50.23% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::512-575           10      4.57%     54.79% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::576-639           11      5.02%     59.82% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::640-703            3      1.37%     61.19% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::704-767            9      4.11%     65.30% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::768-831           13      5.94%     71.23% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::832-895            9      4.11%     75.34% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::896-959            4      1.83%     77.17% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::960-1023            6      2.74%     79.91% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1024-1087            2      0.91%     80.82% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1088-1151            4      1.83%     82.65% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1152-1215            6      2.74%     85.39% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1216-1279            6      2.74%     88.13% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1280-1343            2      0.91%     89.04% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1344-1407            5      2.28%     91.32% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1408-1471            2      0.91%     92.24% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1472-1535            3      1.37%     93.61% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1536-1599            2      0.91%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1600-1663            2      0.91%     95.43% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1664-1727            2      0.91%     96.35% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1728-1791            1      0.46%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1792-1855            2      0.91%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1920-1983            1      0.46%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1984-2047            1      0.46%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2240-2303            1      0.46%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2432-2495            1      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2688-2751            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          219                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          219                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    23.926941                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    23.919938                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     0.545335                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::19              1      0.46%      0.46% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::20              2      0.91%      1.37% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::21              1      0.46%      1.83% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            215     98.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          219                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                 3952228949                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            6242614649                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                432403200                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   29248.47                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              46198.47                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                      49.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       1.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   49.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    1.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.51                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.49                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.04                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    30.95                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                 118072                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  4361                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.35                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                  5022506.35                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE  79100036881                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF    7753759200                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT    1389940995                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          16047158.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          15799795.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          15228259.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          16566076.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0          10825464.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1              10658592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2              10273032                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3              11175528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         87453350.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         84830553.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         81288230.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         89118182.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        11250524.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        11512627.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        11416412.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        11642434.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3       24612441888                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      7283030247.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      7284668454.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      7281213981.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      7292997331.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0       79331585424                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1       79330148400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2       79333178640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3       79322842368                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        111352634056.320007                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        111350060310.720001                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        111345040442.879990                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        111356783808.959991                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          77.941458                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          77.939657                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          77.936143                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          77.944363                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq              268978                       # Transaction distribution
system.membus.trans_dist::ReadResp             268978                       # Transaction distribution
system.membus.trans_dist::WriteReq                 98                       # Transaction distribution
system.membus.trans_dist::WriteResp                98                       # Transaction distribution
system.membus.trans_dist::Writeback             10903                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           282631                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          34874                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          249324                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           17                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35923                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1122                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave      1152346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1152946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1152946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         1200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     71884801                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     71886001                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                71886001                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq    134489000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp   4434990500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq        98000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        49000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    179899500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq    141383832                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq     17515812                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp    124662000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq        12492                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq     18234906                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp     18513000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq         1247                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp         9038                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           46                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            8                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback           80                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq          722                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq          166                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp         6515                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           62                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp           56                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq      2458000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp     70532946                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp        45498                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback        72994                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq      1797499                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq        85500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp     49890000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp       521500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          2323                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                        15617                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime             4413993                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime          120989944                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                           102999                       # Total snoops (count)
system.membus.snoop_fanout::samples            633123                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  633123    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              633123                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy              198500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 300                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           439511000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              530125                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         4578214500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              5.2                       # Layer utilization (%)
system.membus.respLayer3.succeeded             519522                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq             268775                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp            268775                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            10903                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq          231447                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq         17877                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp         249324                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq             1122                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp            1122                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port         8951                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         8217                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         8905                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         8229                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         8600                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         8516                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         8466                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         9016                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port         8808                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port        34493                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port        32927                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port        61184                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port        29965                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         8859                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port         8753                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         8433                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       262323                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port         8969                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         8480                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         9003                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         8405                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         8692                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         8460                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         8394                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         8755                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port         8468                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port        34504                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port        32712                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port        61546                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port        29706                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port         8846                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port         8599                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         8827                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       262367                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port         9162                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         8362                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         8855                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         8211                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         8745                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         8536                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         8308                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         8849                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port         8430                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port        34474                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port        33205                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port        61451                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port        29597                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port         8865                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port         8601                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         8663                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       262314                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port         9325                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         8386                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         9026                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         8375                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         8537                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         8546                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         8502                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         8679                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port         8820                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port        34702                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port        32766                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port        61259                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port        29850                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port         8720                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port         8567                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         8283                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       262343                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total               1049347                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port      1175296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port      1068800                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port      1156096                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port      1073408                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port      1116928                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port      1107968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port      1106432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port      1173504                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port      1146112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port      1101568                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port      1114624                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port      1074432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port      1161216                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port      1158912                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port      1143808                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port      1100288                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total     17979392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port      1175296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port      1101312                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port      1167360                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port      1099008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port      1133056                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port      1103360                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port      1097216                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port      1142272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port      1105152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port      1106176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port      1088256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port      1082624                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port      1145600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port      1155840                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port      1121280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port      1149440                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total     17973249                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port      1202688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port      1091840                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port      1146112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port      1074688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port      1137664                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port      1110016                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port      1087232                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port      1154048                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port      1097472                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port      1113600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port      1116160                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port      1078784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port      1131264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port      1160704                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port      1121536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port      1128192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total     17952000                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port      1222144                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port      1092608                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port      1167360                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port      1092608                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port      1110528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port      1113856                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port      1111040                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port      1132032                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port      1148672                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port      1112576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port      1074176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port      1087488                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port      1171968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port      1141504                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port      1120256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port      1081344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total     17980160                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               71884801                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq    376144200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp   2649146635                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    102487000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq    324010600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq     25027400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp    348825282                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq      1540800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp     10988540                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq          352                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp           15                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            3                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq           38                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            6                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq           75                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            2                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq       349800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp        70000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         1200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq        46200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq          400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp        42394                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq        86000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp        12800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          469                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                          23                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             483600                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime            125194                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           33447600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded              18662                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           28464200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded              17013                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           30623800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded              18215                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           29323000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded              16959                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           29891600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded              17614                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           29129400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded              17333                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           29877200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded              17198                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           30556600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded              17987                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy           29667200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded              17580                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy          103096000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded              69454                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy          97881800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded             66137                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy         177131400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.2                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded            123027                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          88942600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded             59879                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          31466200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded             18035                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          30182600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded             17607                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          29528800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded             17424                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         752313626                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             0.9                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded            129792                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         752610112                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             0.9                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded            129835                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         751458485                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             0.9                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded            129783                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         752579734                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             0.9                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded            129812                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq       268775                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp       268775                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        10903                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq       231447                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq        17877                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp       249324                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq         1122                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp         1122                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       262323                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       262367                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       262314                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       262343                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total      1049347                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave     17979392                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave     17973249                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave     17952000                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave     17980160                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     71884801                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq    215020000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp   1075100000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     43612000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq    185157600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq     14301600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp    199459200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq       897600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp      4488000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp         3189                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp         2011                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp           23                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp      9371200                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp      3389900                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp        54900                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                  5223                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime     12816000                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy    114792800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded       132531                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy    114652900                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded       132532                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy    114818400                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded       132531                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy    114725600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded       132531                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   1279048000                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          1.4                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       519222                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            3112041                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           3102233                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         9808                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                98                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               98                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            45932                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          282868                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         35088                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         317956                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          402                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          402                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            52885                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           52885                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         4856                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       474637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       435215                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         5470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       461400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       411536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         4532                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       460346                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       412323                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4326                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       458428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       409384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         5440                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       552601                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side           46                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       688888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         5724                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       550694                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side           50                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       691434                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side           44                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         2136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side         1269                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6040801                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       621568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     28226736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side       870224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       700160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     26562224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side       822772                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       580096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     26598828                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       824472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       553728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     26230448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side       818480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       696320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     44526256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side           92                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side      1377112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       732672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     44323768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side          100                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side      1379428                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side         1316                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       273408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side       119145                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           36                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              206839901                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   1559786820                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  25390972971                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq        99996                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        49998                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   1492828354                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq    145758924                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq     17732047                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp    124944384                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq       205990                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     27081545                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    128841973                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq       128418                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp         5938                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           56                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback          704                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq         7077                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq          742                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp          117                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq          197                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq         1869                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp          504                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq    479580614                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp     71137354                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq      5707465                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback      8993483                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq     77681586                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq      7392991                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp      1497000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq       869990                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq     23296949                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp      7898988                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                       139867                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                        6559                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime          603523078                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime          80533342                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                          971895                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3529013                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               3529013    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3529013                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3243905176                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            3529314                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy          79067655                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              2428                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy        8997489384                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            10.2                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            324792                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy         217907464                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded            217659                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy          89102850                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              2735                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy        8861540385                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            10.0                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            319276                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy         206067028                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded            205843                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy         73844019                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             2266                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy       8854488574                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           10.0                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded           318445                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy        206431013                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded           206205                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy         70490138                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded             2163                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy       8872757327                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           10.1                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded           318488                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy        204984021                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded           204764                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy         88624484                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded             2720                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy       8749854608                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            9.9                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded           330444                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.occupancy            23000                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.succeeded               23                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy        344933317                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded           344610                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy         93235974                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded             2862                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy       8705141173                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            9.9                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded           329240                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.occupancy            25000                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer32.succeeded               25                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy        346908795                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded           346577                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.occupancy            65000                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer36.succeeded                2                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy           562498                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded               30                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         34717970                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded             1068                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy         17740494                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              708                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy             9998                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded                9                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples         8824                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0         8824    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total         8824                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples         8824                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0         8824    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total         8824                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples         8824                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0         8824    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total         8824                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples         8824                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0         8824    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total         8824                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples         8824                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0             8824    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total         8824                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples         8824                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0            8824    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total         8824                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                    270198                       # number of replacements
system.l2.tags.tagsinuse                  8183.906598                       # Cycle average of tags in use
system.l2.tags.total_refs                      607540                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    270198                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.248499                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      327.429487                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     1.628668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    16.339193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data  1133.869942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     2.603553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    17.096672                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data  1078.156550                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     0.185703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    20.420809                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data  1083.129624                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     1.558592                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.itb.walker     0.032434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst    17.897492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data  1060.347164                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     2.132569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst    12.853846                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data  1700.236813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     1.086244                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst     9.623535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data  1667.616033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     4.499263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst    11.509793                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data    13.652621                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.039969                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.001995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.138412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.002087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.131611                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.002493                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.132218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.002185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.129437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.001569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.207548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.001175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.203566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.001405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.001667                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999012                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            13                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8150                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2039                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5284                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          649                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.001587                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.994873                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20737479                       # Number of tag accesses
system.l2.tags.data_accesses                 20737479                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker       217521                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         1582                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data        65110                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker       205665                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst         1803                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data        60562                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker       206096                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst         1227                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data        60946                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker       204590                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst         1415                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data        60071                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker       344242                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.itb.walker           23                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst         1865                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data       102545                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker       344825                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.itb.walker           25                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst         2109                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data       101822                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data            4                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            7                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          902                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data          246                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1985205                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            45932                       # number of Writeback hits
system.l2.Writeback_hits::total                 45932                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data          123                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data          110                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data          109                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data          117                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data          137                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data          118                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  720                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           46                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data           47                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data           45                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data           34                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                214                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          445                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          235                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data          262                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          297                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data          677                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data          422                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data           21                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2359                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker       217521                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          1582                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data         65555                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker       205665                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst          1803                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data         60797                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker       206096                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst          1227                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data         61208                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker       204590                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst          1415                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data         60368                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker       344242                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.itb.walker           23                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst          1865                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data        103222                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker       344825                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.itb.walker           25                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst          2109                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data        102244                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.inst             2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data             4                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            7                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           902                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data           267                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1987564                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker       217521                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         1582                       # number of overall hits
system.l2.overall_hits::system.cpu0.data        65555                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker       205665                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst         1803                       # number of overall hits
system.l2.overall_hits::system.cpu1.data        60797                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker       206096                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst         1227                       # number of overall hits
system.l2.overall_hits::system.cpu2.data        61208                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker       204590                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst         1415                       # number of overall hits
system.l2.overall_hits::system.cpu3.data        60368                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker       344242                       # number of overall hits
system.l2.overall_hits::system.cpu4.itb.walker           23                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst         1865                       # number of overall hits
system.l2.overall_hits::system.cpu4.data       103222                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker       344825                       # number of overall hits
system.l2.overall_hits::system.cpu5.itb.walker           25                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst         2109                       # number of overall hits
system.l2.overall_hits::system.cpu5.data       102244                       # number of overall hits
system.l2.overall_hits::system.cpu6.inst            2                       # number of overall hits
system.l2.overall_hits::system.cpu6.data            4                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            7                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          902                       # number of overall hits
system.l2.overall_hits::system.cpu7.data          267                       # number of overall hits
system.l2.overall_hits::total                 1987564                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           35                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          846                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data        37693                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           28                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          932                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data        36373                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           22                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst         1039                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data        36506                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           30                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          748                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data        35945                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker           36                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst          855                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data        60039                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker           32                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          753                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data        60110                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          166                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data           52                       # number of ReadReq misses
system.l2.ReadReq_misses::total                272242                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data        36871                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data        35663                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data        35413                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data        34918                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data        43956                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data        44083                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data           60                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             230964                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data         2501                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data         2502                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data         2412                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data         2380                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data         4045                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data         4034                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            17877                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data          250                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data          239                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data          239                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data          206                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data          335                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data          328                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu6.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1605                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           35                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          846                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data        37943                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           28                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          932                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data        36612                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           22                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst         1039                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data        36745                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           30                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          748                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        36151                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker           36                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst          855                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data        60374                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker           32                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          753                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data        60438                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          166                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           59                       # number of demand (read+write) misses
system.l2.demand_misses::total                 273847                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           35                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          846                       # number of overall misses
system.l2.overall_misses::system.cpu0.data        37943                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           28                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          932                       # number of overall misses
system.l2.overall_misses::system.cpu1.data        36612                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           22                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst         1039                       # number of overall misses
system.l2.overall_misses::system.cpu2.data        36745                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           30                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          748                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        36151                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker           36                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst          855                       # number of overall misses
system.l2.overall_misses::system.cpu4.data        60374                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker           32                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          753                       # number of overall misses
system.l2.overall_misses::system.cpu5.data        60438                       # number of overall misses
system.l2.overall_misses::system.cpu6.data            1                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker            2                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          166                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           59                       # number of overall misses
system.l2.overall_misses::total                273847                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      4263000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst    104641500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data   4902053984                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      3421000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst    115663500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data   4739444479                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      2769000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst    130577500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data   4753604477                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      3766500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     93396000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data   4680585479                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker      4318500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst    105226500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data   7804875476                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker      3663000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst     92791500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data   7819642979                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker       163500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     21385500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data      6743000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     35392996374                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data     45503986                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data     42362486                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data     40739481                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data     39322481                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data     83484472                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data     82567945                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data       196500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    334177351                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data      2104000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data      3092500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data      2764500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data      2747000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data      2760500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data      3297000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu7.data       130500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     16896000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data     27192500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data     28360000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data     28819499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data     24117500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data     38448000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data     37738000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu6.data       137000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data       692500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     185504999                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      4263000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst    104641500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data   4929246484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      3421000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst    115663500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data   4767804479                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      2769000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst    130577500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data   4782423976                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      3766500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     93396000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data   4704702979                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker      4318500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst    105226500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data   7843323476                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker      3663000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst     92791500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data   7857380979                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.data       137000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker       163500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     21385500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data      7435500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      35578501373                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      4263000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst    104641500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data   4929246484                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      3421000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst    115663500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data   4767804479                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      2769000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst    130577500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data   4782423976                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      3766500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     93396000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data   4704702979                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker      4318500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst    105226500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data   7843323476                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker      3663000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst     92791500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data   7857380979                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.data       137000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker       163500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     21385500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data      7435500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     35578501373                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker       217556                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         2428                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data       102803                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker       205693                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         2735                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data        96935                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker       206118                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         2266                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data        97452                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker       204620                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst         2163                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data        96016                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker       344278                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.itb.walker           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst         2720                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data       162584                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker       344857                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.itb.walker           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst         2862                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data       161932                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.inst            2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data            4                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker            9                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst         1068                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data          298                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2257447                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        45932                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             45932                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data        36994                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data        35773                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data        35522                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data        35035                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data        44093                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data        44201                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           66                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           231684                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data         2547                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data         2549                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data         2435                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data         2399                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data         4090                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data         4068                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          18091                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data          695                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data          474                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data          501                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data          503                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data         1012                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data          750                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu6.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           28                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3964                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker       217556                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         2428                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data       103498                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker       205693                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         2735                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data        97409                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker       206118                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         2266                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data        97953                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker       204620                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst         2163                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data        96519                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker       344278                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.itb.walker           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst         2720                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data       163596                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker       344857                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.itb.walker           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst         2862                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data       162682                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker            9                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst         1068                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data          326                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2261411                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker       217556                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         2428                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data       103498                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker       205693                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         2735                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data        97409                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker       206118                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         2266                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data        97953                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker       204620                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst         2163                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data        96519                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker       344278                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.itb.walker           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst         2720                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data       163596                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker       344857                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.itb.walker           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst         2862                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data       162682                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker            9                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst         1068                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data          326                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2261411                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.000161                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.348435                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.366653                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.000136                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.340768                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.375231                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.000107                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.458517                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.374605                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.000147                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.345816                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.374365                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.000105                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.314338                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.369280                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.000093                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.263103                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.371205                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.222222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.155431                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.174497                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.120597                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.996675                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.996925                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.996931                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.996660                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.996893                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.997330                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.909091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.996892                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.981940                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.981561                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.990554                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.992080                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.988998                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.991642                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.988171                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.359712                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.504219                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.477046                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.409543                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.331028                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.437333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.250000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.404894                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.000161                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.348435                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.366606                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.000136                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.340768                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.375858                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.000107                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.458517                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.375129                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.000147                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.345816                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.374548                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.000105                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.314338                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.369043                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.000093                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.263103                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.371510                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.data     0.200000                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.222222                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.155431                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.180982                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.121096                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.000161                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.348435                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.366606                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.000136                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.340768                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.375858                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.000107                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.458517                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.375129                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.000147                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.345816                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.374548                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.000105                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.314338                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.369043                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.000093                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.263103                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.371510                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.data     0.200000                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.222222                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.155431                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.180982                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.121096                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker       121800                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 123689.716312                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 130052.104741                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 122178.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 124102.467811                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 130301.170621                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 125863.636364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 125676.130895                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 130214.334000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker       125550                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 124860.962567                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 130215.203199                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker 119958.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 123071.929825                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 129996.760039                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker 114468.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 123229.083665                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 130088.886691                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker        81750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 128828.313253                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 129673.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 130005.643413                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data  1234.140273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data  1187.855368                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data  1150.410330                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data  1126.137837                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data  1899.273637                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data  1873.011025                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data         3275                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1446.880687                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data   841.263495                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data  1236.011191                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data  1146.144279                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data  1154.201681                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data   682.447466                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data   817.302925                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu7.data        43500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   945.125021                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data       108770                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 118661.087866                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 120583.677824                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 117075.242718                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 114770.149254                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 115054.878049                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu6.data       137000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 98928.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115579.438629                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker       121800                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 123689.716312                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 129911.880558                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 122178.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 124102.467811                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 130225.185158                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 125863.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 125676.130895                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 130151.693455                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker       125550                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 124860.962567                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 130140.327487                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker 119958.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 123071.929825                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 129912.271441                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker 114468.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 123229.083665                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 130007.296386                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.data       137000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker        81750                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 128828.313253                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 126025.423729                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 129921.092336                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker       121800                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 123689.716312                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 129911.880558                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 122178.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 124102.467811                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 130225.185158                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 125863.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 125676.130895                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 130151.693455                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker       125550                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 124860.962567                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 130140.327487                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker 119958.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 123071.929825                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 129912.271441                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker 114468.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 123229.083665                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 130007.296386                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.data       137000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker        81750                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 128828.313253                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 126025.423729                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 129921.092336                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10903                       # number of writebacks
system.l2.writebacks::total                     10903                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker           16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst          297                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data           98                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker           16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst          412                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data          181                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker           16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst          385                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data          183                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker           16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst          366                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data          194                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.dtb.walker           13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst          433                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data          204                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.dtb.walker           23                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst          430                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data          181                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.dtb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               3467                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst          297                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data           98                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst          412                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data          181                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst          385                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data          183                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst          366                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data          194                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.dtb.walker           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst          433                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data          204                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.dtb.walker           23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst          430                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data          181                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.dtb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3467                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst          297                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data           98                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst          412                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data          181                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst          385                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data          183                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst          366                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data          194                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.dtb.walker           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst          433                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data          204                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.dtb.walker           23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst          430                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data          181                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.dtb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3467                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker           19                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          549                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data        37595                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          520                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data        36192                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          654                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data        36323                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          382                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data        35751                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker           23                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst          422                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data        59835                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst          323                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data        59929                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          165                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data           52                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           268775                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data        36871                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data        35663                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data        35413                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data        34918                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data        43956                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data        44083                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data           60                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        230964                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data         2501                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data         2502                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data         2412                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data         2380                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data         4045                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data         4034                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        17877                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data          250                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data          239                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data          239                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data          206                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data          335                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data          328                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu6.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1605                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          549                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data        37845                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data        36431                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          654                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data        36562                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data        35957                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst          422                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data        60170                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst          323                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data        60257                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.data            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           59                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            270380                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          549                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data        37845                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data        36431                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          654                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data        36562                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data        35957                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst          422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data        60170                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst          323                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data        60257                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           59                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           270380                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      2201000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     66054500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data   4477697484                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker      1415500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     62940500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data   4318958480                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker       820000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     78765000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data   4332243977                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker      1723000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     46320000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data   4264916481                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker      2506500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst     49772000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data   7123100476                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker       995500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst     39698000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data   7138732479                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     19452000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data      6171000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  32034483877                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data   2014920006                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data   1949015992                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data   1935128467                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data   1908853579                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data   2400958533                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data   2408337535                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data      3267495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  12620481607                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data    136452965                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data    136432971                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data    131413965                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data    129816453                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data    220271426                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data    219846956                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data       162500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    974397236                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data     24442500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data     25731000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data     26190499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data     21851500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data     34763000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data     34130000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu6.data       126000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data       615500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    167849999                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      2201000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     66054500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data   4502139984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker      1415500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     62940500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data   4344689480                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker       820000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     78765000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data   4358434476                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker      1723000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     46320000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data   4286767981                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker      2506500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst     49772000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data   7157863476                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker       995500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst     39698000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data   7172862479                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.data       126000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     19452000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      6786500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  32202333876                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      2201000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     66054500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data   4502139984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker      1415500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     62940500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data   4344689480                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker       820000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     78765000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data   4358434476                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker      1723000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     46320000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data   4286767981                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker      2506500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst     49772000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data   7157863476                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker       995500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst     39698000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data   7172862479                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.data       126000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     19452000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      6786500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  32202333876                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data       623000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data       633500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       617499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data       645999                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data       632500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data       679500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu6.data       100000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data       339500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      4271498                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       282999                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data       301498                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data       260000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data       283499                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data       280000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data       280000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu6.data       103500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data       230500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      2021996                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data       905999                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data       934998                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data       877499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data       929498                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data       912500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data       959500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu6.data       203500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       570000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      6293494                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.000087                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.226112                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.365699                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.000058                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.190128                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.373364                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.000029                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.288614                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.372727                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.000068                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.176607                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.372344                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.000067                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.155147                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.368025                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.000026                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.112858                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.370087                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.154494                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.174497                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.119061                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.996675                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.996925                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.996931                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.996660                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.996893                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.997330                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.909091                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.996892                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.981940                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.981561                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.990554                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.992080                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.988998                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.991642                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.988171                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.359712                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.504219                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.477046                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.409543                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.331028                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.437333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu6.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.404894                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.000087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.226112                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.365659                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.000058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.190128                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.374000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.000029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.288614                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.373261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.000068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.176607                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.372538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.000067                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.155147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.367796                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.000026                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.112858                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.370397                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.data     0.200000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.154494                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.180982                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.119563                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.000087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.226112                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.365659                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.000058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.190128                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.374000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.000029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.288614                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.373261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.000068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.176607                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.372538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.000067                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.155147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.367796                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.000026                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.112858                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.370397                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.data     0.200000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.154494                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.180982                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.119563                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 115842.105263                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 120317.850638                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 119103.537279                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 117958.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 121039.423077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 119334.617595                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 136666.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 120435.779817                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 119269.993585                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 123071.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 121256.544503                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 119295.026181                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker 108978.260870                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 117943.127962                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 119045.716988                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker 110611.111111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 122904.024768                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 119119.833119                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 117890.909091                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 118673.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 119186.992380                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54647.826368                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54650.926506                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54644.578742                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54666.750072                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54621.861248                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54631.888370                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54458.250000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54642.635246                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54559.362255                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54529.564748                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54483.401741                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54544.728151                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54455.235105                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54498.501735                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54505.634950                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data        97770                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 107661.087866                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 109583.677824                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 106075.242718                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 103770.149254                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 104054.878049                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu6.data       126000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 87928.571429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104579.438629                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 115842.105263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 120317.850638                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 118962.610226                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 117958.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 121039.423077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 119258.035190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 136666.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 120435.779817                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 119206.675674                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 123071.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 121256.544503                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 119219.289179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker 108978.260870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 117943.127962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 118960.669370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker 110611.111111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 122904.024768                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 119037.829281                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.data       126000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 117890.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 115025.423729                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 119100.280627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 115842.105263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 120317.850638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 118962.610226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 117958.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 121039.423077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 119258.035190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 136666.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 120435.779817                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 119206.675674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 123071.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 121256.544503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 119219.289179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker 108978.260870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 117943.127962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 118960.669370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker 110611.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 122904.024768                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 119037.829281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.data       126000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 117890.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 115025.423729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 119100.280627                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       2323                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples        67492                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        67492    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         67492                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         2740                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         2740    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         2740                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples          8824                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     195791840.435177                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    65226984.015702                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-6.71089e+07           71      0.80%      0.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.34218e+08         1536     17.41%     18.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.01327e+08         2758     31.26%     49.47% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.68435e+08         3516     39.85%     89.31% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.35544e+08          848      9.61%     98.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-4.02653e+08           46      0.52%     99.44% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.69762e+08           12      0.14%     99.58% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.36871e+08           11      0.12%     99.71% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.0398e+08            5      0.06%     99.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.71089e+08            9      0.10%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-7.38198e+08            2      0.02%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.38198e+08-8.05306e+08            8      0.09%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-8.72415e+08            2      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total            8824                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        195797825.661259      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                  17277952                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples         8824                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    7949229.374433                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   18978686.825998                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-1.67772e+07         6836     77.47%     77.47% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-3.35544e+07         1587     17.99%     95.46% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     95.46% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-6.71089e+07          243      2.75%     98.21% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-8.38861e+07           68      0.77%     98.98% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     98.98% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.17441e+08           37      0.42%     99.40% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.17441e+08-1.34218e+08           24      0.27%     99.67% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.67% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.50995e+08-1.67772e+08           15      0.17%     99.84% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-1.84549e+08            9      0.10%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.18104e+08            4      0.05%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+08-2.68435e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total           8824                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       7948883.457474      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                 701440                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           67492                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       100404.033071                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      98911.743014                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      22010.164846                       # Read request-response latency
system.Lmon0.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-65535           70      0.10%      0.10% # Read request-response latency
system.Lmon0.readLatencyHist::65536-98303        60329     89.39%     89.49% # Read request-response latency
system.Lmon0.readLatencyHist::98304-131071         2729      4.04%     93.53% # Read request-response latency
system.Lmon0.readLatencyHist::131072-163839         2355      3.49%     97.02% # Read request-response latency
system.Lmon0.readLatencyHist::163840-196607         1262      1.87%     98.89% # Read request-response latency
system.Lmon0.readLatencyHist::196608-229375          624      0.92%     99.82% # Read request-response latency
system.Lmon0.readLatencyHist::229376-262143           51      0.08%     99.89% # Read request-response latency
system.Lmon0.readLatencyHist::262144-294911            3      0.00%     99.90% # Read request-response latency
system.Lmon0.readLatencyHist::294912-327679           24      0.04%     99.93% # Read request-response latency
system.Lmon0.readLatencyHist::327680-360447            5      0.01%     99.94% # Read request-response latency
system.Lmon0.readLatencyHist::360448-393215            8      0.01%     99.95% # Read request-response latency
system.Lmon0.readLatencyHist::393216-425983           17      0.03%     99.98% # Read request-response latency
system.Lmon0.readLatencyHist::425984-458751            4      0.01%     99.98% # Read request-response latency
system.Lmon0.readLatencyHist::458752-491519            4      0.01%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::491520-524287            0      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::524288-557055            4      0.01%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-622591            3      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             67492                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon0.ittReadRead::samples               67492                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           1307655.944408                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          1122602.651910                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                   16      0.02%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               2      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               6      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               2      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               3      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               2      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               2      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               3      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               2      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               0      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               1      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               3      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000              7      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             67439     99.92%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          21185000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 67492                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              2740                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         32205354.014599                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        44914340.654317                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            2740    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value          147000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       423758000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                2740                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 70232                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             1256459.249345                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            1083843.698909                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                     16      0.02%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 2      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 6      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 2      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 3      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 3      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 2      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 3      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 2      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                 0      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 3      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 3      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000                7      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               70176     99.92%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            19393000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   70232                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples         8824                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.077176                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.266885                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0             8143     92.28%     92.28% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              681      7.72%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total         8824                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples         8824                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0            8824    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total         8824                       # Outstanding write transactions
system.Lmon0.readTransHist::samples              8824                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean             7.648119                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            2.546149                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-1                    12      0.14%      0.14% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2-3                   238      2.70%      2.83% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-5                  1371     15.54%     18.37% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6-7                  2734     30.98%     49.35% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-9                  2696     30.55%     79.91% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10-11                1343     15.22%     95.13% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-13                 333      3.77%     98.90% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14-15                  48      0.54%     99.44% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-17                  10      0.11%     99.56% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18-19                   7      0.08%     99.64% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-21                  10      0.11%     99.75% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::22-23                   1      0.01%     99.76% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-25                   3      0.03%     99.80% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::26-27                   7      0.08%     99.88% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-29                   4      0.05%     99.92% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::30-31                   6      0.07%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-33                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                8824                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples             8824                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.310517                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.741355                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                   6836     77.47%     77.47% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   1587     17.99%     95.46% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    243      2.75%     98.21% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     68      0.77%     98.98% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     37      0.42%     99.40% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     24      0.27%     99.67% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                     15      0.17%     99.84% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                      9      0.10%     99.94% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      4      0.05%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total               8824                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        67512                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        67512    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         67512                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         2697                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean    255.905451                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   255.474191                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev     4.910206                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             1      0.04%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         2696     99.96%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         2697                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples          8824                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     195852765.185857                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    65808427.653574                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-6.71089e+07           71      0.80%      0.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.34218e+08         1613     18.28%     19.08% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.01327e+08         2631     29.82%     48.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.68435e+08         3607     40.88%     89.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.35544e+08          790      8.95%     98.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-4.02653e+08           60      0.68%     99.41% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.69762e+08           18      0.20%     99.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.36871e+08            7      0.08%     99.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.0398e+08            7      0.08%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.71089e+08            6      0.07%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-7.38198e+08            5      0.06%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.38198e+08-8.05306e+08            8      0.09%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-8.72415e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total            8824                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        195855846.708393      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                  17283072                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples         8824                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    7818676.337262                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   18472371.097185                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-1.67772e+07         6852     77.65%     77.65% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-3.35544e+07         1573     17.83%     95.48% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     95.48% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-6.71089e+07          245      2.78%     98.25% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-8.38861e+07           66      0.75%     99.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.17441e+08           45      0.51%     99.51% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.17441e+08-1.34218e+08           19      0.22%     99.73% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.73% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.50995e+08-1.67772e+08           14      0.16%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-1.84549e+08            7      0.08%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.18104e+08            2      0.02%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+08-2.68435e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total           8824                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       7821248.486013      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                 690177                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           67512                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       100154.446617                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      98713.903051                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      21513.106274                       # Read request-response latency
system.Lmon1.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-65535          102      0.15%      0.15% # Read request-response latency
system.Lmon1.readLatencyHist::65536-98303        60529     89.66%     89.81% # Read request-response latency
system.Lmon1.readLatencyHist::98304-131071         2642      3.91%     93.72% # Read request-response latency
system.Lmon1.readLatencyHist::131072-163839         2342      3.47%     97.19% # Read request-response latency
system.Lmon1.readLatencyHist::163840-196607         1224      1.81%     99.00% # Read request-response latency
system.Lmon1.readLatencyHist::196608-229375          561      0.83%     99.83% # Read request-response latency
system.Lmon1.readLatencyHist::229376-262143           35      0.05%     99.89% # Read request-response latency
system.Lmon1.readLatencyHist::262144-294911            5      0.01%     99.89% # Read request-response latency
system.Lmon1.readLatencyHist::294912-327679           23      0.03%     99.93% # Read request-response latency
system.Lmon1.readLatencyHist::327680-360447           11      0.02%     99.94% # Read request-response latency
system.Lmon1.readLatencyHist::360448-393215            9      0.01%     99.96% # Read request-response latency
system.Lmon1.readLatencyHist::393216-425983           11      0.02%     99.97% # Read request-response latency
system.Lmon1.readLatencyHist::425984-458751            6      0.01%     99.98% # Read request-response latency
system.Lmon1.readLatencyHist::458752-491519            6      0.01%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::491520-524287            1      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::524288-557055            3      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::557056-589823            2      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             67512                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples               67512                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           1307303.412727                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          1122735.070155                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                   21      0.03%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               2      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               2      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               3      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               5      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               0      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               3      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               5      0.01%      0.07% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               3      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000               4      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              4      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             67455     99.92%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value          21196000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 67512                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              2697                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         32723429.736745                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        46086982.075927                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            2697    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value          166000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       461742000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                2697                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 70209                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             1257033.856058                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            1086467.360543                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                     21      0.03%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 2      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 2      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 3      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 5      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 3      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 5      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                 3      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                 4      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                4      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               70152     99.92%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            21196000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   70209                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples         8824                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.073889                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.261606                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0             8172     92.61%     92.61% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              652      7.39%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total         8824                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples         8824                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0            8824    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total         8824                       # Outstanding write transactions
system.Lmon1.readTransHist::samples              8824                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean             7.650499                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            2.568569                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-1                    12      0.14%      0.14% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::2-3                   269      3.05%      3.18% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-5                  1396     15.82%     19.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::6-7                  2637     29.88%     48.89% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-9                  2752     31.19%     80.08% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::10-11                1343     15.22%     95.30% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-13                 303      3.43%     98.73% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::14-15                  58      0.66%     99.39% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-17                  16      0.18%     99.57% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::18-19                   6      0.07%     99.64% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-21                   6      0.07%     99.71% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::22-23                   6      0.07%     99.77% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-25                   4      0.05%     99.82% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::26-27                   4      0.05%     99.86% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-29                   4      0.05%     99.91% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::30-31                   7      0.08%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-33                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                8824                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples             8824                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.305417                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.721577                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                   6852     77.65%     77.65% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   1573     17.83%     95.48% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    245      2.78%     98.25% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                     66      0.75%     99.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                     45      0.51%     99.51% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                     19      0.22%     99.73% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                     14      0.16%     99.89% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                      7      0.08%     99.97% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      2      0.02%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total               8824                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        67377                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        67377    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         67377                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         2748                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         2748    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         2748                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples          8824                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     195449501.359927                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    65402902.151673                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-6.71089e+07           78      0.88%      0.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.34218e+08         1557     17.65%     18.53% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.01327e+08         2693     30.52%     49.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.68435e+08         3612     40.93%     89.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.35544e+08          787      8.92%     98.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-4.02653e+08           43      0.49%     99.39% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.69762e+08           20      0.23%     99.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.36871e+08            6      0.07%     99.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.0398e+08            5      0.06%     99.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.71089e+08           10      0.11%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-7.38198e+08            4      0.05%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.38198e+08-8.05306e+08            7      0.08%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-8.72415e+08            2      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total            8824                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        195464204.640233      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                  17248512                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples         8824                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    7972438.803264                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   18456898.512465                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-1.67772e+07         6800     77.06%     77.06% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+07-3.35544e+07         1613     18.28%     95.34% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     95.34% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+07-6.71089e+07          260      2.95%     98.29% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-8.38861e+07           66      0.75%     99.04% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.04% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.17441e+08           45      0.51%     99.55% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.17441e+08-1.34218e+08           21      0.24%     99.78% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.78% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.50995e+08-1.67772e+08           10      0.11%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-1.84549e+08            5      0.06%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.18104e+08            1      0.01%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.18104e+08-2.34881e+08            1      0.01%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.51658e+08-2.68435e+08            2      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total           8824                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       7972091.876328      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                 703488                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           67377                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       100150.264927                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      98718.085380                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      21489.356428                       # Read request-response latency
system.Lmon2.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-65535           91      0.14%      0.14% # Read request-response latency
system.Lmon2.readLatencyHist::65536-98303        60392     89.63%     89.77% # Read request-response latency
system.Lmon2.readLatencyHist::98304-131071         2680      3.98%     93.75% # Read request-response latency
system.Lmon2.readLatencyHist::131072-163839         2316      3.44%     97.18% # Read request-response latency
system.Lmon2.readLatencyHist::163840-196607         1202      1.78%     98.97% # Read request-response latency
system.Lmon2.readLatencyHist::196608-229375          585      0.87%     99.84% # Read request-response latency
system.Lmon2.readLatencyHist::229376-262143           45      0.07%     99.90% # Read request-response latency
system.Lmon2.readLatencyHist::262144-294911           10      0.01%     99.92% # Read request-response latency
system.Lmon2.readLatencyHist::294912-327679           12      0.02%     99.93% # Read request-response latency
system.Lmon2.readLatencyHist::327680-360447            8      0.01%     99.95% # Read request-response latency
system.Lmon2.readLatencyHist::360448-393215            9      0.01%     99.96% # Read request-response latency
system.Lmon2.readLatencyHist::393216-425983            6      0.01%     99.97% # Read request-response latency
system.Lmon2.readLatencyHist::425984-458751            7      0.01%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::458752-491519            7      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::491520-524287            2      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::524288-557055            2      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::589824-622591            3      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             67377                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               67377                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           1309698.695401                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          1126303.755099                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                   22      0.03%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               2      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               2      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               2      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               2      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               2      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               3      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               0      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               2      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               2      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               0      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               0      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               1      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               5      0.01%      0.07% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              1      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             67327     99.93%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value          16281000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 67377                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              2748                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         32097369.359534                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        43222407.780877                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            2748    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value          162000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       514410000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                2748                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 70125                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             1258375.315508                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            1088522.348894                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                     22      0.03%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 2      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 2      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 2      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 3      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 2      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 2      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 3      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 0      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 2      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 2      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 0      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 0      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                 1      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                 5      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000                1      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               70073     99.93%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            16281000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   70125                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples         8824                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.072643                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.259564                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0             8183     92.74%     92.74% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              641      7.26%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total         8824                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples         8824                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0            8824    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total         8824                       # Outstanding write transactions
system.Lmon2.readTransHist::samples              8824                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean             7.634746                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            2.554890                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-1                    11      0.12%      0.12% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::2-3                   293      3.32%      3.45% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-5                  1326     15.03%     18.47% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::6-7                  2699     30.59%     49.06% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-9                  2749     31.15%     80.21% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::10-11                1339     15.17%     95.39% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-13                 311      3.52%     98.91% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::14-15                  43      0.49%     99.40% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-17                  17      0.19%     99.59% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::18-19                   6      0.07%     99.66% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-21                   5      0.06%     99.72% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::22-23                   2      0.02%     99.74% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-25                   7      0.08%     99.82% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::26-27                   6      0.07%     99.89% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-29                   3      0.03%     99.92% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::30-31                   6      0.07%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-33                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                8824                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples             8824                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.311423                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.720973                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                   6800     77.06%     77.06% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   1613     18.28%     95.34% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    260      2.95%     98.29% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                     66      0.75%     99.04% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     45      0.51%     99.55% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     21      0.24%     99.78% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                     10      0.11%     99.90% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                      5      0.06%     99.95% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      1      0.01%     99.97% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      1      0.01%     99.98% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     2      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total               8824                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        67516                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        67516    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         67516                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         2719                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         2719    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         2719                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples          8824                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     195855666.364461                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean    184987737.551282                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    65784550.491603                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-6.71089e+07           83      0.94%      0.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.34218e+08         1506     17.07%     18.01% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.01327e+08         2804     31.78%     49.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.68435e+08         3499     39.65%     89.44% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.35544e+08          833      9.44%     98.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-4.02653e+08           49      0.56%     99.43% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.69762e+08           16      0.18%     99.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.36871e+08            5      0.06%     99.67% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.0398e+08            6      0.07%     99.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.71089e+08            9      0.10%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-7.38198e+08            6      0.07%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.38198e+08-8.05306e+08            8      0.09%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-8.72415e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total            8824                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        195867450.917820      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                  17284096                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples         8824                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    7888304.623753                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   18539150.254252                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-1.67772e+07         6839     77.50%     77.50% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+07-3.35544e+07         1583     17.94%     95.44% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     95.44% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+07-6.71089e+07          241      2.73%     98.18% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-8.38861e+07           69      0.78%     98.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     98.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.17441e+08           45      0.51%     99.47% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.17441e+08-1.34218e+08           30      0.34%     99.81% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.81% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.50995e+08-1.67772e+08            9      0.10%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-1.84549e+08            4      0.05%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.18104e+08            1      0.01%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.18104e+08-2.34881e+08            3      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total           8824                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       7887961.357983      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                 696064                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           67516                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       100283.698679                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      98805.782975                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      21730.752006                       # Read request-response latency
system.Lmon3.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-65535          103      0.15%      0.15% # Read request-response latency
system.Lmon3.readLatencyHist::65536-98303        60445     89.53%     89.68% # Read request-response latency
system.Lmon3.readLatencyHist::98304-131071         2650      3.92%     93.60% # Read request-response latency
system.Lmon3.readLatencyHist::131072-163839         2299      3.41%     97.01% # Read request-response latency
system.Lmon3.readLatencyHist::163840-196607         1292      1.91%     98.92% # Read request-response latency
system.Lmon3.readLatencyHist::196608-229375          625      0.93%     99.85% # Read request-response latency
system.Lmon3.readLatencyHist::229376-262143           34      0.05%     99.90% # Read request-response latency
system.Lmon3.readLatencyHist::262144-294911            6      0.01%     99.91% # Read request-response latency
system.Lmon3.readLatencyHist::294912-327679           17      0.03%     99.93% # Read request-response latency
system.Lmon3.readLatencyHist::327680-360447           10      0.01%     99.95% # Read request-response latency
system.Lmon3.readLatencyHist::360448-393215            7      0.01%     99.96% # Read request-response latency
system.Lmon3.readLatencyHist::393216-425983           13      0.02%     99.98% # Read request-response latency
system.Lmon3.readLatencyHist::425984-458751            5      0.01%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::458752-491519            2      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::491520-524287            3      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::524288-557055            4      0.01%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::589824-622591            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             67516                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples               67516                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           1307003.451034                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          1122094.429601                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                   19      0.03%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               1      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               2      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               3      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               1      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               1      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               6      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               3      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000               0      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000              1      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             67472     99.93%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          13503000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 67516                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              2719                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         32460724.898860                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        44634599.891538                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            2719    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value          130000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       413477000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                2719                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 70235                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             1256405.567025                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            1084227.967014                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                     19      0.03%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 2      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 3      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 2      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 6      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 3      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                 0      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000                1      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               70190     99.94%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            13503000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   70235                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples         8824                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.079216                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.270510                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0             8126     92.09%     92.09% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              697      7.90%     99.99% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                1      0.01%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total         8824                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples         8824                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0            8824    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total         8824                       # Outstanding write transactions
system.Lmon3.readTransHist::samples              8824                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean             7.650612                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean            7.224766                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            2.572310                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-1                    15      0.17%      0.17% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::2-3                   270      3.06%      3.23% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-5                  1322     14.98%     18.21% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::6-7                  2764     31.32%     49.54% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-9                  2643     29.95%     79.49% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::10-11                1372     15.55%     95.04% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-13                 344      3.90%     98.93% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::14-15                  40      0.45%     99.39% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-17                  16      0.18%     99.57% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::18-19                   7      0.08%     99.65% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-21                   5      0.06%     99.71% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::22-23                   4      0.05%     99.75% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-25                   3      0.03%     99.78% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::26-27                   8      0.09%     99.88% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-29                   4      0.05%     99.92% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::30-31                   7      0.08%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                8824                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples             8824                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.308137                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.724186                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                   6839     77.50%     77.50% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   1583     17.94%     95.44% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    241      2.73%     98.18% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                     69      0.78%     98.96% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     45      0.51%     99.47% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     30      0.34%     99.81% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                      9      0.10%     99.91% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                      4      0.05%     99.95% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      1      0.01%     99.97% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      3      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total               8824                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       304715                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       304715    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         304715                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        10904                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.976614                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.869846                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      2.442009                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        10903     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         10904                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples           8824                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      782949773.345422                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     750994085.118695                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     230952361.031013                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-2.68435e+08           40      0.45%      0.45% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-5.36871e+08          925     10.48%     10.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-8.05306e+08         3913     44.34%     55.28% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-1.07374e+09         3305     37.45%     92.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.34218e+09          567      6.43%     99.16% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.61061e+09           28      0.32%     99.48% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.87905e+09           11      0.12%     99.60% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.14748e+09            9      0.10%     99.71% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.41592e+09            5      0.06%     99.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.68435e+09            5      0.06%     99.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-2.95279e+09            8      0.09%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.95279e+09-3.22123e+09            7      0.08%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.48966e+09            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.48966e+09-3.7581e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.02653e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+09-4.29497e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.5634e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.5634e+09-4.83184e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.10027e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.10027e+09-5.36871e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total             8824                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         782985327.927706      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   69093632                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples          8824                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     31628649.138713                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    56265453.763924                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-6.71089e+07         7896     89.48%     89.48% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-1.34218e+08          677      7.67%     97.16% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.01327e+08           60      0.68%     97.84% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.68435e+08           62      0.70%     98.54% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-3.35544e+08           47      0.53%     99.07% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+08-4.02653e+08           30      0.34%     99.41% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-4.69762e+08           26      0.29%     99.71% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.69762e+08-5.36871e+08           14      0.16%     99.86% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.0398e+08            9      0.10%     99.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.0398e+08-6.71089e+08            2      0.02%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-7.38198e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::7.38198e+08-8.05306e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-8.72415e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total            8824                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        31630185.177798      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 2791169                       # Number of bytes written
system.Hmon.readLatencyHist::samples           269897                       # Read request-response latency
system.Hmon.readLatencyHist::mean        109206.310185                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       107795.985126                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       21945.919026                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535          366      0.14%      0.14% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303          162      0.06%      0.20% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071       249090     92.29%     92.49% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839         9535      3.53%     96.02% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607         7665      2.84%     98.86% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375          318      0.12%     98.98% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143         2439      0.90%     99.88% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911           52      0.02%     99.90% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679           38      0.01%     99.91% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447           82      0.03%     99.94% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215           26      0.01%     99.95% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983           47      0.02%     99.97% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751           16      0.01%     99.98% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519           32      0.01%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            7      0.00%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055           11      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            4      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            7      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total             269897                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               304715                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            289594.447270                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           398271.187218                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                25      0.01%      0.01% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                  2803      0.92%      0.93% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000              2764      0.91%      1.84% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000             2460      0.81%      2.64% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000             3919      1.29%      3.93% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000             2709      0.89%      4.82% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000             2918      0.96%      5.78% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000             2585      0.85%      6.62% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000             3114      1.02%      7.65% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000             2455      0.81%      8.45% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000             2493      0.82%      9.27% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000             2405      0.79%     10.06% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000             2527      0.83%     10.89% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000             2699      0.89%     11.77% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000             2341      0.77%     12.54% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000             2977      0.98%     13.52% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000             2433      0.80%     14.32% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000             2640      0.87%     15.18% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000             2535      0.83%     16.02% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000             3119      1.02%     17.04% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000            2573      0.84%     17.88% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             250221     82.12%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                  0                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value            7974000                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 304715                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              10904                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          8092795.304475                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         11165220.244711                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000             64      0.59%      0.59% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             14      0.13%      0.72% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000              9      0.08%      0.80% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             14      0.13%      0.93% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             18      0.17%      1.09% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000              7      0.06%      1.16% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             15      0.14%      1.29% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             14      0.13%      1.42% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             11      0.10%      1.52% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000              7      0.06%      1.59% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000              7      0.06%      1.65% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             12      0.11%      1.76% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000              8      0.07%      1.83% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             10      0.09%      1.93% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             17      0.16%      2.08% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             12      0.11%      2.19% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            16      0.15%      2.34% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            10649     97.66%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value        105561000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                10904                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 315619                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              279589.758538                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             393297.740693                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                  26      0.01%      0.01% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                    2907      0.92%      0.93% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                2872      0.91%      1.84% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000               2569      0.81%      2.65% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000               4464      1.41%      4.07% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000               2923      0.93%      4.99% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000               3108      0.98%      5.98% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000               2793      0.88%      6.86% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000               3568      1.13%      7.99% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000               2880      0.91%      8.91% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000               2704      0.86%      9.76% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000               2677      0.85%     10.61% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000               2886      0.91%     11.53% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000               2894      0.92%     12.44% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000               2940      0.93%     13.37% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000               6170      1.95%     15.33% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000               2569      0.81%     16.14% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000               2713      0.86%     17.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000               2727      0.86%     17.87% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000               3222      1.02%     18.89% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000              2831      0.90%     19.78% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               253176     80.22%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                    0                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value              7974000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   315619                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples         8824                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.330122                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.535634                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0              6190     70.15%     70.15% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1              2362     26.77%     96.92% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2               268      3.04%     99.95% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                 2      0.02%     99.98% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 1      0.01%     99.99% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 1      0.01%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total          8824                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples         8824                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0             8824    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total         8824                       # Outstanding write transactions
system.Hmon.readTransHist::samples               8824                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             34.529805                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean            33.239699                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev             9.434433                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-7                      3      0.03%      0.03% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-15                   151      1.71%      1.75% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-23                  813      9.21%     10.96% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-31                 2092     23.71%     34.67% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-39                 3318     37.60%     72.27% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-47                 2004     22.71%     94.98% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-55                  364      4.13%     99.10% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-63                   30      0.34%     99.44% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-71                    9      0.10%     99.55% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-79                    9      0.10%     99.65% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-87                    8      0.09%     99.74% # Histogram of read transactions per sample period
system.Hmon.readTransHist::88-95                    2      0.02%     99.76% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-103                   4      0.05%     99.81% # Histogram of read transactions per sample period
system.Hmon.readTransHist::104-111                  6      0.07%     99.88% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-119                  5      0.06%     99.93% # Histogram of read transactions per sample period
system.Hmon.readTransHist::120-127                  6      0.07%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-135                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::136-143                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-151                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::152-159                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                 8824                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples              8824                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             1.235494                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            2.197869                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-1                  6562     74.37%     74.37% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::2-3                  1801     20.41%     94.78% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-5                   210      2.38%     97.16% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::6-7                    60      0.68%     97.84% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-9                    37      0.42%     98.25% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::10-11                  40      0.45%     98.71% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-13                  32      0.36%     99.07% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::14-15                  30      0.34%     99.41% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-17                  21      0.24%     99.65% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::18-19                  10      0.11%     99.76% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-21                  16      0.18%     99.94% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::22-23                   2      0.02%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-25                   1      0.01%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::26-27                   1      0.01%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-29                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                8824                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    13750139                       # DTB read hits
system.cpu0.dtb.read_misses                    108916                       # DTB read misses
system.cpu0.dtb.write_hits                     908493                       # DTB write hits
system.cpu0.dtb.write_misses                       81                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     4                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                13859055                       # DTB read accesses
system.cpu0.dtb.write_accesses                 908574                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         14658632                       # DTB hits
system.cpu0.dtb.misses                         108997                       # DTB misses
system.cpu0.dtb.accesses                     14767629                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    52199759                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                52199759                       # ITB inst accesses
system.cpu0.itb.hits                         52199759                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                     52199759                       # DTB accesses
system.cpu0.numCycles                       172602505                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   50843649                       # Number of instructions committed
system.cpu0.committedOps                     50978737                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             39076336                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                      72472                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      8019703                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    39076336                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads           49817996                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          26419281                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           194185736                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           35069771                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     14663766                       # number of memory refs
system.cpu0.num_load_insts                   13750964                       # Number of load instructions
system.cpu0.num_store_insts                    912802                       # Number of store instructions
system.cpu0.num_idle_cycles              4865934.875323                       # Number of idle cycles
system.cpu0.num_busy_cycles              167736570.124677                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.971808                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.028192                       # Percentage of idle cycles
system.cpu0.Branches                         10071592                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 36320205     71.24%     71.24% # Class of executed instruction
system.cpu0.op_class::IntMult                     356      0.00%     71.24% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     71.24% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     71.24% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     71.24% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     71.24% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     71.24% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     71.24% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     71.24% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     71.24% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     71.24% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     71.24% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     71.24% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     71.24% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     71.24% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     71.24% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     71.24% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     71.24% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     71.24% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     71.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     71.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     71.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     71.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     71.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     71.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 2      0.00%     71.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     71.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     71.24% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     71.24% # Class of executed instruction
system.cpu0.op_class::MemRead                13750964     26.97%     98.21% # Class of executed instruction
system.cpu0.op_class::MemWrite                 912802      1.79%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  50984329                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      30                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             2428                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           52377551                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2428                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         21572.302718                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          128                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        104401946                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       104401946                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst     52197331                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       52197331                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst     52197331                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        52197331                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst     52197331                       # number of overall hits
system.cpu0.icache.overall_hits::total       52197331                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         2428                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2428                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         2428                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2428                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         2428                       # number of overall misses
system.cpu0.icache.overall_misses::total         2428                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    130830155                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    130830155                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    130830155                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    130830155                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    130830155                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    130830155                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst     52199759                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     52199759                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst     52199759                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     52199759                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst     52199759                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     52199759                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000047                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000047                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 53883.918863                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53883.918863                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 53883.918863                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53883.918863                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 53883.918863                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53883.918863                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         2428                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         2428                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         2428                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         2428                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         2428                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         2428                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst    125658845                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    125658845                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst    125658845                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    125658845                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst    125658845                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    125658845                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000047                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000047                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000047                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000047                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 51754.054778                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51754.054778                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 51754.054778                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51754.054778                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 51754.054778                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51754.054778                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               215                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements           106721                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          252.480052                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16208255                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           106721                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           151.875029                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   252.480052                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.986250                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.986250                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          209                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          208                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         29588969                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        29588969                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data     13471742                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       13471742                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data       844079                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        844079                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          167                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          167                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data        12222                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        12222                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data         3848                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3848                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data     14315821                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14315821                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data     14315988                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14315988                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       259607                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       259607                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data        53642                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        53642                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data          118                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          118                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data         6253                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         6253                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data         5255                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5255                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       313249                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        313249                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       313367                       # number of overall misses
system.cpu0.dcache.overall_misses::total       313367                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data  11635744968                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11635744968                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data   2706255823                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2706255823                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data     62868366                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     62868366                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data    198630995                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    198630995                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data      1152500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1152500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data  14342000791                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14342000791                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data  14342000791                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14342000791                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data     13731349                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     13731349                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data       897721                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       897721                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          285                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          285                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data        18475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data         9103                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9103                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data     14629070                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     14629070                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data     14629355                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     14629355                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.018906                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018906                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.059754                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.059754                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.414035                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.414035                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.338457                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.338457                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.577282                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.577282                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.021413                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021413                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.021420                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021420                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 44820.613342                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44820.613342                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 50450.315480                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50450.315480                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 10054.112586                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10054.112586                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 37798.476689                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 37798.476689                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 45784.665844                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45784.665844                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 45767.425386                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45767.425386                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         6762                       # number of writebacks
system.cpu0.dcache.writebacks::total             6762                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::system.cpu0.data            1                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           95                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           95                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::system.cpu0.data            1                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::system.cpu0.data            1                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       259606                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       259606                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data        53642                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        53642                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data          118                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          118                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data         6158                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6158                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data         5224                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5224                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       313248                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       313248                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       313366                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       313366                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data  11054540578                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  11054540578                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data   2597812167                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2597812167                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      3767502                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      3767502                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data     46436132                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     46436132                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data    188322005                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    188322005                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data      1008500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1008500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data  13652352745                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  13652352745                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data  13656120247                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  13656120247                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data      1021978                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      1021978                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data      1851500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total      1851500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data      2873478                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      2873478                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.018906                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.018906                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.059754                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.059754                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.414035                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.414035                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.333315                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.333315                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.573877                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.573877                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.021413                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.021413                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.021420                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.021420                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 42581.991857                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 42581.991857                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 48428.697047                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 48428.697047                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 31927.983051                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 31927.983051                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data  7540.781423                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7540.781423                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 36049.388400                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 36049.388400                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 43583.208017                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 43583.208017                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 43578.819167                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 43578.819167                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry             24539                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    13884960                       # DTB read hits
system.cpu1.dtb.read_misses                    103019                       # DTB read misses
system.cpu1.dtb.write_hits                     877099                       # DTB write hits
system.cpu1.dtb.write_misses                       93                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                    13                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                13987979                       # DTB read accesses
system.cpu1.dtb.write_accesses                 877192                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         14762059                       # DTB hits
system.cpu1.dtb.misses                         103112                       # DTB misses
system.cpu1.dtb.accesses                     14865171                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    52747719                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                52747719                       # ITB inst accesses
system.cpu1.itb.hits                         52747719                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                     52747719                       # DTB accesses
system.cpu1.numCycles                       172602704                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   51456519                       # Number of instructions committed
system.cpu1.committedOps                     51593523                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             39472189                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu1.num_func_calls                      72785                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      8161308                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    39472189                       # number of integer instructions
system.cpu1.num_fp_insts                           64                       # number of float instructions
system.cpu1.num_int_register_reads           50127329                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          26621195                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           196435043                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           35631840                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     14767181                       # number of memory refs
system.cpu1.num_load_insts                   13885848                       # Number of load instructions
system.cpu1.num_store_insts                    881333                       # Number of store instructions
system.cpu1.num_idle_cycles              4266139.910128                       # Number of idle cycles
system.cpu1.num_busy_cycles              168336564.089872                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.975283                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.024717                       # Percentage of idle cycles
system.cpu1.Branches                         10249522                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 36831593     71.38%     71.38% # Class of executed instruction
system.cpu1.op_class::IntMult                     381      0.00%     71.38% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     71.38% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     71.38% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     71.38% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     71.38% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     71.38% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     71.38% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     71.38% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     71.38% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     71.38% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     71.38% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     71.38% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     71.38% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     71.38% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     71.38% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     71.38% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     71.38% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     71.38% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     71.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     71.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     71.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     71.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     71.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     71.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                20      0.00%     71.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     71.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     71.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     71.38% # Class of executed instruction
system.cpu1.op_class::MemRead                13885848     26.91%     98.29% # Class of executed instruction
system.cpu1.op_class::MemWrite                 881333      1.71%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  51599175                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      26                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             2735                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           52904338                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2735                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         19343.450823                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          128                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        105498173                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       105498173                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst     52744984                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       52744984                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst     52744984                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        52744984                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst     52744984                       # number of overall hits
system.cpu1.icache.overall_hits::total       52744984                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         2735                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2735                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         2735                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2735                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         2735                       # number of overall misses
system.cpu1.icache.overall_misses::total         2735                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst    145597850                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    145597850                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst    145597850                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    145597850                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst    145597850                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    145597850                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst     52747719                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     52747719                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst     52747719                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     52747719                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst     52747719                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     52747719                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000052                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000052                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000052                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000052                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000052                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000052                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 53235.045704                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53235.045704                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 53235.045704                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53235.045704                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 53235.045704                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53235.045704                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         2735                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2735                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         2735                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2735                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         2735                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2735                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst    139697150                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    139697150                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst    139697150                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    139697150                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst    139697150                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    139697150                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000052                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000052                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000052                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000052                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 51077.568556                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51077.568556                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 51077.568556                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51077.568556                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 51077.568556                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51077.568556                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry               305                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements           100223                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          252.589592                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18547704                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           100223                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           185.064347                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   252.589592                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.986678                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.986678                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          214                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          214                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         29791947                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        29791947                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data     13610721                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       13610721                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data       814673                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        814673                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data          147                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          147                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data        11921                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        11921                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data         3695                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3695                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data     14425394                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14425394                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data     14425541                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14425541                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       255900                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       255900                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data        52003                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        52003                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data          125                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          125                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data         6116                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         6116                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data         5214                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5214                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       307903                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        307903                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       308028                       # number of overall misses
system.cpu1.dcache.overall_misses::total       308028                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data  11516273413                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  11516273413                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data   2621724897                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2621724897                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data     63534376                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     63534376                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data    199296987                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    199296987                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data       837500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       837500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data  14137998310                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14137998310                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data  14137998310                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14137998310                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data     13866621                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     13866621                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data       866676                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       866676                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          272                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          272                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data        18037                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18037                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data         8909                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8909                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data     14733297                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14733297                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data     14733569                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14733569                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.018454                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018454                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.060003                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.060003                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.459559                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.459559                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.339081                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.339081                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.585251                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.585251                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.020898                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.020898                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.020907                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.020907                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 45003.022325                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 45003.022325                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 50414.877930                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 50414.877930                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 10388.223676                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 10388.223676                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 38223.434407                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 38223.434407                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 45917.052806                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 45917.052806                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 45898.419332                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 45898.419332                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6349                       # number of writebacks
system.cpu1.dcache.writebacks::total             6349                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::system.cpu1.data            1                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data          102                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          102                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::system.cpu1.data            1                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::system.cpu1.data            1                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       255899                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       255899                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data        52003                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        52003                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data          125                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          125                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data         6014                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6014                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data         5191                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5191                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       307902                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       307902                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       308027                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       308027                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data  10940986169                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10940986169                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data   2516579097                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2516579097                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      3470001                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      3470001                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data     47655623                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     47655623                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data    189041013                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    189041013                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data       701500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       701500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data  13457565266                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  13457565266                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data  13461035267                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  13461035267                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data      1012484                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      1012484                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data      1887500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      1887500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data      2899984                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      2899984                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.018454                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.018454                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.060003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.060003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.459559                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.459559                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.333426                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.333426                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.582669                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.582669                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.020898                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.020898                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.020906                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.020906                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 42755.095444                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 42755.095444                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 48392.959964                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 48392.959964                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 27760.008000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 27760.008000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data  7924.114233                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7924.114233                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 36417.070507                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 36417.070507                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 43707.300589                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 43707.300589                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 43700.829041                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 43700.829041                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry             24863                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    13745617                       # DTB read hits
system.cpu2.dtb.read_misses                    103189                       # DTB read misses
system.cpu2.dtb.write_hits                     873312                       # DTB write hits
system.cpu2.dtb.write_misses                       82                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                13848806                       # DTB read accesses
system.cpu2.dtb.write_accesses                 873394                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         14618929                       # DTB hits
system.cpu2.dtb.misses                         103271                       # DTB misses
system.cpu2.dtb.accesses                     14722200                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    52213777                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                52213777                       # ITB inst accesses
system.cpu2.itb.hits                         52213777                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                     52213777                       # DTB accesses
system.cpu2.numCycles                       172602809                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   50922639                       # Number of instructions committed
system.cpu2.committedOps                     51055884                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             39069642                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                      71284                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      8070514                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    39069642                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads           49642232                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          26358140                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           194402308                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           35243658                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     14623512                       # number of memory refs
system.cpu2.num_load_insts                   13746331                       # Number of load instructions
system.cpu2.num_store_insts                    877181                       # Number of store instructions
system.cpu2.num_idle_cycles              5678749.152579                       # Number of idle cycles
system.cpu2.num_busy_cycles              166924059.847421                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.967099                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.032901                       # Percentage of idle cycles
system.cpu2.Branches                         10134659                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 36437060     71.36%     71.36% # Class of executed instruction
system.cpu2.op_class::IntMult                     321      0.00%     71.36% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     71.36% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     71.36% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     71.36% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     71.36% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     71.36% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     71.36% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     71.36% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     71.36% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     71.36% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     71.36% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     71.36% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     71.36% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     71.36% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     71.36% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     71.36% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     71.36% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     71.36% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     71.36% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     71.36% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     71.36% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     71.36% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     71.36% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     71.36% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 2      0.00%     71.36% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     71.36% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     71.36% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     71.36% # Class of executed instruction
system.cpu2.op_class::MemRead                13746331     26.92%     98.28% # Class of executed instruction
system.cpu2.op_class::MemWrite                 877181      1.72%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  51060896                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      26                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             2266                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           52347060                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2266                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         23101.085613                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          125                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        104429820                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       104429820                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst     52211511                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       52211511                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst     52211511                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        52211511                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst     52211511                       # number of overall hits
system.cpu2.icache.overall_hits::total       52211511                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         2266                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         2266                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         2266                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          2266                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         2266                       # number of overall misses
system.cpu2.icache.overall_misses::total         2266                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst    152990019                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    152990019                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst    152990019                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    152990019                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst    152990019                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    152990019                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst     52213777                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     52213777                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst     52213777                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     52213777                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst     52213777                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     52213777                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000043                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000043                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 67515.454104                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 67515.454104                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 67515.454104                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 67515.454104                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 67515.454104                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 67515.454104                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         2266                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2266                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         2266                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2266                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         2266                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2266                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst    148059981                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    148059981                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst    148059981                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    148059981                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst    148059981                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    148059981                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000043                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000043                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000043                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000043                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000043                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 65339.797440                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 65339.797440                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 65339.797440                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 65339.797440                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 65339.797440                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 65339.797440                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry               325                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements           100774                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          252.382860                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           11645726                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           100774                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           115.562804                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   252.382860                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.985871                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.985871                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          213                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          211                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         29505245                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        29505245                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data     13471558                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       13471558                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data       811422                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        811422                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data          118                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          118                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data        11920                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        11920                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data         3737                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3737                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data     14282980                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14282980                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data     14283098                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14283098                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       255701                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       255701                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data        51519                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        51519                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data          103                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          103                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data         6187                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         6187                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data         4998                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         4998                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       307220                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        307220                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       307323                       # number of overall misses
system.cpu2.dcache.overall_misses::total       307323                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data  11501895130                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  11501895130                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data   2599745798                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   2599745798                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data     63720435                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     63720435                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data    190521490                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    190521490                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data       947500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       947500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data  14101640928                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14101640928                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data  14101640928                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14101640928                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data     13727259                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     13727259                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data       862941                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       862941                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data          221                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          221                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data        18107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data         8735                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         8735                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data     14590200                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     14590200                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data     14590421                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     14590421                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.018627                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018627                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.059702                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.059702                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.466063                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.466063                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.341691                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.341691                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.572181                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.572181                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.021057                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021057                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.021063                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021063                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 44981.815206                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 44981.815206                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 50461.883926                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 50461.883926                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 10299.084370                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 10299.084370                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 38119.545818                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 38119.545818                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 45900.790730                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 45900.790730                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 45885.406976                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 45885.406976                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         5948                       # number of writebacks
system.cpu2.dcache.writebacks::total             5948                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           86                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           86                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       255701                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       255701                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data        51519                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        51519                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data          103                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          103                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data         6101                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         6101                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data         4978                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         4978                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       307220                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       307220                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       307323                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       307323                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data  10927595442                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  10927595442                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data   2495549188                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2495549188                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      4920001                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      4920001                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data     46484564                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     46484564                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data    180712510                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    180712510                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data       791500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       791500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data  13423144630                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  13423144630                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data  13428064631                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  13428064631                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data       998979                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       998979                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data      1684000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      1684000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data      2682979                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      2682979                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.018627                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.018627                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.059702                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.059702                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.466063                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.466063                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.336942                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.336942                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.569891                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.569891                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.021057                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.021057                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.021063                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.021063                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 42735.833814                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 42735.833814                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 48439.394942                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 48439.394942                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data        47767                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total        47767                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data  7619.171283                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7619.171283                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 36302.231820                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 36302.231820                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 43692.287709                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 43692.287709                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 43693.653358                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 43693.653358                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry             24388                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    13967896                       # DTB read hits
system.cpu3.dtb.read_misses                    102470                       # DTB read misses
system.cpu3.dtb.write_hits                     864957                       # DTB write hits
system.cpu3.dtb.write_misses                       83                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                14070366                       # DTB read accesses
system.cpu3.dtb.write_accesses                 865040                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         14832853                       # DTB hits
system.cpu3.dtb.misses                         102553                       # DTB misses
system.cpu3.dtb.accesses                     14935406                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    53070714                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                53070714                       # ITB inst accesses
system.cpu3.itb.hits                         53070714                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                     53070714                       # DTB accesses
system.cpu3.numCycles                       172650669                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   51791595                       # Number of instructions committed
system.cpu3.committedOps                     51922496                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             39697965                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                      71409                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      8227676                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    39697965                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads           50344804                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          26755173                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           197668409                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           35908046                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     14837325                       # number of memory refs
system.cpu3.num_load_insts                   13968596                       # Number of load instructions
system.cpu3.num_store_insts                    868729                       # Number of store instructions
system.cpu3.num_idle_cycles              3756536.283341                       # Number of idle cycles
system.cpu3.num_busy_cycles              168894132.716659                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.978242                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.021758                       # Percentage of idle cycles
system.cpu3.Branches                         10331900                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 37089733     71.43%     71.43% # Class of executed instruction
system.cpu3.op_class::IntMult                     330      0.00%     71.43% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     71.43% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     71.43% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     71.43% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     71.43% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     71.43% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     71.43% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     71.43% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     71.43% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     71.43% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     71.43% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     71.43% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     71.43% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     71.43% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     71.43% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     71.43% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     71.43% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     71.43% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     71.43% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     71.43% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     71.43% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     71.43% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     71.43% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     71.43% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 2      0.00%     71.43% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     71.43% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     71.43% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     71.43% # Class of executed instruction
system.cpu3.op_class::MemRead                13968596     26.90%     98.33% # Class of executed instruction
system.cpu3.op_class::MemWrite                 868729      1.67%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  51927390                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      27                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             2163                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           53185195                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2163                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         24588.624595                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          128                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        106143591                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       106143591                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst     53068551                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       53068551                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst     53068551                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        53068551                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst     53068551                       # number of overall hits
system.cpu3.icache.overall_hits::total       53068551                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst         2163                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2163                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst         2163                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2163                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst         2163                       # number of overall misses
system.cpu3.icache.overall_misses::total         2163                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst    117058638                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    117058638                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst    117058638                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    117058638                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst    117058638                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    117058638                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst     53070714                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     53070714                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst     53070714                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     53070714                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst     53070714                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     53070714                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000041                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000041                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 54118.649098                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 54118.649098                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 54118.649098                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 54118.649098                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 54118.649098                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 54118.649098                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst         2163                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2163                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst         2163                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2163                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst         2163                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2163                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst    112347362                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    112347362                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst    112347362                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    112347362                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst    112347362                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    112347362                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000041                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000041                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000041                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000041                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 51940.527970                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 51940.527970                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 51940.527970                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 51940.527970                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 51940.527970                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 51940.527970                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry               258                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements            99229                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          253.275743                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           16357907                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            99229                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           164.850064                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   253.275743                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.989358                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.989358                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          217                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         29933612                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        29933612                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data     13693406                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13693406                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data       803378                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        803378                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data          105                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total          105                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data        11984                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        11984                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data         3759                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         3759                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data     14496784                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14496784                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data     14496889                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14496889                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       256098                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       256098                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data        51171                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51171                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data          108                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          108                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data         6165                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         6165                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data         5001                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5001                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       307269                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        307269                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       307377                       # number of overall misses
system.cpu3.dcache.overall_misses::total       307377                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data  11506201843                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  11506201843                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data   2563253380                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2563253380                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data     61390408                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     61390408                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data    188625497                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    188625497                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data       990500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       990500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data  14069455223                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  14069455223                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data  14069455223                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  14069455223                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data     13949504                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     13949504                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data       854549                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       854549                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data          213                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          213                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data        18149                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18149                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data         8760                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         8760                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data     14804053                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     14804053                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data     14804266                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     14804266                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.018359                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.018359                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.059881                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.059881                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.507042                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.507042                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.339688                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.339688                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.570890                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.570890                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.020756                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.020756                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.020763                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.020763                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 44928.901604                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 44928.901604                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 50091.914952                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 50091.914952                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data  9957.892620                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  9957.892620                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 37717.555889                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 37717.555889                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 45788.723311                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 45788.723311                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 45772.634982                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 45772.634982                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         5943                       # number of writebacks
system.cpu3.dcache.writebacks::total             5943                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data           82                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           82                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       256098                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       256098                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data        51171                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        51171                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data          108                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          108                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data         6083                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         6083                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data         4984                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         4984                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       307269                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       307269                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       307377                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       307377                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data  10929331761                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  10929331761                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data   2459784616                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2459784616                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      2367501                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      2367501                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data     46486091                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     46486091                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data    178808503                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    178808503                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data       836500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       836500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data  13389116377                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  13389116377                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data  13391483878                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  13391483878                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data      1052476                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      1052476                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data      1848501                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1848501                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data      2900977                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      2900977                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.018359                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.018359                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.059881                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.059881                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.507042                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.507042                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.335170                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.335170                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.568950                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.568950                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.020756                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.020756                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.020763                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.020763                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 42676.365145                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 42676.365145                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 48069.895370                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 48069.895370                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 21921.305556                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 21921.305556                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data  7641.967943                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7641.967943                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 35876.505417                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 35876.505417                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 43574.575948                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 43574.575948                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 43566.967854                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 43566.967854                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry             25198                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                    13641737                       # DTB read hits
system.cpu4.dtb.read_misses                    172421                       # DTB read misses
system.cpu4.dtb.write_hits                    1293811                       # DTB write hits
system.cpu4.dtb.write_misses                      120                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                    10                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                13814158                       # DTB read accesses
system.cpu4.dtb.write_accesses                1293931                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                         14935548                       # DTB hits
system.cpu4.dtb.misses                         172541                       # DTB misses
system.cpu4.dtb.accesses                     15108089                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                    51414588                       # ITB inst hits
system.cpu4.itb.inst_misses                        12                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                51414600                       # ITB inst accesses
system.cpu4.itb.hits                         51414588                       # DTB hits
system.cpu4.itb.misses                             12                       # DTB misses
system.cpu4.itb.accesses                     51414600                       # DTB accesses
system.cpu4.numCycles                       175943442                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                   49366750                       # Number of instructions committed
system.cpu4.committedOps                     49526471                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses             38684068                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu4.num_func_calls                      79259                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts      7366270                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                    38684068                       # number of integer instructions
system.cpu4.num_fp_insts                           64                       # number of float instructions
system.cpu4.num_int_register_reads           51151709                       # number of times the integer registers were read
system.cpu4.num_int_register_writes          26767519                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads           189503095                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           32744674                       # number of times the CC registers were written
system.cpu4.num_mem_refs                     14942037                       # number of memory refs
system.cpu4.num_load_insts                   13642658                       # Number of load instructions
system.cpu4.num_store_insts                   1299379                       # Number of store instructions
system.cpu4.num_idle_cycles              545165.709226                       # Number of idle cycles
system.cpu4.num_busy_cycles              175398276.290774                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.996901                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.003099                       # Percentage of idle cycles
system.cpu4.Branches                          9253796                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                 34591074     69.83%     69.83% # Class of executed instruction
system.cpu4.op_class::IntMult                     415      0.00%     69.83% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     69.83% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     69.83% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     69.83% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     69.83% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     69.83% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     69.83% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     69.83% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     69.83% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     69.83% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     69.83% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     69.83% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     69.83% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     69.83% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     69.83% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     69.83% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     69.83% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     69.83% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     69.83% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     69.83% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     69.83% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     69.83% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     69.83% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     69.83% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 8      0.00%     69.83% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     69.83% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     69.83% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     69.83% # Class of executed instruction
system.cpu4.op_class::MemRead                13642658     27.54%     97.38% # Class of executed instruction
system.cpu4.op_class::MemWrite                1299379      2.62%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                  49533534                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      36                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements             2720                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           43648386                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2720                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         16047.200735                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        102831896                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       102831896                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst     51411868                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       51411868                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst     51411868                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        51411868                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst     51411868                       # number of overall hits
system.cpu4.icache.overall_hits::total       51411868                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst         2720                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2720                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst         2720                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2720                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst         2720                       # number of overall misses
system.cpu4.icache.overall_misses::total         2720                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst    135569984                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    135569984                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst    135569984                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    135569984                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst    135569984                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    135569984                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst     51414588                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     51414588                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst     51414588                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     51414588                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst     51414588                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     51414588                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000053                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000053                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000053                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000053                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000053                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000053                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 49841.905882                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 49841.905882                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 49841.905882                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 49841.905882                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 49841.905882                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 49841.905882                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst         2720                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         2720                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst         2720                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         2720                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst         2720                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         2720                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst    129681016                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    129681016                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst    129681016                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    129681016                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst    129681016                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    129681016                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 47676.844118                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 47676.844118                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 47676.844118                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 47676.844118                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 47676.844118                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 47676.844118                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry               324                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements           168558                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          253.703028                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           10942960                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           168558                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            64.921036                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   253.703028                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.991027                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.991027                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          220                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          219                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         30137168                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        30137168                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data     13367988                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       13367988                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data      1217224                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1217224                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data          141                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total          141                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data        14260                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        14260                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data         4438                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         4438                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data     14585212                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        14585212                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data     14585353                       # number of overall hits
system.cpu4.dcache.overall_hits::total       14585353                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data       253688                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       253688                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data        63628                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        63628                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data          150                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total          150                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data         5480                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         5480                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data         7593                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         7593                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data       317316                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        317316                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data       317466                       # number of overall misses
system.cpu4.dcache.overall_misses::total       317466                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data  12381752895                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  12381752895                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data   3199185536                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   3199185536                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data     66495403                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total     66495403                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data    309021473                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    309021473                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data       785500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total       785500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data  15580938431                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  15580938431                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data  15580938431                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  15580938431                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data     13621676                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     13621676                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data      1280852                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1280852                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data          291                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          291                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data        19740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        19740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data        12031                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        12031                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data     14902528                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     14902528                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data     14902819                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     14902819                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.018624                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.018624                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.049676                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.049676                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.515464                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.515464                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.277609                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.277609                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.631120                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.631120                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.021293                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.021293                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.021302                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.021302                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 48807.010560                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 48807.010560                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 50279.523732                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 50279.523732                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 12134.197628                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 12134.197628                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 40698.205321                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 40698.205321                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 49102.277953                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 49102.277953                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 49079.077542                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 49079.077542                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        10334                       # number of writebacks
system.cpu4.dcache.writebacks::total            10334                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::system.cpu4.data            1                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data          113                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          113                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::system.cpu4.data            1                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::system.cpu4.data            1                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data       253687                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       253687                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data        63628                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        63628                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data          150                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total          150                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data         5367                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total         5367                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data         7568                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         7568                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data       317315                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       317315                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data       317465                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       317465                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data  11857466507                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  11857466507                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data   3071427460                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   3071427460                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      3338508                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      3338508                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data     51941589                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total     51941589                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data    293977527                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    293977527                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data       673500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total       673500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data  14928893967                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  14928893967                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data  14932232475                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  14932232475                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data      1006478                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total      1006478                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data      1846000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total      1846000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data      2852478                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      2852478                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.018624                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.018624                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.049676                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.049676                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.515464                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.515464                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.271884                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.271884                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.629042                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.629042                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.021293                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.021293                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.021302                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.021302                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 46740.536594                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 46740.536594                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 48271.632929                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 48271.632929                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 22256.720000                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 22256.720000                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data  9677.955841                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9677.955841                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 38844.810650                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 38844.810650                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 47047.552013                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 47047.552013                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 47035.838518                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 47035.838518                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry              8360                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                    13693219                       # DTB read hits
system.cpu5.dtb.read_misses                    173392                       # DTB read misses
system.cpu5.dtb.write_hits                    1304008                       # DTB write hits
system.cpu5.dtb.write_misses                      118                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     3                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                13866611                       # DTB read accesses
system.cpu5.dtb.write_accesses                1304126                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                         14997227                       # DTB hits
system.cpu5.dtb.misses                         173510                       # DTB misses
system.cpu5.dtb.accesses                     15170737                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                    51599979                       # ITB inst hits
system.cpu5.itb.inst_misses                        13                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                51599992                       # ITB inst accesses
system.cpu5.itb.hits                         51599979                       # DTB hits
system.cpu5.itb.misses                             13                       # DTB misses
system.cpu5.itb.accesses                     51599992                       # DTB accesses
system.cpu5.numCycles                       176473408                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   49538861                       # Number of instructions committed
system.cpu5.committedOps                     49700965                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses             38828760                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                      79452                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts      7387386                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                    38828760                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads           51363066                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          26874247                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads           190180446                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           32844459                       # number of times the CC registers were written
system.cpu5.num_mem_refs                     15003726                       # number of memory refs
system.cpu5.num_load_insts                   13694127                       # Number of load instructions
system.cpu5.num_store_insts                   1309599                       # Number of store instructions
system.cpu5.num_idle_cycles              15470.804824                       # Number of idle cycles
system.cpu5.num_busy_cycles              176457937.195176                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.999912                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.000088                       # Percentage of idle cycles
system.cpu5.Branches                          9280966                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                 34703910     69.82%     69.82% # Class of executed instruction
system.cpu5.op_class::IntMult                     399      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 2      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     69.82% # Class of executed instruction
system.cpu5.op_class::MemRead                13694127     27.55%     97.37% # Class of executed instruction
system.cpu5.op_class::MemWrite                1309599      2.63%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                  49708038                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      38                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements             2862                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           43532231                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             2862                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         15210.423131                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        103202820                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       103202820                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst     51597117                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       51597117                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst     51597117                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        51597117                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst     51597117                       # number of overall hits
system.cpu5.icache.overall_hits::total       51597117                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst         2862                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         2862                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst         2862                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          2862                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst         2862                       # number of overall misses
system.cpu5.icache.overall_misses::total         2862                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst    126170974                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    126170974                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst    126170974                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    126170974                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst    126170974                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    126170974                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst     51599979                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     51599979                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst     51599979                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     51599979                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst     51599979                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     51599979                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000055                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000055                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000055                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000055                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000055                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000055                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 44084.896576                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 44084.896576                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 44084.896576                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 44084.896576                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 44084.896576                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 44084.896576                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst         2862                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         2862                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst         2862                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         2862                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst         2862                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         2862                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst    120005026                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    120005026                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst    120005026                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    120005026                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst    120005026                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    120005026                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000055                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000055                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000055                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000055                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 41930.477289                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 41930.477289                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 41930.477289                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 41930.477289                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 41930.477289                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 41930.477289                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry               323                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements           167642                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          253.787052                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           14381673                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           167642                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            85.788007                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   253.787052                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.991356                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.991356                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          193                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         30259431                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        30259431                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data     13420760                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       13420760                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data      1227538                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1227538                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data          129                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total          129                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data        14123                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        14123                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data         4504                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         4504                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data     14648298                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        14648298                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data     14648427                       # number of overall hits
system.cpu5.dcache.overall_hits::total       14648427                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data       252689                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       252689                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data        63633                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        63633                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data          170                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total          170                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data         5316                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         5316                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data         7545                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         7545                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data       316322                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        316322                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data       316492                       # number of overall misses
system.cpu5.dcache.overall_misses::total       316492                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data  12377006007                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  12377006007                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data   3202228479                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   3202228479                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data     63569432                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     63569432                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data    308799973                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    308799973                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data       644500                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total       644500                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data  15579234486                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  15579234486                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data  15579234486                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  15579234486                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data     13673449                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     13673449                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data      1291171                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1291171                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data          299                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          299                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data        19439                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        19439                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data        12049                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        12049                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data     14964620                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     14964620                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data     14964919                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     14964919                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.018480                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.018480                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.049283                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.049283                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.568562                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.568562                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.273471                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.273471                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.626193                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.626193                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.021138                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.021138                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.021149                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.021149                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 48981.182430                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 48981.182430                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 50323.393192                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 50323.393192                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 11958.132430                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 11958.132430                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 40927.763154                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 40927.763154                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 49251.188618                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 49251.188618                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 49224.733914                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 49224.733914                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        10457                       # number of writebacks
system.cpu5.dcache.writebacks::total            10457                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::system.cpu5.data            1                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data          133                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total          133                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::system.cpu5.data            1                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::system.cpu5.data            1                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data       252688                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       252688                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data        63633                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        63633                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data          170                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total          170                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data         5183                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total         5183                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data         7520                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         7520                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data       316321                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       316321                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data       316491                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       316491                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data  11855237431                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  11855237431                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data   3074445519                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total   3074445519                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      3979004                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      3979004                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data     48856564                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total     48856564                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data    293840027                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    293840027                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data       542500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total       542500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data  14929682950                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  14929682950                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data  14933661954                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  14933661954                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data      1077470                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      1077470                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data      1841500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total      1841500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data      2918970                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      2918970                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.018480                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.018480                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.049283                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.049283                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.568562                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.568562                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.266629                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.266629                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.624118                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.624118                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.021138                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.021138                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.021149                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.021149                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 46916.503479                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 46916.503479                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 48315.269106                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 48315.269106                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 23405.905882                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 23405.905882                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data  9426.309859                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9426.309859                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 39074.471676                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 39074.471676                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 47197.887431                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 47197.887431                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 47185.107804                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 47185.107804                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry              8316                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                         219                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                        225                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                     219                       # DTB read accesses
system.cpu6.dtb.write_accesses                    225                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                              444                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                          444                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                         900                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                     900                       # ITB inst accesses
system.cpu6.itb.hits                              900                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                          900                       # DTB accesses
system.cpu6.numCycles                       349065326                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                        880                       # Number of instructions committed
system.cpu6.committedOps                         1193                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                 1131                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                         86                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts           77                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                        1131                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads               1975                       # number of times the integer registers were read
system.cpu6.num_int_register_writes               804                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                4367                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                270                       # number of times the CC registers were written
system.cpu6.num_mem_refs                          476                       # number of memory refs
system.cpu6.num_load_insts                        241                       # Number of load instructions
system.cpu6.num_store_insts                       235                       # Number of store instructions
system.cpu6.num_idle_cycles              349056267.468588                       # Number of idle cycles
system.cpu6.num_busy_cycles               9058.531412                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.000026                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.999974                       # Percentage of idle cycles
system.cpu6.Branches                              168                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                      753     61.27%     61.27% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     61.27% # Class of executed instruction
system.cpu6.op_class::MemRead                     241     19.61%     80.88% # Class of executed instruction
system.cpu6.op_class::MemWrite                    235     19.12%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                      1229                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                2                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                 55                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            27.500000                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          126                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             1802                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            1802                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst          898                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total            898                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst          898                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total             898                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst          898                       # number of overall hits
system.cpu6.icache.overall_hits::total            898                       # number of overall hits
system.cpu6.icache.ReadReq_misses::system.cpu6.inst            2                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu6.icache.demand_misses::system.cpu6.inst            2                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total             2                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::system.cpu6.inst            2                       # number of overall misses
system.cpu6.icache.overall_misses::total            2                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::system.cpu6.inst        26000                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total        26000                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::system.cpu6.inst        26000                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total        26000                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::system.cpu6.inst        26000                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total        26000                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst          900                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total          900                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst          900                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total          900                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst          900                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total          900                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::system.cpu6.inst     0.002222                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.002222                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::system.cpu6.inst     0.002222                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.002222                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::system.cpu6.inst     0.002222                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.002222                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::system.cpu6.inst        13000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total        13000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::system.cpu6.inst        13000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total        13000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::system.cpu6.inst        13000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total        13000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::system.cpu6.inst            2                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::system.cpu6.inst            2                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::system.cpu6.inst            2                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::system.cpu6.inst        22000                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total        22000                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::system.cpu6.inst        22000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total        22000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::system.cpu6.inst        22000                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total        22000                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::system.cpu6.inst     0.002222                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.002222                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::system.cpu6.inst     0.002222                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.002222                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::system.cpu6.inst     0.002222                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.002222                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::system.cpu6.inst        11000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total        11000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::system.cpu6.inst        11000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total        11000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::system.cpu6.inst        11000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total        11000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements                2                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          179.290682                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                 17                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs             8.500000                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   179.290682                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.700354                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.700354                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          181                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          177                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.707031                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses              887                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses             887                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data          193                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total            193                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data          209                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           209                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data            4                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            4                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data            4                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data            4                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data          402                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             402                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data          406                       # number of overall hits
system.cpu6.dcache.overall_hits::total            406                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data           13                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data            8                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data           21                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data           21                       # number of overall misses
system.cpu6.dcache.overall_misses::total           21                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data       178000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total       178000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data       350499                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total       350499                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data       528499                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total       528499                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data       528499                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total       528499                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data          206                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total          206                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data          217                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          217                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data          423                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          423                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data          427                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          427                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.063107                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.063107                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.036866                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.036866                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.049645                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.049645                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.049180                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.049180                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data 13692.307692                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 13692.307692                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data 43812.375000                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 43812.375000                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 25166.619048                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 25166.619048                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 25166.619048                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 25166.619048                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data           13                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data            8                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data           21                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total           21                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data           21                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total           21                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data       152000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total       152000                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data       333501                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       333501                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data       485501                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total       485501                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data       485501                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total       485501                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::system.cpu6.data       184501                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total       184501                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::system.cpu6.data       149500                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total       149500                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::system.cpu6.data       334001                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total       334001                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.063107                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.063107                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.036866                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.036866                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.049645                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.049645                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.049180                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.049180                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data 11692.307692                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 11692.307692                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data 41687.625000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 41687.625000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data 23119.095238                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 23119.095238                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data 23119.095238                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 23119.095238                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 8                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                       11667                       # DTB read hits
system.cpu7.dtb.read_misses                         5                       # DTB read misses
system.cpu7.dtb.write_hits                       9465                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       1                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                   11672                       # DTB read accesses
system.cpu7.dtb.write_accesses                   9465                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                            21132                       # DTB hits
system.cpu7.dtb.misses                              5                       # DTB misses
system.cpu7.dtb.accesses                        21137                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       52414                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   52414                       # ITB inst accesses
system.cpu7.itb.hits                            52414                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        52414                       # DTB accesses
system.cpu7.numCycles                       176487983                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      51578                       # Number of instructions committed
system.cpu7.committedOps                        61751                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                56495                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                       3416                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         6424                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       56495                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              98981                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             38771                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads              226650                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes              22543                       # number of times the CC registers were written
system.cpu7.num_mem_refs                        22903                       # number of memory refs
system.cpu7.num_load_insts                      12061                       # Number of load instructions
system.cpu7.num_store_insts                     10842                       # Number of store instructions
system.cpu7.num_idle_cycles              176165516.396383                       # Number of idle cycles
system.cpu7.num_busy_cycles              322466.603617                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.001827                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.998173                       # Percentage of idle cycles
system.cpu7.Branches                            10023                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    40657     63.80%     63.80% # Class of executed instruction
system.cpu7.op_class::IntMult                     140      0.22%     64.02% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     64.02% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                22      0.03%     64.06% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     64.06% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     64.06% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     64.06% # Class of executed instruction
system.cpu7.op_class::MemRead                   12061     18.93%     82.99% # Class of executed instruction
system.cpu7.op_class::MemWrite                  10842     17.01%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     63722                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements             1068                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              56085                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             1068                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            52.514045                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses           105896                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses          105896                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        51346                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          51346                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        51346                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           51346                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        51346                       # number of overall hits
system.cpu7.icache.overall_hits::total          51346                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst         1068                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         1068                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst         1068                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          1068                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst         1068                       # number of overall misses
system.cpu7.icache.overall_misses::total         1068                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     35880970                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     35880970                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     35880970                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     35880970                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     35880970                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     35880970                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        52414                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        52414                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        52414                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        52414                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        52414                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        52414                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.020376                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.020376                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.020376                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.020376                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.020376                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.020376                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 33596.413858                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 33596.413858                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 33596.413858                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 33596.413858                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 33596.413858                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 33596.413858                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst         1068                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         1068                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst         1068                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         1068                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst         1068                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         1068                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     33729030                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     33729030                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     33729030                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     33729030                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     33729030                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     33729030                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.020376                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.020376                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.020376                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.020376                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.020376                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.020376                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 31581.488764                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 31581.488764                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 31581.488764                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 31581.488764                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 31581.488764                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 31581.488764                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                92                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements              381                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          208.434767                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs              14105                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              381                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            37.020997                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   208.434767                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.814198                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.814198                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          227                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          123                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            42753                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           42753                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data        10797                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          10797                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         9086                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          9086                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data          134                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total          134                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data          189                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          189                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data          194                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          194                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data        19883                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           19883                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data        20017                       # number of overall hits
system.cpu7.dcache.overall_hits::total          20017                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          472                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          472                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data          149                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          149                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           24                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           24                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           35                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           35                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           25                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          621                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           621                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          645                       # number of overall misses
system.cpu7.dcache.overall_misses::total          645                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data     12208998                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total     12208998                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      5923499                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      5923499                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       850000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       850000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       729000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       729000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data     18132497                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     18132497                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data     18132497                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     18132497                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data        11269                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        11269                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         9235                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         9235                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data          158                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          158                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data          224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data          219                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          219                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data        20504                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        20504                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data        20662                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        20662                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.041885                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.041885                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.016134                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.016134                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.151899                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.151899                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.156250                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.156250                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.114155                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.114155                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.030287                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.030287                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.031217                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.031217                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 25866.521186                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 25866.521186                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 39755.026846                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 39755.026846                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 24285.714286                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 24285.714286                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data        29160                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total        29160                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 29198.867955                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 29198.867955                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 28112.398450                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 28112.398450                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          139                       # number of writebacks
system.cpu7.dcache.writebacks::total              139                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data           24                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           24                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          472                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          472                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data          149                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          149                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           24                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           24                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data           11                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           25                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           25                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          621                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          621                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          645                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          645                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data     11263002                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     11263002                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      5624501                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      5624501                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       798000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       798000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data        31000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        31000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       679000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       679000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data     16887503                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     16887503                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data     17685503                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     17685503                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       656501                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       656501                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       368001                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       368001                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data      1024502                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total      1024502                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.041885                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.041885                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.016134                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.016134                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.151899                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.151899                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.049107                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.049107                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.114155                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.114155                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.030287                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.030287                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.031217                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.031217                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 23862.292373                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 23862.292373                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 37748.328859                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 37748.328859                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data        33250                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total        33250                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data  2818.181818                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2818.181818                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data        27160                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total        27160                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 27194.046699                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 27194.046699                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 27419.384496                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 27419.384496                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                79                       # Number of times sendTimingReq failed
sim_ticks.pim 88243840000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -848977113.600000
system.mem_ctrls.total_actEnergy                       1022317632.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -572722656.000000
system.mem_ctrls.total_preEnergy                       689658720.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -4426887628.800001
system.mem_ctrls.total_readEnergy                       5502681100.799997
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -702723133.440000
system.mem_ctrls.total_writeEnergy                       738936898.560000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -1477902154383.359619
system.mem_ctrls.total_refreshEnergy                       1575196280832.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -436775714807.039856
system.mem_ctrls.total_actBackEnergy                       466319507160.959900
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -4764100796352.000000
system.mem_ctrls.total_preBackEnergy                       5077041144672.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.088244
system.cpu.totalNumCycles                       1568428846.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       544349780.600392
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       234886586.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       192.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       59332626.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       82700826.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       6160100.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       303972471.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       302548092.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       159835130.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       192.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       0.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       450163.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       234886586.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       192.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       313299875.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       25.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       313299850.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       16244.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       82581333.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       6063362.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       89590813.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       763989.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       1534168.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       335753.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       5120006
system.mem_ctrls.total_reads                       269897.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       10903.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       286609.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       1883099.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       72656.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       268775.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
