<abstracts-retrieval-response xmlns="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:dn="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:ait="http://www.elsevier.com/xml/ani/ait" xmlns:ce="http://www.elsevier.com/xml/ani/common" xmlns:cto="http://www.elsevier.com/xml/cto/dtd" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:prism="http://prismstandard.org/namespaces/basic/2.0/" xmlns:xocs="http://www.elsevier.com/xml/xocs/dtd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><coredata><prism:url>https://api.elsevier.com/content/abstract/scopus_id/84857304277</prism:url><dc:identifier>SCOPUS_ID:84857304277</dc:identifier><eid>2-s2.0-84857304277</eid><prism:doi>10.1002/cae.20448</prism:doi><dc:title>An FPGA-based integrated environment for computer architecture</dc:title><prism:aggregationType>Journal</prism:aggregationType><srctype>j</srctype><subtype>ar</subtype><subtypeDescription>Article</subtypeDescription><citedby-count>14</citedby-count><prism:publicationName>Computer Applications in Engineering Education</prism:publicationName><source-id>18156</source-id><prism:issn>10613773 10990542</prism:issn><prism:volume>21</prism:volume><prism:issueIdentifier>1</prism:issueIdentifier><prism:startingPage>26</prism:startingPage><prism:endingPage>35</prism:endingPage><prism:pageRange>26-35</prism:pageRange><prism:coverDate>2013-03-01</prism:coverDate><openaccess>0</openaccess><openaccessFlag>false</openaccessFlag><dc:creator><author seq="1" auid="6603205527"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulic̈</ce:surname><ce:given-name>Patricio</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulic̈ P.</ce:indexed-name><ce:surname>Bulic̈</ce:surname><ce:given-name>Patricio</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6603205527</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author></dc:creator><dc:description><abstract xmlns="" original="y" xml:lang="eng"><ce:para>We present a new, integrated environment used in computer-architecture education. The environment consists of a hardware platform and GUI software running on a PC. The hardware platform is entirely implemented in Xilinx Spartan-3 FPGA. The main part of the hardware platform is a 32-bit pipelined RISC processor with a trace/debug unit. This trace/debug unit is a hardware unit that enables debugging and transfers the pipeline contents to the PC. It also enables communication between the GUI application on the PC and the microprocessor core. Such a system makes it possible to download the students' programs to the FPGA-based microprocessor and graphically depicts the processor's internal state on the PC. © 2010 Wiley Periodicals, Inc. Comput Appl Eng Educ 21: 26-35, 2013 Copyright © 2010 Wiley Periodicals, Inc.</ce:para></abstract></dc:description><link href="https://api.elsevier.com/content/abstract/scopus_id/84857304277" rel="self"/><link href="https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&amp;scp=84857304277&amp;origin=inward" rel="scopus"/><link href="https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&amp;scp=84857304277&amp;origin=inward" rel="scopus-citedby"/></coredata><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"><affilname>University of Ljubljana</affilname><affiliation-city>Ljubljana</affiliation-city><affiliation-country>Slovenia</affiliation-country></affiliation><authors><author seq="1" auid="6603205527"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulic̈</ce:surname><ce:given-name>Patricio</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulic̈ P.</ce:indexed-name><ce:surname>Bulic̈</ce:surname><ce:given-name>Patricio</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6603205527</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author><author seq="2" auid="7004621708"><ce:initials>V.</ce:initials><ce:indexed-name>Gustin V.</ce:indexed-name><ce:surname>Guštin</ce:surname><ce:given-name>Veselko</ce:given-name><preferred-name><ce:initials>V.</ce:initials><ce:indexed-name>Guštin V.</ce:indexed-name><ce:surname>Guštin</ce:surname><ce:given-name>Veselko</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/7004621708</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author><author seq="3" auid="36487396600"><ce:initials>D.</ce:initials><ce:indexed-name>Sonc D.</ce:indexed-name><ce:surname>Šonc</ce:surname><ce:given-name>Damjan</ce:given-name><preferred-name><ce:initials>D.</ce:initials><ce:indexed-name>Šonc D.</ce:indexed-name><ce:surname>Šonc</ce:surname><ce:given-name>Damjan</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/36487396600</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author><author seq="4" auid="6701732998"><ce:initials>A.</ce:initials><ce:indexed-name>Strancar A.</ce:indexed-name><ce:surname>Štrancar</ce:surname><ce:given-name>Andrej</ce:given-name><preferred-name><ce:initials>A.</ce:initials><ce:indexed-name>Štrancar A.</ce:indexed-name><ce:surname>Štrancar</ce:surname><ce:given-name>Andrej</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6701732998</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author></authors><language xml:lang="eng"/><authkeywords><author-keyword>computer architecture</author-keyword><author-keyword>computer architecture education</author-keyword><author-keyword>computer organization</author-keyword><author-keyword>development board</author-keyword><author-keyword>FPGAs</author-keyword></authkeywords><idxterms><mainterm weight="a" candidate="n">Computer architecture education</mainterm><mainterm weight="a" candidate="n">Computer organization</mainterm><mainterm weight="a" candidate="n">development board</mainterm><mainterm weight="a" candidate="n">GUI applications</mainterm><mainterm weight="a" candidate="n">GUI software</mainterm><mainterm weight="a" candidate="n">Hardware platform</mainterm><mainterm weight="a" candidate="n">Integrated environment</mainterm><mainterm weight="a" candidate="n">Internal state</mainterm><mainterm weight="a" candidate="n">Microprocessor core</mainterm><mainterm weight="a" candidate="n">RISC processors</mainterm><mainterm weight="a" candidate="n">Xilinx spartan-3</mainterm></idxterms><subject-areas><subject-area code="1700" abbrev="COMP">Computer Science (all)</subject-area><subject-area code="3304" abbrev="SOCI">Education</subject-area><subject-area code="2200" abbrev="ENGI">Engineering (all)</subject-area></subject-areas><item xmlns=""><ait:process-info><ait:date-delivered day="14" month="08" timestamp="2019-08-14T20:05:16.000016-04:00" year="2019"/><ait:date-sort day="01" month="03" year="2013"/><ait:status stage="S300" state="update" type="core"/></ait:process-info><bibrecord><item-info><copyright type="Elsevier">Copyright 2013 Elsevier B.V., All rights reserved.</copyright><itemidlist><ce:doi>10.1002/cae.20448</ce:doi><itemid idtype="PUI">368164109</itemid><itemid idtype="CPX">20130515948874</itemid><itemid idtype="SCP">84857304277</itemid><itemid idtype="SGR">84857304277</itemid></itemidlist><history><date-created day="28" month="01" year="2013"/></history><dbcollection>CPX</dbcollection><dbcollection>Scopusbase</dbcollection></item-info><head><citation-info><citation-type code="ar"/><citation-language xml:lang="eng" language="English"/><abstract-language xml:lang="eng" language="English"/><author-keywords><author-keyword xml:lang="eng">computer architecture</author-keyword><author-keyword xml:lang="eng">computer architecture education</author-keyword><author-keyword xml:lang="eng">computer organization</author-keyword><author-keyword xml:lang="eng">development board</author-keyword><author-keyword xml:lang="eng">FPGAs</author-keyword></author-keywords></citation-info><citation-title><titletext original="y" xml:lang="eng" language="English">An FPGA-based integrated environment for computer architecture</titletext></citation-title><author-group><author auid="6603205527" seq="1"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulic̈</ce:surname><ce:given-name>Patricio</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulic̈ P.</ce:indexed-name><ce:surname>Bulic̈</ce:surname><ce:given-name>Patricio</ce:given-name></preferred-name></author><author auid="7004621708" seq="2"><ce:initials>V.</ce:initials><ce:indexed-name>Gustin V.</ce:indexed-name><ce:surname>Guštin</ce:surname><ce:given-name>Veselko</ce:given-name><preferred-name><ce:initials>V.</ce:initials><ce:indexed-name>Guštin V.</ce:indexed-name><ce:surname>Guštin</ce:surname><ce:given-name>Veselko</ce:given-name></preferred-name></author><author auid="36487396600" seq="3"><ce:initials>D.</ce:initials><ce:indexed-name>Sonc D.</ce:indexed-name><ce:surname>Šonc</ce:surname><ce:given-name>Damjan</ce:given-name><preferred-name><ce:initials>D.</ce:initials><ce:indexed-name>Šonc D.</ce:indexed-name><ce:surname>Šonc</ce:surname><ce:given-name>Damjan</ce:given-name></preferred-name></author><author auid="6701732998" seq="4"><ce:initials>A.</ce:initials><ce:indexed-name>Strancar A.</ce:indexed-name><ce:surname>Štrancar</ce:surname><ce:given-name>Andrej</ce:given-name><preferred-name><ce:initials>A.</ce:initials><ce:indexed-name>Štrancar A.</ce:indexed-name><ce:surname>Štrancar</ce:surname><ce:given-name>Andrej</ce:given-name></preferred-name></author><affiliation afid="60031106" country="svn"><organization>Faculty of Computer and Information Science</organization><organization>University of Ljubljana</organization><city-group>Ljubljana</city-group><affiliation-id afid="60031106"/><country>Slovenia</country></affiliation></author-group><correspondence><person><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulic̈</ce:surname></person><affiliation country="svn"><organization>Faculty of Computer and Information Science</organization><organization>University of Ljubljana</organization><city-group>Ljubljana</city-group><country>Slovenia</country></affiliation></correspondence><abstracts><abstract original="y" xml:lang="eng"><ce:para>We present a new, integrated environment used in computer-architecture education. The environment consists of a hardware platform and GUI software running on a PC. The hardware platform is entirely implemented in Xilinx Spartan-3 FPGA. The main part of the hardware platform is a 32-bit pipelined RISC processor with a trace/debug unit. This trace/debug unit is a hardware unit that enables debugging and transfers the pipeline contents to the PC. It also enables communication between the GUI application on the PC and the microprocessor core. Such a system makes it possible to download the students' programs to the FPGA-based microprocessor and graphically depicts the processor's internal state on the PC. © 2010 Wiley Periodicals, Inc. Comput Appl Eng Educ 21: 26-35, 2013 Copyright © 2010 Wiley Periodicals, Inc.</ce:para></abstract></abstracts><source country="usa" srcid="18156" type="j"><sourcetitle>Computer Applications in Engineering Education</sourcetitle><sourcetitle-abbrev>Comput Appl Eng Educ</sourcetitle-abbrev><issn type="print">10613773</issn><issn type="electronic">10990542</issn><codencode>CAPEE</codencode><volisspag><voliss issue="1" volume="21"/><pagerange first="26" last="35"/></volisspag><publicationyear first="2013"/><publicationdate><year>2013</year><month>03</month><date-text xfab-added="true">March 2013</date-text></publicationdate></source><enhancement><classificationgroup><classifications type="CPXCLASS"><classification> <classification-code>605</classification-code> <classification-description>Small Tools and Hardware</classification-description> </classification><classification> <classification-code>721</classification-code> <classification-description>Computer Circuits and Logic Elements</classification-description> </classification><classification> <classification-code>722</classification-code> <classification-description>Computer Hardware</classification-description> </classification><classification> <classification-code>722.2</classification-code> <classification-description>Computer Peripheral Equipment</classification-description> </classification><classification> <classification-code>723</classification-code> <classification-description>Computer Software, Data Handling and Applications</classification-description> </classification><classification> <classification-code>723.2</classification-code> <classification-description>Data Processing</classification-description> </classification></classifications><classifications type="GEOCLASS"><classification> <classification-code>Related Topics</classification-code> </classification></classifications><classifications type="ASJC"><classification>1700</classification><classification>3304</classification><classification>2200</classification></classifications><classifications type="SUBJABBR"><classification>COMP</classification><classification>SOCI</classification><classification>ENGI</classification></classifications></classificationgroup></enhancement></head><tail><bibliography refcount="19"><reference id="1"><ref-info><refd-itemidlist><itemid idtype="SGR">84872703763</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.</ce:initials><ce:indexed-name>Kodek D.</ce:indexed-name><ce:surname>Kodek</ce:surname></author></ref-authors><ref-sourcetitle>Arhitektura in Organizacija Računaliških Sistemov (in Slovene)</ref-sourcetitle><ref-publicationyear first="2008"/><ref-text>BI-TIM</ref-text></ref-info><ref-fulltext>D. Kodek, Arhitektura in organizacija računaliških sistemov (in Slovene), BI-TIM, 2008.</ref-fulltext></reference><reference id="2"><ref-info><refd-itemidlist><itemid idtype="SGR">0004302191</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.L.</ce:initials><ce:indexed-name>Hennessy J.L.</ce:indexed-name><ce:surname>Hennessy</ce:surname></author><author seq="2"><ce:initials>D.A.</ce:initials><ce:indexed-name>Patterson D.A.</ce:indexed-name><ce:surname>Patterson</ce:surname></author></ref-authors><ref-sourcetitle>Computer Architecture - A Quantitative Approach</ref-sourcetitle><ref-publicationyear first="2007"/><ref-text>4th edition, Elsevier/Morgan Kaufman Publishers, San Francisco, CA.</ref-text></ref-info><ref-fulltext>J. L. Hennessy, and, D. A. Patterson, Computer architecture-A quantitative approach, 4th edition, Elsevier/Morgan Kaufman Publishers, San Francisco, CA, 2007.</ref-fulltext></reference><reference id="3"><ref-info><refd-itemidlist><itemid idtype="SGR">0003719406</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.A.</ce:initials><ce:indexed-name>Patterson D.A.</ce:indexed-name><ce:surname>Patterson</ce:surname></author><author seq="2"><ce:initials>J.L.</ce:initials><ce:indexed-name>Hennessy J.L.</ce:indexed-name><ce:surname>Hennessy</ce:surname></author></ref-authors><ref-sourcetitle>Computer Organization and Design: The Hardware/software Interface</ref-sourcetitle><ref-publicationyear first="2009"/><ref-text>4th edition, Elsevier/Morgan Kaufman, Burlington, MA.</ref-text></ref-info><ref-fulltext>D. A. Patterson, and, J. L. Hennessy, Computer organization and design: The hardware/software interface, 4th edition, Elsevier/Morgan Kaufman, Burlington, MA, 2009.</ref-fulltext></reference><reference id="4"><ref-info><refd-itemidlist><itemid idtype="SGR">85013739996</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.M.</ce:initials><ce:indexed-name>Harris D.M.</ce:indexed-name><ce:surname>Harris</ce:surname></author><author seq="2"><ce:initials>S.L.</ce:initials><ce:indexed-name>Harris S.L.</ce:indexed-name><ce:surname>Harris</ce:surname></author></ref-authors><ref-sourcetitle>Digital Design and Computer Architecture</ref-sourcetitle><ref-publicationyear first="2007"/><ref-text>Morgan Kaufman Publishers, San Francisco, CA.</ref-text></ref-info><ref-fulltext>D. M. Harris, and, S. L. Harris, Digital design and computer architecture, Morgan Kaufman Publishers, San Francisco, CA, 2007.</ref-fulltext></reference><reference id="5"><ref-info><ref-title><ref-titletext>The undergraduate curriculum in computer architecture</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0033737618</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>A.</ce:initials><ce:indexed-name>Clements A.</ce:indexed-name><ce:surname>Clements</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Micro</ref-sourcetitle><ref-publicationyear first="2000"/><ref-volisspag><voliss volume="20"/><pagerange first="13" last="22"/></ref-volisspag></ref-info><ref-fulltext>A. Clements, The undergraduate curriculum in computer architecture, IEEE Micro 20 (2000), 13-22.</ref-fulltext></reference><reference id="6"><ref-info><ref-title><ref-titletext>An XUP-UNM educational platform: A dual-FPGA platform for reconfigurable logic</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">67049146384</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>C.J.</ce:initials><ce:indexed-name>Kief C.J.</ce:indexed-name><ce:surname>Kief</ce:surname></author><author seq="2"><ce:initials>M.S.</ce:initials><ce:indexed-name>Pattichis M.S.</ce:indexed-name><ce:surname>Pattichis</ce:surname></author><author seq="3"><ce:initials>L.H.</ce:initials><ce:indexed-name>Pollard L.H.</ce:indexed-name><ce:surname>Pollard</ce:surname></author><author seq="4"><ce:initials>G.</ce:initials><ce:indexed-name>Alonzo Vera G.</ce:indexed-name><ce:surname>Alonzo Vera</ce:surname></author><author seq="5"><ce:initials>J.E.</ce:initials><ce:indexed-name>Parra J.E.</ce:indexed-name><ce:surname>Parra</ce:surname></author></ref-authors><ref-sourcetitle>Comput Appl Eng Educ</ref-sourcetitle><ref-publicationyear first="2009"/><ref-volisspag><voliss volume="17"/><pagerange first="232" last="239"/></ref-volisspag></ref-info><ref-fulltext>C. J. Kief, M. S. Pattichis, L. H. Pollard, G. Alonzo Vera, and, J. E. Parra, An XUP-UNM educational platform: A dual-FPGA platform for reconfigurable logic, Comput Appl Eng Educ 17 (2009), 232-239.</ref-fulltext></reference><reference id="7"><ref-info><ref-title><ref-titletext>CAL2: Computer aided learning in computer architecture laboratory</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">55049124133</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.</ce:initials><ce:indexed-name>Djordjevic J.</ce:indexed-name><ce:surname>Djordjevic</ce:surname></author><author seq="2"><ce:initials>B.</ce:initials><ce:indexed-name>Nikolic B.</ce:indexed-name><ce:surname>Nikolic</ce:surname></author><author seq="3"><ce:initials>T.</ce:initials><ce:indexed-name>Borozan T.</ce:indexed-name><ce:surname>Borozan</ce:surname></author><author seq="4"><ce:initials>A.</ce:initials><ce:indexed-name>Milenkovic A.</ce:indexed-name><ce:surname>Milenkovic</ce:surname></author></ref-authors><ref-sourcetitle>Comput Appl Eng Educ</ref-sourcetitle><ref-publicationyear first="2008"/><ref-volisspag><voliss volume="16"/><pagerange first="172" last="188"/></ref-volisspag></ref-info><ref-fulltext>J. Djordjevic, B. Nikolic, T. Borozan, and, A. Milenkovic, CAL2: Computer aided learning in computer architecture laboratory, Comput Appl Eng Educ 16 (2008), 172-188.</ref-fulltext></reference><reference id="8"><ref-info><ref-title><ref-titletext>SIMDE: An educational simulator of ILP architectures with dynamic and static scheduling</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">34948874309</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>I.</ce:initials><ce:indexed-name>Castilla I.</ce:indexed-name><ce:surname>Castilla</ce:surname></author><author seq="2"><ce:initials>L.</ce:initials><ce:indexed-name>Moreno L.</ce:indexed-name><ce:surname>Moreno</ce:surname></author><author seq="3"><ce:initials>C.</ce:initials><ce:indexed-name>Gonzalez C.</ce:indexed-name><ce:surname>González</ce:surname></author><author seq="4"><ce:initials>J.</ce:initials><ce:indexed-name>Sigut J.</ce:indexed-name><ce:surname>Sigut</ce:surname></author><author seq="5"><ce:initials>E.</ce:initials><ce:indexed-name>Gonzalez E.</ce:indexed-name><ce:surname>González</ce:surname></author></ref-authors><ref-sourcetitle>Comput Appl Eng Educ</ref-sourcetitle><ref-publicationyear first="2007"/><ref-volisspag><voliss volume="15"/><pagerange first="226" last="239"/></ref-volisspag></ref-info><ref-fulltext>I. Castilla, L. Moreno, C. González, J. Sigut, and, E. González, SIMDE: An educational simulator of ILP architectures with dynamic and static scheduling, Comput Appl Eng Educ 15 (2007), 226-239.</ref-fulltext></reference><reference id="9"><ref-info><ref-title><ref-titletext>An AT89S52 microcontroller-based single board computer for teaching an instrumentation system course</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">34547754954</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:indexed-name>Khairurrijal</ce:indexed-name><ce:surname>Khairurrijal</ce:surname></author><author seq="2"><ce:initials>M.M.</ce:initials><ce:indexed-name>Munir M.M.</ce:indexed-name><ce:surname>Munir</ce:surname></author><author seq="3"><ce:initials>A.</ce:initials><ce:indexed-name>Suhendi A.</ce:indexed-name><ce:surname>Suhendi</ce:surname></author><author seq="4"><ce:initials>H.</ce:initials><ce:indexed-name>Thaha H.</ce:indexed-name><ce:surname>Thaha</ce:surname></author><author seq="5"><ce:initials>M.</ce:initials><ce:indexed-name>Budiman M.</ce:indexed-name><ce:surname>Budiman</ce:surname></author></ref-authors><ref-sourcetitle>Comput Appl Eng Educ</ref-sourcetitle><ref-publicationyear first="2007"/><ref-volisspag><voliss volume="15"/><pagerange first="166" last="173"/></ref-volisspag></ref-info><ref-fulltext>Khairurrijal, M. M. Munir, A. Suhendi, H. Thaha, and, M. Budiman, An AT89S52 microcontroller-based single board computer for teaching an instrumentation system course, Comput Appl Eng Educ 15 (2007), 166-173.</ref-fulltext></reference><reference id="10"><ref-info><ref-title><ref-titletext>Teaching microprocessors, microcontrollers, and digital signal processing courses using only one target processor: The newborn dsPIC30FTM from MicrochipTM</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">34547784433</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>Y.</ce:initials><ce:indexed-name>Mohanna Y.</ce:indexed-name><ce:surname>Mohanna</ce:surname></author><author seq="2"><ce:initials>M.</ce:initials><ce:indexed-name>Hamad M.</ce:indexed-name><ce:surname>Hamad</ce:surname></author><author seq="3"><ce:initials>R.</ce:initials><ce:indexed-name>Jabr R.</ce:indexed-name><ce:surname>Jabr</ce:surname></author><author seq="4"><ce:initials>A.</ce:initials><ce:indexed-name>Alaeddine A.</ce:indexed-name><ce:surname>Alaeddine</ce:surname></author><author seq="5"><ce:initials>O.</ce:initials><ce:indexed-name>Bazzi O.</ce:indexed-name><ce:surname>Bazzi</ce:surname></author></ref-authors><ref-sourcetitle>Comput Appl Eng Educ</ref-sourcetitle><ref-publicationyear first="2007"/><ref-volisspag><voliss volume="15"/><pagerange first="185" last="191"/></ref-volisspag></ref-info><ref-fulltext>Y. Mohanna, M. Hamad, R. Jabr, A. Alaeddine, and, O. Bazzi, Teaching microprocessors, microcontrollers, and digital signal processing courses using only one target processor: The newborn dsPIC30FTM from MicrochipTM, Comput Appl Eng Educ 15 (2007), 185-191.</ref-fulltext></reference><reference id="11"><ref-info><ref-title><ref-titletext>Interactive multimedia teaching of digital signal processors</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">34249031930</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>S.L.</ce:initials><ce:indexed-name>Toral S.L.</ce:indexed-name><ce:surname>Toral</ce:surname></author><author seq="2"><ce:initials>F.</ce:initials><ce:indexed-name>Barrero F.</ce:indexed-name><ce:surname>Barrero</ce:surname></author><author seq="3"><ce:initials>M.R.</ce:initials><ce:indexed-name>Martinez-Torres M.R.</ce:indexed-name><ce:surname>Martínez-Torres</ce:surname></author><author seq="4"><ce:initials>S.</ce:initials><ce:indexed-name>Gallardo S.</ce:indexed-name><ce:surname>Gallardo</ce:surname></author></ref-authors><ref-sourcetitle>Comput Appl Eng Educ</ref-sourcetitle><ref-publicationyear first="2007"/><ref-volisspag><voliss volume="15"/><pagerange first="88" last="98"/></ref-volisspag></ref-info><ref-fulltext>S. L. Toral, F. Barrero, M. R. Martínez-Torres, and, S. Gallardo, Interactive multimedia teaching of digital signal processors, Comput Appl Eng Educ 15 (2007), 88-98.</ref-fulltext></reference><reference id="12"><ref-info><ref-title><ref-titletext>Learning computer architecture concepts with the FPGA-based Move microprocessor</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">33748029479</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>V.</ce:initials><ce:indexed-name>Gustin V.</ce:indexed-name><ce:surname>Gustin</ce:surname></author><author seq="2"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulic</ce:surname></author></ref-authors><ref-sourcetitle>Comput Appl Eng Educ</ref-sourcetitle><ref-publicationyear first="2006"/><ref-volisspag><voliss volume="14"/><pagerange first="135" last="141"/></ref-volisspag></ref-info><ref-fulltext>V. Gustin, and, P. Bulic, Learning computer architecture concepts with the FPGA-based Move microprocessor, Comput Appl Eng Educ 14 (2006), 135-141.</ref-fulltext></reference><reference id="13"><ref-info><ref-title><ref-titletext>An integrated laboratory for processor organization, compiler design and computer networking</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">4344716087</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>K.</ce:initials><ce:indexed-name>Abe K.</ce:indexed-name><ce:surname>Abe</ce:surname></author><author seq="2"><ce:initials>T.</ce:initials><ce:indexed-name>Tateoka T.</ce:indexed-name><ce:surname>Tateoka</ce:surname></author><author seq="3"><ce:initials>M.</ce:initials><ce:indexed-name>Suzuki M.</ce:indexed-name><ce:surname>Suzuki</ce:surname></author><author seq="4"><ce:initials>Y.</ce:initials><ce:indexed-name>Maeda Y.</ce:indexed-name><ce:surname>Maeda</ce:surname></author><author seq="5"><ce:initials>K.</ce:initials><ce:indexed-name>Kono K.</ce:indexed-name><ce:surname>Kono</ce:surname></author><author seq="6"><ce:initials>T.</ce:initials><ce:indexed-name>Watanabe T.</ce:indexed-name><ce:surname>Watanabe</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Trans Educ</ref-sourcetitle><ref-publicationyear first="2004"/><ref-volisspag><voliss volume="47"/><pagerange first="311" last="320"/></ref-volisspag></ref-info><ref-fulltext>K. Abe, T. Tateoka, M. Suzuki, Y. Maeda, K. Kono, and, T. Watanabe, An integrated laboratory for processor organization, compiler design and computer networking, IEEE Trans Educ 47 (2004), 311-320.</ref-fulltext></reference><reference id="14"><ref-info><ref-title><ref-titletext>An experimental study of the inclusion of technology in higher education</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">61449141048</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>H.B.</ce:initials><ce:indexed-name>Andreu H.B.</ce:indexed-name><ce:surname>Andreu</ce:surname></author><author seq="2"><ce:initials>M.</ce:initials><ce:indexed-name>Nussbaum M.</ce:indexed-name><ce:surname>Nussbaum</ce:surname></author></ref-authors><ref-sourcetitle>Comput Appl Eng Educ</ref-sourcetitle><ref-publicationyear first="2009"/><ref-volisspag><voliss volume="17"/><pagerange first="100" last="107"/></ref-volisspag></ref-info><ref-fulltext>H. B. Andreu, and, M. Nussbaum, An experimental study of the inclusion of technology in higher education, Comput Appl Eng Educ 17 (2009), 100-107.</ref-fulltext></reference><reference id="15"><ref-info><refd-itemidlist><itemid idtype="SGR">84872736312</itemid></refd-itemidlist><ref-sourcetitle>Spartan-3E Starter Kit</ref-sourcetitle><ref-website><ce:e-address type="url">http://www.xilinx.com/products/devkits/HW-SPAR3E-SK-US-G.htm</ce:e-address></ref-website><ref-text>Xilinx, Inc</ref-text></ref-info><ref-fulltext>Xilinx, Inc., Spartan-3E Starter Kit, http://www.xilinx.com/products/ devkits/HW-SPAR3E-SK-US-G.htm.</ref-fulltext></reference><reference id="16"><ref-info><refd-itemidlist><itemid idtype="SGR">24144467979</itemid></refd-itemidlist><ref-sourcetitle>Spartan 3 FPGA Family Complete Data Sheet</ref-sourcetitle><ref-publicationyear first="2005"/><ref-text>Xilinx, Inc. Xilinx, Inc. San Jose, CA.</ref-text></ref-info><ref-fulltext>Xilinx, Inc., Spartan 3 FPGA Family Complete Data Sheet, Xilinx, Inc., San Jose, CA, 2005.</ref-fulltext></reference><reference id="17"><ref-info><refd-itemidlist><itemid idtype="SGR">84872727890</itemid></refd-itemidlist><ref-sourcetitle>Using Look-Up Tables As Distributed RAM in Spartan-3 Generation FPGAs</ref-sourcetitle><ref-publicationyear first="2005"/><ref-text>Xilinx, Inc XAPP464 (v2.0), March 1</ref-text></ref-info><ref-fulltext>Xilinx, Inc., Using Look-Up Tables as Distributed RAM in Spartan-3 Generation FPGAs, XAPP464 (v2.0), March 1, 2005.</ref-fulltext></reference><reference id="18"><ref-info><refd-itemidlist><itemid idtype="SGR">84872691290</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>M.</ce:initials><ce:indexed-name>Maaref M.</ce:indexed-name><ce:surname>Maaref</ce:surname></author></ref-authors><ref-sourcetitle>Creating An OPB IPIF-based IP and Using It in EDK, XAPP967 (v1.1)</ref-sourcetitle><ref-publicationyear first="2007"/><ref-text>Xilinx, Inc., February 26</ref-text></ref-info><ref-fulltext>M. Maaref, Creating an OPB IPIF-based IP and using it in EDK, XAPP967 (v1.1), Xilinx, Inc., February 26, 2007.</ref-fulltext></reference><reference id="19"><ref-info><refd-itemidlist><itemid idtype="SGR">84872715542</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.</ce:initials><ce:indexed-name>Sonc D.</ce:indexed-name><ce:surname>Sonc</ce:surname></author><author seq="2"><ce:initials>A.</ce:initials><ce:indexed-name>Strancar A.</ce:indexed-name><ce:surname>Strancar</ce:surname></author></ref-authors><ref-sourcetitle>WinHIP</ref-sourcetitle><ref-publicationyear first="2001"/><ref-website><ce:e-address type="url">http://laps.fri.uni-lj.si/ars/ars1/index.html</ce:e-address></ref-website><ref-text>University of Ljubljana</ref-text></ref-info><ref-fulltext>D. Sonc, and, A. Strancar, WinHIP, University of Ljubljana, http://laps.fri.uni-lj.si/ars/ars1/index.html, 2001.</ref-fulltext></reference></bibliography></tail></bibrecord></item></abstracts-retrieval-response>