/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.10
Build    : 1.2.14
Hash     : 9ba1b42
Date     : Oct  5 2024
Type     : Engineering
Log Time   : Mon Oct  7 10:14:54 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 61
# Timing Graph Levels: 76

#Path 1
Startpoint: design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[6].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131904.WDATA_B1[6] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[6].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[6].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131904.WDATA_B1[6] (RS_TDP36K)                                                    0.220     1.028
data arrival time                                                                                        1.028

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
$delete_wire$131904.CLK_B1[0] (RS_TDP36K)                                                      0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                 0.241     1.020
data required time                                                                                       1.020
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -1.020
data arrival time                                                                                        1.028
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.008


#Path 2
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[1].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131864.WDATA_B1[1] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[1].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[1].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131864.WDATA_B1[1] (RS_TDP36K)                                                    0.220     1.028
data arrival time                                                                                        1.028

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
$delete_wire$131864.CLK_B1[0] (RS_TDP36K)                                                      0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                 0.241     1.020
data required time                                                                                       1.020
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -1.020
data arrival time                                                                                        1.028
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.008


#Path 3
Startpoint: design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[4].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131784.WDATA_B1[4] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[4].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[4].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131784.WDATA_B1[4] (RS_TDP36K)                                                    0.220     1.028
data arrival time                                                                                        1.028

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
$delete_wire$131784.CLK_B1[0] (RS_TDP36K)                                                      0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                 0.241     1.020
data required time                                                                                       1.020
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -1.020
data arrival time                                                                                        1.028
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.008


#Path 4
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[3].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131864.WDATA_B1[3] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[3].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[3].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131864.WDATA_B1[3] (RS_TDP36K)                                                    0.220     1.028
data arrival time                                                                                        1.028

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
$delete_wire$131864.CLK_B1[0] (RS_TDP36K)                                                      0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                 0.241     1.020
data required time                                                                                       1.020
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -1.020
data arrival time                                                                                        1.028
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.008


#Path 5
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[9].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131864.WDATA_B1[9] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[9].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[9].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131864.WDATA_B1[9] (RS_TDP36K)                                                    0.220     1.028
data arrival time                                                                                        1.028

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
$delete_wire$131864.CLK_B1[0] (RS_TDP36K)                                                      0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                 0.241     1.020
data required time                                                                                       1.020
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -1.020
data arrival time                                                                                        1.028
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.008


#Path 6
Startpoint: design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[11].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131784.WDATA_B1[11] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[11].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[11].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131784.WDATA_B1[11] (RS_TDP36K)                                                    0.220     1.028
data arrival time                                                                                         1.028

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
$delete_wire$131784.CLK_B1[0] (RS_TDP36K)                                                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                  0.241     1.020
data required time                                                                                        1.020
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -1.020
data arrival time                                                                                         1.028
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.008


#Path 7
Startpoint: design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[11].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131904.WDATA_B1[11] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[11].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[11].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131904.WDATA_B1[11] (RS_TDP36K)                                                    0.281     1.089
data arrival time                                                                                         1.089

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
$delete_wire$131904.CLK_B1[0] (RS_TDP36K)                                                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                  0.241     1.020
data required time                                                                                        1.020
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -1.020
data arrival time                                                                                         1.089
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.069


#Path 8
Startpoint: design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[0].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131784.WDATA_B1[0] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[0].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[0].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131784.WDATA_B1[0] (RS_TDP36K)                                                    0.281     1.089
data arrival time                                                                                        1.089

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
$delete_wire$131784.CLK_B1[0] (RS_TDP36K)                                                      0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                 0.241     1.020
data required time                                                                                       1.020
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -1.020
data arrival time                                                                                        1.089
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.069


#Path 9
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[18].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131864.WDATA_B2[2] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[18].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[18].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131864.WDATA_B2[2] (RS_TDP36K)                                                     0.220     1.028
data arrival time                                                                                         1.028

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
$delete_wire$131864.CLK_B2[0] (RS_TDP36K)                                                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                  0.168     0.947
data required time                                                                                        0.947
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.947
data arrival time                                                                                         1.028
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.081


#Path 10
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[22].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131864.WDATA_B2[6] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[22].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[22].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131864.WDATA_B2[6] (RS_TDP36K)                                                     0.220     1.028
data arrival time                                                                                         1.028

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
$delete_wire$131864.CLK_B2[0] (RS_TDP36K)                                                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                  0.168     0.947
data required time                                                                                        0.947
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.947
data arrival time                                                                                         1.028
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.081


#Path 11
Startpoint: design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[27].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131904.WDATA_B2[11] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[27].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[27].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131904.WDATA_B2[11] (RS_TDP36K)                                                    0.220     1.028
data arrival time                                                                                         1.028

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
$delete_wire$131904.CLK_B2[0] (RS_TDP36K)                                                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                  0.168     0.947
data required time                                                                                        0.947
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.947
data arrival time                                                                                         1.028
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.081


#Path 12
Startpoint: design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[25].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131904.WDATA_B2[9] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[25].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[25].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131904.WDATA_B2[9] (RS_TDP36K)                                                     0.220     1.028
data arrival time                                                                                         1.028

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
$delete_wire$131904.CLK_B2[0] (RS_TDP36K)                                                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                  0.168     0.947
data required time                                                                                        0.947
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.947
data arrival time                                                                                         1.028
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.081


#Path 13
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[26].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131864.WDATA_B2[10] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[26].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[26].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131864.WDATA_B2[10] (RS_TDP36K)                                                    0.220     1.028
data arrival time                                                                                         1.028

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
$delete_wire$131864.CLK_B2[0] (RS_TDP36K)                                                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                  0.168     0.947
data required time                                                                                        0.947
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.947
data arrival time                                                                                         1.028
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.081


#Path 14
Startpoint: design195_5_10_inst.memory_cntrl_instance108.rd_addr[0].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131864.ADDR_A1[5] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                       0.000     0.000
clock source latency                                                                       0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                       0.000     0.000
design195_5_10_inst.memory_cntrl_instance108.rd_addr[0].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance108.rd_addr[0].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131864.ADDR_A1[5] (RS_TDP36K)                                                 0.284     1.092
data arrival time                                                                                    1.092

clock $clk_buf_$ibuf_clk (rise edge)                                                       0.000     0.000
clock source latency                                                                       0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                       0.000     0.000
$delete_wire$131864.CLK_A1[0] (RS_TDP36K)                                                  0.779     0.779
clock uncertainty                                                                          0.000     0.779
cell hold time                                                                             0.212     0.991
data required time                                                                                   0.991
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.991
data arrival time                                                                                    1.092
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          0.101


#Path 15
Startpoint: design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[10].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131784.WDATA_B1[10] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[10].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[10].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131784.WDATA_B1[10] (RS_TDP36K)                                                    0.339     1.147
data arrival time                                                                                         1.147

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
$delete_wire$131784.CLK_B1[0] (RS_TDP36K)                                                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                  0.241     1.020
data required time                                                                                        1.020
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -1.020
data arrival time                                                                                         1.147
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.127


#Path 16
Startpoint: design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[12].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131784.WDATA_B1[12] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[12].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[12].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131784.WDATA_B1[12] (RS_TDP36K)                                                    0.339     1.147
data arrival time                                                                                         1.147

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
$delete_wire$131784.CLK_B1[0] (RS_TDP36K)                                                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                  0.241     1.020
data required time                                                                                        1.020
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -1.020
data arrival time                                                                                         1.147
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.127


#Path 17
Startpoint: design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[5].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131784.WDATA_B1[5] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[5].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[5].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131784.WDATA_B1[5] (RS_TDP36K)                                                    0.339     1.147
data arrival time                                                                                        1.147

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
$delete_wire$131784.CLK_B1[0] (RS_TDP36K)                                                      0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                 0.241     1.020
data required time                                                                                       1.020
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -1.020
data arrival time                                                                                        1.147
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.127


#Path 18
Startpoint: design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[12].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131904.WDATA_B1[12] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[12].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[12].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131904.WDATA_B1[12] (RS_TDP36K)                                                    0.339     1.147
data arrival time                                                                                         1.147

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
$delete_wire$131904.CLK_B1[0] (RS_TDP36K)                                                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                  0.241     1.020
data required time                                                                                        1.020
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -1.020
data arrival time                                                                                         1.147
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.127


#Path 19
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[7].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131864.WDATA_B1[7] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[7].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[7].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131864.WDATA_B1[7] (RS_TDP36K)                                                    0.339     1.147
data arrival time                                                                                        1.147

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
$delete_wire$131864.CLK_B1[0] (RS_TDP36K)                                                      0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                 0.241     1.020
data required time                                                                                       1.020
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -1.020
data arrival time                                                                                        1.147
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.127


#Path 20
Startpoint: design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[7].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131784.WDATA_B1[7] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[7].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[7].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131784.WDATA_B1[7] (RS_TDP36K)                                                    0.339     1.147
data arrival time                                                                                        1.147

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
$delete_wire$131784.CLK_B1[0] (RS_TDP36K)                                                      0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                 0.241     1.020
data required time                                                                                       1.020
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -1.020
data arrival time                                                                                        1.147
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.127


#Path 21
Startpoint: design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[9].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131784.WDATA_B1[9] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[9].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[9].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131784.WDATA_B1[9] (RS_TDP36K)                                                    0.339     1.147
data arrival time                                                                                        1.147

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
$delete_wire$131784.CLK_B1[0] (RS_TDP36K)                                                      0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                 0.241     1.020
data required time                                                                                       1.020
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -1.020
data arrival time                                                                                        1.147
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.127


#Path 22
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[5].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131864.WDATA_B1[5] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[5].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[5].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131864.WDATA_B1[5] (RS_TDP36K)                                                    0.339     1.147
data arrival time                                                                                        1.147

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
$delete_wire$131864.CLK_B1[0] (RS_TDP36K)                                                      0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                 0.241     1.020
data required time                                                                                       1.020
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -1.020
data arrival time                                                                                        1.147
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.127


#Path 23
Startpoint: design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[1].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131904.WDATA_B1[1] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[1].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[1].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131904.WDATA_B1[1] (RS_TDP36K)                                                    0.339     1.147
data arrival time                                                                                        1.147

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
$delete_wire$131904.CLK_B1[0] (RS_TDP36K)                                                      0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                 0.241     1.020
data required time                                                                                       1.020
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -1.020
data arrival time                                                                                        1.147
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.127


#Path 24
Startpoint: design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[4].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131904.WDATA_B1[4] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[4].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[4].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131904.WDATA_B1[4] (RS_TDP36K)                                                    0.339     1.147
data arrival time                                                                                        1.147

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
$delete_wire$131904.CLK_B1[0] (RS_TDP36K)                                                      0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                 0.241     1.020
data required time                                                                                       1.020
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -1.020
data arrival time                                                                                        1.147
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.127


#Path 25
Startpoint: design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[5].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131904.WDATA_B1[5] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[5].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[5].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131904.WDATA_B1[5] (RS_TDP36K)                                                    0.339     1.147
data arrival time                                                                                        1.147

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
$delete_wire$131904.CLK_B1[0] (RS_TDP36K)                                                      0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                 0.241     1.020
data required time                                                                                       1.020
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -1.020
data arrival time                                                                                        1.147
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.127


#Path 26
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[13].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131864.WDATA_B1[13] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[13].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[13].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131864.WDATA_B1[13] (RS_TDP36K)                                                    0.339     1.147
data arrival time                                                                                         1.147

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
$delete_wire$131864.CLK_B1[0] (RS_TDP36K)                                                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                  0.241     1.020
data required time                                                                                        1.020
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -1.020
data arrival time                                                                                         1.147
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.127


#Path 27
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[11].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131864.WDATA_B1[11] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[11].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[11].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131864.WDATA_B1[11] (RS_TDP36K)                                                    0.339     1.147
data arrival time                                                                                         1.147

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
$delete_wire$131864.CLK_B1[0] (RS_TDP36K)                                                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                  0.241     1.020
data required time                                                                                        1.020
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -1.020
data arrival time                                                                                         1.147
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.127


#Path 28
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[6].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131864.WDATA_B1[6] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[6].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[6].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131864.WDATA_B1[6] (RS_TDP36K)                                                    0.342     1.150
data arrival time                                                                                        1.150

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
$delete_wire$131864.CLK_B1[0] (RS_TDP36K)                                                      0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                 0.241     1.020
data required time                                                                                       1.020
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -1.020
data arrival time                                                                                        1.150
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.130


#Path 29
Startpoint: design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[15].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131904.WDATA_B1[15] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[15].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[15].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131904.WDATA_B1[15] (RS_TDP36K)                                                    0.342     1.150
data arrival time                                                                                         1.150

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
$delete_wire$131904.CLK_B1[0] (RS_TDP36K)                                                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                  0.241     1.020
data required time                                                                                        1.020
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -1.020
data arrival time                                                                                         1.150
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.130


#Path 30
Startpoint: design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[2].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131784.WDATA_B1[2] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[2].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[2].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131784.WDATA_B1[2] (RS_TDP36K)                                                    0.342     1.150
data arrival time                                                                                        1.150

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
$delete_wire$131784.CLK_B1[0] (RS_TDP36K)                                                      0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                 0.241     1.020
data required time                                                                                       1.020
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -1.020
data arrival time                                                                                        1.150
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.130


#Path 31
Startpoint: design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[8].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131784.WDATA_B1[8] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[8].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[8].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131784.WDATA_B1[8] (RS_TDP36K)                                                    0.342     1.150
data arrival time                                                                                        1.150

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
$delete_wire$131784.CLK_B1[0] (RS_TDP36K)                                                      0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                 0.241     1.020
data required time                                                                                       1.020
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -1.020
data arrival time                                                                                        1.150
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.130


#Path 32
Startpoint: design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[3].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131784.WDATA_B1[3] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[3].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[3].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131784.WDATA_B1[3] (RS_TDP36K)                                                    0.342     1.150
data arrival time                                                                                        1.150

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
$delete_wire$131784.CLK_B1[0] (RS_TDP36K)                                                      0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                 0.241     1.020
data required time                                                                                       1.020
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -1.020
data arrival time                                                                                        1.150
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.130


#Path 33
Startpoint: d_in3[28].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[28].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
d_in3[28].C[0] (dffre)                                                                          0.779     0.779
d_in3[28].Q[0] (dffre) [clock-to-output]                                                        0.029     0.808
$abc$128410$abc$64559$new_n6765_.in[0] (.names)                                                 0.066     0.874
$abc$128410$abc$64559$new_n6765_.out[0] (.names)                                                0.017     0.892
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[28].D[0] (dffre)                       0.000     0.892
data arrival time                                                                                         0.892

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[28].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         0.892
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.141


#Path 34
Startpoint: design195_5_10_inst.decoder_instance325.decoder_inst.data_out[5].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.mod_n_counter_instance326.data_out[5].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                0.000     0.000
design195_5_10_inst.decoder_instance325.decoder_inst.data_out[5].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.decoder_instance325.decoder_inst.data_out[5].Q[0] (dffre) [clock-to-output]     0.029     0.808
$abc$128410$abc$64559$li644_li644.in[4] (.names)                                                    0.066     0.874
$abc$128410$abc$64559$li644_li644.out[0] (.names)                                                   0.017     0.892
design195_5_10_inst.mod_n_counter_instance326.data_out[5].D[0] (dffre)                              0.000     0.892
data arrival time                                                                                             0.892

clock $clk_buf_$ibuf_clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                0.000     0.000
design195_5_10_inst.mod_n_counter_instance326.data_out[5].C[0] (dffre)                              0.779     0.779
clock uncertainty                                                                                   0.000     0.779
cell hold time                                                                                     -0.028     0.751
data required time                                                                                            0.751
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.751
data arrival time                                                                                             0.892
-------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                   0.141


#Path 35
Startpoint: d_in3[4].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[4].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
d_in3[4].C[0] (dffre)                                                                          0.779     0.779
d_in3[4].Q[0] (dffre) [clock-to-output]                                                        0.029     0.808
$abc$128410$abc$64559$new_n6813_.in[0] (.names)                                                0.066     0.874
$abc$128410$abc$64559$new_n6813_.out[0] (.names)                                               0.017     0.892
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[4].D[0] (dffre)                       0.000     0.892
data arrival time                                                                                        0.892

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[4].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        0.892
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.141


#Path 36
Startpoint: design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[4].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.large_mux_instance542.data_out_reg[4].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                      0.000     0.000
design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[4].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[4].Q[0] (dffre) [clock-to-output]     0.029     0.808
$abc$128410$abc$70562$li044_li044.in[0] (.names)                                                          0.066     0.874
$abc$128410$abc$70562$li044_li044.out[0] (.names)                                                         0.017     0.892
design195_5_10_inst.large_mux_instance542.data_out_reg[4].D[0] (dffre)                                    0.000     0.892
data arrival time                                                                                                   0.892

clock $clk_buf_$ibuf_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                      0.000     0.000
design195_5_10_inst.large_mux_instance542.data_out_reg[4].C[0] (dffre)                                    0.779     0.779
clock uncertainty                                                                                         0.000     0.779
cell hold time                                                                                           -0.028     0.751
data required time                                                                                                  0.751
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.751
data arrival time                                                                                                   0.892
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.141


#Path 37
Startpoint: design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[11].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.large_mux_instance542.data_out_reg[11].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[11].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.full_adder_instance540.full_adder_inst.data_out[11].Q[0] (dffre) [clock-to-output]     0.029     0.808
$abc$128410$abc$70562$li058_li058.in[0] (.names)                                                           0.066     0.874
$abc$128410$abc$70562$li058_li058.out[0] (.names)                                                          0.017     0.892
design195_5_10_inst.large_mux_instance542.data_out_reg[11].D[0] (dffre)                                    0.000     0.892
data arrival time                                                                                                    0.892

clock $clk_buf_$ibuf_clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                       0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                       0.000     0.000
design195_5_10_inst.large_mux_instance542.data_out_reg[11].C[0] (dffre)                                    0.779     0.779
clock uncertainty                                                                                          0.000     0.779
cell hold time                                                                                            -0.028     0.751
data required time                                                                                                   0.751
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.751
data arrival time                                                                                                    0.892
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.141


#Path 38
Startpoint: design195_5_10_inst.memory_cntrl_instance108.rd_addr[2].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance108.rd_addr[3].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                       0.000     0.000
clock source latency                                                                       0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                       0.000     0.000
design195_5_10_inst.memory_cntrl_instance108.rd_addr[2].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance108.rd_addr[2].Q[0] (dffre) [clock-to-output]     0.029     0.808
$abc$128410$abc$64559$li085_li085.in[3] (.names)                                           0.066     0.874
$abc$128410$abc$64559$li085_li085.out[0] (.names)                                          0.017     0.892
design195_5_10_inst.memory_cntrl_instance108.rd_addr[3].D[0] (dffre)                       0.000     0.892
data arrival time                                                                                    0.892

clock $clk_buf_$ibuf_clk (rise edge)                                                       0.000     0.000
clock source latency                                                                       0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                       0.000     0.000
design195_5_10_inst.memory_cntrl_instance108.rd_addr[3].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                          0.000     0.779
cell hold time                                                                            -0.028     0.751
data required time                                                                                   0.751
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.751
data arrival time                                                                                    0.892
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          0.141


#Path 39
Startpoint: d_in3[29].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[29].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
d_in3[29].C[0] (dffre)                                                                          0.779     0.779
d_in3[29].Q[0] (dffre) [clock-to-output]                                                        0.029     0.808
$abc$128410$abc$64559$new_n6763_.in[0] (.names)                                                 0.066     0.874
$abc$128410$abc$64559$new_n6763_.out[0] (.names)                                                0.017     0.892
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[29].D[0] (dffre)                       0.000     0.892
data arrival time                                                                                         0.892

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[29].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         0.892
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.141


#Path 40
Startpoint: d_in3[20].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[20].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
d_in3[20].C[0] (dffre)                                                                          0.779     0.779
d_in3[20].Q[0] (dffre) [clock-to-output]                                                        0.029     0.808
$abc$128410$abc$64559$new_n6781_.in[0] (.names)                                                 0.066     0.874
$abc$128410$abc$64559$new_n6781_.out[0] (.names)                                                0.017     0.892
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[20].D[0] (dffre)                       0.000     0.892
data arrival time                                                                                         0.892

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[20].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         0.892
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.141


#Path 41
Startpoint: d_in3[16].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[16].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
d_in3[16].C[0] (dffre)                                                                          0.779     0.779
d_in3[16].Q[0] (dffre) [clock-to-output]                                                        0.029     0.808
$abc$128410$abc$64559$new_n6789_.in[0] (.names)                                                 0.066     0.874
$abc$128410$abc$64559$new_n6789_.out[0] (.names)                                                0.017     0.892
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[16].D[0] (dffre)                       0.000     0.892
data arrival time                                                                                         0.892

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[16].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         0.892
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.141


#Path 42
Startpoint: design195_5_10_inst.large_adder_instance324.add_out_reg_2[1].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.decoder_instance325.decoder_inst.data_out[1].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                0.000     0.000
design195_5_10_inst.large_adder_instance324.add_out_reg_2[1].C[0] (dffre)                           0.779     0.779
design195_5_10_inst.large_adder_instance324.add_out_reg_2[1].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$128410$auto_86780.in[3] (.names)                                                               0.066     0.874
$abc$128410$auto_86780.out[0] (.names)                                                              0.017     0.892
design195_5_10_inst.decoder_instance325.decoder_inst.data_out[1].D[0] (dffre)                       0.000     0.892
data arrival time                                                                                             0.892

clock $clk_buf_$ibuf_clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                0.000     0.000
design195_5_10_inst.decoder_instance325.decoder_inst.data_out[1].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                   0.000     0.779
cell hold time                                                                                     -0.028     0.751
data required time                                                                                            0.751
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.751
data arrival time                                                                                             0.892
-------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                   0.141


#Path 43
Startpoint: d_in3[17].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[17].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
d_in3[17].C[0] (dffre)                                                                          0.779     0.779
d_in3[17].Q[0] (dffre) [clock-to-output]                                                        0.029     0.808
$abc$128410$abc$64559$new_n6787_.in[0] (.names)                                                 0.066     0.874
$abc$128410$abc$64559$new_n6787_.out[0] (.names)                                                0.017     0.892
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[17].D[0] (dffre)                       0.000     0.892
data arrival time                                                                                         0.892

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[17].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         0.892
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.141


#Path 44
Startpoint: design195_5_10_inst.memory_cntrl_instance108.wr_addr[7].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[0].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design195_5_10_inst.memory_cntrl_instance108.wr_addr[7].C[0] (dffre)                           0.779     0.779
design195_5_10_inst.memory_cntrl_instance108.wr_addr[7].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$128410$abc$64559$new_n6821_.in[1] (.names)                                                0.066     0.874
$abc$128410$abc$64559$new_n6821_.out[0] (.names)                                               0.017     0.892
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[0].D[0] (dffre)                       0.000     0.892
data arrival time                                                                                        0.892

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[0].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        0.892
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.141


#Path 45
Startpoint: design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[2].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.encoder_instance322.data_out[11].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                      0.000     0.000
design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[2].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.full_adder_instance321.full_adder_inst.data_out[2].Q[0] (dffre) [clock-to-output]     0.029     0.808
$abc$128410$abc$64559$li279_li279.in[5] (.names)                                                          0.066     0.874
$abc$128410$abc$64559$li279_li279.out[0] (.names)                                                         0.017     0.892
design195_5_10_inst.encoder_instance322.data_out[11].D[0] (dffre)                                         0.000     0.892
data arrival time                                                                                                   0.892

clock $clk_buf_$ibuf_clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                                      0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                      0.000     0.000
design195_5_10_inst.encoder_instance322.data_out[11].C[0] (dffre)                                         0.779     0.779
clock uncertainty                                                                                         0.000     0.779
cell hold time                                                                                           -0.028     0.751
data required time                                                                                                  0.751
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.751
data arrival time                                                                                                   0.892
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.141


#Path 46
Startpoint: d_in3[24].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[24].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
d_in3[24].C[0] (dffre)                                                                          0.779     0.779
d_in3[24].Q[0] (dffre) [clock-to-output]                                                        0.029     0.808
$abc$128410$abc$64559$new_n6773_.in[0] (.names)                                                 0.066     0.874
$abc$128410$abc$64559$new_n6773_.out[0] (.names)                                                0.017     0.892
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[24].D[0] (dffre)                       0.000     0.892
data arrival time                                                                                         0.892

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[24].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         0.892
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.141


#Path 47
Startpoint: d_in3[11].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[11].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
d_in3[11].C[0] (dffre)                                                                          0.779     0.779
d_in3[11].Q[0] (dffre) [clock-to-output]                                                        0.029     0.808
$abc$128410$abc$64559$new_n6799_.in[0] (.names)                                                 0.066     0.874
$abc$128410$abc$64559$new_n6799_.out[0] (.names)                                                0.017     0.892
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[11].D[0] (dffre)                       0.000     0.892
data arrival time                                                                                         0.892

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[11].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         0.892
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.141


#Path 48
Startpoint: design195_5_10_inst.large_adder_instance324.add_out_reg_2[1].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.decoder_instance325.decoder_inst.data_out[3].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                0.000     0.000
design195_5_10_inst.large_adder_instance324.add_out_reg_2[1].C[0] (dffre)                           0.779     0.779
design195_5_10_inst.large_adder_instance324.add_out_reg_2[1].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$128410$auto_86784.in[1] (.names)                                                               0.066     0.874
$abc$128410$auto_86784.out[0] (.names)                                                              0.017     0.892
design195_5_10_inst.decoder_instance325.decoder_inst.data_out[3].D[0] (dffre)                       0.000     0.892
data arrival time                                                                                             0.892

clock $clk_buf_$ibuf_clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                0.000     0.000
design195_5_10_inst.decoder_instance325.decoder_inst.data_out[3].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                   0.000     0.779
cell hold time                                                                                     -0.028     0.751
data required time                                                                                            0.751
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.751
data arrival time                                                                                             0.892
-------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                   0.141


#Path 49
Startpoint: design195_5_10_inst.large_adder_instance324.add_out_reg_2[1].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.decoder_instance325.decoder_inst.data_out[4].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                0.000     0.000
design195_5_10_inst.large_adder_instance324.add_out_reg_2[1].C[0] (dffre)                           0.779     0.779
design195_5_10_inst.large_adder_instance324.add_out_reg_2[1].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$128410$auto_86786.in[2] (.names)                                                               0.066     0.874
$abc$128410$auto_86786.out[0] (.names)                                                              0.017     0.892
design195_5_10_inst.decoder_instance325.decoder_inst.data_out[4].D[0] (dffre)                       0.000     0.892
data arrival time                                                                                             0.892

clock $clk_buf_$ibuf_clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                0.000     0.000
design195_5_10_inst.decoder_instance325.decoder_inst.data_out[4].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                   0.000     0.779
cell hold time                                                                                     -0.028     0.751
data required time                                                                                            0.751
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.751
data arrival time                                                                                             0.892
-------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                   0.141


#Path 50
Startpoint: design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[16].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131904.WDATA_B2[0] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[16].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[16].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131904.WDATA_B2[0] (RS_TDP36K)                                                     0.281     1.089
data arrival time                                                                                         1.089

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
$delete_wire$131904.CLK_B2[0] (RS_TDP36K)                                                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                  0.168     0.947
data required time                                                                                        0.947
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.947
data arrival time                                                                                         1.089
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.142


#Path 51
Startpoint: design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[18].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131784.WDATA_B2[2] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[18].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[18].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131784.WDATA_B2[2] (RS_TDP36K)                                                     0.281     1.089
data arrival time                                                                                         1.089

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
$delete_wire$131784.CLK_B2[0] (RS_TDP36K)                                                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                  0.168     0.947
data required time                                                                                        0.947
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.947
data arrival time                                                                                         1.089
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.142


#Path 52
Startpoint: design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[24].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131784.WDATA_B2[8] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[24].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[24].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131784.WDATA_B2[8] (RS_TDP36K)                                                     0.281     1.089
data arrival time                                                                                         1.089

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
$delete_wire$131784.CLK_B2[0] (RS_TDP36K)                                                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                  0.168     0.947
data required time                                                                                        0.947
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.947
data arrival time                                                                                         1.089
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.142


#Path 53
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[24].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131864.WDATA_B2[8] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[24].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[24].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131864.WDATA_B2[8] (RS_TDP36K)                                                     0.281     1.089
data arrival time                                                                                         1.089

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
$delete_wire$131864.CLK_B2[0] (RS_TDP36K)                                                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                  0.168     0.947
data required time                                                                                        0.947
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.947
data arrival time                                                                                         1.089
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.142


#Path 54
Startpoint: design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[20].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131784.WDATA_B2[4] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[20].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[20].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131784.WDATA_B2[4] (RS_TDP36K)                                                     0.281     1.089
data arrival time                                                                                         1.089

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
$delete_wire$131784.CLK_B2[0] (RS_TDP36K)                                                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                  0.168     0.947
data required time                                                                                        0.947
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.947
data arrival time                                                                                         1.089
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.142


#Path 55
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[20].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131864.WDATA_B2[4] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[20].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[20].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131864.WDATA_B2[4] (RS_TDP36K)                                                     0.281     1.089
data arrival time                                                                                         1.089

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
$delete_wire$131864.CLK_B2[0] (RS_TDP36K)                                                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                  0.168     0.947
data required time                                                                                        0.947
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.947
data arrival time                                                                                         1.089
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.142


#Path 56
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[19].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131864.WDATA_B2[3] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[19].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[19].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131864.WDATA_B2[3] (RS_TDP36K)                                                     0.281     1.089
data arrival time                                                                                         1.089

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
$delete_wire$131864.CLK_B2[0] (RS_TDP36K)                                                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                  0.168     0.947
data required time                                                                                        0.947
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.947
data arrival time                                                                                         1.089
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.142


#Path 57
Startpoint: design195_5_10_inst.memory_cntrl_instance108.rd_addr[4].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131864.ADDR_A1[9] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                       0.000     0.000
clock source latency                                                                       0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                       0.000     0.000
design195_5_10_inst.memory_cntrl_instance108.rd_addr[4].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance108.rd_addr[4].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131864.ADDR_A1[9] (RS_TDP36K)                                                 0.339     1.147
data arrival time                                                                                    1.147

clock $clk_buf_$ibuf_clk (rise edge)                                                       0.000     0.000
clock source latency                                                                       0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                       0.000     0.000
$delete_wire$131864.CLK_A1[0] (RS_TDP36K)                                                  0.779     0.779
clock uncertainty                                                                          0.000     0.779
cell hold time                                                                             0.212     0.991
data required time                                                                                   0.991
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.991
data arrival time                                                                                    1.147
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          0.156


#Path 58
Startpoint: design195_5_10_inst.memory_cntrl_instance108.rd_addr[4].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131904.ADDR_A1[9] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                       0.000     0.000
clock source latency                                                                       0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                       0.000     0.000
design195_5_10_inst.memory_cntrl_instance108.rd_addr[4].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance108.rd_addr[4].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131904.ADDR_A1[9] (RS_TDP36K)                                                 0.339     1.147
data arrival time                                                                                    1.147

clock $clk_buf_$ibuf_clk (rise edge)                                                       0.000     0.000
clock source latency                                                                       0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                       0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                                                  0.779     0.779
clock uncertainty                                                                          0.000     0.779
cell hold time                                                                             0.212     0.991
data required time                                                                                   0.991
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.991
data arrival time                                                                                    1.147
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          0.156


#Path 59
Startpoint: design195_5_10_inst.memory_cntrl_instance108.rd_addr[5].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131904.ADDR_A1[10] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                       0.000     0.000
clock source latency                                                                       0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                       0.000     0.000
design195_5_10_inst.memory_cntrl_instance108.rd_addr[5].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance108.rd_addr[5].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131904.ADDR_A1[10] (RS_TDP36K)                                                0.339     1.147
data arrival time                                                                                    1.147

clock $clk_buf_$ibuf_clk (rise edge)                                                       0.000     0.000
clock source latency                                                                       0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                       0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                                                  0.779     0.779
clock uncertainty                                                                          0.000     0.779
cell hold time                                                                             0.212     0.991
data required time                                                                                   0.991
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.991
data arrival time                                                                                    1.147
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          0.156


#Path 60
Startpoint: design195_5_10_inst.memory_cntrl_instance108.rd_addr[1].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131904.ADDR_A1[6] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                       0.000     0.000
clock source latency                                                                       0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                       0.000     0.000
design195_5_10_inst.memory_cntrl_instance108.rd_addr[1].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance108.rd_addr[1].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131904.ADDR_A1[6] (RS_TDP36K)                                                 0.345     1.153
data arrival time                                                                                    1.153

clock $clk_buf_$ibuf_clk (rise edge)                                                       0.000     0.000
clock source latency                                                                       0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                       0.000     0.000
$delete_wire$131904.CLK_A1[0] (RS_TDP36K)                                                  0.779     0.779
clock uncertainty                                                                          0.000     0.779
cell hold time                                                                             0.212     0.991
data required time                                                                                   0.991
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.991
data arrival time                                                                                    1.153
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          0.162


#Path 61
Startpoint: d_in3[23].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[23].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
d_in3[23].C[0] (dffre)                                                                          0.779     0.779
d_in3[23].Q[0] (dffre) [clock-to-output]                                                        0.029     0.808
$abc$128410$abc$64559$new_n6775_.in[0] (.names)                                                 0.066     0.874
$abc$128410$abc$64559$new_n6775_.out[0] (.names)                                                0.039     0.913
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[23].D[0] (dffre)                       0.000     0.913
data arrival time                                                                                         0.913

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[23].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         0.913
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.162


#Path 62
Startpoint: design195_5_10_inst.mod_n_counter_instance545.data_out[22].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[22].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.mod_n_counter_instance545.data_out[22].C[0] (dffre)                         0.779     0.779
design195_5_10_inst.mod_n_counter_instance545.data_out[22].Q[0] (dffre) [clock-to-output]       0.029     0.808
$abc$128410$abc$64559$new_n6608_.in[0] (.names)                                                 0.066     0.874
$abc$128410$abc$64559$new_n6608_.out[0] (.names)                                                0.039     0.913
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[22].D[0] (dffre)                       0.000     0.913
data arrival time                                                                                         0.913

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[22].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         0.913
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.162


#Path 63
Startpoint: design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[26].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.mod_n_counter_instance545.data_out[27].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                     0.000     0.000
design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[26].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.shift_reg_instance544.shift_reg_inst.data_out[26].Q[0] (dffre) [clock-to-output]     0.029     0.808
$abc$128410$abc$64559$li680_li680.in[4] (.names)                                                         0.066     0.874
$abc$128410$abc$64559$li680_li680.out[0] (.names)                                                        0.039     0.913
design195_5_10_inst.mod_n_counter_instance545.data_out[27].D[0] (dffre)                                  0.000     0.913
data arrival time                                                                                                  0.913

clock $clk_buf_$ibuf_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                     0.000     0.000
design195_5_10_inst.mod_n_counter_instance545.data_out[27].C[0] (dffre)                                  0.779     0.779
clock uncertainty                                                                                        0.000     0.779
cell hold time                                                                                          -0.028     0.751
data required time                                                                                                 0.751
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.751
data arrival time                                                                                                  0.913
------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                        0.162


#Path 64
Startpoint: design195_5_10_inst.memory_cntrl_instance108.wr_addr[9].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[9].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design195_5_10_inst.memory_cntrl_instance108.wr_addr[9].C[0] (dffre)                           0.779     0.779
design195_5_10_inst.memory_cntrl_instance108.wr_addr[9].Q[0] (dffre) [clock-to-output]         0.029     0.808
$abc$128410$abc$64559$new_n6803_.in[4] (.names)                                                0.066     0.874
$abc$128410$abc$64559$new_n6803_.out[0] (.names)                                               0.039     0.913
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[9].D[0] (dffre)                       0.000     0.913
data arrival time                                                                                        0.913

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[9].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        0.913
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.162


#Path 65
Startpoint: d_in3[27].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[27].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
d_in3[27].C[0] (dffre)                                                                          0.779     0.779
d_in3[27].Q[0] (dffre) [clock-to-output]                                                        0.029     0.808
$abc$128410$abc$64559$new_n6767_.in[0] (.names)                                                 0.066     0.874
$abc$128410$abc$64559$new_n6767_.out[0] (.names)                                                0.039     0.913
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[27].D[0] (dffre)                       0.000     0.913
data arrival time                                                                                         0.913

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[27].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         0.913
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.162


#Path 66
Startpoint: d_in3[15].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[15].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
d_in3[15].C[0] (dffre)                                                                          0.779     0.779
d_in3[15].Q[0] (dffre) [clock-to-output]                                                        0.029     0.808
$abc$128410$abc$64559$new_n6791_.in[0] (.names)                                                 0.066     0.874
$abc$128410$abc$64559$new_n6791_.out[0] (.names)                                                0.039     0.913
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[15].D[0] (dffre)                       0.000     0.913
data arrival time                                                                                         0.913

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[15].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         0.913
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.162


#Path 67
Startpoint: d_in3[21].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[21].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
d_in3[21].C[0] (dffre)                                                                          0.779     0.779
d_in3[21].Q[0] (dffre) [clock-to-output]                                                        0.029     0.808
$abc$128410$abc$64559$new_n6779_.in[0] (.names)                                                 0.066     0.874
$abc$128410$abc$64559$new_n6779_.out[0] (.names)                                                0.039     0.913
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[21].D[0] (dffre)                       0.000     0.913
data arrival time                                                                                         0.913

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[21].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         0.913
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.162


#Path 68
Startpoint: d_in3[19].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[19].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
d_in3[19].C[0] (dffre)                                                                          0.779     0.779
d_in3[19].Q[0] (dffre) [clock-to-output]                                                        0.029     0.808
$abc$128410$abc$64559$new_n6783_.in[0] (.names)                                                 0.066     0.874
$abc$128410$abc$64559$new_n6783_.out[0] (.names)                                                0.039     0.913
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[19].D[0] (dffre)                       0.000     0.913
data arrival time                                                                                         0.913

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[19].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         0.913
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.162


#Path 69
Startpoint: d_in3[31].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[31].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
d_in3[31].C[0] (dffre)                                                                          0.779     0.779
d_in3[31].Q[0] (dffre) [clock-to-output]                                                        0.029     0.808
$abc$128410$abc$64559$new_n6759_.in[0] (.names)                                                 0.066     0.874
$abc$128410$abc$64559$new_n6759_.out[0] (.names)                                                0.039     0.913
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[31].D[0] (dffre)                       0.000     0.913
data arrival time                                                                                         0.913

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[31].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         0.913
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.162


#Path 70
Startpoint: design195_5_10_inst.memory_cntrl_instance108.wr_addr[9].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance108.wr_addr[9].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                       0.000     0.000
clock source latency                                                                       0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                       0.000     0.000
design195_5_10_inst.memory_cntrl_instance108.wr_addr[9].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance108.wr_addr[9].Q[0] (dffre) [clock-to-output]     0.029     0.808
$abc$128410$abc$64559$li122_li122.in[1] (.names)                                           0.066     0.874
$abc$128410$abc$64559$li122_li122.out[0] (.names)                                          0.039     0.913
design195_5_10_inst.memory_cntrl_instance108.wr_addr[9].D[0] (dffre)                       0.000     0.913
data arrival time                                                                                    0.913

clock $clk_buf_$ibuf_clk (rise edge)                                                       0.000     0.000
clock source latency                                                                       0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                       0.000     0.000
design195_5_10_inst.memory_cntrl_instance108.wr_addr[9].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                          0.000     0.779
cell hold time                                                                            -0.028     0.751
data required time                                                                                   0.751
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.751
data arrival time                                                                                    0.913
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          0.162


#Path 71
Startpoint: design195_5_10_inst.memory_cntrl_instance108.wr_addr[9].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[13].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance108.wr_addr[9].C[0] (dffre)                            0.779     0.779
design195_5_10_inst.memory_cntrl_instance108.wr_addr[9].Q[0] (dffre) [clock-to-output]          0.029     0.808
$abc$128410$abc$64559$new_n6795_.in[4] (.names)                                                 0.066     0.874
$abc$128410$abc$64559$new_n6795_.out[0] (.names)                                                0.039     0.913
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[13].D[0] (dffre)                       0.000     0.913
data arrival time                                                                                         0.913

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[13].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         0.913
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.162


#Path 72
Startpoint: design195_5_10_inst.mod_n_counter_instance545.data_out[3].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[3].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design195_5_10_inst.mod_n_counter_instance545.data_out[3].C[0] (dffre)                         0.779     0.779
design195_5_10_inst.mod_n_counter_instance545.data_out[3].Q[0] (dffre) [clock-to-output]       0.029     0.808
$abc$128410$abc$64559$new_n6646_.in[0] (.names)                                                0.066     0.874
$abc$128410$abc$64559$new_n6646_.out[0] (.names)                                               0.039     0.913
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[3].D[0] (dffre)                       0.000     0.913
data arrival time                                                                                        0.913

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[3].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                -0.028     0.751
data required time                                                                                       0.751
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -0.751
data arrival time                                                                                        0.913
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.162


#Path 73
Startpoint: design195_5_10_inst.memory_cntrl_instance108.wr_addr[5].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131864.ADDR_B2[10] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                       0.000     0.000
clock source latency                                                                       0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                       0.000     0.000
design195_5_10_inst.memory_cntrl_instance108.wr_addr[5].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance108.wr_addr[5].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131864.ADDR_B2[10] (RS_TDP36K)                                                0.281     1.089
data arrival time                                                                                    1.089

clock $clk_buf_$ibuf_clk (rise edge)                                                       0.000     0.000
clock source latency                                                                       0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                       0.000     0.000
$delete_wire$131864.CLK_B2[0] (RS_TDP36K)                                                  0.779     0.779
clock uncertainty                                                                          0.000     0.779
cell hold time                                                                             0.133     0.913
data required time                                                                                   0.913
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.913
data arrival time                                                                                    1.089
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          0.176


#Path 74
Startpoint: design195_5_10_inst.memory_cntrl_instance108.wr_addr[1].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131864.ADDR_B2[6] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                       0.000     0.000
clock source latency                                                                       0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                       0.000     0.000
design195_5_10_inst.memory_cntrl_instance108.wr_addr[1].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance108.wr_addr[1].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131864.ADDR_B2[6] (RS_TDP36K)                                                 0.284     1.092
data arrival time                                                                                    1.092

clock $clk_buf_$ibuf_clk (rise edge)                                                       0.000     0.000
clock source latency                                                                       0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                       0.000     0.000
$delete_wire$131864.CLK_B2[0] (RS_TDP36K)                                                  0.779     0.779
clock uncertainty                                                                          0.000     0.779
cell hold time                                                                             0.133     0.913
data required time                                                                                   0.913
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.913
data arrival time                                                                                    1.092
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          0.179


#Path 75
Startpoint: design195_5_10_inst.memory_cntrl_instance108.wr_addr[5].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131864.ADDR_B1[10] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                       0.000     0.000
clock source latency                                                                       0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                       0.000     0.000
design195_5_10_inst.memory_cntrl_instance108.wr_addr[5].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance108.wr_addr[5].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131864.ADDR_B1[10] (RS_TDP36K)                                                0.281     1.089
data arrival time                                                                                    1.089

clock $clk_buf_$ibuf_clk (rise edge)                                                       0.000     0.000
clock source latency                                                                       0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                       0.000     0.000
$delete_wire$131864.CLK_B1[0] (RS_TDP36K)                                                  0.779     0.779
clock uncertainty                                                                          0.000     0.779
cell hold time                                                                             0.130     0.910
data required time                                                                                   0.910
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.910
data arrival time                                                                                    1.089
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          0.179


#Path 76
Startpoint: design195_5_10_inst.memory_cntrl_instance108.wr_addr[1].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131864.ADDR_B1[6] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                       0.000     0.000
clock source latency                                                                       0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                       0.000     0.000
design195_5_10_inst.memory_cntrl_instance108.wr_addr[1].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance108.wr_addr[1].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131864.ADDR_B1[6] (RS_TDP36K)                                                 0.284     1.092
data arrival time                                                                                    1.092

clock $clk_buf_$ibuf_clk (rise edge)                                                       0.000     0.000
clock source latency                                                                       0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                       0.000     0.000
$delete_wire$131864.CLK_B1[0] (RS_TDP36K)                                                  0.779     0.779
clock uncertainty                                                                          0.000     0.779
cell hold time                                                                             0.130     0.910
data required time                                                                                   0.910
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.910
data arrival time                                                                                    1.092
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          0.182


#Path 77
Startpoint: design195_5_10_inst.memory_cntrl_instance108.rd_addr[0].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131864.ADDR_A2[5] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                       0.000     0.000
clock source latency                                                                       0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                       0.000     0.000
design195_5_10_inst.memory_cntrl_instance108.rd_addr[0].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance108.rd_addr[0].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131864.ADDR_A2[5] (RS_TDP36K)                                                 0.284     1.092
data arrival time                                                                                    1.092

clock $clk_buf_$ibuf_clk (rise edge)                                                       0.000     0.000
clock source latency                                                                       0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                       0.000     0.000
$delete_wire$131864.CLK_A2[0] (RS_TDP36K)                                                  0.779     0.779
clock uncertainty                                                                          0.000     0.779
cell hold time                                                                             0.125     0.905
data required time                                                                                   0.905
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.905
data arrival time                                                                                    1.092
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          0.187


#Path 78
Startpoint: design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[2].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131904.WDATA_B1[2] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[2].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[2].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131904.WDATA_B1[2] (RS_TDP36K)                                                    0.399     1.208
data arrival time                                                                                        1.208

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
$delete_wire$131904.CLK_B1[0] (RS_TDP36K)                                                      0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                 0.241     1.020
data required time                                                                                       1.020
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -1.020
data arrival time                                                                                        1.208
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.188


#Path 79
Startpoint: design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[0].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131904.WDATA_B1[0] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[0].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance546.wr_data_mem[0].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131904.WDATA_B1[0] (RS_TDP36K)                                                    0.399     1.208
data arrival time                                                                                        1.208

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
$delete_wire$131904.CLK_B1[0] (RS_TDP36K)                                                      0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                 0.241     1.020
data required time                                                                                       1.020
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -1.020
data arrival time                                                                                        1.208
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.188


#Path 80
Startpoint: design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[14].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131784.WDATA_B1[14] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[14].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance216.wr_data_mem[14].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131784.WDATA_B1[14] (RS_TDP36K)                                                    0.399     1.208
data arrival time                                                                                         1.208

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
$delete_wire$131784.CLK_B1[0] (RS_TDP36K)                                                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                  0.241     1.020
data required time                                                                                        1.020
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -1.020
data arrival time                                                                                         1.208
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.188


#Path 81
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[12].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131864.WDATA_B1[12] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[12].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[12].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131864.WDATA_B1[12] (RS_TDP36K)                                                    0.399     1.208
data arrival time                                                                                         1.208

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
$delete_wire$131864.CLK_B1[0] (RS_TDP36K)                                                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                  0.241     1.020
data required time                                                                                        1.020
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -1.020
data arrival time                                                                                         1.208
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.188


#Path 82
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[8].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131864.WDATA_B1[8] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[8].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[8].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131864.WDATA_B1[8] (RS_TDP36K)                                                    0.399     1.208
data arrival time                                                                                        1.208

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
$delete_wire$131864.CLK_B1[0] (RS_TDP36K)                                                      0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                 0.241     1.020
data required time                                                                                       1.020
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -1.020
data arrival time                                                                                        1.208
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.188


#Path 83
Startpoint: design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[0].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131824.WDATA_B1[0] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[0].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[0].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131824.WDATA_B1[0] (RS_TDP36K)                                                    0.399     1.208
data arrival time                                                                                        1.208

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
$delete_wire$131824.CLK_B1[0] (RS_TDP36K)                                                      0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                 0.241     1.020
data required time                                                                                       1.020
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -1.020
data arrival time                                                                                        1.208
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.188


#Path 84
Startpoint: design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[6].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131824.WDATA_B1[6] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[6].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance328.wr_data_mem[6].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131824.WDATA_B1[6] (RS_TDP36K)                                                    0.399     1.208
data arrival time                                                                                        1.208

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
$delete_wire$131824.CLK_B1[0] (RS_TDP36K)                                                      0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                 0.241     1.020
data required time                                                                                       1.020
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -1.020
data arrival time                                                                                        1.208
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.188


#Path 85
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[2].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131864.WDATA_B1[2] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                           Incr      Path
--------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[2].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[2].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131864.WDATA_B1[2] (RS_TDP36K)                                                    0.399     1.208
data arrival time                                                                                        1.208

clock $clk_buf_$ibuf_clk (rise edge)                                                           0.000     0.000
clock source latency                                                                           0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                           0.000     0.000
$delete_wire$131864.CLK_B1[0] (RS_TDP36K)                                                      0.779     0.779
clock uncertainty                                                                              0.000     0.779
cell hold time                                                                                 0.241     1.020
data required time                                                                                       1.020
--------------------------------------------------------------------------------------------------------------
data required time                                                                                      -1.020
data arrival time                                                                                        1.208
--------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                              0.188


#Path 86
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[14].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131864.WDATA_B1[14] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[14].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[14].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131864.WDATA_B1[14] (RS_TDP36K)                                                    0.399     1.208
data arrival time                                                                                         1.208

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
$delete_wire$131864.CLK_B1[0] (RS_TDP36K)                                                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                  0.241     1.020
data required time                                                                                        1.020
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -1.020
data arrival time                                                                                         1.208
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.188


#Path 87
Startpoint: design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[10].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : $delete_wire$131864.WDATA_B1[10] (RS_TDP36K clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[10].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.memory_cntrl_instance430.wr_data_mem[10].Q[0] (dffre) [clock-to-output]     0.029     0.808
$delete_wire$131864.WDATA_B1[10] (RS_TDP36K)                                                    0.399     1.208
data arrival time                                                                                         1.208

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
$delete_wire$131864.CLK_B1[0] (RS_TDP36K)                                                       0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                  0.241     1.020
data required time                                                                                        1.020
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -1.020
data arrival time                                                                                         1.208
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.188


#Path 88
Startpoint: tmp[53].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : tmp[85].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                             0.000     0.000
tmp[53].C[0] (dffre)                                             0.779     0.779
tmp[53].Q[0] (dffre) [clock-to-output]                           0.029     0.808
tmp[85].D[0] (dffre)                                             0.131     0.939
data arrival time                                                          0.939

clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                             0.000     0.000
tmp[85].C[0] (dffre)                                             0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          0.939
--------------------------------------------------------------------------------
slack (MET)                                                                0.188


#Path 89
Startpoint: design195_5_10_inst.parity_generator_instance214.data_out[1].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.mod_n_counter_instance215.data_out[2].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.parity_generator_instance214.data_out[1].C[0] (dffre)                       0.779     0.779
design195_5_10_inst.parity_generator_instance214.data_out[1].Q[0] (dffre) [clock-to-output]     0.029     0.808
$abc$128410$abc$64559$li609_li609.in[3] (.names)                                                0.066     0.874
$abc$128410$abc$64559$li609_li609.out[0] (.names)                                               0.065     0.939
design195_5_10_inst.mod_n_counter_instance215.data_out[2].D[0] (dffre)                          0.000     0.939
data arrival time                                                                                         0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                            0.000     0.000
clock source latency                                                                            0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                            0.000     0.000
design195_5_10_inst.mod_n_counter_instance215.data_out[2].C[0] (dffre)                          0.779     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         0.939
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.188


#Path 90
Startpoint: design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[2].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[19].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                     0.000     0.000
design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[2].C[0] (dffre)                        0.779     0.779
design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[2].Q[0] (dffre) [clock-to-output]      0.029     0.808
$abc$128410$abc$64559$li900_li900.in[1] (.names)                                                         0.066     0.874
$abc$128410$abc$64559$li900_li900.out[0] (.names)                                                        0.065     0.939
design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[19].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                                  0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                     0.000     0.000
design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[19].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                        0.000     0.779
cell hold time                                                                                          -0.028     0.751
data required time                                                                                                 0.751
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.751
data arrival time                                                                                                  0.939
------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                        0.188


#Path 91
Startpoint: tmp[48].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : tmp[80].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                             0.000     0.000
tmp[48].C[0] (dffre)                                             0.779     0.779
tmp[48].Q[0] (dffre) [clock-to-output]                           0.029     0.808
tmp[80].D[0] (dffre)                                             0.131     0.939
data arrival time                                                          0.939

clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                             0.000     0.000
tmp[80].C[0] (dffre)                                             0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          0.939
--------------------------------------------------------------------------------
slack (MET)                                                                0.188


#Path 92
Startpoint: tmp[82].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : tmp[114].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                             0.000     0.000
tmp[82].C[0] (dffre)                                             0.779     0.779
tmp[82].Q[0] (dffre) [clock-to-output]                           0.029     0.808
tmp[114].D[0] (dffre)                                            0.131     0.939
data arrival time                                                          0.939

clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                             0.000     0.000
tmp[114].C[0] (dffre)                                            0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          0.939
--------------------------------------------------------------------------------
slack (MET)                                                                0.188


#Path 93
Startpoint: design195_5_10_inst.invertion_instance217.data_out[2].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[2].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                    0.000     0.000
design195_5_10_inst.invertion_instance217.data_out[2].C[0] (dffre)                                      0.779     0.779
design195_5_10_inst.invertion_instance217.data_out[2].Q[0] (dffre) [clock-to-output]                    0.029     0.808
$abc$128410$abc$64559$li915_li915.in[0] (.names)                                                        0.066     0.874
$abc$128410$abc$64559$li915_li915.out[0] (.names)                                                       0.065     0.939
design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[2].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                                 0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                    0.000     0.000
design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[2].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                       0.000     0.779
cell hold time                                                                                         -0.028     0.751
data required time                                                                                                0.751
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.751
data arrival time                                                                                                 0.939
-----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                       0.188


#Path 94
Startpoint: design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[17].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                     0.000     0.000
design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0].C[0] (dffre)                        0.779     0.779
design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[0].Q[0] (dffre) [clock-to-output]      0.029     0.808
$abc$128410$abc$64559$li898_li898.in[1] (.names)                                                         0.066     0.874
$abc$128410$abc$64559$li898_li898.out[0] (.names)                                                        0.065     0.939
design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[17].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                                  0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                     0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                     0.000     0.000
design195_5_10_inst.shift_reg_instance100.shift_reg_inst.data_out[17].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                        0.000     0.779
cell hold time                                                                                          -0.028     0.751
data required time                                                                                                 0.751
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.751
data arrival time                                                                                                  0.939
------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                        0.188


#Path 95
Startpoint: d_in2[25].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.full_adder_instance321.full_adder_inst.b[9].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                               0.000     0.000
d_in2[25].C[0] (dffre)                                                                             0.779     0.779
d_in2[25].Q[0] (dffre) [clock-to-output]                                                           0.029     0.808
$abc$128410$abc$64559$li341_li341.in[1] (.names)                                                   0.066     0.874
$abc$128410$abc$64559$li341_li341.out[0] (.names)                                                  0.065     0.939
design195_5_10_inst.full_adder_instance321.full_adder_inst.b[9].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                            0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                               0.000     0.000
clock source latency                                                                               0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                               0.000     0.000
design195_5_10_inst.full_adder_instance321.full_adder_inst.b[9].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                  0.000     0.779
cell hold time                                                                                    -0.028     0.751
data required time                                                                                           0.751
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.751
data arrival time                                                                                            0.939
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.188


#Path 96
Startpoint: tmp[72].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : tmp[104].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                             0.000     0.000
tmp[72].C[0] (dffre)                                             0.779     0.779
tmp[72].Q[0] (dffre) [clock-to-output]                           0.029     0.808
tmp[104].D[0] (dffre)                                            0.131     0.939
data arrival time                                                          0.939

clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                             0.000     0.000
tmp[104].C[0] (dffre)                                            0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          0.939
--------------------------------------------------------------------------------
slack (MET)                                                                0.188


#Path 97
Startpoint: design195_5_10_inst.invertion_instance217.data_out[4].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[4].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                    0.000     0.000
design195_5_10_inst.invertion_instance217.data_out[4].C[0] (dffre)                                      0.779     0.779
design195_5_10_inst.invertion_instance217.data_out[4].Q[0] (dffre) [clock-to-output]                    0.029     0.808
$abc$128410$abc$64559$li917_li917.in[0] (.names)                                                        0.066     0.874
$abc$128410$abc$64559$li917_li917.out[0] (.names)                                                       0.065     0.939
design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[4].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                                 0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                                    0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                    0.000     0.000
design195_5_10_inst.shift_reg_instance218.shift_reg_inst.data_out[4].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                       0.000     0.779
cell hold time                                                                                         -0.028     0.751
data required time                                                                                                0.751
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.751
data arrival time                                                                                                 0.939
-----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                       0.188


#Path 98
Startpoint: tmp[61].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : tmp[93].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                             0.000     0.000
tmp[61].C[0] (dffre)                                             0.779     0.779
tmp[61].Q[0] (dffre) [clock-to-output]                           0.029     0.808
tmp[93].D[0] (dffre)                                             0.131     0.939
data arrival time                                                          0.939

clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                             0.000     0.000
tmp[93].C[0] (dffre)                                             0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          0.939
--------------------------------------------------------------------------------
slack (MET)                                                                0.188


#Path 99
Startpoint: d_in1[1].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : design195_5_10_inst.decoder_instance210.decoder_inst.data_out[6].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                0.000     0.000
d_in1[1].C[0] (dffre)                                                                               0.779     0.779
d_in1[1].Q[0] (dffre) [clock-to-output]                                                             0.029     0.808
$abc$128410$auto_86774.in[3] (.names)                                                               0.066     0.874
$abc$128410$auto_86774.out[0] (.names)                                                              0.065     0.939
design195_5_10_inst.decoder_instance210.decoder_inst.data_out[6].D[0] (dffre)                       0.000     0.939
data arrival time                                                                                             0.939

clock $clk_buf_$ibuf_clk (rise edge)                                                                0.000     0.000
clock source latency                                                                                0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                                                                0.000     0.000
design195_5_10_inst.decoder_instance210.decoder_inst.data_out[6].C[0] (dffre)                       0.779     0.779
clock uncertainty                                                                                   0.000     0.779
cell hold time                                                                                     -0.028     0.751
data required time                                                                                            0.751
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.751
data arrival time                                                                                             0.939
-------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                   0.188


#Path 100
Startpoint: tmp[55].Q[0] (dffre clocked by $clk_buf_$ibuf_clk)
Endpoint  : tmp[87].D[0] (dffre clocked by $clk_buf_$ibuf_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                             0.000     0.000
tmp[55].C[0] (dffre)                                             0.779     0.779
tmp[55].Q[0] (dffre) [clock-to-output]                           0.029     0.808
tmp[87].D[0] (dffre)                                             0.131     0.939
data arrival time                                                          0.939

clock $clk_buf_$ibuf_clk (rise edge)                             0.000     0.000
clock source latency                                             0.000     0.000
$clk_buf_$ibuf_clk.inpad[0] (.input)                             0.000     0.000
tmp[87].C[0] (dffre)                                             0.779     0.779
clock uncertainty                                                0.000     0.779
cell hold time                                                  -0.028     0.751
data required time                                                         0.751
--------------------------------------------------------------------------------
data required time                                                        -0.751
data arrival time                                                          0.939
--------------------------------------------------------------------------------
slack (MET)                                                                0.188


#End of timing report
