
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.2.0.38.1

// backanno -o FPGA_FPGA_vo.vo -sp High-Performance_1.2V -w -neg -gui -msgset D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/FPGA/promote.xml FPGA_FPGA.udb 
// Netlist created on Fri Jun 21 15:48:31 2024
// Netlist written on Fri Jun 21 15:48:52 2024
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( gpio_20, Vcn, Vbn, Van, Vc, Vb, Va, Vc_gnd, Vc_p, Vb_gnd, Vb_p, 
             Va_gnd, Va_p, gpio_36, gpio_28 );
  input  gpio_20;
  output Vcn, Vbn, Van, Vc, Vb, Va, Vc_gnd, Vc_p, Vb_gnd, Vb_p, Va_gnd, Va_p, 
         gpio_36, gpio_28;
  wire   \triangular_gen.n619308 , VCC_net, \tri_wave[11] , 
         \triangular_gen.n610137 , \tri_wave[10] , \triangular_gen.n62[9] , 
         \triangular_gen.n62[10] , \triangular_gen.n619305 , \tri_wave[9] , 
         \triangular_gen.n610135 , \tri_wave[8] , \triangular_gen.n62[7] , 
         \triangular_gen.n62[8] , \triangular_gen.n619302 , \tri_wave[7] , 
         \triangular_gen.n610133 , \tri_wave[6] , \triangular_gen.n62[5] , 
         \triangular_gen.n62[6] , \triangular_gen.n619320 , 
         \triangular_gen.n610024 , \triangular_gen.n62_adj_246[5] , 
         \triangular_gen.n62_adj_246[6] , \triangular_gen.n610026 , 
         \triangular_gen.n619299 , \tri_wave[5] , \triangular_gen.n610131 , 
         \tri_wave[4] , \triangular_gen.n62[3] , \triangular_gen.n62[4] , 
         \triangular_gen.n619314 , \tri_wave[3] , \triangular_gen.n610020 , 
         \tri_wave[2] , \triangular_gen.n62_adj_246[1] , 
         \triangular_gen.n62_adj_246[2] , \triangular_gen.n610022 , 
         \triangular_gen.n619296 , \triangular_gen.n610129 , 
         \triangular_gen.n62[1] , \triangular_gen.n62[2] , 
         \triangular_gen.n619293 , \tri_wave[1] , \triangular_gen.n62[0] , 
         \triangular_gen.n619326 , \triangular_gen.n610028 , 
         \triangular_gen.n62_adj_246[9] , \triangular_gen.n62_adj_246[10] , 
         \triangular_gen.n619323 , \triangular_gen.n62_adj_246[7] , 
         \triangular_gen.n62_adj_246[8] , \triangular_gen.n619311 , 
         \triangular_gen.n62_adj_246[0] , \triangular_gen.n619317 , 
         \triangular_gen.n62_adj_246[3] , \triangular_gen.n62_adj_246[4] , 
         \pwm_inst2.y_N_167 , \pwm_inst2.pwm_acc_11__N_128[11] , 
         \pwm_inst2.n619257 , \pwm_inst2.n610085 , sine_wave2_11__N_170, 
         \pwm_inst2.pwm_acc[11] , clk_c, y, \pwm_inst2.pwm_acc_11__N_128[10] , 
         \pwm_inst2.pwm_acc_11__N_128[9] , \pwm_inst2.n619254 , 
         \sine_wave2[10] , \pwm_inst2.pwm_acc[10] , \pwm_inst2.n610083 , 
         \sine_wave2[9] , \pwm_inst2.pwm_acc[9] , 
         \pwm_inst2.pwm_acc_11__N_128[8] , \pwm_inst2.pwm_acc_11__N_128[7] , 
         \pwm_inst2.n619251 , \sine_wave2[8] , \pwm_inst2.pwm_acc[8] , 
         \pwm_inst2.n610081 , \sine_wave2[7] , \pwm_inst2.pwm_acc[7] , 
         \pwm_inst2.pwm_acc_11__N_128[6] , \pwm_inst2.pwm_acc_11__N_128[5] , 
         \pwm_inst2.n619248 , \sine_wave2[6] , \pwm_inst2.pwm_acc[6] , 
         \pwm_inst2.n610079 , \sine_wave2[5] , \pwm_inst2.pwm_acc[5] , 
         \pwm_inst2.pwm_acc_11__N_128[4] , \pwm_inst2.pwm_acc_11__N_128[3] , 
         \pwm_inst2.n619245 , \sine_wave2[4] , \pwm_inst2.pwm_acc[4] , 
         \pwm_inst2.n610077 , \sine_wave2[3] , \pwm_inst2.pwm_acc[3] , 
         \pwm_inst2.pwm_acc_11__N_128[2] , \pwm_inst2.pwm_acc_11__N_128[1] , 
         \pwm_inst2.n619242 , \sine_wave2[2] , \pwm_inst2.pwm_acc[2] , 
         \pwm_inst2.n610075 , \sine_wave2[1] , \pwm_inst2.pwm_acc[1] , 
         \pwm_inst2.pwm_acc_11__N_128[0] , \pwm_inst2.n619218 , 
         \sine_wave2[0] , \pwm_inst2.pwm_acc[0] , \pwm_inst1.w_N_166 , 
         \pwm_inst1.pwm_acc_11__N_116[11] , \pwm_inst1.n619275 , 
         \pwm_inst1.n610072 , sine_wave1_11__N_169, \pwm_inst1.pwm_acc[11] , w, 
         \pwm_inst1.pwm_acc_11__N_116[10] , \pwm_inst1.pwm_acc_11__N_116[9] , 
         \pwm_inst1.n619272 , \sine_wave1[10] , \pwm_inst1.pwm_acc[10] , 
         \pwm_inst1.n610070 , \sine_wave1[9] , \pwm_inst1.pwm_acc[9] , 
         \pwm_inst1.pwm_acc_11__N_116[8] , \pwm_inst1.pwm_acc_11__N_116[7] , 
         \pwm_inst1.n619269 , \sine_wave1[8] , \pwm_inst1.pwm_acc[8] , 
         \pwm_inst1.n610068 , \sine_wave1[7] , \pwm_inst1.pwm_acc[7] , 
         \pwm_inst1.pwm_acc_11__N_116[6] , \pwm_inst1.pwm_acc_11__N_116[5] , 
         \pwm_inst1.n619266 , \sine_wave1[6] , \pwm_inst1.pwm_acc[6] , 
         \pwm_inst1.n610066 , \sine_wave1[5] , \pwm_inst1.pwm_acc[5] , 
         \pwm_inst1.pwm_acc_11__N_116[4] , \pwm_inst1.pwm_acc_11__N_116[3] , 
         \pwm_inst1.n619263 , \sine_wave1[4] , \pwm_inst1.pwm_acc[4] , 
         \pwm_inst1.n610064 , \sine_wave1[3] , \pwm_inst1.pwm_acc[3] , 
         \pwm_inst1.pwm_acc_11__N_116[2] , \pwm_inst1.pwm_acc_11__N_116[1] , 
         \pwm_inst1.n619260 , \sine_wave1[2] , \pwm_inst1.pwm_acc[2] , 
         \pwm_inst1.n610062 , \sine_wave1[1] , \pwm_inst1.pwm_acc[1] , 
         \pwm_inst1.pwm_acc_11__N_116[0] , \pwm_inst1.n619215 , 
         \sine_wave1[0] , \pwm_inst1.pwm_acc[0] , \sine_gen.n77[0] , 
         \sine_gen.n619353 , \sine_gen.address2[0] , \sine_gen.n604890 , 
         \sine_gen.n605056 , \sine_gen.n610047 , \sine_gen.n77_adj_233[8] , 
         \sine_gen.n77_adj_233[7] , \sine_gen.n619392 , \sine_gen.direction3 , 
         \sine_gen.address3[8] , \sine_gen.n610094 , \sine_gen.address3[7] , 
         \sine_gen.n610096 , \sine_gen.n77_adj_234[13] , \sine_gen.n619350 , 
         \sine_gen.n610044 , \sine_gen.direction1 , \sine_gen.address1[13] , 
         \sine_gen.n77_adj_233[6] , \sine_gen.n77_adj_233[5] , 
         \sine_gen.n619389 , \sine_gen.address3[6] , \sine_gen.n610092 , 
         \sine_gen.address3[5] , \sine_gen.n77_adj_233[4] , 
         \sine_gen.n77_adj_233[3] , \sine_gen.n619386 , \sine_gen.address3[4] , 
         \sine_gen.n610090 , \sine_gen.address3[3] , 
         \sine_gen.n77_adj_234[12] , \sine_gen.n77_adj_234[11] , 
         \sine_gen.n619347 , \sine_gen.address1[12] , \sine_gen.n610042 , 
         \sine_gen.address1[11] , \sine_gen.n77_adj_233[2] , 
         \sine_gen.n77_adj_233[1] , \sine_gen.n619383 , \sine_gen.address3[2] , 
         \sine_gen.n610088 , \sine_gen.address3[1] , 
         \sine_gen.n77_adj_234[10] , \sine_gen.n77_adj_234[9] , 
         \sine_gen.n619344 , \sine_gen.address1[10] , \sine_gen.n610040 , 
         \sine_gen.address1[9] , \sine_gen.n77_adj_233[0] , \sine_gen.n619380 , 
         \sine_gen.address3[0] , \sine_gen.n77_adj_234[8] , 
         \sine_gen.n77_adj_234[7] , \sine_gen.n619341 , \sine_gen.address1[8] , 
         \sine_gen.n610038 , \sine_gen.address1[7] , \sine_gen.n77_adj_234[6] , 
         \sine_gen.n77_adj_234[5] , \sine_gen.n619338 , \sine_gen.address1[6] , 
         \sine_gen.n610036 , \sine_gen.address1[5] , \sine_gen.n77_adj_234[4] , 
         \sine_gen.n77_adj_234[3] , \sine_gen.n619335 , \sine_gen.address1[4] , 
         \sine_gen.n610034 , \sine_gen.address1[3] , \sine_gen.n77_adj_234[2] , 
         \sine_gen.n77_adj_234[1] , \sine_gen.n619332 , \sine_gen.address1[2] , 
         \sine_gen.n610032 , \sine_gen.address1[1] , \sine_gen.n619368 , 
         \sine_gen.n610113 , \sine_gen.n421[11] , \sine_gen.n77[13] , 
         \sine_gen.n619377 , \sine_gen.n610059 , \sine_gen.direction2 , 
         \sine_gen.address2[13] , \sine_gen.n619290 , n393315, 
         \sine_gen.n610111 , \sine_gen.n395[9] , \sine_gen.n421[9] , 
         \sine_gen.n421[10] , \sine_gen.n77[12] , \sine_gen.n77[11] , 
         \sine_gen.n619374 , \sine_gen.address2[12] , \sine_gen.n610057 , 
         \sine_gen.address2[11] , \sine_gen.n77[10] , \sine_gen.n77[9] , 
         \sine_gen.n619371 , \sine_gen.address2[10] , \sine_gen.n610055 , 
         \sine_gen.address2[9] , \sine_gen.n619287 , \sine_gen.n395[8] , 
         \sine_gen.n610109 , \sine_gen.n395[7] , \sine_gen.n421[7] , 
         \sine_gen.n421[8] , \sine_gen.n619284 , \sine_gen.n395[6] , 
         \sine_gen.n610107 , n393320, \sine_gen.n421[5] , \sine_gen.n421[6] , 
         \sine_gen.n77[8] , \sine_gen.n77[7] , \sine_gen.n619365 , 
         \sine_gen.address2[8] , \sine_gen.n610053 , \sine_gen.address2[7] , 
         \sine_gen.n619281 , n393321, \sine_gen.n610105 , n404, 
         \sine_gen.n421[3] , \sine_gen.n421[4] , \sine_gen.n77_adj_234[0] , 
         \sine_gen.n619329 , \sine_gen.address1[0] , \sine_gen.n77[6] , 
         \sine_gen.n77[5] , \sine_gen.n619362 , \sine_gen.address2[6] , 
         \sine_gen.n610051 , \sine_gen.address2[5] , \sine_gen.n619278 , 
         \sine_gen.n395[2] , \sine_gen.n610103 , n393324, \sine_gen.n421[1] , 
         \sine_gen.n421[2] , \sine_gen.n77[4] , \sine_gen.n77[3] , 
         \sine_gen.n619359 , \sine_gen.address2[4] , \sine_gen.n610049 , 
         \sine_gen.address2[3] , \sine_gen.n619212 , n393325, 
         \sine_gen.n421[0] , \sine_gen.n77_adj_233[13] , \sine_gen.n619401 , 
         \sine_gen.n610100 , \sine_gen.address3[13] , 
         \sine_gen.n77_adj_233[12] , \sine_gen.n77_adj_233[11] , 
         \sine_gen.n619398 , \sine_gen.address3[12] , \sine_gen.n610098 , 
         \sine_gen.address3[11] , \sine_gen.n77[2] , \sine_gen.n77[1] , 
         \sine_gen.n619356 , \sine_gen.address2[2] , \sine_gen.address2[1] , 
         \sine_gen.n77_adj_233[10] , \sine_gen.n77_adj_233[9] , 
         \sine_gen.n619395 , \sine_gen.address3[10] , \sine_gen.address3[9] , 
         \pwm_inst3.z_N_168 , \pwm_inst3.pwm_acc_11__N_140[11] , 
         \pwm_inst3.n619239 , \pwm_inst3.n610126 , sine_wave3_11__N_171, 
         \pwm_inst3.pwm_acc[11] , z, \pwm_inst3.pwm_acc_11__N_140[10] , 
         \pwm_inst3.pwm_acc_11__N_140[9] , \pwm_inst3.n619236 , 
         \sine_wave3[10] , \pwm_inst3.pwm_acc[10] , \pwm_inst3.n610124 , 
         \sine_wave3[9] , \pwm_inst3.pwm_acc[9] , 
         \pwm_inst3.pwm_acc_11__N_140[8] , \pwm_inst3.pwm_acc_11__N_140[7] , 
         \pwm_inst3.n619233 , \sine_wave3[8] , \pwm_inst3.pwm_acc[8] , 
         \pwm_inst3.n610122 , \sine_wave3[7] , \pwm_inst3.pwm_acc[7] , 
         \pwm_inst3.pwm_acc_11__N_140[6] , \pwm_inst3.pwm_acc_11__N_140[5] , 
         \pwm_inst3.n619230 , \sine_wave3[6] , \pwm_inst3.pwm_acc[6] , 
         \pwm_inst3.n610120 , \sine_wave3[5] , \pwm_inst3.pwm_acc[5] , 
         \pwm_inst3.pwm_acc_11__N_140[4] , \pwm_inst3.pwm_acc_11__N_140[3] , 
         \pwm_inst3.n619227 , \sine_wave3[4] , \pwm_inst3.pwm_acc[4] , 
         \pwm_inst3.n610118 , \sine_wave3[3] , \pwm_inst3.pwm_acc[3] , 
         \pwm_inst3.pwm_acc_11__N_140[2] , \pwm_inst3.pwm_acc_11__N_140[1] , 
         \pwm_inst3.n619224 , \sine_wave3[2] , \pwm_inst3.pwm_acc[2] , 
         \pwm_inst3.n610116 , \sine_wave3[1] , \pwm_inst3.pwm_acc[1] , 
         \pwm_inst3.pwm_acc_11__N_140[0] , \pwm_inst3.n619221 , 
         \sine_wave3[0] , \pwm_inst3.pwm_acc[0] , \triangular_gen.n590124[8] , 
         \triangular_gen.n590124[9] , \triangular_gen.direction , n606624, 
         n590264, \triangular_gen.n590124[6] , \triangular_gen.n590124[7] , 
         \triangular_gen.n590124[4] , \triangular_gen.n590124[5] , 
         \triangular_gen.n590124[2] , \triangular_gen.n590124[3] , 
         \triangular_gen.n590124[0] , \triangular_gen.n590124[1] , 
         \en_gen_tri.n47[0] , \en_gen_tri.cnt[0] , n610548, 
         \en_gen_sin.n21[2] , \en_gen_sin.n21[3] , \en_gen_sin.cnt[2] , 
         \en_gen_sin.cnt[1] , \en_gen_sin.cnt[0] , \en_gen_sin.cnt[3] , 
         n589970, \en_gen_sin.n21[0] , \en_gen_sin.n21[1] , \n606616$n0 , 
         en_sin, \sine_gen.n487[1] , \sine_gen.n487[0] , \sine_gen.n604772 , 
         \sine_gen.n434[1] , \sine_gen.n434[0] , \sine_gen.n603896 , 
         \sine_gen.n616444 , \sine_gen.n616642 , \sine_gen.n614135 , 
         \sine_gen.state[1] , \sine_gen.n616441 , \sine_gen.n616639 , 
         \sine_gen.n614137 , \sine_gen.n604808 , \address[0] , \address[1] , 
         \sine_gen.n612324 , \sine_gen.n612336 , \sine_gen.n15_adj_219 , 
         \sine_gen.n1_adj_218 , \sine_gen.n16_adj_217 , \sine_gen.n16_adj_224 , 
         \sine_gen.n1_adj_225 , \sine_gen.n15_adj_226 , \sine_gen.n604420 , 
         \sine_gen.n612330 , \sine_gen.n1 , \sine_gen.n15_adj_212 , 
         \sine_gen.n16 , \sine_gen.n616696 , \sine_gen.n616732 , 
         \sine_gen.n614121 , \sine_gen.n616693 , \sine_gen.n614119 , 
         \sine_gen.n616729 , \address[13] , \address[12] , \sine_gen.n616564 , 
         \sine_gen.n616594 , \sine_gen.n616561 , \sine_gen.n614123 , 
         \sine_gen.n614122 , \sine_gen.n616591 , \address[11] , \address[10] , 
         \sine_gen.n616600 , \sine_gen.n616606 , \sine_gen.n616597 , 
         \sine_gen.n614126 , \sine_gen.n614125 , \sine_gen.n616603 , 
         \address[9] , \address[8] , \sine_gen.n616570 , \sine_gen.n616582 , 
         \sine_gen.n616567 , \sine_gen.n614128 , \sine_gen.n616579 , 
         \sine_gen.n614127 , \address[7] , \address[6] , \sine_gen.n616522 , 
         \sine_gen.n616552 , \sine_gen.n614132 , \sine_gen.n616519 , 
         \sine_gen.n616549 , \sine_gen.n614131 , \address[5] , \address[4] , 
         \sine_gen.n616462 , \sine_gen.n616480 , \sine_gen.n614134 , 
         \sine_gen.n616459 , \sine_gen.n616477 , \sine_gen.n614133 , 
         \address[3] , \address[2] , \sine_gen.n434[10] , \sine_gen.n434[8] , 
         \sine_gen.n434[9] , n393317, n393316, \sine_gen.n434[6] , 
         \sine_gen.n434[7] , n393319, n393318, \sine_gen.n434[4] , 
         \sine_gen.n434[5] , \sine_gen.n434[2] , \sine_gen.n434[3] , n393323, 
         n393322, \sine_gen.n487[10] , \sine_gen.n487[8] , \sine_gen.n487[9] , 
         \sine_gen.n487[6] , \sine_gen.n487[7] , \sine_gen.n487[4] , 
         \sine_gen.n487[5] , \sine_gen.n487[2] , \sine_gen.n487[3] , 
         \sine_gen.n540[10] , \sine_gen.n602855 , \sine_gen.n540[8] , 
         \sine_gen.n540[9] , \sine_gen.n540[6] , \sine_gen.n540[7] , 
         \sine_gen.n540[4] , \sine_gen.n540[5] , \sine_gen.n540[2] , 
         \sine_gen.n540[3] , \sine_gen.n540[0] , \sine_gen.n540[1] , 
         \rst_gen_inst.rst_cnt_3__N_49[2] , \rst_gen_inst.rst_cnt_3__N_49[3] , 
         \rst_gen_inst.rst_cnt[0] , \rst_gen_inst.rst_cnt[3] , 
         \rst_gen_inst.rst_cnt[2] , \rst_gen_inst.rst_cnt[1] , 
         \rst_gen_inst.n610586 , \rst_gen_inst.rst_cnt_3__N_49[1] , n603542, 
         n66, n595059, n607798, n591406, n618547, n591403, n7_adj_321, n29, 
         n618550, n617017, n592782, n592792, n592785, n617020, n592769, 
         n616987, n592770, n592771, n616990, n592547, n592656, n616957, 
         n616960, n617161, n613411, n596148, n617164, n591806, n618181, 
         n591646, n591645, n618184, n592696, n592472, n616525, n592694, 
         n616528, n592759, n592780, n617647, n617650, n592762, n613372, 
         n613542, n613543, n618523, n592526, n592528, n592508, n590838, 
         n62_adj_323, n618535, n618433, n613535, n614505, n607718, n613115, 
         n612660, n616705, n592518, n616708, n592475, n617527, n592446, 
         n592474, n617530, n596081, n592494, n594572, n607506, n590939, 
         n14_adj_304, n596223, n590949, n593105, n597842, n592596, n616507, 
         n38, n591554, n607526, n61, n607620, n591755, n591476, n613158, 
         n607401, n590945, n591764, n591424, n613741, n591722, n597638, 
         n590998, n590962, n597666, n590848, n594508, n591192, n590849, 
         n590711, n613645, n591482, n591021, n595078, n591159, n594500, 
         n30_adj_301, n593289, n31_adj_317, n46_adj_320, n591414, n592589, 
         n618379, n30_adj_318, n591407, n607812, n607562, n614028, n592923, 
         n593338, n30_adj_292, n591657, n593499, n53, n616825, n616828, 
         n616891, n613297, n593500, n616894, n592538, n592536, n617791, 
         n593054, n617794, n593225, n592797, n593771, n618169, n593343, 
         n607482, n591723, n605042, n605043, n592542, n593055, n592531, 
         n592541, n617635, n593056, n617638, n590847, n62, n617341, n52, 
         n591064, n607403, n594573, n613785, n591005, n591088, n127, n607480, 
         n591720, n590934, n591095, n591020, n62_adj_247, n591157, n607367, 
         n597886, n596064, n618277, n592705, n592456, n613178, n592764, 
         n592942, n617335, n592768, n613456, n613798, n613797, n607720, 
         n617101, n591007, n592795, n616555, n592793, n593224, n616558, 
         n593092, n591010, n613807, n613806, n617095, n613527, n613528, 
         n591430, n591419, n617098, n591243, n607594, n607684, n601394, 
         n591307, n592590, n618370, n617596, n613810, n613809, n617089, 
         n613524, n613525, n591776, n591591, n617092, n593340, n617725, 
         n597902, n617728, n590812, n590811, n618421, n590813, n590814, 
         n618424, n607842, n592228, n618415, n604931, n593192, n613127, 
         n592741, n593191, n592721, n592746, n590845, n604404, n591122, 
         n30_adj_279, n61_adj_282, n617083, n30_adj_283, n30_adj_288, n592442, 
         n618409, n592968, n618412, n607544, n591190, n601390, n607355, 
         n591277, n590868, n618403, n607846, n591011, n591012, n613631, n14, 
         n604181, n15_adj_271, n20, n591716, n30, n591807, n591808, n22, 
         n613858, n594452, n594453, n617077, n613463, n618400, n617176, 
         n592831, n618397, n592990, n613634, n592830, n597819, n593341, 
         n597905, n592784, n617071, n592788, n617074, n607466, n618391, 
         n618394, n604507, n592812, n592986, n618385, n618388, n617188, 
         n592806, n592987, n613643, n592437, n592436, n617065, n593019, 
         n592438, n592439, n592440, n617068, n592583, n591392, n618253, 
         n61_adj_322, n602888, n591411, n612642, n612664, n600978, n614317, 
         n610604, n614041, n614040, n7_adj_295, n617059, n613470, n613471, 
         n617062, n616738, n613192, n607492, n592373, n592396, 
         \sine_gen.n595996 , \sine_gen.n595922 , \sine_gen.n596008 , n591688, 
         n592650, n591609, n591858, n618361, n590885, \sine_gen.n126_adj_210 , 
         n618364, n591601, n591785, n591608, n618187, n592570, n593119, 
         n612619, n592015, n592205, n612675, n613704, n616498, n618472, 
         n591319, n617110, n613540, n613539, n617107, n612931, n607888, 
         n590748, n4_adj_325, n590786, n593088, n614026, n618208, n617194, 
         n618205, n590839, n612928, n617191, n613635, n613636, n594461, 
         n593086, n614023, n597870, n592430, n596067, n613116, n614089, 
         n590577, n607904, n607944, n607946, n616636, n607772, n590557, 
         n613441, n613440, n592467, n592466, n617053, n613438, n617026, 
         n617023, n617056, n590538, n590539, n616633, n4_adj_326, n604726, 
         n601354, n614047, n614046, n617047, n613455, n597914, n593357, 
         n617050, n613660, n613659, n618349, n613657, n613656, n613663, 
         n592719, n617365, n592744, n592742, n592722, n617368, n592825, 
         n592821, n617041, n592827, n592826, n617044, n617713, n592728, 
         n614050, n592981, n618343, n613666, n590432, n590430, n590543, 
         n614096, n590550, n618337, n592071, n607919, n617407, n15_adj_316, 
         n591652, n617410, n592477, n593306, n617689, n613332, n613333, 
         n593307, n616609, n593014, n617683, n592779, n592777, n617686, 
         n594312, n590884, n591139, n618541, n618445, n591140, n590880, 
         n613058, n590708, n618223, n607822, n590591, n590707, n590788, 
         n597864, n603834, n612652, n618331, n592514, n596273, n592537, 
         n613672, n614049, n617035, n613426, n613425, n593380, n592727, 
         n617038, n593146, n618325, n607541, n591198, n618328, n591197, 
         n590899, n15_adj_265, n30_adj_264, n613081, n596150, n593133, n613074, 
         n591911, n30_adj_268, n607093, n592515, n592677, n607131, n593144, 
         n592521, n613089, n592552, n618319, n593297, n593295, n593296, 
         n613676, n607716, n618313, n593291, n614180, n592562, n592573, 
         n613679, n592451, n613573, n613572, n590937, n618307, n613588, 
         n613587, n594465, n613168, n616486, n613805, n616483, n593197, 
         n604933, n618301, n616768, n613264, n613185, n616765, n613186, 
         n613684, n614053, n614052, n592726, n617011, n613417, n613416, 
         n597918, n593384, n617014, n30_adj_298, n618295, n592588, n592582, 
         n618298, n618289, n592975, n613175, n591001, n597614, n591033, 
         n616447, n616450, n590861, n590860, n617005, n613475, n613762, 
         n617326, n590852, n590840, n618271, n590784, n590783, n618283, 
         n607911, n590818, n592635, n616999, n592640, n617002, n591632, 
         n613148, n613146, n614412, n613702, n592491, n616993, n592490, 
         n592488, n616996, n613705, n613760, n616984, n618265, n618268, 
         n617296, n617290, n592408, n614240, n592152, n591926, n618259, 
         n592153, n607495, n592353, n594115, n590770, n601266, n614385, 
         n614055, n616981, n614299, n613414, n591613, n613611, n613612, 
         n618247, n613720, n617308, n613614, n613615, n617329, n592994, 
         n614239, n618241, n613190, n613202, n592852, n617959, n15_adj_297, 
         n616969, n616972, n617752, n618061, n591675, n613852, n618211, 
         n592445, n592996, n592848, n592834, n618193, n597824, n592838, 
         n592849, n618196, n616534, n618466, n616531, n590592, n591315, 
         n590919, n590709, n613447, n616954, n613408, n616963, n610590, 
         n616951, n616966, n591615, n592558, n617218, n617239, n617215, 
         n592786, n617242, n592982, n592443, n592432, n616753, n613152, 
         n613153, n592448, n613257, n607381, n618097, n618100, n616504, 
         n607722, n607927, n591408, n591395, n591387, n618091, n591876, 
         n618094, n62_adj_311, n616747, n595165, n591771, n591565, n616750, 
         n591172, n617614, n617611, n613096, n591002, n618376, n617602, 
         n617599, n613095, n591003, n595108, n618505, n613558, n613600, 
         n613599, n591457, n591456, n618235, n613603, n613602, n613723, 
         n617593, n607542, n591282, n613454, n616615, n613597, n613596, 
         n618229, n613726, n613725, n591891, n607619, n618175, n618055, 
         n592281, n590950, n613500, n613501, n616975, n616978, n613498, 
         n613497, n613696, n612423, n614201, n607453, n607652, n593893, 
         n613270, n614166, n591329, n617563, n613406, n607850, n612640, 
         n590717, n590718, n618217, n590720, n590719, n590792, n592955, 
         n592961, n617557, n596336, n592758, n596366, n617551, n613420, 
         n617245, n613562, n617857, n618487, n613291, n592478, n616711, 
         n616714, n617671, n617506, n613984, n617503, n592522, n613345, 
         n604264, n592658, n616699, n613072, n616702, n616837, n592974, 
         n592550, n616840, n592776, n617521, n590835, n590836, n614062, 
         n614061, n592554, n593265, n618199, n591560, n591581, n597701, 
         n591773, n618202, n591059, n594441, n613554, n592985, n593228, 
         n592591, n607476, n591056, n601206, n613782, n590705, n604681, n126, 
         n590751, n590805, n590781, n590817, n607371, n612629, n591596, 
         n613757, n617314, n617311, n613608, n613609, n618178, n592461, 
         n593176, n613119, n613120, n617887, n591559, n617497, n591563, 
         n61_adj_312, n617500, n617830, n617827, n614202, n591488, n592351, 
         n618172, n592790, n613369, n613903, n591957, n592169, n591077, 
         n591076, n607664, n618163, n591079, n607557, n618166, n592736, 
         n616657, n592735, n592730, n592734, n616660, n617947, n591821, 
         n591523, n617950, n618427, n592619, n618430, n591121, n618157, 
         n591124, n591123, n613220, n591096, n618151, n591097, n607881, 
         n613793, n590740, n607451, n613834, n591133, n618145, n614158, 
         n591135, n613223, n613831, n613830, n592720, n618079, n616945, 
         n613828, n613827, n597874, n616948, n591396, n30_adj_319, n618139, 
         n613802, n613532, n591397, n591398, n616651, n592754, n618133, 
         n618136, n617356, n592755, n617935, n591425, n617938, n591627, 
         n591834, n613180, n613179, n618454, n591221, n616939, n613547, 
         n616942, n597651, n593461, n618127, n607547, n607359, n613226, 
         n617953, n617956, n592223, n592321, n591191, n618121, n613229, 
         n591327, n601404, n613354, n617653, n613303, n616933, n616888, 
         n613351, n616885, n616804, n613285, n616936, n607865, n591595, 
         n595170, n607700, n618115, n591778, n597850, n591592, n618118, 
         n591976, n591551, n617437, n613743, n613744, n591553, n591550, 
         n617440, n591868, n591867, n618109, n591869, n591394, n607802, 
         n618112, n617911, n597720, n591837, n591678, n592578, n617914, 
         n593645, n597900, n607461, n593814, n593646, n605049, n593815, 
         n591782, n597703, n592557, n618103, n613817, n616468, n597705, 
         n617299, n613342, n616882, n616927, n613339, n616876, n616930, 
         n591845, n597724, n617893, n617896, n30_adj_303, n591611, n592431, 
         n618085, n618088, n593018, n592435, n593833, n613914, n613915, 
         n617413, n591451, n617416, n591437, n604909, n591626, n592492, 
         n593042, n592684, n597894, n616867, n616870, n592718, n614224, 
         n592516, n614493, n592107, n607923, n607852, n591564, n618073, 
         n591567, n591568, n613837, n592487, n612644, n613145, n591885, 
         n618067, n591887, n607617, n618070, n15_adj_291, n592501, n593693, 
         n593361, n592763, n616921, n613378, n613377, n592753, n616924, 
         n592074, n597761, n613845, n613846, n618049, n617386, n613843, 
         n613864, n597911, n614491, n616915, n616918, n617929, n614489, 
         n593350, n613924, n591979, n607625, n618043, n613746, n613747, 
         n613867, n591117, n607560, n613774, n591391, n591547, n618037, 
         n607514, n597710, n618040, n614083, n604901, n617185, n592819, 
         n592988, n592808, n618493, n15, n613069, n591987, n591988, n618031, 
         n591989, n613250, n591633, n613933, n616501, n590926, n591418, 
         n618025, n591542, n607513, n618028, n591415, n591974, n591416, 
         n618019, n613876, n591975, n617473, n607738, n607593, n616852, 
         n613312, n616909, n613308, n613309, n616510, n616912, n597687, 
         n591894, n591309, n613489, n607808, n613490, n613735, n613734, 
         n591417, n591544, n618013, n613738, n613737, n613879, n592038, 
         n592039, n618007, n613256, n592040, n591472, n616573, n592836, 
         n617167, n592991, n592833, n617170, n595035, n607532, n591960, 
         n597743, n591438, n618001, n613882, n617452, n613714, n613713, 
         n617971, n591634, n592581, n613765, n607105, n610334, n593694, 
         n607623, n591953, n617995, n613698, n613699, n591529, n613885, 
         n591621, n591844, n591617, n614212, n593293, n617545, n591604, 
         n617155, n613576, n617158, n617179, n592993, n617182, n597899, 
         n593319, n592837, n616903, n592835, n593320, n616906, n613627, 
         n613626, n617989, n617458, n613888, n591948, n607917, n617479, 
         n591795, n607641, n617149, n617152, n613623, n590961, n590873, 
         n618463, n591017, n613624, n617983, n591939, n613891, n592224, 
         n592322, n591930, n617977, n591932, n591931, n613894, n607890, 
         n612956, n597897, n616897, n613359, n613360, n613203, n613204, 
         n616612, n617446, n591973, n617443, n613897, n617470, n617965, 
         n617464, n617461, n591944, n597739, n613900, n597645, n607606, 
         n597924, n593579, n592716, n592450, n617962, n613300, n616834, 
         n613288, n616816, n612636, n617881, n591848, n591847, n617884, 
         n607778, n593221, n591822, n591661, n617941, n591660, n617944, 
         n613993, n613992, n616879, n613995, n613996, n596155, n617509, 
         n594350, n590750, n594304, \sine_gen.n594386 , n593439, n614195, 
         n592574, n616873, n614197, n593442, n592579, n617353, n592747, 
         n592756, n590523, n614115, n616585, n590768, n590767, n591642, 
         n613363, n593633, n617923, n617212, n613650, n617209, n613651, 
         n613927, n607590, n590533, n613436, n617917, n593772, n593563, 
         n593564, n613279, n14_adj_270, n591841, n617905, n617908, n591842, 
         n612919, n617230, n613331, n617899, n613926, n617206, n593903, 
         n613282, n594729, n614178, n613595, n617875, n591597, n591697, 
         n591850, n617878, n614016, n614017, n616861, n614020, n614019, 
         n616864, n593525, n592708, n591809, n597708, n613857, n591648, 
         n15_adj_293, n617401, n15_adj_294, n590769, n614029, n616855, n593457, 
         n616858, n15_adj_296, n617569, n15_adj_299, n613110, n613111, n617869, 
         n593519, n592707, n593170, n592454, n593073, n591918, n592142, 
         n591639, n607829, n616849, n597832, n593460, n591598, n591603, 
         n15_adj_307, n617863, n617866, n30_adj_300, n617323, n591125, 
         n7_adj_287, n592853, n593254, n613102, n592476, n597636, n607508, 
         n593475, n616843, n613050, n613051, n616846, n617851, n597730, 
         n591699, n617854, n591856, n591705, n591583, n30_adj_290, n617839, 
         n31, n595181, n30_adj_289, n617842, n591530, n597757, n593068, 
         n592569, n614001, n613092, n613093, n617833, n613098, n613099, 
         n593151, n613294, n591829, n597921, n593484, n593022, n617821, 
         n613973, n591205, n597660, n597623, n613165, n613087, n593141, 
         n617815, n613090, n613084, n613083, n616831, n614485, n30_adj_261, 
         n613075, n617809, n613080, n593136, n592535, n591763, n607648, 
         n613059, n613060, n617803, n613068, n593125, n592984, n617797, 
         n592534, n593053, n592532, n617800, n592548, n617785, n592546, 
         n613105, n613104, n597868, n593165, n616819, n613107, n613108, 
         n592455, n592463, n616822, n591426, n613729, n591069, n591207, 
         n617779, n614006, n593373, n591907, n617305, n604899, n612690, 
         n613167, n614085, n613537, n604911, n617767, n614014, n61_adj_258, 
         n616813, n613117, n591919, n592143, n593097, n617755, n607872, 
         n617749, n617845, n613961, n592752, n617629, n592966, n617743, 
         n617746, n596084, n593690, n614073, n614074, n617695, n616786, 
         n613276, n616807, n616798, n616810, n614022, n617737, n614025, 
         n613315, n614011, n614010, n593072, n617731, n614013, n613318, 
         n591390, n592441, n593526, n616801, n613122, n613123, n593181, 
         n607833, n617719, n593279, n613327, n591000, n613795, n613923, 
         n616795, n613920, n613921, n591757, n591952, n617134, n617707, 
         n591325, n617128, n614060, n618373, n617701, n617704, n614069, 
         n616792, n613451, n617347, n593230, n592807, n616789, n613460, 
         n613320, n613321, n616783, n613323, n614387, n593588, n593587, 
         n613998, n613999, n593062, n617677, n614002, n613980, n613981, 
         n593047, n592511, n591099, n591100, n590941, n618511, n591909, 
         n613974, n613975, n617665, n613348, n613347, n614319, n613978, 
         n617623, n613293, n617659, n613403, n614066, n616777, n613326, 
         n616780, n613306, n616474, n593723, n613424, n613423, n616771, 
         n616774, n617539, n613430, n593203, n617641, n613366, n593024, 
         n592460, n616759, n593025, n616762, n614009, n617773, n617632, 
         n613381, n613344, n617617, n617620, n613385, n616741, n591721, 
         n616744, n30_adj_262, n617605, n591569, n607841, n592056, n616735, 
         n607497, n592057, n591008, n613639, n617587, n591600, n617590, 
         n593034, n617581, n593035, n613400, n593274, n607858, n617575, 
         n607469, n593275, n613258, n616723, n593682, n616726, n591748, 
         n605006, n14_adj_255, n616717, n7, n605004, n616720, n597890, n592877, 
         n613273, n613164, n617533, n617536, n592586, n616471, n593111, 
         n593110, n614260, n616687, n592306, n613253, n604913, n616690, 
         n593011, n617515, n613444, n617032, n593012, n617203, n613067, 
         n616681, n616627, n613484, n613487, n613079, n616630, n613786, 
         n591679, n591629, n617491, n617494, n592350, n616675, n614124, 
         n592149, n607774, n616678, n617482, n617485, n617476, n592414, 
         n613055, n616663, n613064, n613884, n617428, n613750, n613749, 
         n617425, n591933, n614501, n617467, n613621, n613620, n607503, 
         n591941, n613159, n617455, n597741, n595742, n595518, 
         \sine_gen.n595879 , n613233, n613234, n591875, n616654, n592498, 
         n613728, n617449, n613731, n613732, n591540, n613740, n613049, 
         n616645, n613493, n591305, n597617, n613555, n612895, n616492, 
         n613855, n618529, n617431, n617422, n617419, n617374, n592417, 
         n591983, n613840, n613839, n613571, n616621, n616624, n591410, 
         n597931, n616618, n597759, n591654, n591388, n607874, n607915, 
         n597836, n607644, n591607, n617395, n617398, n33, n24, n27, n611360, 
         n613930, n613929, n591638, n617389, n592079, n591636, n613851, 
         n607528, n592805, n617029, n614177, n592802, n613953, n613954, 
         n617383, n592098, n607921, n607854, n612898, n612897, n617377, 
         n613833, n590816, n597763, n617371, n597765, n592110, n591864, 
         n597733, n612985, n604761, n617359, n613779, n613780, n617362, 
         n597627, n597662, n607908, n618559, n591138, n614145, n593229, 
         n613717, n613716, n617332, n592950, n617317, n617320, n613606, 
         n613605, n614499, n617302, \sine_gen.n594418 , \sine_gen.n618439 , 
         \sine_gen.n618442 , \sine_gen.n594416 , \sine_gen.n594380 , 
         \sine_gen.n594411 , \sine_gen.n618355 , \sine_gen.n594413 , 
         \sine_gen.n618358 , \sine_gen.n607660 , \sine_gen.n602886 , 
         \sine_gen.n594132 , \sine_gen.n594280 , n607896, \sine_gen.n594358 , 
         n590759, n593090, n618517, n618520, n614294, n590910, 
         \sine_gen.n618451 , \sine_gen.n618367 , n613644, n617197, n590809, 
         \sine_gen.n595949 , \sine_gen.n616669 , \sine_gen.n614136 , 
         \sine_gen.n616672 , n592047, n617284, n617293, n617272, n613693, 
         n613902, n617269, n613764, n617287, n613767, n613768, n617281, 
         n592029, n613156, n604532, n617275, n617260, n613690, n617257, 
         n617278, n618553, n591399, n592034, n604907, n613687, n617254, 
         n592717, n617263, n613683, n617248, n617266, n616543, n614072, 
         n613397, n613396, n616546, n617761, n613823, n617251, n593760, 
         n593194, n590726, n614113, n604394, n616537, n614140, n590728, 
         n590799, n613681, n617236, n617233, n617224, n613669, n593213, 
         n592980, n613431, n614321, n617227, n613671, n597892, n592519, 
         n613861, n592778, n617221, n613654, n613653, n590734, n590733, 
         n616513, n590736, n590694, n590801, n613648, n613647, n593334, 
         n592803, n597641, n591101, n613446, n593107, n600977, n591145, 
         n591146, n618499, n591148, n607601, n613579, n593243, n592832, 
         n617173, n591026, n591027, n616495, n591029, n597612, n616489, 
         n613849, n590617, n590696, n618481, n590620, n591154, n607879, 
         n618475, n597649, n591156, n593195, n46, n61_adj_284, n617143, 
         n15_adj_285, n15_adj_257, n591030, n618469, n591031, n613567, n613566, 
         n617137, n617140, n613563, n613564, n607835, n597843, n613773, 
         n617131, n613557, n618457, n590819, n590808, n618460, n591784, 
         n616465, n613783, n617125, n617119, n613551, n613552, n617122, 
         n591733, n613789, n613788, n617113, n613549, n613548, n591089, 
         n617116, n607861, n616453, n616456, n613794, n613536, n617104, 
         n607524, \triangular_gen.n16 , \triangular_gen.n17 , 
         \triangular_gen.n610610 , n593255, n593581, n597925, n592459, 
         n15_adj_278, n592701, n592433, n30_adj_276, n15_adj_277, n591539, 
         n593256, n593583, n597879, n592686, n597927, n15_adj_272, n612957, 
         n612958, n592979, n593188, n613822, n591741, n613459, n592823, 
         n593202, n596349, n591736, n597689, n591729, n597685, n591439, 
         n604986, n14_adj_256, n604943, n591727, n591440, n613132, n613133, 
         n593826, n593665, n593909, n591334, n591734, n62_adj_249, n592760, 
         n613373, n612963, n612964, n614071, n593023, n591471, n593397, 
         n591740, n593180, n592854, n15_adj_274, \sine_gen.n596015 , 
         \sine_gen.n596020 , n592308, n613711, n613712, n612960, n612961, 
         n592773, n601366, n592420, n592227, \sine_gen.n598118 , n30_adj_251, 
         n607870, n593179, n597754, n597712, n593286, n613759, n612631, 
         n612633, n593074, n592403, \sine_gen.n596012 , n596018, n612932, 
         n613967, n604917, n594106, n255, n614107, n594185, n607876, n590773, 
         n612929, n593087, n30_adj_252, n15_adj_254, n593173, n30_adj_275, 
         n593167, n596298, n30_adj_253, n612954, n612955, n593166, n590454, 
         n601352, n590537, n4, n590555, n590527, n604673, n604724, n590449, 
         n614087, n612415, n29_adj_280, n607790, n605002, n592457, n604949, 
         n613261, n592464, n613262, n592729, n15_adj_266, n592967, n607289, 
         n593185, n593186, n15_adj_250, n592766, n592533, n15_adj_267, n592525, 
         n593546, n593120, n612632, n592665, n592871, n597860, n593138, 
         n592678, n592976, n593379, n593128, n592553, n15_adj_281, n593378, 
         n597853, n591594, n593127, n593016, n593010, n593009, n593008, 
         n593352, n593015, n592471, n592704, n30_adj_273, n597938, n593027, 
         n593026, n614228, n593333, n591086, n607628, n591006, n593149, 
         n30_adj_260, n607706, n612658, n604916, n15_adj_286, n605011, n604927, 
         n612681, n593064, n597825, n604925, n614262, n590732, n604988, 
         n592723, n591590, n607866, n592978, n15_adj_302, n614204, n592453, 
         n593178, n30_adj_259, n590798, n593309, n593630, n593168, n590966, 
         n593169, n591067, n597625, n591466, n591465, n607566, n591854, 
         n592138, n593114, n593474, n593246, n591085, n597634, n591087, 
         n592810, n594178, n592914, n590787, n591877, n613240, n613241, 
         n607638, n591055, n593266, n597615, n592992, n593059, n592977, 
         n597731, n15_adj_263, n4_adj_324, n590739, n593080, n605010, n597609, 
         n591852, n597725, n593262, n593261, n597727, n612419, n594368, 
         n613934, n597940, n593308, n593628, n593048, n592846, n591826, 
         n607564, n30_adj_269, n592495, n591824, n591040, n613638, n254, 
         n601568, n612672, n593622, n591034, n613570, n614450, n614292, 
         n613048, n597642, n613330, n613966, n590794, \sine_gen.n604710 , 
         n601441, n614077, n607712, n614080, n604903, n592129, n593227, 
         n591239, n15_adj_308, n61_adj_310, n597839, n617758, n614462, n590691, 
         n605018, n62_adj_305, n61_adj_306, n593005, n613435, n593272, n614064, 
         n591774, n591762, n607522, n591502, n590688, n590731, n594287, 
         \sine_gen.n594330 , n591874, n606616, n614459, n597693, n590953, 
         n591754, n592497, n591749, n591747, \sine_gen.n594397 , n593006, 
         n612624, n610333, n591719, n593608, n593795, n591752, n597691, 
         n607584, n607520, n614117, n591750, n607868, n592280, n591573, 
         n30_adj_314, n31_adj_313, \sine_gen.n126_c , n593463, n593718, 
         n591770, n612691, n613252, n62_adj_309, n591817, n591816, n31_adj_315, 
         n613143, n591765, n612698, n614456, n597929, n30_adj_248, n607534, 
         n613144, n601279, n591862, \comp2.n4 , \comp2.n6 , \comp2.n8 , 
         \comp2.n10 , \comp2.n12 , \comp2.n14 , \comp2.n16 , \comp2.n18 , 
         \comp2.n20 , \comp2.Vb_c_N_157 , \comp1.n8 , n6, \comp1.n10 , 
         \sine_gen.n15_c , \comp1.n12 , \comp1.n14 , \comp1.n16 , \comp1.n18 , 
         \comp1.n20 , \comp1.Va_c_N_155 , \sine_wave1[11] , Va_c_N_161, Va_c, 
         n592969, n593210, n614120, n597767, n592323, n612694, n614382, 
         n592397, n592409, n592416, n592421, n592413, n592419, n593043, 
         n590997, n591094, n591223, n607636, n593066, n590774, n590800, 
         n590815, \sine_gen.n594373 , \sine_gen.n594399 , \sine_gen.n594414 , 
         \sine_gen.n594390 , \sine_gen.n594409 , \sine_gen.n594143 , 
         \sine_gen.n594126 , \sine_gen.n607349 , n612411, \sine_gen.n10 , 
         \sine_gen.n604678 , \sine_gen.n13 , \sine_gen.n14 , 
         \sine_gen.n13_adj_211 , \sine_gen.n10_adj_213 , \sine_gen.n604675 , 
         \sine_gen.n13_adj_214 , \sine_gen.n14_adj_215 , 
         \sine_gen.n13_adj_216 , \sine_gen.n10_adj_220 , \sine_gen.n604670 , 
         \sine_gen.n13_adj_221 , \sine_gen.n14_adj_222 , 
         \sine_gen.n13_adj_223 , \sine_gen.n594407 , n590791, n590810, n590544, 
         n614444, n593268, n597881, \comp3.n4 , \comp3.n6 , \comp3.n8 , 
         \comp3.n10 , \comp3.n12 , \comp3.n14 , \comp3.n16 , \comp3.n18 , 
         \comp3.n20 , \comp3.Vc_c_N_159 , en_tri, \sine_gen.n604771 , 
         \sine_gen.state[0] , \sine_gen.state_1__N_114[1] , \sine_gen.n612404 , 
         \sine_wave2[11] , Vb_c, Vb_c_N_162, \sine_wave3[11] , Vc_c, 
         Vc_c_N_163, \triangular_gen.n590124[10] , \triangular_gen.n20 , 
         \sine_gen.n605108 , \sine_gen.n605106 , \sine_gen.n610644 , 
         \sine_gen.n610648 , \triangular_gen.n605112 , \triangular_gen.n21 , 
         \en_gen_tri.cnt[0].sig_000.FeedThruLUT , \triangular_gen.n605114 , 
         \triangular_gen.n19 , GND_net, Vb_p_c, Va_p_c, Vc_p_c;

  triangular_gen_SLICE_0 \triangular_gen.SLICE_0 ( 
    .D1(\triangular_gen.n619308 ), .C1(VCC_net), .B1(\tri_wave[11] ), 
    .D0(\triangular_gen.n610137 ), .C0(VCC_net), .B0(\tri_wave[10] ), 
    .CIN0(\triangular_gen.n610137 ), .CIN1(\triangular_gen.n619308 ), 
    .F0(\triangular_gen.n62[9] ), .F1(\triangular_gen.n62[10] ), 
    .COUT0(\triangular_gen.n619308 ));
  triangular_gen_SLICE_1 \triangular_gen.SLICE_1 ( 
    .D1(\triangular_gen.n619305 ), .C1(VCC_net), .B1(\tri_wave[9] ), 
    .D0(\triangular_gen.n610135 ), .C0(VCC_net), .B0(\tri_wave[8] ), 
    .CIN0(\triangular_gen.n610135 ), .CIN1(\triangular_gen.n619305 ), 
    .F0(\triangular_gen.n62[7] ), .F1(\triangular_gen.n62[8] ), 
    .COUT1(\triangular_gen.n610137 ), .COUT0(\triangular_gen.n619305 ));
  triangular_gen_SLICE_2 \triangular_gen.SLICE_2 ( 
    .D1(\triangular_gen.n619302 ), .C1(VCC_net), .B1(\tri_wave[7] ), 
    .D0(\triangular_gen.n610133 ), .C0(VCC_net), .B0(\tri_wave[6] ), 
    .CIN0(\triangular_gen.n610133 ), .CIN1(\triangular_gen.n619302 ), 
    .F0(\triangular_gen.n62[5] ), .F1(\triangular_gen.n62[6] ), 
    .COUT1(\triangular_gen.n610135 ), .COUT0(\triangular_gen.n619302 ));
  triangular_gen_SLICE_3 \triangular_gen.SLICE_3 ( 
    .D1(\triangular_gen.n619320 ), .B1(\tri_wave[7] ), 
    .D0(\triangular_gen.n610024 ), .B0(\tri_wave[6] ), 
    .CIN0(\triangular_gen.n610024 ), .CIN1(\triangular_gen.n619320 ), 
    .F0(\triangular_gen.n62_adj_246[5] ), .F1(\triangular_gen.n62_adj_246[6] ), 
    .COUT1(\triangular_gen.n610026 ), .COUT0(\triangular_gen.n619320 ));
  triangular_gen_SLICE_4 \triangular_gen.SLICE_4 ( 
    .D1(\triangular_gen.n619299 ), .C1(VCC_net), .B1(\tri_wave[5] ), 
    .D0(\triangular_gen.n610131 ), .C0(VCC_net), .B0(\tri_wave[4] ), 
    .CIN0(\triangular_gen.n610131 ), .CIN1(\triangular_gen.n619299 ), 
    .F0(\triangular_gen.n62[3] ), .F1(\triangular_gen.n62[4] ), 
    .COUT1(\triangular_gen.n610133 ), .COUT0(\triangular_gen.n619299 ));
  triangular_gen_SLICE_5 \triangular_gen.SLICE_5 ( 
    .D1(\triangular_gen.n619314 ), .B1(\tri_wave[3] ), 
    .D0(\triangular_gen.n610020 ), .B0(\tri_wave[2] ), 
    .CIN0(\triangular_gen.n610020 ), .CIN1(\triangular_gen.n619314 ), 
    .F0(\triangular_gen.n62_adj_246[1] ), .F1(\triangular_gen.n62_adj_246[2] ), 
    .COUT1(\triangular_gen.n610022 ), .COUT0(\triangular_gen.n619314 ));
  triangular_gen_SLICE_6 \triangular_gen.SLICE_6 ( 
    .D1(\triangular_gen.n619296 ), .C1(VCC_net), .B1(\tri_wave[3] ), 
    .D0(\triangular_gen.n610129 ), .C0(VCC_net), .B0(\tri_wave[2] ), 
    .CIN0(\triangular_gen.n610129 ), .CIN1(\triangular_gen.n619296 ), 
    .F0(\triangular_gen.n62[1] ), .F1(\triangular_gen.n62[2] ), 
    .COUT1(\triangular_gen.n610131 ), .COUT0(\triangular_gen.n619296 ));
  triangular_gen_SLICE_7 \triangular_gen.SLICE_7 ( 
    .D1(\triangular_gen.n619293 ), .C1(VCC_net), .B1(\tri_wave[1] ), 
    .CIN1(\triangular_gen.n619293 ), .F1(\triangular_gen.n62[0] ), 
    .COUT1(\triangular_gen.n610129 ), .COUT0(\triangular_gen.n619293 ));
  triangular_gen_SLICE_8 \triangular_gen.SLICE_8 ( 
    .D1(\triangular_gen.n619326 ), .B1(\tri_wave[11] ), 
    .D0(\triangular_gen.n610028 ), .B0(\tri_wave[10] ), 
    .CIN0(\triangular_gen.n610028 ), .CIN1(\triangular_gen.n619326 ), 
    .F0(\triangular_gen.n62_adj_246[9] ), 
    .F1(\triangular_gen.n62_adj_246[10] ), .COUT0(\triangular_gen.n619326 ));
  triangular_gen_SLICE_9 \triangular_gen.SLICE_9 ( 
    .D1(\triangular_gen.n619323 ), .B1(\tri_wave[9] ), 
    .D0(\triangular_gen.n610026 ), .B0(\tri_wave[8] ), 
    .CIN0(\triangular_gen.n610026 ), .CIN1(\triangular_gen.n619323 ), 
    .F0(\triangular_gen.n62_adj_246[7] ), .F1(\triangular_gen.n62_adj_246[8] ), 
    .COUT1(\triangular_gen.n610028 ), .COUT0(\triangular_gen.n619323 ));
  triangular_gen_SLICE_10 \triangular_gen.SLICE_10 ( 
    .D1(\triangular_gen.n619311 ), .C1(VCC_net), .B1(\tri_wave[1] ), 
    .CIN1(\triangular_gen.n619311 ), .F1(\triangular_gen.n62_adj_246[0] ), 
    .COUT1(\triangular_gen.n610020 ), .COUT0(\triangular_gen.n619311 ));
  triangular_gen_SLICE_11 \triangular_gen.SLICE_11 ( 
    .D1(\triangular_gen.n619317 ), .B1(\tri_wave[5] ), 
    .D0(\triangular_gen.n610022 ), .B0(\tri_wave[4] ), 
    .CIN0(\triangular_gen.n610022 ), .CIN1(\triangular_gen.n619317 ), 
    .F0(\triangular_gen.n62_adj_246[3] ), .F1(\triangular_gen.n62_adj_246[4] ), 
    .COUT1(\triangular_gen.n610024 ), .COUT0(\triangular_gen.n619317 ));
  pwm_inst2_SLICE_12 \pwm_inst2.SLICE_12 ( .DI1(\pwm_inst2.y_N_167 ), 
    .DI0(\pwm_inst2.pwm_acc_11__N_128[11] ), .D1(\pwm_inst2.n619257 ), 
    .D0(\pwm_inst2.n610085 ), .C0(sine_wave2_11__N_170), 
    .B0(\pwm_inst2.pwm_acc[11] ), .CLK(clk_c), .CIN0(\pwm_inst2.n610085 ), 
    .CIN1(\pwm_inst2.n619257 ), .Q0(\pwm_inst2.pwm_acc[11] ), .Q1(y), 
    .F0(\pwm_inst2.pwm_acc_11__N_128[11] ), .F1(\pwm_inst2.y_N_167 ), 
    .COUT0(\pwm_inst2.n619257 ));
  pwm_inst2_SLICE_13 \pwm_inst2.SLICE_13 ( 
    .DI1(\pwm_inst2.pwm_acc_11__N_128[10] ), 
    .DI0(\pwm_inst2.pwm_acc_11__N_128[9] ), .D1(\pwm_inst2.n619254 ), 
    .C1(\sine_wave2[10] ), .B1(\pwm_inst2.pwm_acc[10] ), 
    .D0(\pwm_inst2.n610083 ), .C0(\sine_wave2[9] ), 
    .B0(\pwm_inst2.pwm_acc[9] ), .CLK(clk_c), .CIN0(\pwm_inst2.n610083 ), 
    .CIN1(\pwm_inst2.n619254 ), .Q0(\pwm_inst2.pwm_acc[9] ), 
    .Q1(\pwm_inst2.pwm_acc[10] ), .F0(\pwm_inst2.pwm_acc_11__N_128[9] ), 
    .F1(\pwm_inst2.pwm_acc_11__N_128[10] ), .COUT1(\pwm_inst2.n610085 ), 
    .COUT0(\pwm_inst2.n619254 ));
  pwm_inst2_SLICE_14 \pwm_inst2.SLICE_14 ( 
    .DI1(\pwm_inst2.pwm_acc_11__N_128[8] ), 
    .DI0(\pwm_inst2.pwm_acc_11__N_128[7] ), .D1(\pwm_inst2.n619251 ), 
    .C1(\sine_wave2[8] ), .B1(\pwm_inst2.pwm_acc[8] ), 
    .D0(\pwm_inst2.n610081 ), .C0(\sine_wave2[7] ), 
    .B0(\pwm_inst2.pwm_acc[7] ), .CLK(clk_c), .CIN0(\pwm_inst2.n610081 ), 
    .CIN1(\pwm_inst2.n619251 ), .Q0(\pwm_inst2.pwm_acc[7] ), 
    .Q1(\pwm_inst2.pwm_acc[8] ), .F0(\pwm_inst2.pwm_acc_11__N_128[7] ), 
    .F1(\pwm_inst2.pwm_acc_11__N_128[8] ), .COUT1(\pwm_inst2.n610083 ), 
    .COUT0(\pwm_inst2.n619251 ));
  pwm_inst2_SLICE_15 \pwm_inst2.SLICE_15 ( 
    .DI1(\pwm_inst2.pwm_acc_11__N_128[6] ), 
    .DI0(\pwm_inst2.pwm_acc_11__N_128[5] ), .D1(\pwm_inst2.n619248 ), 
    .C1(\sine_wave2[6] ), .B1(\pwm_inst2.pwm_acc[6] ), 
    .D0(\pwm_inst2.n610079 ), .C0(\sine_wave2[5] ), 
    .B0(\pwm_inst2.pwm_acc[5] ), .CLK(clk_c), .CIN0(\pwm_inst2.n610079 ), 
    .CIN1(\pwm_inst2.n619248 ), .Q0(\pwm_inst2.pwm_acc[5] ), 
    .Q1(\pwm_inst2.pwm_acc[6] ), .F0(\pwm_inst2.pwm_acc_11__N_128[5] ), 
    .F1(\pwm_inst2.pwm_acc_11__N_128[6] ), .COUT1(\pwm_inst2.n610081 ), 
    .COUT0(\pwm_inst2.n619248 ));
  pwm_inst2_SLICE_16 \pwm_inst2.SLICE_16 ( 
    .DI1(\pwm_inst2.pwm_acc_11__N_128[4] ), 
    .DI0(\pwm_inst2.pwm_acc_11__N_128[3] ), .D1(\pwm_inst2.n619245 ), 
    .C1(\sine_wave2[4] ), .B1(\pwm_inst2.pwm_acc[4] ), 
    .D0(\pwm_inst2.n610077 ), .C0(\sine_wave2[3] ), 
    .B0(\pwm_inst2.pwm_acc[3] ), .CLK(clk_c), .CIN0(\pwm_inst2.n610077 ), 
    .CIN1(\pwm_inst2.n619245 ), .Q0(\pwm_inst2.pwm_acc[3] ), 
    .Q1(\pwm_inst2.pwm_acc[4] ), .F0(\pwm_inst2.pwm_acc_11__N_128[3] ), 
    .F1(\pwm_inst2.pwm_acc_11__N_128[4] ), .COUT1(\pwm_inst2.n610079 ), 
    .COUT0(\pwm_inst2.n619245 ));
  pwm_inst2_SLICE_17 \pwm_inst2.SLICE_17 ( 
    .DI1(\pwm_inst2.pwm_acc_11__N_128[2] ), 
    .DI0(\pwm_inst2.pwm_acc_11__N_128[1] ), .D1(\pwm_inst2.n619242 ), 
    .C1(\sine_wave2[2] ), .B1(\pwm_inst2.pwm_acc[2] ), 
    .D0(\pwm_inst2.n610075 ), .C0(\sine_wave2[1] ), 
    .B0(\pwm_inst2.pwm_acc[1] ), .CLK(clk_c), .CIN0(\pwm_inst2.n610075 ), 
    .CIN1(\pwm_inst2.n619242 ), .Q0(\pwm_inst2.pwm_acc[1] ), 
    .Q1(\pwm_inst2.pwm_acc[2] ), .F0(\pwm_inst2.pwm_acc_11__N_128[1] ), 
    .F1(\pwm_inst2.pwm_acc_11__N_128[2] ), .COUT1(\pwm_inst2.n610077 ), 
    .COUT0(\pwm_inst2.n619242 ));
  pwm_inst2_SLICE_18 \pwm_inst2.SLICE_18 ( 
    .DI1(\pwm_inst2.pwm_acc_11__N_128[0] ), .D1(\pwm_inst2.n619218 ), 
    .C1(\sine_wave2[0] ), .B1(\pwm_inst2.pwm_acc[0] ), .CLK(clk_c), 
    .CIN1(\pwm_inst2.n619218 ), .Q1(\pwm_inst2.pwm_acc[0] ), 
    .F1(\pwm_inst2.pwm_acc_11__N_128[0] ), .COUT1(\pwm_inst2.n610075 ), 
    .COUT0(\pwm_inst2.n619218 ));
  pwm_inst1_SLICE_19 \pwm_inst1.SLICE_19 ( .DI1(\pwm_inst1.w_N_166 ), 
    .DI0(\pwm_inst1.pwm_acc_11__N_116[11] ), .D1(\pwm_inst1.n619275 ), 
    .D0(\pwm_inst1.n610072 ), .C0(sine_wave1_11__N_169), 
    .B0(\pwm_inst1.pwm_acc[11] ), .CLK(clk_c), .CIN0(\pwm_inst1.n610072 ), 
    .CIN1(\pwm_inst1.n619275 ), .Q0(\pwm_inst1.pwm_acc[11] ), .Q1(w), 
    .F0(\pwm_inst1.pwm_acc_11__N_116[11] ), .F1(\pwm_inst1.w_N_166 ), 
    .COUT0(\pwm_inst1.n619275 ));
  pwm_inst1_SLICE_20 \pwm_inst1.SLICE_20 ( 
    .DI1(\pwm_inst1.pwm_acc_11__N_116[10] ), 
    .DI0(\pwm_inst1.pwm_acc_11__N_116[9] ), .D1(\pwm_inst1.n619272 ), 
    .C1(\sine_wave1[10] ), .B1(\pwm_inst1.pwm_acc[10] ), 
    .D0(\pwm_inst1.n610070 ), .C0(\sine_wave1[9] ), 
    .B0(\pwm_inst1.pwm_acc[9] ), .CLK(clk_c), .CIN0(\pwm_inst1.n610070 ), 
    .CIN1(\pwm_inst1.n619272 ), .Q0(\pwm_inst1.pwm_acc[9] ), 
    .Q1(\pwm_inst1.pwm_acc[10] ), .F0(\pwm_inst1.pwm_acc_11__N_116[9] ), 
    .F1(\pwm_inst1.pwm_acc_11__N_116[10] ), .COUT1(\pwm_inst1.n610072 ), 
    .COUT0(\pwm_inst1.n619272 ));
  pwm_inst1_SLICE_21 \pwm_inst1.SLICE_21 ( 
    .DI1(\pwm_inst1.pwm_acc_11__N_116[8] ), 
    .DI0(\pwm_inst1.pwm_acc_11__N_116[7] ), .D1(\pwm_inst1.n619269 ), 
    .C1(\sine_wave1[8] ), .B1(\pwm_inst1.pwm_acc[8] ), 
    .D0(\pwm_inst1.n610068 ), .C0(\sine_wave1[7] ), 
    .B0(\pwm_inst1.pwm_acc[7] ), .CLK(clk_c), .CIN0(\pwm_inst1.n610068 ), 
    .CIN1(\pwm_inst1.n619269 ), .Q0(\pwm_inst1.pwm_acc[7] ), 
    .Q1(\pwm_inst1.pwm_acc[8] ), .F0(\pwm_inst1.pwm_acc_11__N_116[7] ), 
    .F1(\pwm_inst1.pwm_acc_11__N_116[8] ), .COUT1(\pwm_inst1.n610070 ), 
    .COUT0(\pwm_inst1.n619269 ));
  pwm_inst1_SLICE_22 \pwm_inst1.SLICE_22 ( 
    .DI1(\pwm_inst1.pwm_acc_11__N_116[6] ), 
    .DI0(\pwm_inst1.pwm_acc_11__N_116[5] ), .D1(\pwm_inst1.n619266 ), 
    .C1(\sine_wave1[6] ), .B1(\pwm_inst1.pwm_acc[6] ), 
    .D0(\pwm_inst1.n610066 ), .C0(\sine_wave1[5] ), 
    .B0(\pwm_inst1.pwm_acc[5] ), .CLK(clk_c), .CIN0(\pwm_inst1.n610066 ), 
    .CIN1(\pwm_inst1.n619266 ), .Q0(\pwm_inst1.pwm_acc[5] ), 
    .Q1(\pwm_inst1.pwm_acc[6] ), .F0(\pwm_inst1.pwm_acc_11__N_116[5] ), 
    .F1(\pwm_inst1.pwm_acc_11__N_116[6] ), .COUT1(\pwm_inst1.n610068 ), 
    .COUT0(\pwm_inst1.n619266 ));
  pwm_inst1_SLICE_23 \pwm_inst1.SLICE_23 ( 
    .DI1(\pwm_inst1.pwm_acc_11__N_116[4] ), 
    .DI0(\pwm_inst1.pwm_acc_11__N_116[3] ), .D1(\pwm_inst1.n619263 ), 
    .C1(\sine_wave1[4] ), .B1(\pwm_inst1.pwm_acc[4] ), 
    .D0(\pwm_inst1.n610064 ), .C0(\sine_wave1[3] ), 
    .B0(\pwm_inst1.pwm_acc[3] ), .CLK(clk_c), .CIN0(\pwm_inst1.n610064 ), 
    .CIN1(\pwm_inst1.n619263 ), .Q0(\pwm_inst1.pwm_acc[3] ), 
    .Q1(\pwm_inst1.pwm_acc[4] ), .F0(\pwm_inst1.pwm_acc_11__N_116[3] ), 
    .F1(\pwm_inst1.pwm_acc_11__N_116[4] ), .COUT1(\pwm_inst1.n610066 ), 
    .COUT0(\pwm_inst1.n619263 ));
  pwm_inst1_SLICE_24 \pwm_inst1.SLICE_24 ( 
    .DI1(\pwm_inst1.pwm_acc_11__N_116[2] ), 
    .DI0(\pwm_inst1.pwm_acc_11__N_116[1] ), .D1(\pwm_inst1.n619260 ), 
    .C1(\sine_wave1[2] ), .B1(\pwm_inst1.pwm_acc[2] ), 
    .D0(\pwm_inst1.n610062 ), .C0(\sine_wave1[1] ), 
    .B0(\pwm_inst1.pwm_acc[1] ), .CLK(clk_c), .CIN0(\pwm_inst1.n610062 ), 
    .CIN1(\pwm_inst1.n619260 ), .Q0(\pwm_inst1.pwm_acc[1] ), 
    .Q1(\pwm_inst1.pwm_acc[2] ), .F0(\pwm_inst1.pwm_acc_11__N_116[1] ), 
    .F1(\pwm_inst1.pwm_acc_11__N_116[2] ), .COUT1(\pwm_inst1.n610064 ), 
    .COUT0(\pwm_inst1.n619260 ));
  pwm_inst1_SLICE_25 \pwm_inst1.SLICE_25 ( 
    .DI1(\pwm_inst1.pwm_acc_11__N_116[0] ), .D1(\pwm_inst1.n619215 ), 
    .C1(\sine_wave1[0] ), .B1(\pwm_inst1.pwm_acc[0] ), .CLK(clk_c), 
    .CIN1(\pwm_inst1.n619215 ), .Q1(\pwm_inst1.pwm_acc[0] ), 
    .F1(\pwm_inst1.pwm_acc_11__N_116[0] ), .COUT1(\pwm_inst1.n610062 ), 
    .COUT0(\pwm_inst1.n619215 ));
  sine_gen_SLICE_26 \sine_gen.SLICE_26 ( .DI1(\sine_gen.n77[0] ), 
    .D1(\sine_gen.n619353 ), .C1(VCC_net), .B1(\sine_gen.address2[0] ), 
    .CE(\sine_gen.n604890 ), .LSR(\sine_gen.n605056 ), .CLK(clk_c), 
    .CIN1(\sine_gen.n619353 ), .Q1(\sine_gen.address2[0] ), 
    .F1(\sine_gen.n77[0] ), .COUT1(\sine_gen.n610047 ), 
    .COUT0(\sine_gen.n619353 ));
  sine_gen_SLICE_27 \sine_gen.SLICE_27 ( .DI1(\sine_gen.n77_adj_233[8] ), 
    .DI0(\sine_gen.n77_adj_233[7] ), .D1(\sine_gen.n619392 ), 
    .C1(\sine_gen.direction3 ), .B1(\sine_gen.address3[8] ), 
    .D0(\sine_gen.n610094 ), .C0(\sine_gen.direction3 ), 
    .B0(\sine_gen.address3[7] ), .CE(\sine_gen.n604890 ), 
    .LSR(\sine_gen.n605056 ), .CLK(clk_c), .CIN0(\sine_gen.n610094 ), 
    .CIN1(\sine_gen.n619392 ), .Q0(\sine_gen.address3[7] ), 
    .Q1(\sine_gen.address3[8] ), .F0(\sine_gen.n77_adj_233[7] ), 
    .F1(\sine_gen.n77_adj_233[8] ), .COUT1(\sine_gen.n610096 ), 
    .COUT0(\sine_gen.n619392 ));
  sine_gen_SLICE_28 \sine_gen.SLICE_28 ( .DI0(\sine_gen.n77_adj_234[13] ), 
    .D1(\sine_gen.n619350 ), .D0(\sine_gen.n610044 ), 
    .C0(\sine_gen.direction1 ), .B0(\sine_gen.address1[13] ), 
    .CE(\sine_gen.n604890 ), .LSR(\sine_gen.n605056 ), .CLK(clk_c), 
    .CIN0(\sine_gen.n610044 ), .CIN1(\sine_gen.n619350 ), 
    .Q0(\sine_gen.address1[13] ), .F0(\sine_gen.n77_adj_234[13] ), 
    .COUT0(\sine_gen.n619350 ));
  sine_gen_SLICE_29 \sine_gen.SLICE_29 ( .DI1(\sine_gen.n77_adj_233[6] ), 
    .DI0(\sine_gen.n77_adj_233[5] ), .D1(\sine_gen.n619389 ), 
    .C1(\sine_gen.direction3 ), .B1(\sine_gen.address3[6] ), 
    .D0(\sine_gen.n610092 ), .C0(\sine_gen.direction3 ), 
    .B0(\sine_gen.address3[5] ), .CE(\sine_gen.n604890 ), 
    .LSR(\sine_gen.n605056 ), .CLK(clk_c), .CIN0(\sine_gen.n610092 ), 
    .CIN1(\sine_gen.n619389 ), .Q0(\sine_gen.address3[5] ), 
    .Q1(\sine_gen.address3[6] ), .F0(\sine_gen.n77_adj_233[5] ), 
    .F1(\sine_gen.n77_adj_233[6] ), .COUT1(\sine_gen.n610094 ), 
    .COUT0(\sine_gen.n619389 ));
  sine_gen_SLICE_30 \sine_gen.SLICE_30 ( .DI1(\sine_gen.n77_adj_233[4] ), 
    .DI0(\sine_gen.n77_adj_233[3] ), .D1(\sine_gen.n619386 ), 
    .C1(\sine_gen.direction3 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.n610090 ), .C0(\sine_gen.direction3 ), 
    .B0(\sine_gen.address3[3] ), .CE(\sine_gen.n604890 ), 
    .LSR(\sine_gen.n605056 ), .CLK(clk_c), .CIN0(\sine_gen.n610090 ), 
    .CIN1(\sine_gen.n619386 ), .Q0(\sine_gen.address3[3] ), 
    .Q1(\sine_gen.address3[4] ), .F0(\sine_gen.n77_adj_233[3] ), 
    .F1(\sine_gen.n77_adj_233[4] ), .COUT1(\sine_gen.n610092 ), 
    .COUT0(\sine_gen.n619386 ));
  sine_gen_SLICE_31 \sine_gen.SLICE_31 ( .DI1(\sine_gen.n77_adj_234[12] ), 
    .DI0(\sine_gen.n77_adj_234[11] ), .D1(\sine_gen.n619347 ), 
    .C1(\sine_gen.direction1 ), .B1(\sine_gen.address1[12] ), 
    .D0(\sine_gen.n610042 ), .C0(\sine_gen.direction1 ), 
    .B0(\sine_gen.address1[11] ), .CE(\sine_gen.n604890 ), 
    .LSR(\sine_gen.n605056 ), .CLK(clk_c), .CIN0(\sine_gen.n610042 ), 
    .CIN1(\sine_gen.n619347 ), .Q0(\sine_gen.address1[11] ), 
    .Q1(\sine_gen.address1[12] ), .F0(\sine_gen.n77_adj_234[11] ), 
    .F1(\sine_gen.n77_adj_234[12] ), .COUT1(\sine_gen.n610044 ), 
    .COUT0(\sine_gen.n619347 ));
  sine_gen_SLICE_32 \sine_gen.SLICE_32 ( .DI1(\sine_gen.n77_adj_233[2] ), 
    .DI0(\sine_gen.n77_adj_233[1] ), .D1(\sine_gen.n619383 ), 
    .C1(\sine_gen.direction3 ), .B1(\sine_gen.address3[2] ), 
    .D0(\sine_gen.n610088 ), .C0(\sine_gen.direction3 ), 
    .B0(\sine_gen.address3[1] ), .CE(\sine_gen.n604890 ), 
    .LSR(\sine_gen.n605056 ), .CLK(clk_c), .CIN0(\sine_gen.n610088 ), 
    .CIN1(\sine_gen.n619383 ), .Q0(\sine_gen.address3[1] ), 
    .Q1(\sine_gen.address3[2] ), .F0(\sine_gen.n77_adj_233[1] ), 
    .F1(\sine_gen.n77_adj_233[2] ), .COUT1(\sine_gen.n610090 ), 
    .COUT0(\sine_gen.n619383 ));
  sine_gen_SLICE_33 \sine_gen.SLICE_33 ( .DI1(\sine_gen.n77_adj_234[10] ), 
    .DI0(\sine_gen.n77_adj_234[9] ), .D1(\sine_gen.n619344 ), 
    .C1(\sine_gen.direction1 ), .B1(\sine_gen.address1[10] ), 
    .D0(\sine_gen.n610040 ), .C0(\sine_gen.direction1 ), 
    .B0(\sine_gen.address1[9] ), .CE(\sine_gen.n604890 ), 
    .LSR(\sine_gen.n605056 ), .CLK(clk_c), .CIN0(\sine_gen.n610040 ), 
    .CIN1(\sine_gen.n619344 ), .Q0(\sine_gen.address1[9] ), 
    .Q1(\sine_gen.address1[10] ), .F0(\sine_gen.n77_adj_234[9] ), 
    .F1(\sine_gen.n77_adj_234[10] ), .COUT1(\sine_gen.n610042 ), 
    .COUT0(\sine_gen.n619344 ));
  sine_gen_SLICE_34 \sine_gen.SLICE_34 ( .DI1(\sine_gen.n77_adj_233[0] ), 
    .D1(\sine_gen.n619380 ), .C1(VCC_net), .B1(\sine_gen.address3[0] ), 
    .CE(\sine_gen.n604890 ), .LSR(\sine_gen.n605056 ), .CLK(clk_c), 
    .CIN1(\sine_gen.n619380 ), .Q1(\sine_gen.address3[0] ), 
    .F1(\sine_gen.n77_adj_233[0] ), .COUT1(\sine_gen.n610088 ), 
    .COUT0(\sine_gen.n619380 ));
  sine_gen_SLICE_35 \sine_gen.SLICE_35 ( .DI1(\sine_gen.n77_adj_234[8] ), 
    .DI0(\sine_gen.n77_adj_234[7] ), .D1(\sine_gen.n619341 ), 
    .C1(\sine_gen.direction1 ), .B1(\sine_gen.address1[8] ), 
    .D0(\sine_gen.n610038 ), .C0(\sine_gen.direction1 ), 
    .B0(\sine_gen.address1[7] ), .CE(\sine_gen.n604890 ), 
    .LSR(\sine_gen.n605056 ), .CLK(clk_c), .CIN0(\sine_gen.n610038 ), 
    .CIN1(\sine_gen.n619341 ), .Q0(\sine_gen.address1[7] ), 
    .Q1(\sine_gen.address1[8] ), .F0(\sine_gen.n77_adj_234[7] ), 
    .F1(\sine_gen.n77_adj_234[8] ), .COUT1(\sine_gen.n610040 ), 
    .COUT0(\sine_gen.n619341 ));
  sine_gen_SLICE_36 \sine_gen.SLICE_36 ( .DI1(\sine_gen.n77_adj_234[6] ), 
    .DI0(\sine_gen.n77_adj_234[5] ), .D1(\sine_gen.n619338 ), 
    .C1(\sine_gen.direction1 ), .B1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.n610036 ), .C0(\sine_gen.direction1 ), 
    .B0(\sine_gen.address1[5] ), .CE(\sine_gen.n604890 ), 
    .LSR(\sine_gen.n605056 ), .CLK(clk_c), .CIN0(\sine_gen.n610036 ), 
    .CIN1(\sine_gen.n619338 ), .Q0(\sine_gen.address1[5] ), 
    .Q1(\sine_gen.address1[6] ), .F0(\sine_gen.n77_adj_234[5] ), 
    .F1(\sine_gen.n77_adj_234[6] ), .COUT1(\sine_gen.n610038 ), 
    .COUT0(\sine_gen.n619338 ));
  sine_gen_SLICE_37 \sine_gen.SLICE_37 ( .DI1(\sine_gen.n77_adj_234[4] ), 
    .DI0(\sine_gen.n77_adj_234[3] ), .D1(\sine_gen.n619335 ), 
    .C1(\sine_gen.direction1 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.n610034 ), .C0(\sine_gen.direction1 ), 
    .B0(\sine_gen.address1[3] ), .CE(\sine_gen.n604890 ), 
    .LSR(\sine_gen.n605056 ), .CLK(clk_c), .CIN0(\sine_gen.n610034 ), 
    .CIN1(\sine_gen.n619335 ), .Q0(\sine_gen.address1[3] ), 
    .Q1(\sine_gen.address1[4] ), .F0(\sine_gen.n77_adj_234[3] ), 
    .F1(\sine_gen.n77_adj_234[4] ), .COUT1(\sine_gen.n610036 ), 
    .COUT0(\sine_gen.n619335 ));
  sine_gen_SLICE_38 \sine_gen.SLICE_38 ( .DI1(\sine_gen.n77_adj_234[2] ), 
    .DI0(\sine_gen.n77_adj_234[1] ), .D1(\sine_gen.n619332 ), 
    .C1(\sine_gen.direction1 ), .B1(\sine_gen.address1[2] ), 
    .D0(\sine_gen.n610032 ), .C0(\sine_gen.direction1 ), 
    .B0(\sine_gen.address1[1] ), .CE(\sine_gen.n604890 ), 
    .LSR(\sine_gen.n605056 ), .CLK(clk_c), .CIN0(\sine_gen.n610032 ), 
    .CIN1(\sine_gen.n619332 ), .Q0(\sine_gen.address1[1] ), 
    .Q1(\sine_gen.address1[2] ), .F0(\sine_gen.n77_adj_234[1] ), 
    .F1(\sine_gen.n77_adj_234[2] ), .COUT1(\sine_gen.n610034 ), 
    .COUT0(\sine_gen.n619332 ));
  sine_gen_SLICE_39 \sine_gen.SLICE_39 ( .D1(\sine_gen.n619368 ), 
    .D0(\sine_gen.n610113 ), .C0(VCC_net), .CIN0(\sine_gen.n610113 ), 
    .CIN1(\sine_gen.n619368 ), .F0(\sine_gen.n421[11] ), 
    .COUT0(\sine_gen.n619368 ));
  sine_gen_SLICE_40 \sine_gen.SLICE_40 ( .DI0(\sine_gen.n77[13] ), 
    .D1(\sine_gen.n619377 ), .D0(\sine_gen.n610059 ), 
    .C0(\sine_gen.direction2 ), .B0(\sine_gen.address2[13] ), 
    .CE(\sine_gen.n604890 ), .LSR(\sine_gen.n605056 ), .CLK(clk_c), 
    .CIN0(\sine_gen.n610059 ), .CIN1(\sine_gen.n619377 ), 
    .Q0(\sine_gen.address2[13] ), .F0(\sine_gen.n77[13] ), 
    .COUT0(\sine_gen.n619377 ));
  sine_gen_SLICE_41 \sine_gen.SLICE_41 ( .D1(\sine_gen.n619290 ), .C1(n393315), 
    .D0(\sine_gen.n610111 ), .C0(\sine_gen.n395[9] ), 
    .CIN0(\sine_gen.n610111 ), .CIN1(\sine_gen.n619290 ), 
    .F0(\sine_gen.n421[9] ), .F1(\sine_gen.n421[10] ), 
    .COUT1(\sine_gen.n610113 ), .COUT0(\sine_gen.n619290 ));
  sine_gen_SLICE_42 \sine_gen.SLICE_42 ( .DI1(\sine_gen.n77[12] ), 
    .DI0(\sine_gen.n77[11] ), .D1(\sine_gen.n619374 ), 
    .C1(\sine_gen.direction2 ), .B1(\sine_gen.address2[12] ), 
    .D0(\sine_gen.n610057 ), .C0(\sine_gen.direction2 ), 
    .B0(\sine_gen.address2[11] ), .CE(\sine_gen.n604890 ), 
    .LSR(\sine_gen.n605056 ), .CLK(clk_c), .CIN0(\sine_gen.n610057 ), 
    .CIN1(\sine_gen.n619374 ), .Q0(\sine_gen.address2[11] ), 
    .Q1(\sine_gen.address2[12] ), .F0(\sine_gen.n77[11] ), 
    .F1(\sine_gen.n77[12] ), .COUT1(\sine_gen.n610059 ), 
    .COUT0(\sine_gen.n619374 ));
  sine_gen_SLICE_43 \sine_gen.SLICE_43 ( .DI1(\sine_gen.n77[10] ), 
    .DI0(\sine_gen.n77[9] ), .D1(\sine_gen.n619371 ), 
    .C1(\sine_gen.direction2 ), .B1(\sine_gen.address2[10] ), 
    .D0(\sine_gen.n610055 ), .C0(\sine_gen.direction2 ), 
    .B0(\sine_gen.address2[9] ), .CE(\sine_gen.n604890 ), 
    .LSR(\sine_gen.n605056 ), .CLK(clk_c), .CIN0(\sine_gen.n610055 ), 
    .CIN1(\sine_gen.n619371 ), .Q0(\sine_gen.address2[9] ), 
    .Q1(\sine_gen.address2[10] ), .F0(\sine_gen.n77[9] ), 
    .F1(\sine_gen.n77[10] ), .COUT1(\sine_gen.n610057 ), 
    .COUT0(\sine_gen.n619371 ));
  sine_gen_SLICE_44 \sine_gen.SLICE_44 ( .D1(\sine_gen.n619287 ), 
    .C1(\sine_gen.n395[8] ), .D0(\sine_gen.n610109 ), .C0(\sine_gen.n395[7] ), 
    .CIN0(\sine_gen.n610109 ), .CIN1(\sine_gen.n619287 ), 
    .F0(\sine_gen.n421[7] ), .F1(\sine_gen.n421[8] ), 
    .COUT1(\sine_gen.n610111 ), .COUT0(\sine_gen.n619287 ));
  sine_gen_SLICE_45 \sine_gen.SLICE_45 ( .D1(\sine_gen.n619284 ), 
    .C1(\sine_gen.n395[6] ), .D0(\sine_gen.n610107 ), .C0(n393320), 
    .CIN0(\sine_gen.n610107 ), .CIN1(\sine_gen.n619284 ), 
    .F0(\sine_gen.n421[5] ), .F1(\sine_gen.n421[6] ), 
    .COUT1(\sine_gen.n610109 ), .COUT0(\sine_gen.n619284 ));
  sine_gen_SLICE_46 \sine_gen.SLICE_46 ( .DI1(\sine_gen.n77[8] ), 
    .DI0(\sine_gen.n77[7] ), .D1(\sine_gen.n619365 ), 
    .C1(\sine_gen.direction2 ), .B1(\sine_gen.address2[8] ), 
    .D0(\sine_gen.n610053 ), .C0(\sine_gen.direction2 ), 
    .B0(\sine_gen.address2[7] ), .CE(\sine_gen.n604890 ), 
    .LSR(\sine_gen.n605056 ), .CLK(clk_c), .CIN0(\sine_gen.n610053 ), 
    .CIN1(\sine_gen.n619365 ), .Q0(\sine_gen.address2[7] ), 
    .Q1(\sine_gen.address2[8] ), .F0(\sine_gen.n77[7] ), 
    .F1(\sine_gen.n77[8] ), .COUT1(\sine_gen.n610055 ), 
    .COUT0(\sine_gen.n619365 ));
  sine_gen_SLICE_47 \sine_gen.SLICE_47 ( .D1(\sine_gen.n619281 ), .C1(n393321), 
    .D0(\sine_gen.n610105 ), .C0(n404), .CIN0(\sine_gen.n610105 ), 
    .CIN1(\sine_gen.n619281 ), .F0(\sine_gen.n421[3] ), 
    .F1(\sine_gen.n421[4] ), .COUT1(\sine_gen.n610107 ), 
    .COUT0(\sine_gen.n619281 ));
  sine_gen_SLICE_48 \sine_gen.SLICE_48 ( .DI1(\sine_gen.n77_adj_234[0] ), 
    .D1(\sine_gen.n619329 ), .C1(VCC_net), .B1(\sine_gen.address1[0] ), 
    .CE(\sine_gen.n604890 ), .LSR(\sine_gen.n605056 ), .CLK(clk_c), 
    .CIN1(\sine_gen.n619329 ), .Q1(\sine_gen.address1[0] ), 
    .F1(\sine_gen.n77_adj_234[0] ), .COUT1(\sine_gen.n610032 ), 
    .COUT0(\sine_gen.n619329 ));
  sine_gen_SLICE_49 \sine_gen.SLICE_49 ( .DI1(\sine_gen.n77[6] ), 
    .DI0(\sine_gen.n77[5] ), .D1(\sine_gen.n619362 ), 
    .C1(\sine_gen.direction2 ), .B1(\sine_gen.address2[6] ), 
    .D0(\sine_gen.n610051 ), .C0(\sine_gen.direction2 ), 
    .B0(\sine_gen.address2[5] ), .CE(\sine_gen.n604890 ), 
    .LSR(\sine_gen.n605056 ), .CLK(clk_c), .CIN0(\sine_gen.n610051 ), 
    .CIN1(\sine_gen.n619362 ), .Q0(\sine_gen.address2[5] ), 
    .Q1(\sine_gen.address2[6] ), .F0(\sine_gen.n77[5] ), 
    .F1(\sine_gen.n77[6] ), .COUT1(\sine_gen.n610053 ), 
    .COUT0(\sine_gen.n619362 ));
  sine_gen_SLICE_50 \sine_gen.SLICE_50 ( .D1(\sine_gen.n619278 ), 
    .C1(\sine_gen.n395[2] ), .D0(\sine_gen.n610103 ), .C0(n393324), 
    .CIN0(\sine_gen.n610103 ), .CIN1(\sine_gen.n619278 ), 
    .F0(\sine_gen.n421[1] ), .F1(\sine_gen.n421[2] ), 
    .COUT1(\sine_gen.n610105 ), .COUT0(\sine_gen.n619278 ));
  sine_gen_SLICE_51 \sine_gen.SLICE_51 ( .DI1(\sine_gen.n77[4] ), 
    .DI0(\sine_gen.n77[3] ), .D1(\sine_gen.n619359 ), 
    .C1(\sine_gen.direction2 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.n610049 ), .C0(\sine_gen.direction2 ), 
    .B0(\sine_gen.address2[3] ), .CE(\sine_gen.n604890 ), 
    .LSR(\sine_gen.n605056 ), .CLK(clk_c), .CIN0(\sine_gen.n610049 ), 
    .CIN1(\sine_gen.n619359 ), .Q0(\sine_gen.address2[3] ), 
    .Q1(\sine_gen.address2[4] ), .F0(\sine_gen.n77[3] ), 
    .F1(\sine_gen.n77[4] ), .COUT1(\sine_gen.n610051 ), 
    .COUT0(\sine_gen.n619359 ));
  sine_gen_SLICE_52 \sine_gen.SLICE_52 ( .D1(\sine_gen.n619212 ), .C1(n393325), 
    .B1(VCC_net), .CIN1(\sine_gen.n619212 ), .F1(\sine_gen.n421[0] ), 
    .COUT1(\sine_gen.n610103 ), .COUT0(\sine_gen.n619212 ));
  sine_gen_SLICE_53 \sine_gen.SLICE_53 ( .DI0(\sine_gen.n77_adj_233[13] ), 
    .D1(\sine_gen.n619401 ), .D0(\sine_gen.n610100 ), 
    .C0(\sine_gen.direction3 ), .B0(\sine_gen.address3[13] ), 
    .CE(\sine_gen.n604890 ), .LSR(\sine_gen.n605056 ), .CLK(clk_c), 
    .CIN0(\sine_gen.n610100 ), .CIN1(\sine_gen.n619401 ), 
    .Q0(\sine_gen.address3[13] ), .F0(\sine_gen.n77_adj_233[13] ), 
    .COUT0(\sine_gen.n619401 ));
  sine_gen_SLICE_54 \sine_gen.SLICE_54 ( .DI1(\sine_gen.n77_adj_233[12] ), 
    .DI0(\sine_gen.n77_adj_233[11] ), .D1(\sine_gen.n619398 ), 
    .C1(\sine_gen.direction3 ), .B1(\sine_gen.address3[12] ), 
    .D0(\sine_gen.n610098 ), .C0(\sine_gen.direction3 ), 
    .B0(\sine_gen.address3[11] ), .CE(\sine_gen.n604890 ), 
    .LSR(\sine_gen.n605056 ), .CLK(clk_c), .CIN0(\sine_gen.n610098 ), 
    .CIN1(\sine_gen.n619398 ), .Q0(\sine_gen.address3[11] ), 
    .Q1(\sine_gen.address3[12] ), .F0(\sine_gen.n77_adj_233[11] ), 
    .F1(\sine_gen.n77_adj_233[12] ), .COUT1(\sine_gen.n610100 ), 
    .COUT0(\sine_gen.n619398 ));
  sine_gen_SLICE_55 \sine_gen.SLICE_55 ( .DI1(\sine_gen.n77[2] ), 
    .DI0(\sine_gen.n77[1] ), .D1(\sine_gen.n619356 ), 
    .C1(\sine_gen.direction2 ), .B1(\sine_gen.address2[2] ), 
    .D0(\sine_gen.n610047 ), .C0(\sine_gen.direction2 ), 
    .B0(\sine_gen.address2[1] ), .CE(\sine_gen.n604890 ), 
    .LSR(\sine_gen.n605056 ), .CLK(clk_c), .CIN0(\sine_gen.n610047 ), 
    .CIN1(\sine_gen.n619356 ), .Q0(\sine_gen.address2[1] ), 
    .Q1(\sine_gen.address2[2] ), .F0(\sine_gen.n77[1] ), 
    .F1(\sine_gen.n77[2] ), .COUT1(\sine_gen.n610049 ), 
    .COUT0(\sine_gen.n619356 ));
  sine_gen_SLICE_56 \sine_gen.SLICE_56 ( .DI1(\sine_gen.n77_adj_233[10] ), 
    .DI0(\sine_gen.n77_adj_233[9] ), .D1(\sine_gen.n619395 ), 
    .C1(\sine_gen.direction3 ), .B1(\sine_gen.address3[10] ), 
    .D0(\sine_gen.n610096 ), .C0(\sine_gen.direction3 ), 
    .B0(\sine_gen.address3[9] ), .CE(\sine_gen.n604890 ), 
    .LSR(\sine_gen.n605056 ), .CLK(clk_c), .CIN0(\sine_gen.n610096 ), 
    .CIN1(\sine_gen.n619395 ), .Q0(\sine_gen.address3[9] ), 
    .Q1(\sine_gen.address3[10] ), .F0(\sine_gen.n77_adj_233[9] ), 
    .F1(\sine_gen.n77_adj_233[10] ), .COUT1(\sine_gen.n610098 ), 
    .COUT0(\sine_gen.n619395 ));
  pwm_inst3_SLICE_57 \pwm_inst3.SLICE_57 ( .DI1(\pwm_inst3.z_N_168 ), 
    .DI0(\pwm_inst3.pwm_acc_11__N_140[11] ), .D1(\pwm_inst3.n619239 ), 
    .D0(\pwm_inst3.n610126 ), .C0(sine_wave3_11__N_171), 
    .B0(\pwm_inst3.pwm_acc[11] ), .CLK(clk_c), .CIN0(\pwm_inst3.n610126 ), 
    .CIN1(\pwm_inst3.n619239 ), .Q0(\pwm_inst3.pwm_acc[11] ), .Q1(z), 
    .F0(\pwm_inst3.pwm_acc_11__N_140[11] ), .F1(\pwm_inst3.z_N_168 ), 
    .COUT0(\pwm_inst3.n619239 ));
  pwm_inst3_SLICE_58 \pwm_inst3.SLICE_58 ( 
    .DI1(\pwm_inst3.pwm_acc_11__N_140[10] ), 
    .DI0(\pwm_inst3.pwm_acc_11__N_140[9] ), .D1(\pwm_inst3.n619236 ), 
    .C1(\sine_wave3[10] ), .B1(\pwm_inst3.pwm_acc[10] ), 
    .D0(\pwm_inst3.n610124 ), .C0(\sine_wave3[9] ), 
    .B0(\pwm_inst3.pwm_acc[9] ), .CLK(clk_c), .CIN0(\pwm_inst3.n610124 ), 
    .CIN1(\pwm_inst3.n619236 ), .Q0(\pwm_inst3.pwm_acc[9] ), 
    .Q1(\pwm_inst3.pwm_acc[10] ), .F0(\pwm_inst3.pwm_acc_11__N_140[9] ), 
    .F1(\pwm_inst3.pwm_acc_11__N_140[10] ), .COUT1(\pwm_inst3.n610126 ), 
    .COUT0(\pwm_inst3.n619236 ));
  pwm_inst3_SLICE_59 \pwm_inst3.SLICE_59 ( 
    .DI1(\pwm_inst3.pwm_acc_11__N_140[8] ), 
    .DI0(\pwm_inst3.pwm_acc_11__N_140[7] ), .D1(\pwm_inst3.n619233 ), 
    .C1(\sine_wave3[8] ), .B1(\pwm_inst3.pwm_acc[8] ), 
    .D0(\pwm_inst3.n610122 ), .C0(\sine_wave3[7] ), 
    .B0(\pwm_inst3.pwm_acc[7] ), .CLK(clk_c), .CIN0(\pwm_inst3.n610122 ), 
    .CIN1(\pwm_inst3.n619233 ), .Q0(\pwm_inst3.pwm_acc[7] ), 
    .Q1(\pwm_inst3.pwm_acc[8] ), .F0(\pwm_inst3.pwm_acc_11__N_140[7] ), 
    .F1(\pwm_inst3.pwm_acc_11__N_140[8] ), .COUT1(\pwm_inst3.n610124 ), 
    .COUT0(\pwm_inst3.n619233 ));
  pwm_inst3_SLICE_60 \pwm_inst3.SLICE_60 ( 
    .DI1(\pwm_inst3.pwm_acc_11__N_140[6] ), 
    .DI0(\pwm_inst3.pwm_acc_11__N_140[5] ), .D1(\pwm_inst3.n619230 ), 
    .C1(\sine_wave3[6] ), .B1(\pwm_inst3.pwm_acc[6] ), 
    .D0(\pwm_inst3.n610120 ), .C0(\sine_wave3[5] ), 
    .B0(\pwm_inst3.pwm_acc[5] ), .CLK(clk_c), .CIN0(\pwm_inst3.n610120 ), 
    .CIN1(\pwm_inst3.n619230 ), .Q0(\pwm_inst3.pwm_acc[5] ), 
    .Q1(\pwm_inst3.pwm_acc[6] ), .F0(\pwm_inst3.pwm_acc_11__N_140[5] ), 
    .F1(\pwm_inst3.pwm_acc_11__N_140[6] ), .COUT1(\pwm_inst3.n610122 ), 
    .COUT0(\pwm_inst3.n619230 ));
  pwm_inst3_SLICE_61 \pwm_inst3.SLICE_61 ( 
    .DI1(\pwm_inst3.pwm_acc_11__N_140[4] ), 
    .DI0(\pwm_inst3.pwm_acc_11__N_140[3] ), .D1(\pwm_inst3.n619227 ), 
    .C1(\sine_wave3[4] ), .B1(\pwm_inst3.pwm_acc[4] ), 
    .D0(\pwm_inst3.n610118 ), .C0(\sine_wave3[3] ), 
    .B0(\pwm_inst3.pwm_acc[3] ), .CLK(clk_c), .CIN0(\pwm_inst3.n610118 ), 
    .CIN1(\pwm_inst3.n619227 ), .Q0(\pwm_inst3.pwm_acc[3] ), 
    .Q1(\pwm_inst3.pwm_acc[4] ), .F0(\pwm_inst3.pwm_acc_11__N_140[3] ), 
    .F1(\pwm_inst3.pwm_acc_11__N_140[4] ), .COUT1(\pwm_inst3.n610120 ), 
    .COUT0(\pwm_inst3.n619227 ));
  pwm_inst3_SLICE_62 \pwm_inst3.SLICE_62 ( 
    .DI1(\pwm_inst3.pwm_acc_11__N_140[2] ), 
    .DI0(\pwm_inst3.pwm_acc_11__N_140[1] ), .D1(\pwm_inst3.n619224 ), 
    .C1(\sine_wave3[2] ), .B1(\pwm_inst3.pwm_acc[2] ), 
    .D0(\pwm_inst3.n610116 ), .C0(\sine_wave3[1] ), 
    .B0(\pwm_inst3.pwm_acc[1] ), .CLK(clk_c), .CIN0(\pwm_inst3.n610116 ), 
    .CIN1(\pwm_inst3.n619224 ), .Q0(\pwm_inst3.pwm_acc[1] ), 
    .Q1(\pwm_inst3.pwm_acc[2] ), .F0(\pwm_inst3.pwm_acc_11__N_140[1] ), 
    .F1(\pwm_inst3.pwm_acc_11__N_140[2] ), .COUT1(\pwm_inst3.n610118 ), 
    .COUT0(\pwm_inst3.n619224 ));
  pwm_inst3_SLICE_63 \pwm_inst3.SLICE_63 ( 
    .DI1(\pwm_inst3.pwm_acc_11__N_140[0] ), .D1(\pwm_inst3.n619221 ), 
    .C1(\sine_wave3[0] ), .B1(\pwm_inst3.pwm_acc[0] ), .CLK(clk_c), 
    .CIN1(\pwm_inst3.n619221 ), .Q1(\pwm_inst3.pwm_acc[0] ), 
    .F1(\pwm_inst3.pwm_acc_11__N_140[0] ), .COUT1(\pwm_inst3.n610116 ), 
    .COUT0(\pwm_inst3.n619221 ));
  triangular_gen_SLICE_65 \triangular_gen.SLICE_65 ( 
    .DI1(\triangular_gen.n590124[8] ), .DI0(\triangular_gen.n590124[9] ), 
    .C1(\triangular_gen.direction ), .B1(\triangular_gen.n62[8] ), 
    .A1(\triangular_gen.n62_adj_246[8] ), .D0(\triangular_gen.direction ), 
    .C0(\triangular_gen.n62[9] ), .B0(\triangular_gen.n62_adj_246[9] ), 
    .CE(n606624), .LSR(n590264), .CLK(clk_c), .Q0(\tri_wave[10] ), 
    .Q1(\tri_wave[9] ), .F0(\triangular_gen.n590124[9] ), 
    .F1(\triangular_gen.n590124[8] ));
  triangular_gen_SLICE_67 \triangular_gen.SLICE_67 ( 
    .DI1(\triangular_gen.n590124[6] ), .DI0(\triangular_gen.n590124[7] ), 
    .D1(\triangular_gen.direction ), .C1(\triangular_gen.n62_adj_246[6] ), 
    .B1(\triangular_gen.n62[6] ), .D0(\triangular_gen.n62_adj_246[7] ), 
    .C0(\triangular_gen.direction ), .B0(\triangular_gen.n62[7] ), 
    .CE(n606624), .LSR(n590264), .CLK(clk_c), .Q0(\tri_wave[8] ), 
    .Q1(\tri_wave[7] ), .F0(\triangular_gen.n590124[7] ), 
    .F1(\triangular_gen.n590124[6] ));
  triangular_gen_SLICE_69 \triangular_gen.SLICE_69 ( 
    .DI1(\triangular_gen.n590124[4] ), .DI0(\triangular_gen.n590124[5] ), 
    .D1(\triangular_gen.n62[4] ), .C1(\triangular_gen.direction ), 
    .A1(\triangular_gen.n62_adj_246[4] ), .C0(\triangular_gen.n62_adj_246[5] ), 
    .B0(\triangular_gen.direction ), .A0(\triangular_gen.n62[5] ), 
    .CE(n606624), .LSR(n590264), .CLK(clk_c), .Q0(\tri_wave[6] ), 
    .Q1(\tri_wave[5] ), .F0(\triangular_gen.n590124[5] ), 
    .F1(\triangular_gen.n590124[4] ));
  triangular_gen_SLICE_71 \triangular_gen.SLICE_71 ( 
    .DI1(\triangular_gen.n590124[2] ), .DI0(\triangular_gen.n590124[3] ), 
    .D1(\triangular_gen.n62_adj_246[2] ), .C1(\triangular_gen.direction ), 
    .B1(\triangular_gen.n62[2] ), .D0(\triangular_gen.direction ), 
    .C0(\triangular_gen.n62[3] ), .B0(\triangular_gen.n62_adj_246[3] ), 
    .CE(n606624), .LSR(n590264), .CLK(clk_c), .Q0(\tri_wave[4] ), 
    .Q1(\tri_wave[3] ), .F0(\triangular_gen.n590124[3] ), 
    .F1(\triangular_gen.n590124[2] ));
  triangular_gen_SLICE_73 \triangular_gen.SLICE_73 ( 
    .DI1(\triangular_gen.n590124[0] ), .DI0(\triangular_gen.n590124[1] ), 
    .D1(\triangular_gen.n62[0] ), .C1(\triangular_gen.direction ), 
    .A1(\triangular_gen.n62_adj_246[0] ), .D0(\triangular_gen.direction ), 
    .B0(\triangular_gen.n62_adj_246[1] ), .A0(\triangular_gen.n62[1] ), 
    .CE(n606624), .LSR(n590264), .CLK(clk_c), .Q0(\tri_wave[2] ), 
    .Q1(\tri_wave[1] ), .F0(\triangular_gen.n590124[1] ), 
    .F1(\triangular_gen.n590124[0] ));
  en_gen_tri_SLICE_76 \en_gen_tri.SLICE_76 ( .DI0(\en_gen_tri.n47[0] ), 
    .B0(\en_gen_tri.cnt[0] ), .LSR(n610548), .CLK(clk_c), 
    .Q0(\en_gen_tri.cnt[0] ), .F0(\en_gen_tri.n47[0] ));
  en_gen_sin_SLICE_78 \en_gen_sin.SLICE_78 ( .DI1(\en_gen_sin.n21[2] ), 
    .DI0(\en_gen_sin.n21[3] ), .D1(\en_gen_sin.cnt[2] ), 
    .C1(\en_gen_sin.cnt[1] ), .B1(\en_gen_sin.cnt[0] ), 
    .D0(\en_gen_sin.cnt[1] ), .C0(\en_gen_sin.cnt[0] ), 
    .B0(\en_gen_sin.cnt[3] ), .A0(\en_gen_sin.cnt[2] ), .LSR(n589970), 
    .CLK(clk_c), .Q0(\en_gen_sin.cnt[3] ), .Q1(\en_gen_sin.cnt[2] ), 
    .F0(\en_gen_sin.n21[3] ), .F1(\en_gen_sin.n21[2] ));
  en_gen_sin_SLICE_80 \en_gen_sin.SLICE_80 ( .DI1(\en_gen_sin.n21[0] ), 
    .DI0(\en_gen_sin.n21[1] ), .D1(\en_gen_sin.cnt[0] ), 
    .D0(\en_gen_sin.cnt[1] ), .A0(\en_gen_sin.cnt[0] ), .LSR(n589970), 
    .CLK(clk_c), .Q0(\en_gen_sin.cnt[1] ), .Q1(\en_gen_sin.cnt[0] ), 
    .F0(\en_gen_sin.n21[1] ), .F1(\en_gen_sin.n21[0] ));
  en_gen_sin_SLICE_81 \en_gen_sin.SLICE_81 ( .DI0(\n606616$n0 ), 
    .D0(\en_gen_sin.cnt[1] ), .C0(\en_gen_sin.cnt[3] ), 
    .B0(\en_gen_sin.cnt[0] ), .A0(\en_gen_sin.cnt[2] ), .CLK(clk_c), 
    .Q0(en_sin), .F0(\n606616$n0 ));
  sine_gen_SLICE_84 \sine_gen.SLICE_84 ( .DI1(\sine_gen.n487[1] ), 
    .DI0(\sine_gen.n487[0] ), .C1(\sine_gen.direction2 ), .B1(n393324), 
    .A1(\sine_gen.n421[1] ), .D0(\sine_gen.direction2 ), 
    .C0(\sine_gen.n421[0] ), .B0(n393325), .CE(\sine_gen.n604772 ), 
    .CLK(clk_c), .Q0(\sine_wave2[0] ), .Q1(\sine_wave2[1] ), 
    .F0(\sine_gen.n487[0] ), .F1(\sine_gen.n487[1] ));
  sine_gen_SLICE_85 \sine_gen.SLICE_85 ( .DI1(\sine_gen.n434[1] ), 
    .DI0(\sine_gen.n434[0] ), .C1(\sine_gen.direction1 ), .B1(n393324), 
    .A1(\sine_gen.n421[1] ), .D0(\sine_gen.n421[0] ), 
    .B0(\sine_gen.direction1 ), .A0(n393325), .CE(\sine_gen.n603896 ), 
    .CLK(clk_c), .Q0(\sine_wave1[0] ), .Q1(\sine_wave1[1] ), 
    .F0(\sine_gen.n434[0] ), .F1(\sine_gen.n434[1] ));
  sine_gen_SLICE_86 \sine_gen.SLICE_86 ( .DI1(\sine_gen.n616444 ), 
    .DI0(\sine_gen.n616642 ), .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.n614135 ), .B1(\sine_gen.state[1] ), .A1(\sine_gen.n616441 ), 
    .D0(\sine_gen.n616639 ), .C0(\sine_gen.state[1] ), .B0(\sine_gen.n614137 ), 
    .A0(\sine_gen.address2[0] ), .CE(\sine_gen.n604808 ), .CLK(clk_c), 
    .Q0(\address[0] ), .Q1(\address[1] ), .F0(\sine_gen.n616642 ), 
    .F1(\sine_gen.n616444 ));
  sine_gen_SLICE_87 \sine_gen.SLICE_87 ( .DI1(\sine_gen.n612324 ), 
    .DI0(\sine_gen.n612336 ), .D1(\sine_gen.n15_adj_219 ), 
    .C1(\sine_gen.n1_adj_218 ), .B1(\sine_gen.direction2 ), 
    .A1(\sine_gen.n16_adj_217 ), .D0(\sine_gen.n16_adj_224 ), 
    .C0(\sine_gen.n1_adj_225 ), .B0(\sine_gen.direction1 ), 
    .A0(\sine_gen.n15_adj_226 ), .CE(\sine_gen.n604420 ), .CLK(clk_c), 
    .Q0(\sine_gen.direction1 ), .Q1(\sine_gen.direction2 ), 
    .F0(\sine_gen.n612336 ), .F1(\sine_gen.n612324 ));
  sine_gen_SLICE_89 \sine_gen.SLICE_89 ( .DI0(\sine_gen.n612330 ), 
    .D0(\sine_gen.n1 ), .C0(\sine_gen.n15_adj_212 ), .B0(\sine_gen.n16 ), 
    .A0(\sine_gen.direction3 ), .CE(\sine_gen.n604420 ), .CLK(clk_c), 
    .Q0(\sine_gen.direction3 ), .F0(\sine_gen.n612330 ));
  sine_gen_SLICE_90 \sine_gen.SLICE_90 ( .DI1(\sine_gen.n616696 ), 
    .DI0(\sine_gen.n616732 ), .D1(\sine_gen.n614121 ), .C1(\sine_gen.n616693 ), 
    .B1(\sine_gen.address2[12] ), .A1(\sine_gen.state[1] ), 
    .D0(\sine_gen.state[1] ), .C0(\sine_gen.n614119 ), 
    .B0(\sine_gen.address2[13] ), .A0(\sine_gen.n616729 ), 
    .CE(\sine_gen.n604808 ), .CLK(clk_c), .Q0(\address[13] ), 
    .Q1(\address[12] ), .F0(\sine_gen.n616732 ), .F1(\sine_gen.n616696 ));
  sine_gen_SLICE_92 \sine_gen.SLICE_92 ( .DI1(\sine_gen.n616564 ), 
    .DI0(\sine_gen.n616594 ), .D1(\sine_gen.n616561 ), .C1(\sine_gen.n614123 ), 
    .B1(\sine_gen.address2[10] ), .A1(\sine_gen.state[1] ), 
    .D0(\sine_gen.state[1] ), .C0(\sine_gen.n614122 ), .B0(\sine_gen.n616591 ), 
    .A0(\sine_gen.address2[11] ), .CE(\sine_gen.n604808 ), .CLK(clk_c), 
    .Q0(\address[11] ), .Q1(\address[10] ), .F0(\sine_gen.n616594 ), 
    .F1(\sine_gen.n616564 ));
  sine_gen_SLICE_94 \sine_gen.SLICE_94 ( .DI1(\sine_gen.n616600 ), 
    .DI0(\sine_gen.n616606 ), .D1(\sine_gen.address2[8] ), 
    .C1(\sine_gen.n616597 ), .B1(\sine_gen.state[1] ), .A1(\sine_gen.n614126 ), 
    .D0(\sine_gen.address2[9] ), .C0(\sine_gen.state[1] ), 
    .B0(\sine_gen.n614125 ), .A0(\sine_gen.n616603 ), .CE(\sine_gen.n604808 ), 
    .CLK(clk_c), .Q0(\address[9] ), .Q1(\address[8] ), .F0(\sine_gen.n616606 ), 
    .F1(\sine_gen.n616600 ));
  sine_gen_SLICE_96 \sine_gen.SLICE_96 ( .DI1(\sine_gen.n616570 ), 
    .DI0(\sine_gen.n616582 ), .D1(\sine_gen.n616567 ), .C1(\sine_gen.n614128 ), 
    .B1(\sine_gen.state[1] ), .A1(\sine_gen.address2[6] ), 
    .D0(\sine_gen.state[1] ), .C0(\sine_gen.n616579 ), 
    .B0(\sine_gen.address2[7] ), .A0(\sine_gen.n614127 ), 
    .CE(\sine_gen.n604808 ), .CLK(clk_c), .Q0(\address[7] ), .Q1(\address[6] ), 
    .F0(\sine_gen.n616582 ), .F1(\sine_gen.n616570 ));
  sine_gen_SLICE_98 \sine_gen.SLICE_98 ( .DI1(\sine_gen.n616522 ), 
    .DI0(\sine_gen.n616552 ), .D1(\sine_gen.state[1] ), 
    .C1(\sine_gen.n614132 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.n616519 ), .D0(\sine_gen.n616549 ), 
    .C0(\sine_gen.address2[5] ), .B0(\sine_gen.n614131 ), 
    .A0(\sine_gen.state[1] ), .CE(\sine_gen.n604808 ), .CLK(clk_c), 
    .Q0(\address[5] ), .Q1(\address[4] ), .F0(\sine_gen.n616552 ), 
    .F1(\sine_gen.n616522 ));
  sine_gen_SLICE_100 \sine_gen.SLICE_100 ( .DI1(\sine_gen.n616462 ), 
    .DI0(\sine_gen.n616480 ), .D1(\sine_gen.n614134 ), 
    .C1(\sine_gen.address2[2] ), .B1(\sine_gen.n616459 ), 
    .A1(\sine_gen.state[1] ), .D0(\sine_gen.state[1] ), 
    .C0(\sine_gen.n616477 ), .B0(\sine_gen.n614133 ), 
    .A0(\sine_gen.address2[3] ), .CE(\sine_gen.n604808 ), .CLK(clk_c), 
    .Q0(\address[3] ), .Q1(\address[2] ), .F0(\sine_gen.n616480 ), 
    .F1(\sine_gen.n616462 ));
  sine_gen_SLICE_103 \sine_gen.SLICE_103 ( .DI0(\sine_gen.n434[10] ), 
    .D0(\sine_gen.n421[10] ), .B0(\sine_gen.direction1 ), .A0(n393315), 
    .CE(\sine_gen.n603896 ), .CLK(clk_c), .Q0(\sine_wave1[10] ), 
    .F0(\sine_gen.n434[10] ));
  sine_gen_SLICE_104 \sine_gen.SLICE_104 ( .DI1(\sine_gen.n434[8] ), 
    .DI0(\sine_gen.n434[9] ), .C1(n393317), .B1(\sine_gen.n421[8] ), 
    .A1(\sine_gen.direction1 ), .D0(\sine_gen.direction1 ), 
    .B0(\sine_gen.n421[9] ), .A0(n393316), .CE(\sine_gen.n603896 ), 
    .CLK(clk_c), .Q0(\sine_wave1[9] ), .Q1(\sine_wave1[8] ), 
    .F0(\sine_gen.n434[9] ), .F1(\sine_gen.n434[8] ));
  sine_gen_SLICE_106 \sine_gen.SLICE_106 ( .DI1(\sine_gen.n434[6] ), 
    .DI0(\sine_gen.n434[7] ), .D1(\sine_gen.n421[6] ), .C1(n393319), 
    .A1(\sine_gen.direction1 ), .D0(\sine_gen.n421[7] ), 
    .B0(\sine_gen.direction1 ), .A0(n393318), .CE(\sine_gen.n603896 ), 
    .CLK(clk_c), .Q0(\sine_wave1[7] ), .Q1(\sine_wave1[6] ), 
    .F0(\sine_gen.n434[7] ), .F1(\sine_gen.n434[6] ));
  sine_gen_SLICE_108 \sine_gen.SLICE_108 ( .DI1(\sine_gen.n434[4] ), 
    .DI0(\sine_gen.n434[5] ), .D1(n393321), .C1(\sine_gen.n421[4] ), 
    .A1(\sine_gen.direction1 ), .D0(\sine_gen.direction1 ), .C0(n393320), 
    .B0(\sine_gen.n421[5] ), .CE(\sine_gen.n603896 ), .CLK(clk_c), 
    .Q0(\sine_wave1[5] ), .Q1(\sine_wave1[4] ), .F0(\sine_gen.n434[5] ), 
    .F1(\sine_gen.n434[4] ));
  sine_gen_SLICE_110 \sine_gen.SLICE_110 ( .DI1(\sine_gen.n434[2] ), 
    .DI0(\sine_gen.n434[3] ), .D1(n393323), .C1(\sine_gen.direction1 ), 
    .B1(\sine_gen.n421[2] ), .D0(\sine_gen.direction1 ), 
    .C0(\sine_gen.n421[3] ), .A0(n393322), .CE(\sine_gen.n603896 ), 
    .CLK(clk_c), .Q0(\sine_wave1[3] ), .Q1(\sine_wave1[2] ), 
    .F0(\sine_gen.n434[3] ), .F1(\sine_gen.n434[2] ));
  sine_gen_SLICE_113 \sine_gen.SLICE_113 ( .DI0(\sine_gen.n487[10] ), 
    .C0(\sine_gen.n421[10] ), .B0(n393315), .A0(\sine_gen.direction2 ), 
    .CE(\sine_gen.n604772 ), .CLK(clk_c), .Q0(\sine_wave2[10] ), 
    .F0(\sine_gen.n487[10] ));
  sine_gen_SLICE_114 \sine_gen.SLICE_114 ( .DI1(\sine_gen.n487[8] ), 
    .DI0(\sine_gen.n487[9] ), .D1(\sine_gen.n421[8] ), .C1(n393317), 
    .A1(\sine_gen.direction2 ), .D0(\sine_gen.n421[9] ), .B0(n393316), 
    .A0(\sine_gen.direction2 ), .CE(\sine_gen.n604772 ), .CLK(clk_c), 
    .Q0(\sine_wave2[9] ), .Q1(\sine_wave2[8] ), .F0(\sine_gen.n487[9] ), 
    .F1(\sine_gen.n487[8] ));
  sine_gen_SLICE_116 \sine_gen.SLICE_116 ( .DI1(\sine_gen.n487[6] ), 
    .DI0(\sine_gen.n487[7] ), .D1(\sine_gen.direction2 ), .B1(n393319), 
    .A1(\sine_gen.n421[6] ), .C0(\sine_gen.direction2 ), 
    .B0(\sine_gen.n421[7] ), .A0(n393318), .CE(\sine_gen.n604772 ), 
    .CLK(clk_c), .Q0(\sine_wave2[7] ), .Q1(\sine_wave2[6] ), 
    .F0(\sine_gen.n487[7] ), .F1(\sine_gen.n487[6] ));
  sine_gen_SLICE_118 \sine_gen.SLICE_118 ( .DI1(\sine_gen.n487[4] ), 
    .DI0(\sine_gen.n487[5] ), .C1(\sine_gen.n421[4] ), 
    .B1(\sine_gen.direction2 ), .A1(n393321), .D0(\sine_gen.n421[5] ), 
    .C0(\sine_gen.direction2 ), .B0(n393320), .CE(\sine_gen.n604772 ), 
    .CLK(clk_c), .Q0(\sine_wave2[5] ), .Q1(\sine_wave2[4] ), 
    .F0(\sine_gen.n487[5] ), .F1(\sine_gen.n487[4] ));
  sine_gen_SLICE_120 \sine_gen.SLICE_120 ( .DI1(\sine_gen.n487[2] ), 
    .DI0(\sine_gen.n487[3] ), .D1(\sine_gen.direction2 ), 
    .C1(\sine_gen.n421[2] ), .A1(n393323), .C0(n393322), 
    .B0(\sine_gen.n421[3] ), .A0(\sine_gen.direction2 ), 
    .CE(\sine_gen.n604772 ), .CLK(clk_c), .Q0(\sine_wave2[3] ), 
    .Q1(\sine_wave2[2] ), .F0(\sine_gen.n487[3] ), .F1(\sine_gen.n487[2] ));
  sine_gen_SLICE_124 \sine_gen.SLICE_124 ( .DI0(\sine_gen.n540[10] ), 
    .D0(\sine_gen.n421[10] ), .C0(\sine_gen.direction3 ), .A0(n393315), 
    .CE(\sine_gen.n602855 ), .CLK(clk_c), .Q0(\sine_wave3[10] ), 
    .F0(\sine_gen.n540[10] ));
  sine_gen_SLICE_125 \sine_gen.SLICE_125 ( .DI1(\sine_gen.n540[8] ), 
    .DI0(\sine_gen.n540[9] ), .D1(n393317), .C1(\sine_gen.n421[8] ), 
    .A1(\sine_gen.direction3 ), .D0(\sine_gen.n421[9] ), .C0(n393316), 
    .B0(\sine_gen.direction3 ), .CE(\sine_gen.n602855 ), .CLK(clk_c), 
    .Q0(\sine_wave3[9] ), .Q1(\sine_wave3[8] ), .F0(\sine_gen.n540[9] ), 
    .F1(\sine_gen.n540[8] ));
  sine_gen_SLICE_127 \sine_gen.SLICE_127 ( .DI1(\sine_gen.n540[6] ), 
    .DI0(\sine_gen.n540[7] ), .D1(\sine_gen.n421[6] ), 
    .B1(\sine_gen.direction3 ), .A1(n393319), .C0(n393318), 
    .B0(\sine_gen.n421[7] ), .A0(\sine_gen.direction3 ), 
    .CE(\sine_gen.n602855 ), .CLK(clk_c), .Q0(\sine_wave3[7] ), 
    .Q1(\sine_wave3[6] ), .F0(\sine_gen.n540[7] ), .F1(\sine_gen.n540[6] ));
  sine_gen_SLICE_129 \sine_gen.SLICE_129 ( .DI1(\sine_gen.n540[4] ), 
    .DI0(\sine_gen.n540[5] ), .D1(\sine_gen.n421[4] ), 
    .B1(\sine_gen.direction3 ), .A1(n393321), .C0(n393320), 
    .B0(\sine_gen.direction3 ), .A0(\sine_gen.n421[5] ), 
    .CE(\sine_gen.n602855 ), .CLK(clk_c), .Q0(\sine_wave3[5] ), 
    .Q1(\sine_wave3[4] ), .F0(\sine_gen.n540[5] ), .F1(\sine_gen.n540[4] ));
  sine_gen_SLICE_131 \sine_gen.SLICE_131 ( .DI1(\sine_gen.n540[2] ), 
    .DI0(\sine_gen.n540[3] ), .D1(\sine_gen.direction3 ), 
    .C1(\sine_gen.n421[2] ), .B1(n393323), .C0(\sine_gen.direction3 ), 
    .B0(n393322), .A0(\sine_gen.n421[3] ), .CE(\sine_gen.n602855 ), 
    .CLK(clk_c), .Q0(\sine_wave3[3] ), .Q1(\sine_wave3[2] ), 
    .F0(\sine_gen.n540[3] ), .F1(\sine_gen.n540[2] ));
  sine_gen_SLICE_133 \sine_gen.SLICE_133 ( .DI1(\sine_gen.n540[0] ), 
    .DI0(\sine_gen.n540[1] ), .D1(\sine_gen.n421[0] ), .C1(n393325), 
    .A1(\sine_gen.direction3 ), .D0(\sine_gen.direction3 ), 
    .C0(\sine_gen.n421[1] ), .B0(n393324), .CE(\sine_gen.n602855 ), 
    .CLK(clk_c), .Q0(\sine_wave3[1] ), .Q1(\sine_wave3[0] ), 
    .F0(\sine_gen.n540[1] ), .F1(\sine_gen.n540[0] ));
  rst_gen_inst_SLICE_138 \rst_gen_inst.SLICE_138 ( 
    .DI1(\rst_gen_inst.rst_cnt_3__N_49[2] ), 
    .DI0(\rst_gen_inst.rst_cnt_3__N_49[3] ), .D1(\rst_gen_inst.rst_cnt[0] ), 
    .C1(\rst_gen_inst.rst_cnt[3] ), .B1(\rst_gen_inst.rst_cnt[2] ), 
    .A1(\rst_gen_inst.rst_cnt[1] ), .D0(\rst_gen_inst.rst_cnt[1] ), 
    .C0(\rst_gen_inst.rst_cnt[0] ), .B0(\rst_gen_inst.rst_cnt[3] ), 
    .A0(\rst_gen_inst.rst_cnt[2] ), .CLK(clk_c), 
    .Q0(\rst_gen_inst.rst_cnt[3] ), .Q1(\rst_gen_inst.rst_cnt[2] ), 
    .F0(\rst_gen_inst.rst_cnt_3__N_49[3] ), 
    .F1(\rst_gen_inst.rst_cnt_3__N_49[2] ));
  rst_gen_inst_SLICE_140 \rst_gen_inst.SLICE_140 ( 
    .DI1(\rst_gen_inst.n610586 ), .DI0(\rst_gen_inst.rst_cnt_3__N_49[1] ), 
    .D1(\rst_gen_inst.rst_cnt[0] ), .C1(\rst_gen_inst.rst_cnt[1] ), 
    .B1(\rst_gen_inst.rst_cnt[2] ), .A1(\rst_gen_inst.rst_cnt[3] ), 
    .D0(\rst_gen_inst.rst_cnt[1] ), .C0(\rst_gen_inst.rst_cnt[0] ), 
    .B0(\rst_gen_inst.rst_cnt[3] ), .A0(\rst_gen_inst.rst_cnt[2] ), 
    .CLK(clk_c), .Q0(\rst_gen_inst.rst_cnt[1] ), 
    .Q1(\rst_gen_inst.rst_cnt[0] ), .F0(\rst_gen_inst.rst_cnt_3__N_49[1] ), 
    .F1(\rst_gen_inst.n610586 ));
  SLICE_142 SLICE_142( .D1(n603542), .C1(n66), .B1(n595059), .A1(\address[4] ), 
    .D0(\address[6] ), .C0(n607798), .B0(n591406), .A0(\address[5] ), 
    .F0(n618547), .F1(n607798));
  SLICE_143 SLICE_143( .D1(n607798), .C1(n591403), .B1(\address[6] ), 
    .A1(n618547), .D0(\address[3] ), .C0(n7_adj_321), .B0(n29), 
    .A0(\address[4] ), .F0(n591403), .F1(n618550));
  SLICE_144 SLICE_144( .D1(\address[5] ), .C1(n617017), .B1(n592782), 
    .A1(n592792), .D0(\address[5] ), .C0(n592785), .B0(\address[4] ), 
    .A0(n592782), .F0(n617017), .F1(n617020));
  SLICE_146 SLICE_146( .D1(n592769), .C1(n616987), .B1(n592770), 
    .A1(\address[5] ), .D0(\address[5] ), .C0(n592770), .B0(n592771), 
    .A0(\address[4] ), .F0(n616987), .F1(n616990));
  SLICE_148 SLICE_148( .D1(\address[5] ), .C1(n592547), .B1(\address[4] ), 
    .A1(n592656), .D0(\address[0] ), .C0(\address[1] ), .B0(\address[2] ), 
    .A0(\address[3] ), .F0(n592547), .F1(n616957));
  SLICE_149 SLICE_149( .D1(\address[7] ), .C1(n616960), .B1(n617161), 
    .A1(n613411), .D0(n592656), .C0(n616957), .B0(n596148), .A0(\address[5] ), 
    .F0(n616960), .F1(n617164));
  SLICE_150 SLICE_150( .D1(n591806), .C1(n618181), .B1(n591646), 
    .A1(\address[6] ), .D0(\address[5] ), .C0(n591645), .B0(\address[6] ), 
    .A0(n591646), .F0(n618181), .F1(n618184));
  SLICE_152 SLICE_152( .D1(n592696), .C1(n592472), .B1(n616525), 
    .A1(\address[5] ), .D0(n592694), .C0(\address[5] ), .B0(n592472), 
    .A0(\address[4] ), .F0(n616525), .F1(n616528));
  SLICE_154 SLICE_154( .D1(n592759), .C1(n592780), .B1(\address[5] ), 
    .A1(\address[4] ), .D0(\address[1] ), .C0(\address[2] ), .B0(\address[3] ), 
    .A0(\address[0] ), .F0(n592780), .F1(n617647));
  SLICE_155 SLICE_155( .C1(n617650), .B1(\address[6] ), .A1(n592762), 
    .D0(n617647), .C0(n592759), .B0(n592769), .A0(\address[5] ), .F0(n617650), 
    .F1(n613372));
  SLICE_156 SLICE_156( .D1(n613542), .C1(n613543), .B1(\address[7] ), 
    .A1(\address[6] ), .D0(n618523), .C0(n592526), .B0(\address[5] ), 
    .A0(n592528), .F0(n613543), .F1(n617161));
  SLICE_157 SLICE_157( .D1(\address[0] ), .C1(\address[2] ), .B1(\address[1] ), 
    .A1(\address[3] ), .D0(\address[5] ), .C0(n592508), .B0(\address[4] ), 
    .A0(n592526), .F0(n618523), .F1(n592526));
  SLICE_158 SLICE_158( .D1(\address[3] ), .C1(\address[4] ), .A1(n29), 
    .D0(\address[5] ), .C0(n590838), .B0(\address[6] ), .A0(n62_adj_323), 
    .F0(n618535), .F1(n590838));
  sine_gen_SLICE_159 \sine_gen.SLICE_159 ( .D1(n618433), .C1(n613535), 
    .B1(\address[8] ), .A1(n614505), .D0(n618535), .C0(n590838), 
    .B0(\address[6] ), .A0(n607718), .F0(n613535), .F1(n613115));
  SLICE_160 SLICE_160( .D1(\address[5] ), .C1(n612660), .B1(\address[4] ), 
    .A1(n592508), .D0(\address[0] ), .C0(\address[1] ), .B0(\address[2] ), 
    .A0(\address[3] ), .F0(n612660), .F1(n616705));
  SLICE_161 SLICE_161( .D0(n592518), .C0(n616705), .B0(n592508), 
    .A0(\address[5] ), .F0(n616708));
  SLICE_162 SLICE_162( .D1(n592475), .C1(n617527), .B1(n592446), 
    .A1(\address[5] ), .D0(\address[5] ), .C0(n592446), .B0(n592474), 
    .A0(\address[4] ), .F0(n617527), .F1(n617530));
  SLICE_164 SLICE_164( .D1(\address[1] ), .C1(n596081), .B1(\address[2] ), 
    .A1(\address[4] ), .D0(\address[2] ), .C0(\address[1] ), .B0(\address[0] ), 
    .A0(\address[3] ), .F0(n596081), .F1(n592494));
  SLICE_166 SLICE_166( .D1(\address[4] ), .C1(n594572), .B1(\address[5] ), 
    .A1(\address[3] ), .D0(\address[3] ), .C0(\address[1] ), .B0(\address[2] ), 
    .A0(\address[4] ), .F0(n594572), .F1(n607506));
  SLICE_168 SLICE_168( .D1(\address[5] ), .C1(n590939), .B1(\address[3] ), 
    .A1(\address[4] ), .D0(\address[4] ), .C0(n14_adj_304), .B0(n596223), 
    .A0(\address[3] ), .F0(n590939), .F1(n590949));
  SLICE_170 SLICE_170( .D1(n593105), .C1(n597842), .B1(\address[5] ), 
    .A1(\address[6] ), .D0(\address[2] ), .C0(\address[4] ), .B0(\address[3] ), 
    .A0(n592596), .F0(n597842), .F1(n616507));
  SLICE_171 SLICE_171( .D1(n38), .C1(n592596), .B1(\address[3] ), 
    .A1(\address[4] ), .D0(\address[2] ), .C0(\address[0] ), .B0(\address[1] ), 
    .A0(\address[3] ), .F0(n592596), .F1(n591554));
  SLICE_172 SLICE_172( .D1(n607526), .C1(\address[4] ), .B1(\address[5] ), 
    .A1(\address[3] ), .D0(\address[3] ), .C0(\address[2] ), .B0(\address[4] ), 
    .A0(n61), .F0(n607526), .F1(n607620));
  SLICE_174 SLICE_174( .D1(n594572), .C1(n591755), .A1(\address[5] ), 
    .D0(\address[4] ), .C0(\address[2] ), .B0(\address[3] ), .A0(n591476), 
    .F0(n591755), .F1(n613158));
  sine_gen_SLICE_175 \sine_gen.SLICE_175 ( .D1(\address[4] ), .C1(n591476), 
    .A1(\address[5] ), .D0(\address[1] ), .C0(\address[0] ), .B0(\address[2] ), 
    .A0(\address[3] ), .F0(n591476), .F1(n607401));
  SLICE_176 SLICE_176( .D1(\address[3] ), .C1(n595059), .B1(\address[2] ), 
    .A1(\address[4] ), .D0(\address[2] ), .C0(\address[0] ), .B0(\address[1] ), 
    .A0(\address[3] ), .F0(n595059), .F1(n590945));
  SLICE_178 SLICE_178( .C1(n591764), .B1(\address[5] ), .A1(n591403), 
    .D0(\address[4] ), .C0(\address[2] ), .B0(\address[3] ), .A0(n591424), 
    .F0(n591764), .F1(n613741));
  SLICE_179 SLICE_179( .D1(\address[3] ), .C1(n591424), .B1(\address[4] ), 
    .A1(\address[2] ), .D0(\address[2] ), .C0(\address[0] ), .B0(\address[3] ), 
    .A0(\address[1] ), .F0(n591424), .F1(n591722));
  SLICE_180 SLICE_180( .C1(n597638), .B1(n590998), .A1(\address[6] ), 
    .D0(n590962), .C0(\address[5] ), .B0(\address[3] ), .A0(\address[4] ), 
    .F0(n597638), .F1(n597666));
  sine_gen_SLICE_181 \sine_gen.SLICE_181 ( .C1(n590962), .A1(\address[5] ), 
    .D0(\address[1] ), .C0(\address[2] ), .B0(\address[3] ), .A0(\address[4] ), 
    .F0(n590962), .F1(n590848));
  SLICE_182 SLICE_182( .C1(n594508), .A1(\address[6] ), .D0(\address[5] ), 
    .C0(\address[3] ), .B0(\address[4] ), .A0(\address[2] ), .F0(n594508), 
    .F1(n591192));
  SLICE_183 SLICE_183( .D1(n590849), .C1(n590711), .B1(\address[6] ), 
    .A1(\address[7] ), .D0(n594508), .C0(\address[5] ), .B0(\address[4] ), 
    .A0(\address[6] ), .F0(n590711), .F1(n613645));
  SLICE_184 SLICE_184( .D1(\address[6] ), .C1(n591482), .B1(n591021), 
    .A1(\address[5] ), .D0(\address[3] ), .C0(n595078), .B0(\address[5] ), 
    .A0(\address[4] ), .F0(n591021), .F1(n591159));
  sine_gen_SLICE_185 \sine_gen.SLICE_185 ( .D1(\address[5] ), .C1(n595078), 
    .D0(\address[4] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[3] ), 
    .F0(n595078), .F1(n594500));
  SLICE_186 SLICE_186( .D1(\address[3] ), .C1(n30_adj_301), .B1(\address[4] ), 
    .A1(\address[2] ), .D0(\address[0] ), .C0(\address[1] ), .B0(\address[2] ), 
    .A0(\address[3] ), .F0(n30_adj_301), .F1(n593289));
  SLICE_188 SLICE_188( .D1(\address[5] ), .C1(n31_adj_317), .B1(n591403), 
    .D0(n46_adj_320), .C0(\address[4] ), .B0(\address[2] ), .A0(\address[3] ), 
    .F0(n31_adj_317), .F1(n591414));
  SLICE_189 SLICE_189( .D1(\address[5] ), .C1(n46_adj_320), .B1(\address[4] ), 
    .A1(n592589), .D0(\address[3] ), .C0(\address[1] ), .B0(\address[2] ), 
    .A0(\address[0] ), .F0(n46_adj_320), .F1(n618379));
  SLICE_190 SLICE_190( .D1(\address[3] ), .C1(n30_adj_318), .B1(\address[4] ), 
    .A1(\address[2] ), .D0(\address[0] ), .C0(\address[1] ), .B0(\address[2] ), 
    .A0(\address[3] ), .F0(n30_adj_318), .F1(n591407));
  SLICE_192 SLICE_192( .D1(\address[5] ), .C1(n607812), .A1(\address[4] ), 
    .D0(n607812), .C0(\address[5] ), .B0(\address[3] ), .A0(\address[4] ), 
    .F0(n607562), .F1(n614028));
  sine_gen_SLICE_193 \sine_gen.SLICE_193 ( .D1(\address[3] ), .C1(n66), 
    .B1(\address[4] ), .A1(\address[2] ), .B0(\address[1] ), .A0(\address[0] ), 
    .F0(n66), .F1(n607812));
  SLICE_194 SLICE_194( .D1(\address[1] ), .C1(n592923), .B1(\address[4] ), 
    .A1(\address[0] ), .D0(\address[1] ), .C0(\address[2] ), .B0(\address[0] ), 
    .A0(\address[3] ), .F0(n592923), .F1(n593338));
  SLICE_196 SLICE_196( .D1(\address[4] ), .C1(n30_adj_292), .B1(\address[3] ), 
    .A1(\address[2] ), .D0(\address[0] ), .C0(\address[3] ), .B0(\address[2] ), 
    .A0(\address[1] ), .F0(n30_adj_292), .F1(n591657));
  SLICE_198 SLICE_198( .D0(\address[7] ), .C0(n593499), .B0(n53), 
    .A0(\address[6] ), .F0(n616825));
  SLICE_199 SLICE_199( .D1(\address[9] ), .C1(n616828), .B1(n616891), 
    .A1(n613297), .D0(n53), .C0(n593500), .B0(\address[7] ), .A0(n616825), 
    .F0(n616828), .F1(n616894));
  SLICE_200 SLICE_200( .D1(n592538), .C1(n592536), .B1(n617791), 
    .A1(\address[6] ), .D0(n592536), .C0(n593054), .B0(\address[5] ), 
    .A0(\address[6] ), .F0(n617791), .F1(n617794));
  SLICE_202 SLICE_202( .D1(\address[5] ), .C1(n593225), .B1(\address[1] ), 
    .A1(\address[6] ), .D0(\address[0] ), .C0(\address[1] ), .B0(\address[4] ), 
    .A0(n592797), .F0(n593225), .F1(n593771));
  SLICE_203 SLICE_203( .D1(\address[5] ), .C1(n592785), .B1(\address[4] ), 
    .A1(n592797), .D0(\address[1] ), .C0(\address[2] ), .B0(\address[0] ), 
    .A0(\address[3] ), .F0(n592797), .F1(n618169));
  SLICE_204 SLICE_204( .D1(\address[1] ), .C1(n592785), .B1(\address[4] ), 
    .A1(\address[0] ), .D0(\address[1] ), .C0(\address[3] ), .B0(\address[0] ), 
    .A0(\address[2] ), .F0(n592785), .F1(n593343));
  SLICE_206 SLICE_206( .D1(\address[2] ), .C1(n607482), .B1(\address[4] ), 
    .A1(\address[3] ), .D0(\address[2] ), .C0(\address[0] ), .B0(\address[3] ), 
    .A0(\address[1] ), .F0(n607482), .F1(n591723));
  SLICE_208 SLICE_208( .D1(\address[3] ), .C1(n605042), .B1(\address[2] ), 
    .A1(\address[1] ), .D0(\address[0] ), .C0(\address[2] ), .B0(\address[1] ), 
    .A0(\address[6] ), .F0(n605042), .F1(n605043));
  SLICE_210 SLICE_210( .D1(n592542), .C1(n593055), .B1(\address[6] ), 
    .A1(\address[5] ), .C0(n592531), .B0(\address[4] ), .A0(n592541), 
    .F0(n593055), .F1(n617635));
  SLICE_211 SLICE_211( .D0(\address[6] ), .C0(n617635), .B0(n592542), 
    .A0(n593056), .F0(n617638));
  SLICE_212 SLICE_212( .D1(n590849), .C1(\address[6] ), .B1(\address[7] ), 
    .A1(n590847), .D0(n62), .C0(\address[4] ), .B0(\address[5] ), 
    .A0(\address[3] ), .F0(n590847), .F1(n617341));
  sine_gen_SLICE_213 \sine_gen.SLICE_213 ( .D1(\address[3] ), .C1(n52), 
    .B1(\address[2] ), .A1(\address[4] ), .C0(\address[1] ), .B0(\address[0] ), 
    .F0(n52), .F1(n62));
  SLICE_214 SLICE_214( .D1(\address[5] ), .C1(n591064), .B1(\address[6] ), 
    .A1(\address[4] ), .D0(n607403), .C0(\address[5] ), .B0(\address[4] ), 
    .A0(n594573), .F0(n591064), .F1(n613785));
  SLICE_216 SLICE_216( .C1(n591005), .B1(\address[5] ), .A1(n590838), .D0(n61), 
    .C0(\address[3] ), .B0(\address[2] ), .A0(\address[4] ), .F0(n591005), 
    .F1(n591088));
  sine_gen_SLICE_217 \sine_gen.SLICE_217 ( .D1(\address[6] ), .C1(n61), 
    .B1(\address[5] ), .A1(\address[4] ), .D0(\address[0] ), .C0(\address[2] ), 
    .B0(\address[3] ), .A0(\address[1] ), .F0(n61), .F1(n127));
  SLICE_218 SLICE_218( .D1(\address[3] ), .C1(n607480), .B1(\address[4] ), 
    .A1(\address[2] ), .D0(\address[2] ), .C0(\address[0] ), .B0(\address[1] ), 
    .A0(\address[3] ), .F0(n607480), .F1(n591720));
  SLICE_220 SLICE_220( .D1(\address[5] ), .C1(\address[4] ), .B1(n590934), 
    .A1(n603542), .D0(n603542), .C0(n592589), .B0(\address[4] ), 
    .A0(\address[1] ), .F0(n590934), .F1(n591095));
  SLICE_222 SLICE_222( .D1(\address[5] ), .C1(n591020), .B1(\address[4] ), 
    .A1(\address[6] ), .D0(\address[5] ), .C0(n603542), .B0(\address[4] ), 
    .A0(n62_adj_247), .F0(n591020), .F1(n591157));
  SLICE_224 SLICE_224( .D1(\address[4] ), .C1(n607367), .B1(\address[2] ), 
    .A1(\address[3] ), .D0(\address[3] ), .C0(\address[1] ), .B0(\address[0] ), 
    .A0(\address[2] ), .F0(n607367), .F1(n597886));
  SLICE_226 SLICE_226( .D1(n596064), .C1(n618277), .B1(\address[5] ), 
    .A1(n592705), .D0(\address[5] ), .C0(n592456), .B0(\address[4] ), 
    .A0(n596064), .F0(n618277), .F1(n613178));
  SLICE_228 SLICE_228( .D1(n592764), .C1(n592942), .B1(\address[4] ), 
    .A1(\address[5] ), .D0(\address[1] ), .C0(\address[3] ), .B0(\address[0] ), 
    .A0(\address[2] ), .F0(n592942), .F1(n617335));
  SLICE_229 SLICE_229( .D1(n592764), .C1(n592768), .B1(n617335), 
    .A1(\address[5] ), .D0(\address[1] ), .C0(\address[2] ), .B0(\address[0] ), 
    .A0(\address[3] ), .F0(n592768), .F1(n613456));
  sine_gen_SLICE_230 \sine_gen.SLICE_230 ( .D1(\address[6] ), .C1(n613798), 
    .B1(n613797), .A1(\address[7] ), .D0(\address[5] ), .C0(n607720), 
    .B0(\address[3] ), .A0(\address[4] ), .F0(n613798), .F1(n617101));
  sine_gen_SLICE_231 \sine_gen.SLICE_231 ( .D1(\address[5] ), .C1(n607720), 
    .A1(n590838), .D0(n66), .C0(\address[2] ), .B0(\address[3] ), 
    .A0(\address[4] ), .F0(n607720), .F1(n591007));
  SLICE_232 SLICE_232( .D1(n592795), .C1(n616555), .B1(n592793), 
    .A1(\address[6] ), .D0(\address[5] ), .C0(n593224), .B0(\address[6] ), 
    .A0(n592793), .F0(n616555), .F1(n616558));
  SLICE_234 SLICE_234( .D1(\address[4] ), .C1(n593092), .B1(\address[5] ), 
    .A1(\address[3] ), .D0(\address[1] ), .C0(\address[2] ), .B0(\address[3] ), 
    .A0(\address[4] ), .F0(n593092), .F1(n591010));
  SLICE_236 SLICE_236( .D1(\address[6] ), .C1(n613807), .B1(n613806), 
    .A1(\address[7] ), .C0(n591722), .B0(\address[5] ), .A0(n591406), 
    .F0(n613807), .F1(n617095));
  SLICE_237 SLICE_237( .D1(n613527), .C1(\address[7] ), .B1(n613528), 
    .A1(n617095), .D0(\address[5] ), .C0(n591430), .B0(n591419), .F0(n613527), 
    .F1(n617098));
  SLICE_238 SLICE_238( .D1(\address[8] ), .C1(n591243), .B1(n607594), 
    .D0(\address[4] ), .C0(n607684), .B0(\address[7] ), .A0(n601394), 
    .F0(n591243), .F1(n591307));
  SLICE_239 SLICE_239( .D1(\address[6] ), .C1(\address[4] ), .B1(n592590), 
    .A1(\address[5] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[2] ), 
    .F0(n592590), .F1(n607684));
  SLICE_240 SLICE_240( .D0(\address[8] ), .C0(n618370), .B0(n617596), 
    .A0(\address[7] ), .F0(n618433));
  SLICE_242 SLICE_242( .D0(\address[7] ), .C0(n613810), .B0(\address[6] ), 
    .A0(n613809), .F0(n617089));
  SLICE_243 SLICE_243( .D1(\address[7] ), .C1(n613524), .B1(n613525), 
    .A1(n617089), .D0(\address[5] ), .C0(n591776), .B0(n591591), .F0(n613524), 
    .F1(n617092));
  SLICE_244 SLICE_244( .D1(n593340), .C1(n617725), .B1(n592795), 
    .A1(\address[6] ), .D0(\address[5] ), .C0(n593338), .B0(\address[6] ), 
    .A0(n597902), .F0(n617725), .F1(n617728));
  SLICE_246 SLICE_246( .D0(\address[12] ), .C0(n590812), .B0(\address[11] ), 
    .A0(n590811), .F0(n618421));
  SLICE_247 SLICE_247( .D0(n590813), .C0(n590814), .B0(n618421), 
    .A0(\address[12] ), .F0(n618424));
  SLICE_248 SLICE_248( .D1(n591482), .C1(n607842), .B1(\address[5] ), 
    .A1(\address[6] ), .D0(\address[5] ), .C0(n594573), .B0(\address[4] ), 
    .A0(n592589), .F0(n607842), .F1(n592228));
  SLICE_250 SLICE_250( .D0(n618415), .C0(n604931), .B0(\address[6] ), 
    .A0(n593192), .F0(n613127));
  SLICE_251 SLICE_251( .D1(n592741), .C1(n593191), .B1(\address[5] ), 
    .A1(\address[6] ), .C0(\address[4] ), .B0(n592721), .A0(n592746), 
    .F0(n593191), .F1(n618415));
  SLICE_252 SLICE_252( .D1(\address[5] ), .C1(n590845), .B1(\address[6] ), 
    .A1(n591482), .D0(n604404), .C0(\address[1] ), .B0(\address[0] ), 
    .A0(\address[5] ), .F0(n590845), .F1(n591122));
  SLICE_254 SLICE_254( .D1(\address[5] ), .C1(n30_adj_279), .B1(n61_adj_282), 
    .A1(\address[4] ), .D0(\address[3] ), .C0(\address[2] ), .B0(\address[1] ), 
    .A0(\address[0] ), .F0(n30_adj_279), .F1(n617083));
  SLICE_255 SLICE_255( .D0(n30_adj_283), .C0(n617083), .B0(\address[5] ), 
    .A0(n30_adj_288), .F0(n592442));
  SLICE_256 SLICE_256( .D1(\address[6] ), .C1(n592526), .B1(\address[4] ), 
    .A1(n592528), .D0(\address[2] ), .C0(\address[1] ), .B0(\address[0] ), 
    .A0(\address[3] ), .F0(n592528), .F1(n618409));
  SLICE_257 SLICE_257( .D1(\address[6] ), .C1(n592968), .B1(n618409), 
    .A1(n592531), .D0(\address[2] ), .C0(\address[3] ), .B0(\address[0] ), 
    .A0(\address[1] ), .F0(n592968), .F1(n618412));
  SLICE_258 SLICE_258( .D1(\address[7] ), .C1(n607544), .B1(n591190), 
    .D0(n601390), .C0(n592590), .B0(\address[6] ), .A0(n607355), .F0(n607544), 
    .F1(n591277));
  sine_gen_SLICE_259 \sine_gen.SLICE_259 ( .D1(\address[2] ), .C1(n601390), 
    .B1(\address[3] ), .A1(\address[1] ), .B0(\address[4] ), .A0(\address[5] ), 
    .F0(n601390), .F1(n607355));
  SLICE_260 SLICE_260( .D1(n590868), .C1(n618403), .B1(n607846), 
    .A1(\address[7] ), .D0(\address[7] ), .C0(n591011), .B0(\address[6] ), 
    .A0(n591012), .F0(n618403), .F1(n613631));
  SLICE_262 SLICE_262( .D1(n14), .C1(\address[4] ), .B1(\address[5] ), 
    .A1(n592475), .D0(\address[5] ), .C0(n604181), .A0(n15_adj_271), .F0(n14), 
    .F1(n20));
  SLICE_264 SLICE_264( .D1(\address[1] ), .C1(\address[0] ), .A1(\address[3] ), 
    .D0(\address[0] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[3] ), 
    .F0(n591716), .F1(n30));
  SLICE_265 SLICE_265( .D1(\address[5] ), .C1(n591807), .B1(n591808), 
    .D0(n591716), .C0(\address[3] ), .B0(n22), .A0(\address[4] ), .F0(n591807), 
    .F1(n613858));
  SLICE_266 SLICE_266( .D1(\address[7] ), .C1(n594452), .B1(\address[6] ), 
    .A1(n594453), .D0(\address[2] ), .C0(n66), .B0(\address[3] ), .A0(n601390), 
    .F0(n594453), .F1(n617077));
  SLICE_267 SLICE_267( .D0(n591010), .C0(n617077), .B0(n590848), 
    .A0(\address[7] ), .F0(n613463));
  SLICE_268 SLICE_268( .C1(n618400), .B1(n617176), .A1(\address[6] ), 
    .D0(n592831), .C0(n618397), .B0(n592990), .A0(\address[5] ), .F0(n618400), 
    .F1(n613634));
  SLICE_269 SLICE_269( .D1(n592830), .C1(n597819), .B1(\address[5] ), 
    .A1(\address[4] ), .D0(\address[2] ), .C0(\address[3] ), .B0(\address[0] ), 
    .A0(\address[1] ), .F0(n597819), .F1(n618397));
  SLICE_270 SLICE_270( .D1(\address[6] ), .C1(n593341), .B1(n597905), 
    .A1(\address[5] ), .D0(\address[4] ), .B0(n592797), .A0(n592784), 
    .F0(n593341), .F1(n617071));
  SLICE_271 SLICE_271( .D0(n592788), .C0(n593343), .B0(\address[6] ), 
    .A0(n617071), .F0(n617074));
  SLICE_272 SLICE_272( .D1(\address[6] ), .C1(n607466), .B1(n618391), 
    .A1(n62_adj_323), .D0(\address[3] ), .C0(n29), .B0(n14_adj_304), 
    .A0(\address[4] ), .F0(n607466), .F1(n618394));
  sine_gen_SLICE_273 \sine_gen.SLICE_273 ( .D1(\address[5] ), 
    .C1(\address[7] ), .A1(\address[6] ), .D0(\address[6] ), .C0(n597886), 
    .B0(\address[5] ), .A0(n604404), .F0(n618391), .F1(n604507));
  SLICE_274 SLICE_274( .D1(\address[5] ), .C1(n592812), .B1(\address[4] ), 
    .A1(n592986), .D0(\address[3] ), .C0(\address[1] ), .B0(\address[0] ), 
    .A0(\address[2] ), .F0(n592812), .F1(n618385));
  SLICE_275 SLICE_275( .D1(\address[6] ), .C1(n618388), .B1(n617188), 
    .D0(n618385), .C0(\address[5] ), .B0(n592806), .A0(n592987), .F0(n618388), 
    .F1(n613643));
  SLICE_276 SLICE_276( .D0(\address[5] ), .C0(n592437), .B0(\address[6] ), 
    .A0(n592436), .F0(n617065));
  SLICE_277 SLICE_277( .D1(\address[6] ), .C1(n593019), .B1(n592438), 
    .A1(n617065), .C0(n592439), .B0(n592440), .A0(\address[4] ), .F0(n593019), 
    .F1(n617068));
  SLICE_279 SLICE_279( .D0(n592590), .C0(n618379), .B0(\address[5] ), 
    .A0(n592583), .F0(n591392));
  SLICE_280 SLICE_280( .D1(\address[5] ), .C1(n618253), .B1(n61_adj_322), 
    .A1(n30_adj_292), .D0(\address[4] ), .C0(n592583), .B0(\address[5] ), 
    .A0(n602888), .F0(n618253), .F1(n591411));
  SLICE_282 SLICE_282( .C1(n612642), .B1(n612664), .A1(\address[7] ), 
    .D0(\address[6] ), .C0(n600978), .B0(n22), .A0(\address[3] ), .F0(n612642), 
    .F1(n614317));
  SLICE_283 SLICE_283( .D1(\address[5] ), .C1(n610604), .B1(\address[3] ), 
    .A1(\address[4] ), .D0(\address[1] ), .C0(\address[2] ), .B0(\address[0] ), 
    .A0(\address[3] ), .F0(n610604), .F1(n600978));
  SLICE_284 SLICE_284( .D1(\address[6] ), .C1(n614041), .B1(n614040), 
    .A1(\address[5] ), .D0(n7_adj_295), .C0(\address[2] ), .B0(\address[4] ), 
    .A0(\address[3] ), .F0(n614041), .F1(n617059));
  SLICE_285 SLICE_285( .D1(n613470), .C1(n613471), .B1(n617059), 
    .A1(\address[6] ), .D0(n66), .C0(n61_adj_322), .B0(\address[4] ), 
    .A0(n603542), .F0(n613471), .F1(n617062));
  SLICE_286 SLICE_286( .D1(n616738), .C1(n613192), .B1(\address[8] ), 
    .D0(n607492), .C0(n592228), .B0(\address[7] ), .F0(n613192), .F1(n592373));
  sine_gen_SLICE_287 \sine_gen.SLICE_287 ( .D1(n592396), 
    .C1(\sine_gen.n595996 ), .B1(\address[10] ), .D0(\address[9] ), 
    .C0(\sine_gen.n595922 ), .B0(\address[8] ), .A0(n592373), 
    .F0(\sine_gen.n595996 ), .F1(\sine_gen.n596008 ));
  SLICE_288 SLICE_288( .D1(n591688), .C1(\address[4] ), .A1(n592650), .D0(n22), 
    .C0(n591688), .B0(\address[4] ), .A0(\address[3] ), .F0(n591609), 
    .F1(n591591));
  SLICE_289 SLICE_289( .D1(\address[4] ), .C1(n591688), .A1(n592650), 
    .D0(\address[0] ), .C0(\address[2] ), .B0(\address[1] ), .A0(\address[3] ), 
    .F0(n591688), .F1(n591858));
  SLICE_290 SLICE_290( .D1(n590849), .C1(n618361), .B1(n590885), 
    .A1(\address[7] ), .D0(\address[6] ), .C0(n594500), .B0(\address[7] ), 
    .A0(\sine_gen.n126_adj_210 ), .F0(n618361), .F1(n618364));
  SLICE_292 SLICE_292( .D1(n591601), .C1(\address[5] ), .B1(n591785), 
    .A1(\address[6] ), .D0(n22), .C0(\address[3] ), .B0(\address[4] ), 
    .A0(n591608), .F0(n591785), .F1(n618187));
  SLICE_293 SLICE_293( .C1(n591608), .B1(\address[4] ), .A1(n592570), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[2] ), .A0(\address[0] ), 
    .F0(n591608), .F1(n593119));
  SLICE_294 SLICE_294( .D1(\address[6] ), .C1(n612619), .B1(\address[3] ), 
    .A1(n592015), .D0(\address[4] ), .C0(\address[0] ), .B0(\address[5] ), 
    .A0(n38), .F0(n612619), .F1(n592205));
  SLICE_295 SLICE_295( .D0(\address[7] ), .C0(n612675), .B0(\address[3] ), 
    .A0(n592205), .F0(n613704));
  SLICE_296 SLICE_296( .D0(\address[8] ), .C0(n616498), .B0(n618472), 
    .F0(n591319));
  SLICE_297 SLICE_297( .D1(\address[8] ), .C1(n617110), .B1(\address[9] ), 
    .A1(n591319), .D0(n613540), .C0(n613539), .B0(n617107), .A0(\address[7] ), 
    .F0(n617110), .F1(n612931));
  SLICE_298 SLICE_298( .D1(n607888), .C1(n590748), .A1(\address[8] ), 
    .D0(\address[7] ), .C0(n4_adj_325), .B0(\address[6] ), .A0(n127), 
    .F0(n590748), .F1(n590786));
  SLICE_300 SLICE_300( .D1(\address[4] ), .C1(n593088), .B1(\address[5] ), 
    .A1(n607367), .D0(\address[3] ), .C0(\address[1] ), .B0(\address[4] ), 
    .A0(\address[2] ), .F0(n593088), .F1(n614026));
  SLICE_302 SLICE_302( .D1(\address[9] ), .C1(n618208), .B1(\address[8] ), 
    .A1(n617194), .D0(n618205), .C0(n591007), .B0(\address[7] ), .A0(n590839), 
    .F0(n618208), .F1(n612928));
  SLICE_303 SLICE_303( .D1(n617191), .C1(n613635), .B1(\address[8] ), 
    .A1(n613636), .D0(n590962), .C0(n594461), .B0(\address[6] ), 
    .A0(\address[5] ), .F0(n613635), .F1(n617194));
  SLICE_304 SLICE_304( .D1(\address[4] ), .C1(n593086), .B1(\address[5] ), 
    .A1(n607403), .D0(n14_adj_304), .C0(\address[4] ), .B0(\address[3] ), 
    .A0(n592590), .F0(n593086), .F1(n614023));
  SLICE_306 SLICE_306( .D1(\address[4] ), .C1(n597870), .B1(\address[5] ), 
    .A1(n592430), .C0(n592446), .B0(\address[4] ), .A0(n596067), .F0(n597870), 
    .F1(n613116));
  SLICE_308 SLICE_308( .D1(\address[9] ), .C1(n614089), .B1(n590577), 
    .A1(\address[8] ), .C0(n607904), .B0(\address[7] ), .F0(n614089), 
    .F1(n607944));
  SLICE_309 SLICE_309( .D1(\address[12] ), .C1(\address[11] ), .B1(n607946), 
    .A1(n616636), .D0(n607772), .C0(\address[10] ), .B0(n607944), 
    .A0(\address[9] ), .F0(n607946), .F1(n590557));
  SLICE_310 SLICE_310( .D1(\address[7] ), .C1(n613441), .B1(n613440), 
    .A1(\address[6] ), .D0(n592467), .C0(n592466), .B0(\address[5] ), 
    .F0(n613441), .F1(n617053));
  SLICE_311 SLICE_311( .D1(n613438), .C1(n617026), .B1(\address[7] ), 
    .A1(n617053), .D0(\address[5] ), .C0(n617023), .B0(n592472), .A0(n592456), 
    .F0(n617026), .F1(n617056));
  SLICE_313 SLICE_313( .D1(n590538), .C1(n590539), .B1(\address[11] ), 
    .A1(n616633), .D0(\address[9] ), .C0(n4_adj_326), .B0(n604726), 
    .A0(n601354), .F0(n590539), .F1(n616636));
  SLICE_314 SLICE_314( .D0(\address[7] ), .C0(n614047), .B0(\address[6] ), 
    .A0(n614046), .F0(n617047));
  SLICE_315 SLICE_315( .D1(n613456), .C1(n613455), .B1(n617047), 
    .A1(\address[7] ), .D0(n597914), .C0(n593357), .A0(\address[5] ), 
    .F0(n613455), .F1(n617050));
  SLICE_316 SLICE_316( .D0(\address[6] ), .C0(n613660), .B0(\address[5] ), 
    .A0(n613659), .F0(n618349));
  SLICE_317 SLICE_317( .D0(n613657), .C0(n613656), .B0(n618349), 
    .A0(\address[6] ), .F0(n613663));
  SLICE_318 SLICE_318( .D1(\address[1] ), .C1(n592784), .A1(\address[4] ), 
    .D0(\address[3] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[0] ), 
    .F0(n592784), .F1(n593224));
  SLICE_320 SLICE_320( .D1(n592719), .C1(n617365), .B1(n592744), 
    .A1(\address[5] ), .D0(n592742), .C0(\address[4] ), .B0(\address[5] ), 
    .A0(n592722), .F0(n617365), .F1(n617368));
  SLICE_322 SLICE_322( .D1(\address[4] ), .C1(n592825), .B1(\address[5] ), 
    .A1(n592821), .D0(\address[2] ), .C0(\address[3] ), .B0(\address[1] ), 
    .A0(\address[0] ), .F0(n592825), .F1(n617041));
  SLICE_323 SLICE_323( .D0(\address[5] ), .C0(n617041), .B0(n592827), 
    .A0(n592826), .F0(n617044));
  SLICE_324 SLICE_324( .D1(n592722), .C1(n617713), .B1(n592719), 
    .A1(\address[5] ), .D0(n592728), .C0(\address[4] ), .B0(\address[5] ), 
    .A0(n592742), .F0(n617713), .F1(n614050));
  SLICE_326 SLICE_326( .D1(\address[4] ), .C1(n592981), .B1(n592782), 
    .A1(\address[5] ), .D0(\address[2] ), .C0(\address[1] ), .B0(\address[0] ), 
    .A0(\address[3] ), .F0(n592981), .F1(n618343));
  SLICE_327 SLICE_327( .D0(n592784), .C0(n618343), .B0(\address[5] ), 
    .A0(n592785), .F0(n613666));
  SLICE_328 SLICE_328( .D1(n4_adj_326), .C1(n590432), .B1(\address[10] ), 
    .A1(\address[9] ), .D0(\address[8] ), .B0(n590430), .F0(n590432), 
    .F1(n590543));
  SLICE_329 SLICE_329( .D0(\address[11] ), .C0(n614096), .B0(n590543), 
    .A0(\address[10] ), .F0(n590550));
  SLICE_330 SLICE_330( .D1(\address[4] ), .C1(n592589), .B1(\address[5] ), 
    .A1(n61_adj_322), .D0(\address[3] ), .C0(\address[1] ), .B0(\address[2] ), 
    .A0(\address[0] ), .F0(n61_adj_322), .F1(n618337));
  sine_gen_SLICE_331 \sine_gen.SLICE_331 ( .D1(n592071), .C1(n607919), 
    .B1(\address[7] ), .A1(n617407), .D0(n15_adj_316), .C0(n618337), 
    .B0(n591652), .A0(\address[5] ), .F0(n607919), .F1(n617410));
  SLICE_332 SLICE_332( .D0(n592477), .C0(n593306), .B0(\address[5] ), 
    .A0(\address[6] ), .F0(n617689));
  SLICE_333 SLICE_333( .D1(n613332), .C1(n613333), .B1(\address[7] ), 
    .A1(\address[8] ), .D0(n617689), .C0(n593307), .B0(n592466), 
    .A0(\address[6] ), .F0(n613333), .F1(n616609));
  SLICE_334 SLICE_334( .D1(n593014), .C1(n592792), .B1(\address[4] ), 
    .A1(\address[5] ), .D0(\address[1] ), .C0(\address[0] ), .B0(\address[3] ), 
    .F0(n592792), .F1(n617683));
  SLICE_335 SLICE_335( .D1(\address[5] ), .C1(n592779), .B1(n617683), 
    .A1(n592777), .D0(\address[1] ), .B0(\address[3] ), .A0(\address[0] ), 
    .F0(n592777), .F1(n617686));
  SLICE_336 SLICE_336( .D1(\address[8] ), .C1(n594312), .B1(\address[7] ), 
    .A1(n590884), .D0(n590884), .C0(n591139), .B0(\address[7] ), 
    .A0(\address[8] ), .F0(n618541), .F1(n618445));
  SLICE_337 SLICE_337( .D1(\address[8] ), .C1(n591140), .B1(n618541), 
    .A1(n590880), .D0(\address[6] ), .C0(\sine_gen.n126_adj_210 ), 
    .B0(\address[5] ), .A0(n595078), .F0(n591140), .F1(n613058));
  SLICE_338 SLICE_338( .D1(n590708), .C1(n618223), .B1(\address[8] ), 
    .A1(n607822), .D0(n590591), .C0(n590707), .B0(\address[7] ), 
    .A0(\address[8] ), .F0(n618223), .F1(n590788));
  SLICE_340 SLICE_340( .D1(\address[5] ), .C1(n597864), .A1(\address[2] ), 
    .D0(n603834), .C0(\address[2] ), .B0(n53), .A0(n66), .F0(n597864), 
    .F1(n593500));
  SLICE_341 SLICE_341( .D1(\address[4] ), .C1(n53), .B1(\address[3] ), 
    .A1(\address[2] ), .D0(\address[2] ), .C0(\address[0] ), .A0(\address[1] ), 
    .F0(n53), .F1(n612652));
  SLICE_342 SLICE_342( .D1(\address[5] ), .C1(n618331), .B1(n592514), 
    .A1(n596273), .D0(n592526), .C0(\address[4] ), .B0(n592537), 
    .A0(\address[5] ), .F0(n618331), .F1(n613672));
  SLICE_344 SLICE_344( .D0(\address[6] ), .C0(n614050), .B0(n614049), 
    .A0(\address[7] ), .F0(n617035));
  SLICE_345 SLICE_345( .D1(n613426), .C1(n613425), .B1(n617035), 
    .A1(\address[7] ), .D0(\address[5] ), .C0(n593380), .B0(n592727), 
    .F0(n613425), .F1(n617038));
  SLICE_346 SLICE_346( .C1(n593146), .B1(\address[2] ), .A1(\address[5] ), 
    .D0(n52), .C0(\address[2] ), .B0(\address[4] ), .A0(n592514), .F0(n593146), 
    .F1(n593499));
  SLICE_348 SLICE_348( .D1(n618325), .C1(n607541), .B1(\address[8] ), 
    .A1(n591198), .D0(\address[6] ), .C0(\address[5] ), .B0(n607720), 
    .A0(n594461), .F0(n607541), .F1(n618328));
  SLICE_349 SLICE_349( .D1(n4_adj_325), .B1(\address[6] ), .D0(\address[8] ), 
    .C0(n591197), .B0(\address[7] ), .A0(n590899), .F0(n618325), .F1(n590899));
  SLICE_350 SLICE_350( .C1(n15_adj_265), .B1(n30_adj_264), .A1(\address[4] ), 
    .D0(\address[1] ), .C0(\address[2] ), .B0(\address[3] ), .A0(\address[0] ), 
    .F0(n15_adj_265), .F1(n592538));
  SLICE_351 SLICE_351( .D0(\address[5] ), .C0(n592538), .B0(\address[4] ), 
    .A0(n592537), .F0(n613081));
  SLICE_352 SLICE_352( .D1(n592541), .C1(n596150), .A1(\address[4] ), 
    .D0(\address[0] ), .C0(\address[3] ), .B0(\address[2] ), .A0(\address[1] ), 
    .F0(n596150), .F1(n593133));
  SLICE_353 SLICE_353( .D1(n603542), .C1(\address[4] ), .B1(n595078), 
    .A1(\address[5] ), .D0(\address[5] ), .C0(n593133), .B0(\address[4] ), 
    .A0(n592528), .F0(n613074), .F1(n591911));
  SLICE_354 SLICE_354( .D1(n30_adj_268), .C1(n607093), .B1(\address[2] ), 
    .A1(\address[4] ), .D0(\address[0] ), .C0(\address[3] ), .B0(\address[1] ), 
    .F0(n607093), .F1(n592515));
  SLICE_355 SLICE_355( .C1(n30_adj_268), .B1(\address[4] ), .A1(n596273), 
    .D0(\address[3] ), .C0(\address[1] ), .B0(\address[0] ), .A0(\address[2] ), 
    .F0(n30_adj_268), .F1(n592677));
  SLICE_356 SLICE_356( .D1(n607131), .C1(n593144), .B1(\address[2] ), 
    .A1(\address[5] ), .D0(n592521), .C0(\address[4] ), .B0(n66), 
    .A0(\address[2] ), .F0(n593144), .F1(n613089));
  SLICE_358 SLICE_358( .D1(n592552), .C1(n618319), .B1(\address[6] ), 
    .A1(n593297), .D0(n593295), .C0(\address[5] ), .B0(n593296), 
    .A0(\address[6] ), .F0(n618319), .F1(n613676));
  SLICE_360 SLICE_360( .D1(n593289), .C1(n607716), .B1(\address[6] ), 
    .A1(\address[5] ), .D0(\address[4] ), .C0(\address[3] ), .B0(n22), 
    .A0(n29), .F0(n607716), .F1(n618313));
  SLICE_361 SLICE_361( .D1(\address[6] ), .C1(n593291), .B1(n614180), 
    .A1(n618313), .C0(n592562), .B0(\address[4] ), .A0(n592573), .F0(n593291), 
    .F1(n613679));
  SLICE_362 SLICE_362( .D1(\address[4] ), .C1(n592446), .B1(n592451), 
    .A1(\address[5] ), .D0(\address[1] ), .C0(\address[3] ), .B0(\address[0] ), 
    .A0(\address[2] ), .F0(n592446), .F1(n617023));
  SLICE_364 SLICE_364( .D1(\address[7] ), .C1(n613573), .B1(n613572), 
    .A1(\address[6] ), .D0(n607720), .B0(n590937), .A0(\address[5] ), 
    .F0(n613573), .F1(n618307));
  SLICE_365 SLICE_365( .D1(n618307), .C1(n613588), .B1(n613587), 
    .A1(\address[7] ), .D0(n594465), .C0(\address[5] ), .B0(n61), 
    .A0(\address[4] ), .F0(n613588), .F1(n613168));
  SLICE_366 SLICE_366( .D1(\address[7] ), .C1(n616486), .B1(n613805), 
    .A1(\address[8] ), .D0(n616483), .C0(n593197), .B0(\address[6] ), 
    .A0(n604933), .F0(n616486), .F1(n618301));
  SLICE_367 SLICE_367( .D1(\address[8] ), .C1(n616768), .B1(n613264), 
    .A1(n618301), .D0(\address[6] ), .C0(n613185), .B0(n616765), .A0(n613186), 
    .F0(n616768), .F1(n613684));
  SLICE_368 SLICE_368( .D1(\address[6] ), .C1(n614053), .B1(\address[7] ), 
    .A1(n614052), .D0(\address[5] ), .C0(n592726), .A0(n592727), .F0(n614053), 
    .F1(n617011));
  SLICE_369 SLICE_369( .D1(n613417), .C1(n613416), .B1(\address[7] ), 
    .A1(n617011), .D0(\address[5] ), .C0(n597918), .A0(n593384), .F0(n613416), 
    .F1(n617014));
  SLICE_370 SLICE_370( .D1(n30_adj_298), .C1(n618295), .B1(\address[3] ), 
    .A1(\address[5] ), .D0(\address[5] ), .C0(\address[4] ), .B0(n592588), 
    .A0(n592582), .F0(n618295), .F1(n618298));
  SLICE_372 SLICE_372( .D1(n592531), .C1(n618289), .B1(\address[5] ), 
    .A1(n596273), .D0(\address[4] ), .C0(n592514), .B0(\address[5] ), 
    .A0(n592975), .F0(n618289), .F1(n613175));
  SLICE_374 SLICE_374( .D1(\address[4] ), .B1(\address[3] ), .A1(\address[2] ), 
    .D0(\address[2] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[4] ), 
    .F0(n591001), .F1(n593105));
  SLICE_375 SLICE_375( .D1(n597614), .C1(n591033), .B1(\address[7] ), 
    .A1(n616447), .D0(n591001), .C0(\address[4] ), .B0(n592590), 
    .A0(\address[5] ), .F0(n591033), .F1(n616450));
  SLICE_376 SLICE_376( .D1(n590861), .C1(n590860), .B1(\address[7] ), 
    .A1(n617005), .C0(n594572), .A0(\address[5] ), .F0(n590860), .F1(n613475));
  SLICE_377 SLICE_377( .D1(n613762), .C1(\address[7] ), .B1(n617326), 
    .A1(\address[6] ), .D0(n590852), .C0(\address[6] ), .B0(n590840), 
    .A0(\address[7] ), .F0(n617005), .F1(n618271));
  SLICE_378 SLICE_378( .D1(\address[10] ), .C1(n590784), .B1(n590783), 
    .A1(\address[9] ), .D0(\address[7] ), .C0(n590880), .B0(\address[8] ), 
    .F0(n590784), .F1(n618283));
  SLICE_379 SLICE_379( .D0(\address[10] ), .C0(n590786), .B0(n607911), 
    .A0(n618283), .F0(n590818));
  SLICE_380 SLICE_380( .D1(\address[4] ), .C1(n592635), .B1(\address[5] ), 
    .A1(n61_adj_322), .D0(\address[2] ), .C0(\address[3] ), .B0(\address[1] ), 
    .A0(\address[0] ), .F0(n592635), .F1(n616999));
  SLICE_381 SLICE_381( .D1(n616999), .C1(n592640), .B1(\address[5] ), 
    .A1(n607403), .D0(\address[1] ), .C0(\address[3] ), .B0(\address[2] ), 
    .A0(\address[0] ), .F0(n592640), .F1(n617002));
  SLICE_383 SLICE_383( .D1(n591632), .C1(n613148), .B1(\address[7] ), 
    .A1(n618271), .D0(n613146), .C0(n614412), .B0(\address[5] ), .F0(n613148), 
    .F1(n613702));
  SLICE_384 SLICE_384( .D1(n592491), .C1(n616993), .B1(n592490), 
    .A1(\address[5] ), .D0(n592488), .C0(\address[4] ), .B0(\address[5] ), 
    .A0(n596081), .F0(n616993), .F1(n616996));
  SLICE_386 SLICE_386( .D1(\address[8] ), .C1(n613705), .B1(n613704), 
    .A1(\address[9] ), .D0(\address[7] ), .C0(n613760), .B0(n616984), 
    .F0(n613705), .F1(n618265));
  SLICE_387 SLICE_387( .C1(n618268), .B1(n617296), .A1(\address[10] ), 
    .D0(n613702), .C0(n617290), .B0(n618265), .A0(\address[9] ), .F0(n618268), 
    .F1(n592408));
  SLICE_388 SLICE_388( .D1(\address[8] ), .C1(\address[7] ), .B1(n614240), 
    .A1(n592152), .D0(n591926), .B0(\address[6] ), .F0(n614240), .F1(n618259));
  SLICE_389 SLICE_389( .D1(n592153), .C1(n607495), .B1(n618259), 
    .A1(\address[8] ), .D0(n591476), .C0(\address[6] ), .B0(n601390), 
    .A0(n607401), .F0(n607495), .F1(n592353));
  SLICE_390 SLICE_390( .D1(\address[8] ), .C1(n590591), .B1(n594115), 
    .A1(\address[7] ), .D0(\address[5] ), .C0(n594573), .B0(\address[6] ), 
    .F0(n590591), .F1(n590770));
  sine_gen_SLICE_391 \sine_gen.SLICE_391 ( .D1(\address[9] ), .C1(n594115), 
    .B1(\address[8] ), .A1(n590430), .D0(\address[6] ), .C0(n601266), 
    .B0(n592583), .A0(\address[7] ), .F0(n594115), .F1(n590538));
  SLICE_392 SLICE_392( .D1(\address[5] ), .C1(n614385), .B1(\address[6] ), 
    .A1(n614055), .D0(\address[4] ), .C0(\address[2] ), .B0(\address[3] ), 
    .A0(n52), .F0(n614385), .F1(n616981));
  SLICE_393 SLICE_393( .D1(n616981), .C1(n614299), .B1(n613414), 
    .A1(\address[6] ), .D0(n591613), .C0(\address[3] ), .B0(\address[4] ), 
    .A0(n29), .F0(n614299), .F1(n616984));
  SLICE_394 SLICE_394( .D1(\address[6] ), .C1(\address[7] ), .B1(n613611), 
    .A1(n613612), .D0(\address[5] ), .C0(\address[3] ), .B0(\address[4] ), 
    .A0(\address[2] ), .F0(n613612), .F1(n618247));
  SLICE_395 SLICE_395( .D1(n613720), .C1(\address[8] ), .B1(\address[9] ), 
    .A1(n617308), .D0(\address[7] ), .C0(n613614), .B0(n613615), .A0(n618247), 
    .F0(n613720), .F1(n617329));
  SLICE_396 SLICE_396( .D1(n592994), .C1(n614239), .B1(\address[4] ), 
    .A1(\address[5] ), .D0(\address[3] ), .C0(\address[1] ), .B0(\address[2] ), 
    .A0(\address[0] ), .F0(n614239), .F1(n618241));
  SLICE_397 SLICE_397( .D1(\address[6] ), .C1(n613190), .B1(\address[7] ), 
    .A1(n613202), .D0(n592440), .C0(n618241), .B0(n592852), .A0(\address[5] ), 
    .F0(n613190), .F1(n617959));
  SLICE_398 SLICE_398( .D1(n15_adj_297), .C1(n592583), .B1(\address[4] ), 
    .A1(\address[5] ), .D0(\address[1] ), .C0(\address[3] ), .B0(\address[0] ), 
    .A0(\address[2] ), .F0(n592583), .F1(n616969));
  SLICE_399 SLICE_399( .D1(\address[7] ), .C1(n616972), .B1(n617752), 
    .A1(n618061), .D0(\address[5] ), .C0(n616969), .B0(n592588), .A0(n591675), 
    .F0(n616972), .F1(n613852));
  SLICE_400 SLICE_400( .D0(\address[5] ), .C0(n618211), .B0(n592430), 
    .A0(n592445), .F0(n613202));
  SLICE_401 SLICE_401( .D1(n592996), .C1(\address[4] ), .B1(n592848), 
    .A1(\address[5] ), .D0(\address[3] ), .C0(\address[0] ), .B0(\address[1] ), 
    .A0(\address[2] ), .F0(n592848), .F1(n618211));
  SLICE_402 SLICE_402( .D1(n592834), .C1(n618193), .B1(\address[5] ), 
    .A1(n597824), .D0(n592838), .C0(\address[5] ), .B0(n592849), 
    .A0(\address[4] ), .F0(n618193), .F1(n618196));
  SLICE_404 SLICE_404( .C1(n616534), .B1(\address[8] ), .A1(n618466), 
    .D0(n590849), .C0(n616531), .B0(n590592), .A0(\address[7] ), .F0(n616534), 
    .F1(n591315));
  SLICE_405 SLICE_405( .D1(\address[7] ), .C1(n594500), .B1(n590919), 
    .A1(\address[6] ), .B0(\address[5] ), .A0(n594573), .F0(n590919), 
    .F1(n616531));
  SLICE_406 SLICE_406( .D1(\address[7] ), .C1(n590709), .B1(\address[6] ), 
    .A1(n590840), .D0(\address[6] ), .C0(n602888), .B0(n590592), .A0(n601266), 
    .F0(n590709), .F1(n613447));
  SLICE_408 SLICE_408( .D1(\address[7] ), .C1(n616954), .B1(n613408), 
    .A1(n616963), .D0(n610590), .C0(n616951), .B0(n592570), .A0(\address[5] ), 
    .F0(n616954), .F1(n616966));
  SLICE_409 SLICE_409( .D1(\address[5] ), .C1(n591615), .B1(\address[4] ), 
    .A1(n592558), .D0(\address[2] ), .C0(\address[1] ), .B0(\address[0] ), 
    .A0(\address[3] ), .F0(n591615), .F1(n616951));
  SLICE_410 SLICE_410( .D1(n617218), .C1(\address[7] ), .B1(n613666), 
    .A1(n617239), .D0(\address[5] ), .C0(n617215), .B0(n592786), .A0(n592785), 
    .F0(n617218), .F1(n617242));
  SLICE_411 SLICE_411( .D1(n592982), .C1(n592782), .B1(\address[5] ), 
    .A1(\address[4] ), .D0(\address[3] ), .C0(\address[1] ), .B0(\address[2] ), 
    .A0(\address[0] ), .F0(n592782), .F1(n617215));
  SLICE_412 SLICE_412( .D0(\address[6] ), .C0(n592443), .B0(n592432), 
    .A0(\address[5] ), .F0(n616753));
  SLICE_413 SLICE_413( .D1(\address[6] ), .C1(n613152), .B1(n613153), 
    .A1(n616753), .C0(n592448), .B0(\address[4] ), .A0(n592446), .F0(n613152), 
    .F1(n613257));
  SLICE_414 SLICE_414( .D1(\address[6] ), .C1(n607381), .B1(\address[5] ), 
    .A1(n590838), .D0(\address[4] ), .B0(n591476), .F0(n607381), .F1(n618097));
  SLICE_415 SLICE_415( .D1(\address[7] ), .C1(n618100), .B1(n616504), 
    .D0(\address[6] ), .C0(n618097), .B0(n607718), .A0(n607722), .F0(n618100), 
    .F1(n607927));
  SLICE_416 SLICE_416( .D1(\address[7] ), .C1(n591408), .B1(n591411), 
    .A1(\address[6] ), .D0(n591395), .C0(\address[5] ), .A0(n591387), 
    .F0(n591408), .F1(n618091));
  SLICE_417 SLICE_417( .D1(n591876), .C1(\address[7] ), .B1(n591414), 
    .A1(n618091), .D0(\address[5] ), .C0(n591407), .A0(n591387), .F0(n591876), 
    .F1(n618094));
  SLICE_418 SLICE_418( .D1(\address[6] ), .C1(n62_adj_311), .B1(n616747), 
    .A1(n595165), .D0(\address[5] ), .C0(n591771), .B0(\address[6] ), 
    .A0(n591565), .F0(n616747), .F1(n616750));
  SLICE_420 SLICE_420( .D1(n591172), .C1(n617614), .B1(\address[7] ), 
    .D0(n617611), .C0(n62), .B0(\address[6] ), .A0(n62_adj_323), .F0(n617614), 
    .F1(n613096));
  SLICE_421 SLICE_421( .D1(\address[5] ), .C1(n591002), .B1(\address[6] ), 
    .A1(n590937), .D0(n591476), .C0(\address[4] ), .B0(\address[2] ), 
    .A0(\address[3] ), .F0(n591002), .F1(n617611));
  SLICE_422 SLICE_422( .D1(n618376), .C1(n617602), .A1(\address[7] ), 
    .D0(\address[6] ), .C0(n617599), .B0(n62_adj_323), .A0(n594465), 
    .F0(n617602), .F1(n613095));
  SLICE_423 SLICE_423( .D1(\address[6] ), .C1(n591003), .B1(\address[5] ), 
    .A1(n595108), .D0(n61), .C0(n603542), .B0(\address[4] ), .A0(\address[1] ), 
    .F0(n591003), .F1(n617599));
  SLICE_424 SLICE_424( .D1(n594573), .C1(n618505), .B1(\address[6] ), 
    .A1(n590838), .D0(\address[5] ), .C0(\address[6] ), .B0(n594572), 
    .A0(n590962), .F0(n618505), .F1(n613558));
  SLICE_426 SLICE_426( .D1(\address[7] ), .C1(n613600), .B1(\address[6] ), 
    .A1(n613599), .D0(n591457), .C0(\address[5] ), .A0(n591456), .F0(n613600), 
    .F1(n618235));
  SLICE_427 SLICE_427( .D0(n613603), .C0(n613602), .B0(\address[7] ), 
    .A0(n618235), .F0(n613723));
  SLICE_428 SLICE_428( .D1(n590838), .C1(n617593), .B1(\address[6] ), 
    .A1(n603834), .D0(n62), .C0(n607718), .B0(\address[5] ), .A0(\address[6] ), 
    .F0(n617593), .F1(n617596));
  SLICE_430 SLICE_430( .D1(\address[7] ), .C1(n607542), .B1(\address[6] ), 
    .A1(n590845), .D0(n601390), .C0(n607401), .B0(n591476), .A0(\address[6] ), 
    .F0(n607542), .F1(n591282));
  SLICE_432 SLICE_432( .D1(\address[8] ), .C1(n613454), .B1(\address[9] ), 
    .A1(n613463), .D0(n590852), .C0(n617341), .B0(n607401), .A0(\address[7] ), 
    .F0(n613454), .F1(n616615));
  SLICE_434 SLICE_434( .D0(\address[7] ), .C0(n613597), .B0(\address[6] ), 
    .A0(n613596), .F0(n618229));
  SLICE_435 SLICE_435( .D1(\address[8] ), .C1(n613726), .B1(\address[9] ), 
    .A1(n613725), .D0(\address[7] ), .C0(n591891), .B0(n618229), .A0(n607619), 
    .F0(n613726), .F1(n618175));
  SLICE_436 SLICE_436( .D1(\address[7] ), .C1(n618055), .B1(n590849), 
    .A1(n594508), .D0(\address[6] ), .C0(\address[5] ), .B0(n607401), 
    .A0(\address[7] ), .F0(n618055), .F1(n592281));
  SLICE_438 SLICE_438( .D0(n590950), .C0(n590949), .B0(\address[6] ), 
    .A0(\address[7] ), .F0(n616447));
  SLICE_440 SLICE_440( .D1(\address[5] ), .C1(n613500), .B1(\address[6] ), 
    .A1(n613501), .D0(\address[1] ), .C0(\address[4] ), .B0(\address[3] ), 
    .A0(\address[2] ), .F0(n613500), .F1(n616975));
  SLICE_441 SLICE_441( .D1(n618184), .C1(n616978), .B1(\address[7] ), 
    .D0(\address[6] ), .C0(n616975), .B0(n613498), .A0(n613497), .F0(n616978), 
    .F1(n613696));
  SLICE_442 SLICE_442( .D1(n612423), .C1(n590849), .B1(n614201), 
    .A1(\address[6] ), .D0(\address[4] ), .C0(\address[3] ), .B0(\address[5] ), 
    .A0(\address[2] ), .F0(n590849), .F1(n607453));
  SLICE_443 SLICE_443( .C1(n607652), .B1(\address[8] ), .A1(n593893), 
    .D0(\address[6] ), .C0(n607453), .B0(n590840), .A0(\address[7] ), 
    .F0(n607652), .F1(n613270));
  SLICE_444 SLICE_444( .D1(n614166), .C1(n591329), .B1(n617563), 
    .A1(\address[10] ), .D0(\address[8] ), .C0(n591282), .B0(\address[7] ), 
    .A0(n590708), .F0(n591329), .F1(n613406));
  SLICE_446 SLICE_446( .D1(n590937), .C1(n607850), .B1(\address[6] ), 
    .A1(\address[5] ), .D0(n61_adj_322), .C0(n607812), .B0(\address[5] ), 
    .A0(\address[4] ), .F0(n607850), .F1(n612640));
  SLICE_448 SLICE_448( .D0(\address[9] ), .C0(n590717), .B0(n590718), 
    .A0(\address[8] ), .F0(n618217));
  SLICE_449 SLICE_449( .D1(n590720), .C1(n590719), .B1(\address[9] ), 
    .A1(n618217), .D0(\address[5] ), .C0(\address[7] ), .B0(\address[6] ), 
    .A0(n594572), .F0(n590719), .F1(n590792));
  SLICE_450 SLICE_450( .D1(\address[5] ), .C1(n592955), .B1(\address[4] ), 
    .A1(n592961), .D0(\address[0] ), .C0(\address[2] ), .B0(\address[1] ), 
    .A0(\address[3] ), .F0(n592955), .F1(n617557));
  SLICE_451 SLICE_451( .D0(\address[5] ), .C0(n617557), .B0(n592742), 
    .A0(n596336), .F0(n613417));
  SLICE_452 SLICE_452( .D1(\address[5] ), .C1(n592758), .B1(\address[4] ), 
    .A1(n596366), .D0(\address[1] ), .C0(\address[2] ), .B0(\address[3] ), 
    .A0(\address[0] ), .F0(n592758), .F1(n617551));
  SLICE_453 SLICE_453( .D1(\address[6] ), .C1(n613420), .B1(n616990), 
    .A1(\address[7] ), .D0(n617551), .C0(n592768), .B0(n592769), 
    .A0(\address[5] ), .F0(n613420), .F1(n617245));
  SLICE_454 SLICE_454( .D1(\address[7] ), .C1(n613562), .B1(n616528), 
    .A1(n617857), .D0(n596064), .C0(n618487), .B0(\address[5] ), .A0(n596067), 
    .F0(n613562), .F1(n613291));
  SLICE_455 SLICE_455( .D1(n592694), .C1(\address[4] ), .B1(\address[5] ), 
    .A1(n592478), .D0(\address[2] ), .C0(\address[1] ), .B0(\address[3] ), 
    .A0(\address[0] ), .F0(n592478), .F1(n618487));
  SLICE_456 SLICE_456( .D1(n592694), .C1(n616711), .B1(n592696), 
    .A1(\address[5] ), .D0(n592478), .C0(\address[5] ), .B0(n596067), 
    .A0(\address[4] ), .F0(n616711), .F1(n616714));
  SLICE_458 SLICE_458( .D1(n617671), .C1(n617506), .B1(\address[7] ), 
    .A1(n613984), .D0(\address[5] ), .C0(n617503), .B0(n592522), .A0(n592508), 
    .F0(n617506), .F1(n613345));
  SLICE_459 SLICE_459( .D1(\address[4] ), .C1(n592521), .B1(n604264), 
    .A1(\address[5] ), .D0(\address[1] ), .C0(\address[3] ), .B0(\address[0] ), 
    .A0(\address[2] ), .F0(n592521), .F1(n617503));
  SLICE_460 SLICE_460( .D1(n592658), .C1(\address[4] ), .B1(n596148), 
    .A1(\address[5] ), .D0(\address[1] ), .C0(\address[3] ), .B0(\address[2] ), 
    .A0(\address[0] ), .F0(n596148), .F1(n616699));
  SLICE_461 SLICE_461( .D1(n613072), .C1(n616702), .B1(n616837), 
    .A1(\address[7] ), .D0(\address[5] ), .C0(n616699), .B0(n592974), 
    .A0(n592550), .F0(n616702), .F1(n616840));
  SLICE_462 SLICE_462( .D1(\address[4] ), .C1(n592780), .B1(n592776), 
    .A1(\address[5] ), .D0(\address[1] ), .C0(\address[0] ), .B0(\address[2] ), 
    .A0(\address[3] ), .F0(n592776), .F1(n617521));
  SLICE_463 SLICE_463( .D1(\address[0] ), .C1(\address[1] ), .B1(\address[3] ), 
    .A1(\address[2] ), .D0(n592768), .C0(n617521), .B0(\address[5] ), 
    .A0(n592770), .F0(n614046), .F1(n592770));
  SLICE_464 SLICE_464( .D1(\address[7] ), .C1(n590835), .B1(\address[6] ), 
    .A1(n590836), .D0(n604404), .C0(\address[1] ), .B0(\address[0] ), 
    .A0(\address[5] ), .F0(n590835), .F1(n618205));
  SLICE_466 SLICE_466( .D1(\address[6] ), .C1(n614062), .B1(n614061), 
    .A1(\address[7] ), .D0(n592554), .C0(n593265), .A0(\address[5] ), 
    .F0(n614062), .F1(n616963));
  SLICE_468 SLICE_468( .D1(\address[6] ), .C1(n618199), .B1(n591560), 
    .A1(n591581), .D0(\address[6] ), .C0(n597701), .B0(\address[5] ), 
    .A0(n591773), .F0(n618199), .F1(n618202));
  SLICE_470 SLICE_470( .D1(n594573), .C1(n591059), .B1(\address[5] ), 
    .A1(\address[6] ), .D0(\address[5] ), .B0(n590962), .A0(n594441), 
    .F0(n591059), .F1(n613554));
  SLICE_472 SLICE_472( .D1(\address[1] ), .C1(n592985), .B1(\address[4] ), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[0] ), .A0(\address[2] ), 
    .F0(n592985), .F1(n593228));
  SLICE_474 SLICE_474( .D1(\address[4] ), .C1(n592591), .B1(\address[3] ), 
    .A1(n22), .D0(\address[1] ), .C0(\address[2] ), .B0(\address[0] ), 
    .A0(\address[3] ), .F0(n592591), .F1(n607476));
  SLICE_476 SLICE_476( .D1(\address[5] ), .C1(n591056), .B1(\address[6] ), 
    .A1(n601206), .C0(\address[5] ), .B0(n594572), .A0(n594573), .F0(n591056), 
    .F1(n613782));
  SLICE_478 SLICE_478( .D1(\address[7] ), .C1(n590705), .B1(n590848), 
    .A1(\address[6] ), .D0(\address[6] ), .C0(n604681), .B0(\address[2] ), 
    .A0(n126), .F0(n590705), .F1(n590751));
  SLICE_480 SLICE_480( .D1(n590805), .C1(n590781), .B1(\address[9] ), 
    .A1(\address[10] ), .D0(\address[4] ), .C0(n607594), .B0(\address[8] ), 
    .A0(n604507), .F0(n590781), .F1(n590817));
  SLICE_481 SLICE_481( .D1(\address[7] ), .C1(n607371), .B1(\address[8] ), 
    .A1(\address[9] ), .D0(\address[4] ), .C0(\address[6] ), .B0(\address[5] ), 
    .A0(n591476), .F0(n607371), .F1(n590805));
  SLICE_483 SLICE_483( .D1(n618187), .C1(n612629), .B1(\address[6] ), 
    .A1(n591609), .D0(n610604), .C0(\address[4] ), .B0(n591596), .F0(n612629), 
    .F1(n613757));
  SLICE_485 SLICE_485( .D1(\address[9] ), .C1(n617314), .B1(n613723), 
    .A1(n618175), .D0(n617311), .C0(n613608), .B0(n613609), .A0(\address[7] ), 
    .F0(n617314), .F1(n618178));
  SLICE_486 SLICE_486( .C1(n592451), .B1(n592461), .A1(\address[4] ), 
    .D0(\address[3] ), .C0(\address[2] ), .B0(\address[1] ), .A0(\address[0] ), 
    .F0(n592451), .F1(n593176));
  SLICE_487 SLICE_487( .D1(n613119), .C1(n613120), .B1(\address[7] ), 
    .A1(\address[6] ), .D0(\address[4] ), .C0(n593176), .B0(n592440), 
    .A0(\address[5] ), .F0(n613120), .F1(n617887));
  SLICE_488 SLICE_488( .D1(\address[5] ), .C1(n591559), .B1(n617497), 
    .A1(n591563), .D0(n61_adj_312), .C0(n591596), .B0(\address[4] ), 
    .A0(\address[5] ), .F0(n617497), .F1(n617500));
  SLICE_490 SLICE_490( .D1(\address[7] ), .C1(n617830), .B1(\address[8] ), 
    .A1(n604726), .D0(\address[7] ), .C0(n617827), .B0(n614202), .A0(n591488), 
    .F0(n617830), .F1(n592351));
  SLICE_493 SLICE_493( .D1(\address[6] ), .C1(n618172), .B1(n617686), 
    .D0(\address[5] ), .C0(n618169), .B0(n592786), .A0(n592790), .F0(n618172), 
    .F1(n613369));
  SLICE_494 SLICE_494( .D1(n607403), .C1(n591456), .B1(\address[5] ), 
    .A1(\address[4] ), .D0(n592590), .C0(\address[3] ), .B0(n22), 
    .A0(\address[4] ), .F0(n591456), .F1(n613903));
  SLICE_496 SLICE_496( .D1(n607403), .C1(n591957), .B1(\address[6] ), 
    .A1(\address[4] ), .D0(\address[3] ), .C0(\address[5] ), .B0(n29), 
    .A0(\address[4] ), .F0(n591957), .F1(n592169));
  SLICE_498 SLICE_498( .D1(\address[7] ), .C1(n591077), .B1(n591076), 
    .A1(\address[6] ), .D0(n607664), .B0(\address[5] ), .A0(n594465), 
    .F0(n591077), .F1(n618163));
  SLICE_499 SLICE_499( .D1(\address[7] ), .C1(n591079), .B1(n607557), 
    .A1(n618163), .D0(n592590), .C0(\address[5] ), .B0(n607812), 
    .A0(\address[4] ), .F0(n591079), .F1(n618166));
  SLICE_500 SLICE_500( .D1(n592736), .C1(n616657), .B1(\address[6] ), 
    .A1(n592735), .D0(\address[5] ), .C0(n592730), .B0(n592734), 
    .A0(\address[6] ), .F0(n616657), .F1(n616660));
  SLICE_502 SLICE_502( .D1(n590962), .C1(\address[6] ), .B1(n617947), 
    .A1(n591821), .D0(\address[6] ), .C0(\address[4] ), .B0(\address[5] ), 
    .A0(n591523), .F0(n617947), .F1(n617950));
  SLICE_504 SLICE_504( .D1(n590937), .C1(n618427), .B1(\address[6] ), 
    .A1(n591482), .D0(\address[5] ), .C0(n590962), .B0(n592619), 
    .A0(\address[6] ), .F0(n618427), .F1(n618430));
  SLICE_506 SLICE_506( .D1(\address[7] ), .C1(n591121), .B1(n591122), 
    .A1(\address[8] ), .D0(n595108), .C0(n62_adj_247), .B0(\address[6] ), 
    .A0(\address[5] ), .F0(n591121), .F1(n618157));
  SLICE_507 SLICE_507( .D1(\address[8] ), .C1(n591124), .B1(n591123), 
    .A1(n618157), .D0(\address[3] ), .C0(n22), .B0(\address[6] ), .A0(n601390), 
    .F0(n591124), .F1(n613220));
  SLICE_508 SLICE_508( .D0(\address[6] ), .C0(n591095), .B0(\address[7] ), 
    .A0(n591096), .F0(n618151));
  SLICE_509 SLICE_509( .D1(n591097), .C1(n607881), .B1(n618151), 
    .A1(\address[7] ), .D0(n607812), .B0(n607664), .A0(\address[5] ), 
    .F0(n607881), .F1(n613793));
  SLICE_510 SLICE_510( .D0(n590740), .C0(n607451), .B0(\address[7] ), 
    .A0(\address[8] ), .F0(n613834));
  sine_gen_SLICE_511 \sine_gen.SLICE_511 ( .D1(\address[7] ), .C1(n590880), 
    .B1(n603834), .A1(n601394), .D0(n603542), .C0(n66), .B0(n601266), 
    .A0(\address[6] ), .F0(n590880), .F1(n590740));
  SLICE_512 SLICE_512( .D1(n591133), .C1(\address[7] ), .B1(n590899), 
    .A1(\address[8] ), .D0(\address[5] ), .C0(\address[6] ), .B0(n594441), 
    .F0(n591133), .F1(n618145));
  SLICE_513 SLICE_513( .D1(n618145), .C1(n614158), .B1(\address[8] ), 
    .A1(n591135), .D0(\address[5] ), .C0(\address[6] ), .B0(n594461), 
    .F0(n591135), .F1(n613223));
  SLICE_514 SLICE_514( .D1(\address[6] ), .C1(n613831), .B1(\address[7] ), 
    .A1(n613830), .D0(n592720), .C0(n618079), .B0(\address[5] ), .A0(n592721), 
    .F0(n613831), .F1(n616945));
  SLICE_515 SLICE_515( .D1(n613828), .C1(n613827), .B1(n616945), 
    .A1(\address[7] ), .D0(\address[5] ), .C0(n597874), .A0(n592730), 
    .F0(n613827), .F1(n616948));
  SLICE_516 SLICE_516( .D1(\address[5] ), .C1(n591395), .B1(\address[6] ), 
    .A1(n591396), .D0(n14_adj_304), .C0(\address[3] ), .B0(n30_adj_319), 
    .A0(\address[4] ), .F0(n591395), .F1(n618139));
  SLICE_517 SLICE_517( .D1(\address[8] ), .C1(\address[7] ), .B1(n613802), 
    .A1(n613532), .D0(\address[6] ), .C0(n618139), .B0(n591397), .A0(n591398), 
    .F0(n613802), .F1(n616651));
  SLICE_518 SLICE_518( .D1(n592746), .C1(n592754), .B1(\address[5] ), 
    .A1(\address[4] ), .D0(\address[1] ), .C0(\address[3] ), .B0(\address[2] ), 
    .A0(\address[0] ), .F0(n592754), .F1(n618133));
  SLICE_519 SLICE_519( .C1(\address[6] ), .B1(n618136), .A1(n617356), 
    .D0(n592744), .C0(n592755), .B0(n618133), .A0(\address[5] ), .F0(n618136), 
    .F1(n613805));
  SLICE_520 SLICE_520( .D1(n591419), .C1(n617935), .B1(\address[6] ), 
    .A1(n591657), .D0(\address[5] ), .C0(n591430), .B0(n591425), 
    .A0(\address[6] ), .F0(n617935), .F1(n617938));
  SLICE_522 SLICE_522( .D1(\address[3] ), .C1(n591627), .B1(\address[4] ), 
    .D0(\address[1] ), .C0(\address[2] ), .B0(\address[3] ), .A0(\address[0] ), 
    .F0(n591627), .F1(n591834));
  SLICE_524 SLICE_524( .D1(\address[9] ), .C1(n613180), .B1(\address[8] ), 
    .A1(n613179), .D0(\address[7] ), .C0(n618454), .A0(n591221), .F0(n613180), 
    .F1(n616939));
  SLICE_525 SLICE_525( .D0(n616939), .C0(n613547), .B0(\address[9] ), 
    .A0(n613793), .F0(n616942));
  SLICE_526 SLICE_526( .D1(\address[7] ), .C1(n597651), .B1(n591157), 
    .A1(\address[8] ), .D0(n593461), .C0(\address[5] ), .B0(\address[6] ), 
    .A0(n607664), .F0(n597651), .F1(n618127));
  SLICE_527 SLICE_527( .D1(n591159), .C1(n607547), .B1(n618127), 
    .A1(\address[8] ), .D0(n607359), .C0(n607355), .B0(\address[6] ), 
    .A0(\address[5] ), .F0(n607547), .F1(n613226));
  SLICE_528 SLICE_528( .D1(\address[5] ), .C1(n590937), .B1(n591482), 
    .A1(\address[6] ), .D0(n22), .C0(\address[4] ), .B0(\address[3] ), 
    .F0(n590937), .F1(n617953));
  SLICE_529 SLICE_529( .C1(n617956), .B1(n592223), .A1(\address[7] ), 
    .D0(\address[6] ), .C0(n617953), .B0(n607812), .A0(n594572), .F0(n617956), 
    .F1(n592321));
  SLICE_530 SLICE_530( .D1(\address[8] ), .C1(n591191), .B1(n607684), 
    .A1(\address[7] ), .D0(\address[4] ), .C0(\address[6] ), .B0(\address[5] ), 
    .A0(n595108), .F0(n591191), .F1(n618121));
  SLICE_531 SLICE_531( .D1(\address[9] ), .C1(n613229), .B1(\address[10] ), 
    .A1(n591327), .D0(n601404), .C0(n591192), .B0(\address[8] ), .A0(n618121), 
    .F0(n613229), .F1(n617563));
  SLICE_532 SLICE_532( .D1(\address[11] ), .C1(n613354), .B1(\address[10] ), 
    .A1(n616894), .D0(n617653), .C0(n616840), .B0(n613303), .A0(\address[9] ), 
    .F0(n613354), .F1(n616933));
  SLICE_533 SLICE_533( .D1(\address[11] ), .C1(n616888), .B1(n613351), 
    .A1(n616933), .D0(n616885), .C0(n616804), .B0(\address[9] ), .A0(n613285), 
    .F0(n616888), .F1(n616936));
  SLICE_534 SLICE_534( .D1(\address[6] ), .C1(n607865), .B1(\address[5] ), 
    .A1(n591595), .D0(\address[4] ), .C0(n595170), .B0(n607700), .F0(n607865), 
    .F1(n618115));
  SLICE_535 SLICE_535( .D1(n618115), .C1(n591778), .B1(\address[6] ), 
    .A1(n597850), .D0(n591596), .B0(n591592), .A0(\address[4] ), .F0(n591778), 
    .F1(n618118));
  SLICE_536 SLICE_536( .D0(\address[7] ), .C0(n591976), .B0(n591551), 
    .A0(\address[6] ), .F0(n617437));
  SLICE_537 SLICE_537( .D1(n613743), .C1(n613744), .B1(\address[7] ), 
    .A1(n617437), .C0(n591553), .B0(n591550), .A0(\address[5] ), .F0(n613744), 
    .F1(n617440));
  SLICE_538 SLICE_538( .D0(n591868), .C0(n591867), .B0(\address[7] ), 
    .A0(\address[6] ), .F0(n618109));
  SLICE_539 SLICE_539( .D1(\address[7] ), .C1(n591869), .B1(n618109), 
    .A1(n591392), .D0(n591394), .C0(n607802), .A0(\address[5] ), .F0(n591869), 
    .F1(n618112));
  SLICE_540 SLICE_540( .D1(\address[6] ), .C1(n617911), .B1(n597720), 
    .A1(n591837), .D0(n591678), .C0(n592578), .B0(\address[5] ), 
    .A0(\address[6] ), .F0(n617911), .F1(n617914));
  SLICE_542 SLICE_542( .D1(\address[1] ), .C1(n593645), .B1(\address[6] ), 
    .A1(\address[0] ), .D0(\address[5] ), .C0(n597900), .B0(n607461), 
    .A0(\address[1] ), .F0(n593645), .F1(n593814));
  SLICE_544 SLICE_544( .D1(\address[0] ), .C1(n593646), .B1(\address[1] ), 
    .A1(n605049), .D0(\address[4] ), .C0(\address[1] ), .B0(\address[5] ), 
    .A0(n592782), .F0(n593646), .F1(n593815));
  SLICE_546 SLICE_546( .D1(n591782), .C1(n597703), .B1(\address[6] ), 
    .A1(\address[5] ), .D0(\address[4] ), .C0(n592557), .B0(n591596), 
    .F0(n597703), .F1(n618103));
  SLICE_547 SLICE_547( .D1(\address[7] ), .C1(n613817), .B1(\address[8] ), 
    .A1(n616468), .D0(n591601), .C0(n597705), .B0(\address[6] ), .A0(n618103), 
    .F0(n613817), .F1(n617299));
  SLICE_548 SLICE_548( .D1(\address[8] ), .C1(n613342), .B1(n616882), 
    .A1(\address[9] ), .D0(\address[7] ), .C0(n617794), .A0(n617638), 
    .F0(n613342), .F1(n616927));
  SLICE_549 SLICE_549( .D0(n613339), .C0(n616876), .B0(\address[9] ), 
    .A0(n616927), .F0(n616930));
  SLICE_550 SLICE_550( .D1(\address[6] ), .C1(n591845), .B1(n597724), 
    .A1(n617893), .D0(n7_adj_295), .C0(\address[3] ), .B0(\address[4] ), 
    .A0(n595170), .F0(n591845), .F1(n617896));
  SLICE_551 SLICE_551( .C1(n595170), .B1(n30_adj_303), .A1(\address[4] ), 
    .D0(\address[2] ), .C0(\address[1] ), .B0(\address[3] ), .A0(\address[0] ), 
    .F0(n595170), .F1(n591611));
  SLICE_552 SLICE_552( .D1(n592432), .C1(\address[6] ), .B1(n592431), 
    .A1(\address[5] ), .C0(n30_adj_288), .B0(\address[4] ), .A0(n592440), 
    .F0(n592431), .F1(n618085));
  SLICE_553 SLICE_553( .D1(\address[7] ), .C1(n618088), .B1(n617068), 
    .D0(n618085), .C0(n593018), .B0(\address[6] ), .A0(n592435), .F0(n618088), 
    .F1(n593833));
  SLICE_554 SLICE_554( .D1(n613914), .C1(n613915), .B1(n617413), 
    .A1(\address[7] ), .D0(\address[5] ), .C0(\address[4] ), .B0(n591451), 
    .A0(n592589), .F0(n613915), .F1(n617416));
  SLICE_555 SLICE_555( .D1(\address[5] ), .C1(n591437), .B1(\address[6] ), 
    .A1(n591451), .D0(\address[3] ), .C0(\address[4] ), .B0(\address[1] ), 
    .A0(\address[2] ), .F0(n591451), .F1(n604909));
  SLICE_556 SLICE_556( .D1(n7_adj_295), .C1(n591626), .B1(\address[3] ), 
    .A1(\address[4] ), .D0(\address[3] ), .C0(\address[1] ), .B0(\address[2] ), 
    .A0(\address[0] ), .F0(n591626), .F1(n591837));
  SLICE_558 SLICE_558( .C1(n592492), .B1(n592490), .A1(\address[4] ), 
    .D0(\address[2] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[0] ), 
    .F0(n592490), .F1(n593042));
  SLICE_559 SLICE_559( .D1(n592684), .C1(n597894), .B1(\address[6] ), 
    .A1(n616867), .D0(\address[2] ), .C0(\address[4] ), .B0(n592490), .A0(n66), 
    .F0(n597894), .F1(n616870));
  SLICE_560 SLICE_560( .D1(n592718), .C1(\address[5] ), .B1(\address[4] ), 
    .A1(n592719), .D0(\address[0] ), .C0(\address[2] ), .B0(\address[3] ), 
    .A0(\address[1] ), .F0(n592719), .F1(n618079));
  SLICE_562 SLICE_562( .D1(\address[2] ), .C1(n614224), .B1(\address[4] ), 
    .A1(n604264), .D0(\address[3] ), .C0(\address[1] ), .A0(\address[0] ), 
    .F0(n614224), .F1(n592516));
  sine_gen_SLICE_563 \sine_gen.SLICE_563 ( .D1(\address[2] ), 
    .C1(\address[4] ), .B1(\address[3] ), .A1(n66), .D0(\address[2] ), 
    .C0(\address[1] ), .B0(\address[3] ), .A0(\address[0] ), .F0(n604264), 
    .F1(n614493));
  SLICE_564 SLICE_564( .D1(n592107), .C1(n607923), .B1(\address[6] ), 
    .A1(\address[7] ), .D0(\address[5] ), .C0(n607852), .A0(n591564), 
    .F0(n607923), .F1(n618073));
  SLICE_565 SLICE_565( .D0(n591567), .C0(n618073), .B0(\address[7] ), 
    .A0(n591568), .F0(n613837));
  SLICE_566 SLICE_566( .D1(\address[2] ), .C1(n592487), .B1(\address[4] ), 
    .A1(n66), .D0(\address[0] ), .C0(\address[2] ), .B0(\address[1] ), 
    .A0(\address[3] ), .F0(n592487), .F1(n612644));
  SLICE_568 SLICE_568( .D0(\address[7] ), .C0(n613145), .B0(\address[6] ), 
    .A0(n591885), .F0(n618067));
  SLICE_569 SLICE_569( .D0(\address[7] ), .C0(n591887), .B0(n618067), 
    .A0(n607617), .F0(n618070));
  SLICE_570 SLICE_570( .D1(\address[1] ), .C1(\address[3] ), .B1(\address[0] ), 
    .A1(\address[2] ), .D0(\address[3] ), .C0(\address[1] ), .B0(\address[2] ), 
    .A0(\address[0] ), .F0(n15_adj_271), .F1(n15_adj_291));
  SLICE_571 SLICE_571( .D1(\address[1] ), .C1(n592501), .B1(\address[2] ), 
    .A1(n601394), .D0(n15_adj_271), .C0(\address[4] ), .B0(n52), 
    .A0(\address[2] ), .F0(n592501), .F1(n593693));
  SLICE_572 SLICE_572( .D0(\address[5] ), .C0(n593361), .B0(\address[6] ), 
    .A0(n592763), .F0(n616921));
  SLICE_573 SLICE_573( .D1(n613378), .C1(n616921), .B1(\address[6] ), 
    .A1(n613377), .C0(\address[4] ), .B0(n592755), .A0(n592753), .F0(n613377), 
    .F1(n616924));
  SLICE_574 SLICE_574( .D0(\address[6] ), .C0(n592074), .B0(\address[7] ), 
    .A0(n597761), .F0(n618061));
  SLICE_576 SLICE_576( .D0(n613845), .C0(n613846), .B0(\address[9] ), 
    .A0(\address[8] ), .F0(n618049));
  SLICE_577 SLICE_577( .D0(\address[9] ), .C0(n617386), .B0(n618049), 
    .A0(n613843), .F0(n613864));
  SLICE_578 SLICE_578( .D1(\address[5] ), .C1(n597911), .B1(n614491), 
    .A1(\address[6] ), .D0(n592777), .B0(\address[4] ), .A0(n592782), 
    .F0(n597911), .F1(n616915));
  SLICE_579 SLICE_579( .D1(n613369), .C1(n616918), .B1(n617929), 
    .A1(\address[8] ), .D0(\address[6] ), .C0(n614489), .B0(n593350), 
    .A0(n616915), .F0(n616918), .F1(n613924));
  SLICE_580 SLICE_580( .D0(\address[7] ), .C0(n591979), .B0(n607625), 
    .A0(\address[6] ), .F0(n618043));
  SLICE_581 SLICE_581( .D1(\address[7] ), .C1(n613746), .B1(n613747), 
    .A1(n618043), .D0(n591550), .B0(n593105), .A0(\address[5] ), .F0(n613746), 
    .F1(n613867));
  SLICE_582 SLICE_582( .D1(\address[6] ), .C1(n62_adj_247), .B1(\address[5] ), 
    .A1(n593461), .D0(\address[2] ), .C0(\address[3] ), .B0(\address[4] ), 
    .A0(\address[1] ), .F0(n62_adj_247), .F1(n591117));
  SLICE_583 SLICE_583( .D1(\address[6] ), .C1(n593461), .B1(\address[5] ), 
    .A1(n595078), .D0(\address[1] ), .C0(n604404), .A0(\address[5] ), 
    .F0(n593461), .F1(n592152));
  SLICE_584 SLICE_584( .D1(\address[6] ), .C1(n607560), .B1(n62_adj_247), 
    .A1(\address[5] ), .D0(\address[2] ), .C0(n595108), .B0(\address[5] ), 
    .A0(n603834), .F0(n607560), .F1(n613774));
  SLICE_586 SLICE_586( .D1(\address[6] ), .C1(n591391), .B1(\address[5] ), 
    .A1(n591547), .D0(n7_adj_295), .C0(\address[4] ), .B0(n30_adj_318), 
    .A0(\address[3] ), .F0(n591547), .F1(n618037));
  SLICE_587 SLICE_587( .D1(n607514), .C1(n597710), .B1(\address[6] ), 
    .A1(n618037), .D0(n595059), .B0(n15_adj_316), .A0(\address[4] ), 
    .F0(n597710), .F1(n618040));
  SLICE_588 SLICE_588( .D1(\address[2] ), .C1(n614083), .B1(\address[3] ), 
    .A1(n14_adj_304), .C0(\address[1] ), .B0(\address[4] ), .A0(\address[0] ), 
    .F0(n614083), .F1(n604901));
  SLICE_589 SLICE_589( .D1(\address[4] ), .C1(n14_adj_304), .B1(\address[3] ), 
    .D0(\address[1] ), .B0(\address[2] ), .A0(\address[0] ), .F0(n14_adj_304), 
    .F1(n592619));
  SLICE_590 SLICE_590( .D0(n592806), .C0(n617185), .B0(\address[5] ), 
    .A0(n592819), .F0(n617188));
  SLICE_591 SLICE_591( .D1(\address[4] ), .C1(\address[5] ), .B1(n592988), 
    .A1(n592808), .D0(\address[1] ), .C0(\address[3] ), .B0(\address[0] ), 
    .A0(\address[2] ), .F0(n592988), .F1(n617185));
  SLICE_592 SLICE_592( .D1(\address[5] ), .C1(n618493), .B1(n592650), .A1(n15), 
    .D0(\address[4] ), .C0(n592570), .B0(n592562), .A0(\address[5] ), 
    .F0(n618493), .F1(n613069));
  SLICE_594 SLICE_594( .D0(\address[6] ), .C0(n591987), .B0(\address[7] ), 
    .A0(n591988), .F0(n618031));
  SLICE_595 SLICE_595( .D0(n591567), .C0(n591989), .B0(\address[7] ), 
    .A0(n618031), .F0(n613250));
  SLICE_596 SLICE_596( .C1(n591678), .B1(n591633), .A1(\address[5] ), 
    .D0(\address[4] ), .C0(\address[3] ), .B0(n15_adj_291), .A0(n22), 
    .F0(n591678), .F1(n613933));
  SLICE_598 SLICE_598( .D1(n591482), .C1(n616501), .B1(n590926), 
    .A1(\address[6] ), .D0(n607664), .C0(\address[5] ), .B0(n607381), 
    .A0(\address[6] ), .F0(n616501), .F1(n616504));
  SLICE_600 SLICE_600( .D1(n591657), .C1(n591418), .B1(\address[5] ), 
    .A1(\address[6] ), .D0(\address[4] ), .C0(\address[3] ), .B0(\address[2] ), 
    .A0(\address[1] ), .F0(n591418), .F1(n618025));
  SLICE_601 SLICE_601( .D1(n591542), .C1(n607513), .B1(\address[6] ), 
    .A1(n618025), .D0(\address[4] ), .C0(n596223), .B0(n591476), .F0(n607513), 
    .F1(n618028));
  SLICE_602 SLICE_602( .D1(n591415), .C1(n591974), .B1(\address[6] ), 
    .A1(\address[7] ), .D0(n591416), .C0(\address[5] ), .B0(n591396), 
    .F0(n591974), .F1(n618019));
  SLICE_603 SLICE_603( .D1(n617440), .C1(n613876), .B1(\address[8] ), 
    .A1(\address[9] ), .D0(n591551), .C0(n591975), .B0(\address[7] ), 
    .A0(n618019), .F0(n613876), .F1(n617473));
  SLICE_604 SLICE_604( .D1(n607738), .C1(\address[7] ), .B1(n590852), 
    .A1(\address[6] ), .D0(\address[5] ), .C0(n594572), .B0(\address[6] ), 
    .F0(n607738), .F1(n607593));
  SLICE_606 SLICE_606( .D0(n616852), .C0(n613312), .B0(\address[8] ), 
    .A0(\address[9] ), .F0(n616909));
  SLICE_607 SLICE_607( .D1(n616909), .C1(n613308), .B1(n613309), 
    .A1(\address[9] ), .D0(n616510), .C0(n617062), .A0(\address[7] ), 
    .F0(n613308), .F1(n616912));
  SLICE_608 SLICE_608( .D1(\address[5] ), .C1(n597687), .B1(n592583), 
    .A1(\address[4] ), .C0(n22), .B0(\address[4] ), .A0(\address[3] ), 
    .F0(n597687), .F1(n591894));
  SLICE_610 SLICE_610( .D1(n591309), .C1(n613489), .B1(\address[10] ), 
    .A1(\address[9] ), .D0(n607808), .C0(n591307), .B0(n601354), 
    .A0(\address[9] ), .F0(n613489), .F1(n613490));
  SLICE_612 SLICE_612( .D1(n613735), .C1(n613734), .B1(\address[7] ), 
    .A1(\address[6] ), .D0(n591417), .B0(\address[5] ), .A0(n591544), 
    .F0(n613734), .F1(n618013));
  SLICE_613 SLICE_613( .D0(n618013), .C0(n613738), .B0(\address[7] ), 
    .A0(n613737), .F0(n613879));
  SLICE_614 SLICE_614( .D1(\address[7] ), .C1(n592038), .B1(n592039), 
    .A1(\address[6] ), .D0(\address[4] ), .C0(\address[5] ), .B0(n592589), 
    .A0(n596223), .F0(n592038), .F1(n618007));
  SLICE_615 SLICE_615( .D1(\address[9] ), .C1(n613256), .B1(n607927), 
    .A1(\address[8] ), .D0(n618007), .C0(n592040), .B0(\address[7] ), 
    .A0(n591472), .F0(n613256), .F1(n616573));
  SLICE_616 SLICE_616( .D1(\address[5] ), .C1(n592836), .B1(\address[4] ), 
    .A1(n592838), .D0(\address[3] ), .C0(\address[0] ), .B0(\address[2] ), 
    .A0(\address[1] ), .F0(n592836), .F1(n617167));
  SLICE_617 SLICE_617( .D1(\address[5] ), .C1(n592991), .B1(n617167), 
    .A1(n592833), .D0(\address[2] ), .C0(\address[0] ), .B0(\address[3] ), 
    .A0(\address[1] ), .F0(n592991), .F1(n617170));
  SLICE_618 SLICE_618( .C1(n595035), .B1(\address[5] ), .A1(n607532), 
    .D0(\address[4] ), .C0(n22), .B0(\address[3] ), .A0(n592590), .F0(n595035), 
    .F1(n607619));
  SLICE_620 SLICE_620( .D1(\address[6] ), .C1(n591960), .B1(n597743), 
    .A1(\address[7] ), .D0(\address[5] ), .C0(\address[4] ), .B0(n595059), 
    .A0(n591438), .F0(n591960), .F1(n618001));
  SLICE_621 SLICE_621( .D1(\address[9] ), .C1(n613882), .B1(\address[8] ), 
    .A1(n617452), .D0(n613714), .C0(n613713), .B0(\address[7] ), .A0(n618001), 
    .F0(n613882), .F1(n617971));
  SLICE_622 SLICE_622( .D1(\address[0] ), .C1(\address[1] ), .B1(\address[2] ), 
    .A1(\address[3] ), .D0(\address[1] ), .C0(\address[0] ), .B0(\address[3] ), 
    .A0(\address[2] ), .F0(n591613), .F1(n591652));
  SLICE_624 SLICE_624( .D1(\address[5] ), .C1(n591634), .A1(n591633), .D0(n22), 
    .C0(\address[4] ), .B0(n592581), .A0(\address[3] ), .F0(n591634), 
    .F1(n613765));
  SLICE_625 SLICE_625( .D1(\address[2] ), .C1(n607105), .B1(n610334), 
    .A1(\address[6] ), .C0(\address[3] ), .B0(\address[2] ), .A0(\address[1] ), 
    .F0(n592581), .F1(n593694));
  SLICE_626 SLICE_626( .D0(\address[7] ), .C0(n607623), .B0(\address[6] ), 
    .A0(n591953), .F0(n617995));
  SLICE_627 SLICE_627( .D1(n613698), .C1(n613699), .B1(n617995), 
    .A1(\address[7] ), .D0(n591529), .C0(\address[4] ), .B0(\address[5] ), 
    .A0(n61), .F0(n613699), .F1(n613885));
  SLICE_628 SLICE_628( .D1(n591621), .C1(n591844), .B1(\address[5] ), 
    .A1(\address[6] ), .D0(\address[3] ), .C0(\address[4] ), .B0(n591617), 
    .A0(n22), .F0(n591844), .F1(n617893));
  SLICE_629 SLICE_629( .D1(n591688), .C1(n591617), .A1(\address[4] ), 
    .D0(\address[0] ), .C0(\address[3] ), .B0(\address[2] ), .A0(\address[1] ), 
    .F0(n591617), .F1(n597724));
  SLICE_630 SLICE_630( .D1(n614212), .C1(n593293), .B1(\address[5] ), 
    .A1(\address[6] ), .D0(n15), .C0(n22), .B0(\address[3] ), 
    .A0(\address[4] ), .F0(n593293), .F1(n617545));
  SLICE_631 SLICE_631( .D1(n30_adj_303), .C1(n15), .A1(\address[4] ), 
    .D0(\address[3] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[0] ), 
    .F0(n15), .F1(n591604));
  SLICE_632 SLICE_632( .D1(n592848), .C1(n592838), .B1(\address[5] ), 
    .A1(\address[4] ), .D0(\address[3] ), .C0(\address[0] ), .B0(\address[1] ), 
    .A0(\address[2] ), .F0(n592838), .F1(n617155));
  SLICE_633 SLICE_633( .D1(n613576), .C1(n617158), .B1(\address[7] ), 
    .A1(n617179), .D0(n592993), .C0(n617155), .B0(n592849), .A0(\address[5] ), 
    .F0(n617158), .F1(n617182));
  SLICE_634 SLICE_634( .D1(\address[6] ), .C1(n597899), .B1(n593319), 
    .A1(\address[5] ), .D0(n592833), .C0(n592837), .B0(\address[4] ), 
    .F0(n597899), .F1(n616903));
  SLICE_635 SLICE_635( .D0(n592835), .C0(n593320), .B0(\address[6] ), 
    .A0(n616903), .F0(n616906));
  SLICE_636 SLICE_636( .D0(\address[7] ), .C0(n613627), .B0(\address[6] ), 
    .A0(n613626), .F0(n617989));
  SLICE_637 SLICE_637( .D1(n617458), .C1(n613888), .B1(\address[8] ), 
    .A1(\address[9] ), .D0(\address[7] ), .C0(n591948), .B0(n617989), 
    .A0(n607917), .F0(n613888), .F1(n617479));
  SLICE_639 SLICE_639( .D1(\address[5] ), .C1(n591795), .A1(n607641), 
    .D0(\address[4] ), .C0(n29), .B0(n610604), .A0(\address[3] ), .F0(n591795), 
    .F1(n592015));
  SLICE_640 SLICE_640( .C1(\address[5] ), .B1(n594465), .A1(n590962), 
    .D0(n590962), .C0(n617149), .B0(\address[6] ), .A0(n594465), .F0(n617152), 
    .F1(n613623));
  SLICE_641 SLICE_641( .D1(\address[5] ), .C1(n590961), .B1(n603834), 
    .A1(\address[6] ), .D0(\address[4] ), .C0(n596223), .B0(n603542), .A0(n66), 
    .F0(n590961), .F1(n617149));
  SLICE_642 SLICE_642( .D0(n590873), .C0(n618463), .B0(n593461), 
    .A0(\address[7] ), .F0(n618466));
  SLICE_643 SLICE_643( .D1(\address[7] ), .C1(n591017), .B1(n607846), 
    .A1(\address[6] ), .D0(n594461), .B0(n590838), .A0(\address[5] ), 
    .F0(n591017), .F1(n618463));
  SLICE_644 SLICE_644( .D1(n613623), .C1(n613624), .B1(\address[7] ), 
    .A1(\address[6] ), .D0(n62), .B0(n590838), .A0(\address[5] ), .F0(n613624), 
    .F1(n617983));
  SLICE_645 SLICE_645( .D1(n591939), .C1(n591096), .B1(n617983), 
    .A1(\address[7] ), .D0(\address[3] ), .C0(n29), .B0(\address[5] ), 
    .A0(\address[4] ), .F0(n591096), .F1(n613891));
  SLICE_646 SLICE_646( .D1(\address[7] ), .C1(n592224), .B1(\address[6] ), 
    .A1(n590592), .D0(\address[5] ), .C0(n607812), .B0(\address[4] ), 
    .A0(\address[6] ), .F0(n592224), .F1(n592322));
  SLICE_648 SLICE_648( .D1(\address[7] ), .C1(n591930), .B1(\address[6] ), 
    .A1(n590840), .C0(n590962), .B0(n607720), .A0(\address[5] ), .F0(n591930), 
    .F1(n617977));
  SLICE_649 SLICE_649( .D1(n617977), .C1(n591932), .B1(\address[7] ), 
    .A1(n591931), .C0(\address[5] ), .B0(n594441), .F0(n591932), .F1(n613894));
  SLICE_650 SLICE_650( .D1(n590884), .C1(\address[7] ), .B1(n590873), 
    .A1(\address[6] ), .D0(\address[4] ), .C0(\address[6] ), .B0(\address[5] ), 
    .A0(n596223), .F0(n590884), .F1(n607890));
  SLICE_652 SLICE_652( .D1(n612956), .C1(n597897), .B1(\address[6] ), 
    .A1(\address[5] ), .D0(n592430), .C0(\address[4] ), .A0(n592849), 
    .F0(n597897), .F1(n616897));
  SLICE_653 SLICE_653( .D1(n616609), .C1(n613359), .B1(\address[8] ), 
    .A1(n613360), .D0(n613203), .C0(n616897), .B0(\address[6] ), .A0(n613204), 
    .F0(n613359), .F1(n616612));
  SLICE_655 SLICE_655( .D1(n613879), .C1(n617446), .B1(\address[9] ), 
    .A1(n617971), .D0(n591414), .C0(n591973), .B0(n617443), .A0(\address[7] ), 
    .F0(n617446), .F1(n613897));
  SLICE_656 SLICE_656( .D0(\address[8] ), .C0(n613894), .B0(\address[9] ), 
    .A0(n617470), .F0(n617965));
  SLICE_657 SLICE_657( .D1(\address[9] ), .C1(n617464), .B1(n617965), 
    .A1(n613891), .D0(n617461), .C0(n591944), .B0(n597739), .A0(\address[7] ), 
    .F0(n617464), .F1(n613900));
  SLICE_658 SLICE_658( .D1(\address[6] ), .C1(n597645), .B1(\address[7] ), 
    .A1(n607355), .D0(\address[6] ), .C0(n607664), .B0(\address[5] ), 
    .A0(n607401), .F0(n597645), .F1(n607606));
  SLICE_661 SLICE_661( .D1(n617959), .C1(n597924), .B1(n593579), 
    .A1(\address[7] ), .D0(\address[5] ), .C0(n592716), .A0(n592450), 
    .F0(n597924), .F1(n617962));
  SLICE_662 SLICE_662( .D0(\address[8] ), .C0(n613300), .B0(\address[9] ), 
    .A0(n616834), .F0(n616891));
  SLICE_664 SLICE_664( .D0(\address[8] ), .C0(n613288), .B0(\address[9] ), 
    .A0(n616816), .F0(n616885));
  SLICE_666 SLICE_666( .D1(n612636), .C1(n617881), .B1(\address[6] ), 
    .A1(n591848), .D0(n591611), .C0(n591847), .B0(\address[5] ), 
    .A0(\address[6] ), .F0(n617881), .F1(n617884));
  SLICE_668 SLICE_668( .D1(\address[1] ), .C1(n592790), .B1(n607778), 
    .A1(\address[4] ), .D0(\address[3] ), .C0(\address[0] ), .B0(\address[2] ), 
    .A0(\address[1] ), .F0(n592790), .F1(n593221));
  SLICE_670 SLICE_670( .D1(\address[5] ), .C1(n591822), .B1(n591661), 
    .A1(\address[6] ), .D0(\address[3] ), .C0(\address[2] ), .B0(\address[4] ), 
    .A0(\address[1] ), .F0(n591822), .F1(n617941));
  SLICE_671 SLICE_671( .D1(n592720), .C1(n592728), .A1(\address[4] ), 
    .D0(n591660), .C0(n617941), .B0(\address[4] ), .A0(\address[6] ), 
    .F0(n617944), .F1(n592741));
  SLICE_672 SLICE_672( .D1(\address[6] ), .C1(n595078), .B1(\address[5] ), 
    .A1(n590852), .D0(\address[4] ), .C0(\address[5] ), .B0(\address[2] ), 
    .A0(\address[3] ), .F0(n590852), .F1(n591198));
  SLICE_674 SLICE_674( .D0(\address[7] ), .C0(n613993), .B0(\address[6] ), 
    .A0(n613992), .F0(n616879));
  SLICE_675 SLICE_675( .D1(\address[7] ), .C1(n613995), .B1(n616879), 
    .A1(n613996), .D0(n596155), .C0(n617509), .B0(\address[5] ), .A0(n592557), 
    .F0(n613995), .F1(n616882));
  SLICE_676 SLICE_676( .C1(n594350), .B1(n590750), .A1(\address[8] ), 
    .D0(\address[7] ), .C0(n594304), .B0(n590848), .A0(\address[6] ), 
    .F0(n594350), .F1(\sine_gen.n594386 ));
  sine_gen_SLICE_677 \sine_gen.SLICE_677 ( .D1(n607359), .C1(n604681), 
    .B1(\address[6] ), .A1(\address[5] ), .D0(\address[4] ), .B0(\address[5] ), 
    .A0(\address[3] ), .F0(n604681), .F1(n594304));
  SLICE_678 SLICE_678( .D1(n593439), .C1(n614195), .B1(\address[7] ), 
    .A1(\address[6] ), .D0(n592574), .C0(n612636), .B0(\address[5] ), 
    .F0(n593439), .F1(n616873));
  SLICE_679 SLICE_679( .D1(n614197), .C1(n593442), .B1(\address[7] ), 
    .A1(n616873), .D0(\address[5] ), .C0(n592579), .A0(n592578), .F0(n593442), 
    .F1(n616876));
  SLICE_680 SLICE_680( .D0(\address[8] ), .C0(n617728), .B0(n617074), 
    .A0(\address[7] ), .F0(n617929));
  SLICE_682 SLICE_682( .D1(n592758), .C1(n617353), .B1(\address[5] ), 
    .A1(n592759), .D0(n592747), .C0(\address[4] ), .B0(n592756), 
    .A0(\address[5] ), .F0(n617353), .F1(n617356));
  SLICE_684 SLICE_684( .D0(n590523), .C0(n614115), .B0(\address[9] ), 
    .A0(\address[10] ), .F0(n616585));
  SLICE_685 SLICE_685( .D0(n616585), .C0(n590768), .B0(n590767), 
    .A0(\address[10] ), .F0(n590813));
  SLICE_686 SLICE_686( .C1(\address[2] ), .B1(\address[3] ), .A1(\address[1] ), 
    .D0(\address[1] ), .B0(\address[2] ), .A0(\address[3] ), .F0(n30_adj_319), 
    .F1(n591642));
  SLICE_688 SLICE_688( .D1(n616906), .C1(n613363), .B1(\address[8] ), 
    .A1(\address[7] ), .D0(\address[6] ), .C0(n593633), .B0(n618196), 
    .F0(n613363), .F1(n617923));
  SLICE_689 SLICE_689( .D1(n613663), .C1(n617212), .B1(n617923), 
    .A1(\address[8] ), .D0(\address[6] ), .C0(n613650), .B0(n617209), 
    .A0(n613651), .F0(n617212), .F1(n613927));
  SLICE_690 SLICE_690( .D1(\address[8] ), .C1(n607590), .B1(\address[9] ), 
    .A1(n590720), .D0(n604507), .C0(n590718), .B0(n607664), .A0(\address[8] ), 
    .F0(n607590), .F1(n590533));
  SLICE_692 SLICE_692( .D0(n616558), .C0(n613436), .B0(\address[7] ), 
    .A0(\address[8] ), .F0(n617917));
  SLICE_693 SLICE_693( .D1(n593771), .C1(n593772), .B1(n617917), 
    .A1(\address[8] ), .D0(\address[6] ), .C0(n593563), .A0(n593564), 
    .F0(n593772), .F1(n613279));
  SLICE_694 SLICE_694( .D1(n14_adj_270), .C1(\address[6] ), .B1(\address[5] ), 
    .A1(n612652), .B0(\address[2] ), .A0(\address[1] ), .F0(n14_adj_270), 
    .F1(n616867));
  SLICE_696 SLICE_696( .D1(\address[6] ), .C1(n591841), .B1(\address[5] ), 
    .A1(n610604), .C0(\address[4] ), .B0(n591596), .A0(n592573), .F0(n591841), 
    .F1(n617905));
  SLICE_697 SLICE_697( .D1(n617896), .C1(n617908), .B1(\address[7] ), 
    .D0(n617905), .C0(n604901), .B0(\address[6] ), .A0(n591842), .F0(n617908), 
    .F1(n613846));
  SLICE_698 SLICE_698( .D1(n616612), .C1(n612919), .B1(\address[10] ), 
    .A1(\address[9] ), .C0(n617230), .B0(n613331), .A0(\address[8] ), 
    .F0(n612919), .F1(n617899));
  SLICE_699 SLICE_699( .D1(n617899), .C1(n613926), .B1(\address[10] ), 
    .A1(n613927), .D0(\address[8] ), .C0(n617206), .A0(n593903), .F0(n613926), 
    .F1(n613282));
  SLICE_701 SLICE_701( .D1(\address[8] ), .C1(n594729), .B1(n614178), 
    .A1(n618445), .D0(\address[6] ), .C0(n601390), .B0(\address[3] ), .A0(n22), 
    .F0(n594729), .F1(n613595));
  SLICE_704 SLICE_704( .D1(n617875), .C1(n591597), .B1(n591697), 
    .A1(\address[6] ), .D0(\address[6] ), .C0(n591850), .B0(\address[5] ), 
    .A0(n591601), .F0(n617875), .F1(n617878));
  SLICE_706 SLICE_706( .D0(n614016), .C0(n614017), .B0(\address[7] ), 
    .A0(\address[6] ), .F0(n616861));
  SLICE_707 SLICE_707( .D0(n614020), .C0(n614019), .B0(\address[7] ), 
    .A0(n616861), .F0(n616864));
  SLICE_709 SLICE_709( .D1(\address[7] ), .C1(n593525), .B1(n592442), 
    .A1(n617887), .D0(n592708), .C0(n592436), .A0(\address[5] ), .F0(n593525), 
    .F1(n613285));
  SLICE_711 SLICE_711( .D1(\address[5] ), .C1(n591809), .B1(n597708), 
    .D0(n591652), .C0(\address[4] ), .B0(n29), .A0(\address[3] ), .F0(n591809), 
    .F1(n613857));
  SLICE_712 SLICE_712( .D1(\address[4] ), .C1(n591648), .A1(\address[3] ), 
    .D0(\address[0] ), .C0(\address[1] ), .B0(\address[3] ), .A0(\address[2] ), 
    .F0(n591648), .F1(n591806));
  SLICE_714 SLICE_714( .D1(\address[4] ), .C1(n15_adj_293), .B1(\address[5] ), 
    .A1(n15_adj_316), .D0(\address[0] ), .C0(\address[2] ), .B0(\address[1] ), 
    .A0(\address[3] ), .F0(n15_adj_293), .F1(n617401));
  SLICE_715 SLICE_715( .D1(\address[5] ), .C1(n591646), .B1(n591645), 
    .D0(\address[4] ), .C0(n29), .B0(n15_adj_293), .A0(\address[3] ), 
    .F0(n591646), .F1(n597761));
  SLICE_716 SLICE_716( .D1(\address[4] ), .C1(n15_adj_294), .B1(\address[3] ), 
    .D0(\address[1] ), .C0(\address[0] ), .B0(\address[2] ), .A0(\address[3] ), 
    .F0(n15_adj_294), .F1(n591645));
  SLICE_718 SLICE_718( .D1(n127), .C1(n590430), .B1(\address[7] ), 
    .A1(\address[8] ), .D0(\address[2] ), .C0(n604726), .B0(\address[3] ), 
    .A0(\address[7] ), .F0(n590430), .F1(n590769));
  SLICE_720 SLICE_720( .D1(n22), .C1(n15_adj_297), .B1(\address[3] ), 
    .A1(\address[4] ), .D0(\address[1] ), .C0(\address[3] ), .B0(\address[0] ), 
    .A0(\address[2] ), .F0(n15_adj_297), .F1(n613497));
  SLICE_722 SLICE_722( .D1(n614028), .C1(n614029), .B1(\address[6] ), 
    .A1(\address[7] ), .D0(n61), .C0(\address[4] ), .B0(\address[5] ), 
    .A0(n607812), .F0(n614029), .F1(n616855));
  SLICE_723 SLICE_723( .D1(n616855), .C1(n593457), .B1(n590592), 
    .A1(\address[7] ), .D0(\address[5] ), .B0(n607718), .F0(n593457), 
    .F1(n616858));
  SLICE_724 SLICE_724( .D1(\address[5] ), .C1(n591926), .B1(\address[6] ), 
    .A1(n594441), .D0(\address[5] ), .C0(\address[4] ), .B0(\address[3] ), 
    .A0(n7_adj_295), .F0(n591926), .F1(n591197));
  SLICE_726 SLICE_726( .D1(\address[4] ), .C1(n15_adj_296), .A1(n592573), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[0] ), .A0(\address[2] ), 
    .F0(n15_adj_296), .F1(n597720));
  SLICE_727 SLICE_727( .D1(\address[5] ), .C1(n617569), .B1(n15_adj_299), 
    .A1(n30_adj_298), .D0(n15_adj_296), .C0(\address[5] ), .B0(\address[4] ), 
    .A0(\address[3] ), .F0(n617569), .F1(n591632));
  SLICE_728 SLICE_728( .D0(n613110), .C0(n613111), .B0(\address[7] ), 
    .A0(\address[6] ), .F0(n617869));
  SLICE_729 SLICE_729( .D1(\address[7] ), .C1(n593519), .B1(n617869), 
    .A1(n592707), .C0(n593170), .B0(\address[5] ), .A0(n592454), .F0(n593519), 
    .F1(n613288));
  SLICE_730 SLICE_730( .D1(\address[3] ), .C1(n30_adj_298), .B1(\address[4] ), 
    .A1(n29), .D0(\address[2] ), .C0(\address[0] ), .B0(\address[1] ), 
    .A0(\address[3] ), .F0(n30_adj_298), .F1(n593073));
  SLICE_732 SLICE_732( .D1(\address[5] ), .C1(n591918), .B1(\address[6] ), 
    .A1(n595108), .D0(\address[4] ), .C0(\address[3] ), .B0(\address[5] ), 
    .A0(n7_adj_295), .F0(n591918), .F1(n592142));
  SLICE_734 SLICE_734( .D1(\address[3] ), .C1(n15_adj_299), .B1(\address[4] ), 
    .A1(n22), .D0(\address[3] ), .C0(\address[1] ), .B0(\address[2] ), 
    .A0(\address[0] ), .F0(n15_adj_299), .F1(n591639));
  SLICE_736 SLICE_736( .D1(\address[7] ), .C1(n607829), .B1(n616849), 
    .A1(n593461), .C0(n607718), .B0(\address[5] ), .A0(n597832), .F0(n607829), 
    .F1(n616852));
  SLICE_737 SLICE_737( .D1(n590852), .C1(n593460), .B1(\address[7] ), 
    .A1(\address[6] ), .D0(n15_adj_316), .C0(n594441), .B0(\address[5] ), 
    .A0(\address[4] ), .F0(n593460), .F1(n616849));
  SLICE_738 SLICE_738( .D1(\address[5] ), .C1(n591598), .B1(\address[6] ), 
    .A1(n591603), .D0(\address[4] ), .C0(n591608), .B0(n15_adj_307), 
    .F0(n591598), .F1(n617863));
  SLICE_739 SLICE_739( .D0(\address[6] ), .C0(n617863), .B0(n591601), 
    .A0(n591697), .F0(n617866));
  SLICE_740 SLICE_740( .C1(\address[4] ), .B1(n30_adj_300), .A1(n591626), 
    .D0(\address[1] ), .C0(\address[0] ), .B0(\address[3] ), .A0(\address[2] ), 
    .F0(n30_adj_300), .F1(n592579));
  sine_gen_SLICE_741 \sine_gen.SLICE_741 ( .D1(\address[3] ), .C1(n617323), 
    .B1(\address[5] ), .A1(n30_adj_300), .D0(n591626), .C0(\address[5] ), 
    .B0(\address[4] ), .A0(n591627), .F0(n617323), .F1(n617326));
  SLICE_742 SLICE_742( .D1(\address[6] ), .C1(n590839), .B1(\address[5] ), 
    .A1(n603834), .D0(n22), .C0(\address[4] ), .B0(\address[3] ), 
    .A0(\address[5] ), .F0(n590839), .F1(n591125));
  SLICE_744 SLICE_744( .D1(\address[3] ), .C1(n7_adj_287), .B1(n592853), 
    .A1(\address[4] ), .D0(\address[1] ), .B0(\address[0] ), .A0(\address[2] ), 
    .F0(n7_adj_287), .F1(n613204));
  SLICE_745 SLICE_745( .D1(\address[4] ), .C1(n592853), .A1(n592430), 
    .D0(\address[2] ), .C0(\address[1] ), .B0(\address[3] ), .A0(\address[0] ), 
    .F0(n592853), .F1(n593254));
  SLICE_746 SLICE_746( .D1(\address[6] ), .C1(n613102), .B1(\address[7] ), 
    .A1(n616714), .D0(\address[5] ), .C0(n592476), .A0(n592477), .F0(n613102), 
    .F1(n617857));
  sine_gen_SLICE_749 \sine_gen.SLICE_749 ( .C1(n595108), .B1(\address[5] ), 
    .A1(n594461), .D0(\address[2] ), .C0(\address[3] ), .B0(\address[1] ), 
    .A0(\address[4] ), .F0(n595108), .F1(n591011));
  SLICE_750 SLICE_750( .D1(n591476), .C1(n61), .A1(\address[4] ), 
    .D0(\address[4] ), .C0(n590838), .B0(n61), .A0(\address[5] ), .F0(n597636), 
    .F1(n607508));
  SLICE_752 SLICE_752( .D0(\address[6] ), .C0(n593475), .B0(n592573), 
    .A0(\address[7] ), .F0(n616843));
  SLICE_753 SLICE_753( .D0(\address[7] ), .C0(n613050), .B0(n616843), 
    .A0(n613051), .F0(n616846));
  SLICE_754 SLICE_754( .D1(n617851), .C1(n597730), .B1(n591699), 
    .A1(\address[6] ), .D0(n592650), .B0(n591592), .A0(\address[4] ), 
    .F0(n597730), .F1(n617854));
  SLICE_755 SLICE_755( .D1(\address[5] ), .C1(n591856), .B1(\address[6] ), 
    .A1(n591595), .C0(n607700), .B0(\address[4] ), .A0(n596148), .F0(n591856), 
    .F1(n617851));
  SLICE_756 SLICE_756( .D1(\address[5] ), .C1(n591523), .B1(n61), 
    .A1(\address[4] ), .D0(\address[4] ), .C0(\address[3] ), .B0(n14_adj_304), 
    .A0(n7_adj_295), .F0(n591523), .F1(n591944));
  SLICE_758 SLICE_758( .D1(\address[5] ), .C1(n591705), .B1(\address[6] ), 
    .A1(n591583), .D0(n591592), .B0(n30_adj_290), .A0(\address[4] ), 
    .F0(n591705), .F1(n617839));
  SLICE_759 SLICE_759( .D1(n617839), .C1(n31), .B1(\address[6] ), .A1(n595181), 
    .D0(\address[4] ), .C0(n30_adj_289), .A0(n595170), .F0(n595181), 
    .F1(n617842));
  SLICE_761 SLICE_761( .D1(n591530), .C1(n591529), .B1(\address[5] ), 
    .D0(\address[4] ), .B0(n596223), .A0(n595059), .F0(n591529), .F1(n597757));
  SLICE_762 SLICE_762( .D1(n595170), .C1(n592570), .B1(\address[4] ), 
    .D0(\address[2] ), .C0(\address[0] ), .B0(\address[1] ), .A0(\address[3] ), 
    .F0(n592570), .F1(n591697));
  SLICE_763 SLICE_763( .C1(\address[5] ), .B1(n593068), .A1(n592569), 
    .D0(\address[4] ), .C0(\address[3] ), .B0(n592570), .A0(n29), .F0(n593068), 
    .F1(n614001));
  SLICE_765 SLICE_765( .D1(\address[1] ), .C1(n602888), .B1(\address[0] ), 
    .A1(\address[4] ), .C0(\address[3] ), .A0(\address[2] ), .F0(n602888), 
    .F1(n594465));
  SLICE_766 SLICE_766( .D0(n613092), .C0(n613093), .B0(\address[7] ), 
    .A0(\address[6] ), .F0(n617833));
  SLICE_767 SLICE_767( .D1(n617833), .C1(n613098), .B1(\address[7] ), 
    .A1(n613099), .D0(\address[5] ), .C0(n612644), .A0(n593151), .F0(n613098), 
    .F1(n613294));
  SLICE_769 SLICE_769( .D1(\address[5] ), .C1(n591829), .B1(n591645), 
    .D0(\address[4] ), .C0(\address[3] ), .B0(n591642), .A0(n29), .F0(n591829), 
    .F1(n592074));
  SLICE_770 SLICE_770( .D0(\address[6] ), .C0(n597921), .B0(\address[7] ), 
    .A0(n593484), .F0(n616837));
  SLICE_772 SLICE_772( .D1(n592450), .C1(\address[6] ), .B1(n593022), 
    .A1(\address[5] ), .D0(n592451), .B0(n592439), .A0(\address[4] ), 
    .F0(n593022), .F1(n617821));
  SLICE_773 SLICE_773( .D0(\address[6] ), .C0(n617821), .B0(n592431), 
    .A0(n592443), .F0(n613973));
  SLICE_774 SLICE_774( .D1(n591205), .C1(n597660), .A1(\address[7] ), 
    .D0(\address[6] ), .C0(n597623), .B0(n594573), .A0(\address[5] ), 
    .F0(n597660), .F1(n613165));
  sine_gen_SLICE_775 \sine_gen.SLICE_775 ( .D1(\address[5] ), .C1(n607722), 
    .A1(n594572), .D0(n38), .C0(\address[4] ), .B0(\address[0] ), 
    .A0(\address[3] ), .F0(n607722), .F1(n597623));
  SLICE_776 SLICE_776( .D1(\address[6] ), .C1(n613087), .B1(n616708), 
    .A1(\address[7] ), .D0(\address[5] ), .C0(n593141), .A0(n592677), 
    .F0(n613087), .F1(n617815));
  SLICE_777 SLICE_777( .D0(n613090), .C0(n613089), .B0(\address[7] ), 
    .A0(n617815), .F0(n613297));
  SLICE_778 SLICE_778( .D0(\address[6] ), .C0(n613084), .B0(\address[7] ), 
    .A0(n613083), .F0(n616831));
  SLICE_779 SLICE_779( .D1(n613175), .C1(n614485), .B1(n616831), 
    .A1(\address[7] ), .D0(n30_adj_261), .C0(\address[5] ), .B0(n592514), 
    .A0(\address[4] ), .F0(n614485), .F1(n616834));
  SLICE_780 SLICE_780( .D0(\address[7] ), .C0(n613075), .B0(\address[6] ), 
    .A0(n613074), .F0(n617809));
  SLICE_781 SLICE_781( .D1(n617809), .C1(n613080), .B1(n613081), 
    .A1(\address[7] ), .D0(\address[5] ), .C0(n593136), .B0(n592535), 
    .F0(n613080), .F1(n613300));
  SLICE_782 SLICE_782( .C1(n591763), .B1(\address[5] ), .A1(n607514), 
    .D0(\address[2] ), .C0(\address[3] ), .B0(\address[4] ), .A0(n22), 
    .F0(n607514), .F1(n607648));
  sine_gen_SLICE_783 \sine_gen.SLICE_783 ( .D1(n22), .C1(\address[3] ), 
    .B1(\address[4] ), .A1(\address[5] ), .C0(\address[1] ), .B0(\address[0] ), 
    .A0(\address[2] ), .F0(n22), .F1(n613539));
  SLICE_784 SLICE_784( .D1(n613059), .C1(n613060), .B1(\address[7] ), 
    .A1(\address[6] ), .C0(n593119), .B0(\address[5] ), .A0(n592569), 
    .F0(n613060), .F1(n617803));
  SLICE_785 SLICE_785( .D1(n617803), .C1(n613068), .B1(n613069), 
    .A1(\address[7] ), .D0(n595165), .C0(n593125), .B0(\address[5] ), 
    .F0(n613068), .F1(n613303));
  SLICE_786 SLICE_786( .D1(\address[1] ), .C1(n592984), .B1(\address[4] ), 
    .A1(\address[5] ), .D0(\address[3] ), .C0(\address[2] ), .B0(\address[0] ), 
    .A0(\address[1] ), .F0(n592984), .F1(n593563));
  SLICE_788 SLICE_788( .C1(n62_adj_323), .B1(n590838), .A1(\address[5] ), 
    .D0(\address[1] ), .C0(\address[4] ), .B0(\address[2] ), .A0(\address[3] ), 
    .F0(n62_adj_323), .F1(n591076));
  SLICE_789 SLICE_789( .D1(\address[5] ), .C1(n592589), .B1(n62_adj_323), 
    .A1(\address[4] ), .D0(\address[0] ), .C0(\address[3] ), .B0(\address[1] ), 
    .A0(\address[2] ), .F0(n592589), .F1(n613587));
  SLICE_790 SLICE_790( .D1(\address[6] ), .C1(n617797), .B1(n592534), 
    .A1(n592535), .D0(n593053), .C0(\address[6] ), .B0(\address[5] ), 
    .A0(n592532), .F0(n617797), .F1(n617800));
  SLICE_792 SLICE_792( .D1(n592548), .C1(n617785), .B1(n596148), 
    .A1(\address[5] ), .D0(n592547), .C0(\address[4] ), .B0(n592546), 
    .A0(\address[5] ), .F0(n617785), .F1(n613993));
  SLICE_794 SLICE_794( .D1(\address[6] ), .C1(n613105), .B1(n613104), 
    .A1(\address[7] ), .C0(n597868), .B0(\address[5] ), .A0(n593165), 
    .F0(n613105), .F1(n616819));
  SLICE_795 SLICE_795( .D1(\address[7] ), .C1(n613107), .B1(n613108), 
    .A1(n616819), .D0(\address[5] ), .C0(n592455), .A0(n592463), .F0(n613107), 
    .F1(n616822));
  SLICE_797 SLICE_797( .D1(\address[5] ), .C1(n591438), .B1(n591426), 
    .D0(n7_adj_295), .C0(\address[2] ), .B0(\address[4] ), .A0(\address[3] ), 
    .F0(n591438), .F1(n613729));
  SLICE_798 SLICE_798( .D1(\address[6] ), .C1(n591069), .B1(n594461), 
    .A1(\address[5] ), .D0(\address[4] ), .C0(\address[3] ), .B0(\address[5] ), 
    .A0(n594573), .F0(n591069), .F1(n591207));
  SLICE_800 SLICE_800( .D1(n592747), .B1(\address[4] ), .A1(n592746), 
    .D0(\address[5] ), .C0(n617779), .B0(n592746), .A0(n592747), .F0(n614006), 
    .F1(n593373));
  SLICE_801 SLICE_801( .D1(n592753), .C1(n592756), .B1(\address[4] ), 
    .A1(\address[5] ), .D0(\address[0] ), .C0(\address[3] ), .B0(\address[1] ), 
    .A0(\address[2] ), .F0(n592756), .F1(n617779));
  SLICE_802 SLICE_802( .D1(\address[6] ), .C1(n591472), .B1(n591907), 
    .A1(\address[7] ), .D0(n607664), .C0(\address[4] ), .B0(\address[5] ), 
    .A0(n592590), .F0(n591472), .F1(n617305));
  SLICE_803 SLICE_803( .C1(n607664), .B1(\address[1] ), .A1(\address[0] ), 
    .D0(\address[3] ), .B0(\address[4] ), .A0(\address[2] ), .F0(n607664), 
    .F1(n597900));
  SLICE_804 SLICE_804( .D1(n604899), .C1(n612690), .B1(\address[7] ), 
    .A1(\address[5] ), .D0(\address[4] ), .C0(\address[3] ), .B0(n22), 
    .A0(\address[6] ), .F0(n612690), .F1(n613167));
  sine_gen_SLICE_805 \sine_gen.SLICE_805 ( .D1(n607718), .C1(\address[5] ), 
    .B1(\address[4] ), .A1(n592589), .D0(n614085), .C0(n607718), 
    .B0(\address[5] ), .A0(n603834), .F0(n604899), .F1(n613537));
  SLICE_806 SLICE_806( .D1(n22), .C1(n601404), .B1(\address[3] ), 
    .A1(\address[4] ), .D0(\address[4] ), .C0(n22), .B0(n15_adj_316), 
    .A0(\address[3] ), .F0(n591406), .F1(n604911));
  SLICE_807 SLICE_807( .D1(\address[4] ), .C1(n15_adj_316), .B1(\address[5] ), 
    .A1(\address[6] ), .D0(\address[2] ), .B0(\address[3] ), .A0(\address[1] ), 
    .F0(n15_adj_316), .F1(n607904));
  SLICE_808 SLICE_808( .D1(\address[5] ), .C1(n617767), .B1(n592591), 
    .A1(n592590), .D0(\address[5] ), .C0(n592588), .B0(\address[4] ), 
    .A0(n592589), .F0(n617767), .F1(n614014));
  SLICE_810 SLICE_810( .D1(n15_adj_316), .C1(n591530), .B1(\address[4] ), 
    .A1(\address[5] ), .D0(\address[2] ), .C0(\address[4] ), .B0(\address[3] ), 
    .A0(n7_adj_295), .F0(n591530), .F1(n613698));
  SLICE_812 SLICE_812( .D1(n613178), .C1(n592707), .B1(\address[7] ), 
    .A1(\address[6] ), .D0(\address[4] ), .B0(n61_adj_258), .A0(n592456), 
    .F0(n592707), .F1(n616813));
  SLICE_813 SLICE_813( .D0(n613117), .C0(n613116), .B0(\address[7] ), 
    .A0(n616813), .F0(n616816));
  SLICE_814 SLICE_814( .D1(\address[5] ), .C1(n591919), .B1(\address[6] ), 
    .A1(n607664), .D0(\address[5] ), .C0(n594461), .B0(\address[4] ), 
    .A0(n592590), .F0(n591919), .F1(n592143));
  SLICE_816 SLICE_816( .D1(\address[6] ), .C1(n593097), .B1(\address[5] ), 
    .A1(\address[4] ), .D0(\address[1] ), .C0(\address[4] ), .B0(\address[3] ), 
    .A0(\address[2] ), .F0(n593097), .F1(n617755));
  SLICE_818 SLICE_818( .D1(\address[3] ), .C1(n7_adj_295), .B1(\address[4] ), 
    .A1(n22), .D0(\address[1] ), .B0(\address[0] ), .A0(\address[2] ), 
    .F0(n7_adj_295), .F1(n591394));
  SLICE_820 SLICE_820( .D1(\address[5] ), .C1(n607872), .B1(\address[4] ), 
    .A1(n591476), .D0(\address[3] ), .C0(n38), .B0(\address[4] ), 
    .A0(n14_adj_304), .F0(n607872), .F1(n607917));
  SLICE_822 SLICE_822( .D1(\address[5] ), .C1(n617749), .B1(n591675), 
    .A1(n607403), .D0(n592588), .C0(n15_adj_316), .B0(\address[5] ), 
    .A0(\address[4] ), .F0(n617749), .F1(n617752));
  SLICE_824 SLICE_824( .D1(\address[5] ), .C1(n596366), .B1(n592746), 
    .A1(\address[4] ), .D0(\address[0] ), .C0(\address[2] ), .B0(\address[3] ), 
    .A0(\address[1] ), .F0(n592746), .F1(n617845));
  SLICE_825 SLICE_825( .D1(\address[6] ), .C1(n613961), .B1(n614006), 
    .A1(\address[7] ), .D0(n592752), .C0(n617845), .B0(n592754), 
    .A0(\address[5] ), .F0(n613961), .F1(n617629));
  SLICE_826 SLICE_826( .D1(\address[4] ), .C1(n592966), .B1(n596081), 
    .A1(\address[5] ), .D0(\address[1] ), .C0(\address[2] ), .B0(\address[0] ), 
    .A0(\address[3] ), .F0(n592966), .F1(n617743));
  SLICE_827 SLICE_827( .D1(n616996), .C1(n617746), .A1(\address[6] ), 
    .D0(n596084), .C0(\address[5] ), .B0(n617743), .A0(n592487), .F0(n617746), 
    .F1(n593690));
  SLICE_828 SLICE_828( .D1(\address[11] ), .C1(n614073), .B1(n614074), 
    .A1(\address[12] ), .D0(n617695), .C0(n616786), .B0(\address[10] ), 
    .A0(n613276), .F0(n614074), .F1(n616807));
  SLICE_829 SLICE_829( .D0(n613282), .C0(n616798), .B0(\address[12] ), 
    .A0(n616807), .F0(n616810));
  SLICE_830 SLICE_830( .D0(\address[7] ), .C0(n614023), .B0(\address[6] ), 
    .A0(n614022), .F0(n617737));
  SLICE_831 SLICE_831( .D0(\address[7] ), .C0(n614025), .B0(n617737), 
    .A0(n614026), .F0(n613315));
  SLICE_832 SLICE_832( .D1(\address[6] ), .C1(n614011), .B1(n614010), 
    .A1(\address[7] ), .D0(\address[5] ), .C0(n593072), .A0(n607716), 
    .F0(n614011), .F1(n617731));
  SLICE_833 SLICE_833( .D1(n614014), .C1(\address[7] ), .B1(n614013), 
    .A1(n617731), .C0(n607476), .B0(n591808), .A0(\address[5] ), .F0(n614013), 
    .F1(n613318));
  SLICE_834 SLICE_834( .D1(n7_adj_321), .C1(n591390), .B1(\address[3] ), 
    .A1(\address[4] ), .D0(\address[0] ), .C0(\address[2] ), .B0(\address[1] ), 
    .A0(\address[3] ), .F0(n591390), .F1(n597708));
  SLICE_836 SLICE_836( .D0(n592441), .C0(n593526), .B0(\address[6] ), 
    .A0(\address[7] ), .F0(n616801));
  SLICE_837 SLICE_837( .D1(n616801), .C1(n613122), .B1(\address[7] ), 
    .A1(n613123), .D0(\address[5] ), .C0(n593181), .A0(n592716), .F0(n613122), 
    .F1(n616804));
  SLICE_838 SLICE_838( .D1(\address[5] ), .C1(n607833), .B1(\address[6] ), 
    .A1(n614493), .D0(n52), .C0(n591424), .B0(n602888), .A0(\address[4] ), 
    .F0(n607833), .F1(n617719));
  SLICE_839 SLICE_839( .D1(\address[4] ), .C1(n593279), .B1(\address[6] ), 
    .A1(n617719), .D0(\address[0] ), .C0(\address[4] ), .B0(n603542), 
    .A0(\address[1] ), .F0(n593279), .F1(n613327));
  SLICE_840 SLICE_840( .D1(\address[5] ), .C1(n591000), .B1(\address[3] ), 
    .A1(\address[4] ), .D0(\address[4] ), .B0(n61), .A0(n592590), .F0(n591000), 
    .F1(n613795));
  SLICE_842 SLICE_842( .D0(n613924), .C0(\address[10] ), .B0(\address[9] ), 
    .A0(n613923), .F0(n616795));
  SLICE_843 SLICE_843( .D1(\address[10] ), .C1(n616795), .B1(n613920), 
    .A1(n613921), .D0(\address[8] ), .C0(n617038), .A0(n617014), .F0(n613920), 
    .F1(n616798));
  SLICE_844 SLICE_844( .D1(n591476), .C1(n591757), .B1(\address[5] ), 
    .A1(\address[4] ), .D0(n61), .C0(\address[4] ), .B0(n52), .A0(n602888), 
    .F0(n591757), .F1(n591952));
  SLICE_846 SLICE_846( .D0(n617134), .C0(n613115), .B0(\address[9] ), 
    .A0(\address[10] ), .F0(n617707));
  SLICE_847 SLICE_847( .D1(\address[10] ), .C1(n591325), .B1(n617707), 
    .A1(n617128), .D0(\address[8] ), .C0(n618364), .A0(n591277), .F0(n591325), 
    .F1(n614060));
  SLICE_848 SLICE_848( .D1(n607722), .C1(n618373), .B1(n591482), 
    .A1(\address[6] ), .D0(\address[6] ), .C0(\address[5] ), .B0(n607812), 
    .A0(\address[4] ), .F0(n618373), .F1(n618376));
  SLICE_850 SLICE_850( .D1(n592439), .C1(n596067), .B1(\address[4] ), 
    .A1(\address[5] ), .D0(\address[3] ), .C0(\address[2] ), .B0(\address[0] ), 
    .A0(\address[1] ), .F0(n596067), .F1(n617701));
  SLICE_851 SLICE_851( .D1(n617530), .C1(n617704), .A1(\address[6] ), 
    .D0(\address[5] ), .C0(n617701), .B0(n592475), .A0(n592474), .F0(n617704), 
    .F1(n614069));
  SLICE_852 SLICE_852( .D0(n613279), .C0(\address[9] ), .B0(n616792), 
    .A0(\address[10] ), .F0(n617695));
  SLICE_854 SLICE_854( .D1(\address[8] ), .C1(n613451), .B1(n613643), 
    .A1(\address[7] ), .D0(n617347), .C0(n593230), .B0(n592807), 
    .A0(\address[6] ), .F0(n613451), .F1(n616789));
  SLICE_855 SLICE_855( .D0(n613460), .C0(n613634), .B0(n616789), 
    .A0(\address[8] ), .F0(n616792));
  SLICE_856 SLICE_856( .D0(n613320), .C0(n613321), .B0(\address[8] ), 
    .A0(\address[7] ), .F0(n616783));
  SLICE_857 SLICE_857( .D1(\address[8] ), .C1(n613323), .B1(n614387), 
    .A1(n616783), .D0(n593588), .C0(n593587), .A0(\address[6] ), .F0(n613323), 
    .F1(n616786));
  SLICE_858 SLICE_858( .D1(n613998), .C1(n613999), .B1(\address[6] ), 
    .A1(\address[7] ), .D0(\address[5] ), .C0(n593062), .A0(n591856), 
    .F0(n613999), .F1(n617677));
  SLICE_859 SLICE_859( .D0(\address[7] ), .C0(n614001), .B0(n617677), 
    .A0(n614002), .F0(n613339));
  SLICE_860 SLICE_860( .D1(n613980), .C1(n613981), .B1(\address[7] ), 
    .A1(\address[6] ), .C0(n593047), .B0(n592511), .A0(\address[5] ), 
    .F0(n613981), .F1(n617671));
  SLICE_862 SLICE_862( .D1(\address[7] ), .C1(n591099), .B1(\address[6] ), 
    .A1(n591100), .D0(\address[5] ), .C0(\address[4] ), .B0(n590941), 
    .A0(\address[3] ), .F0(n591099), .F1(n618511));
  sine_gen_SLICE_863 \sine_gen.SLICE_863 ( .D1(n590962), .C1(n590941), 
    .B1(\address[5] ), .D0(n591476), .B0(n15_adj_316), .A0(\address[4] ), 
    .F0(n590941), .F1(n591909));
  SLICE_864 SLICE_864( .D1(n613974), .C1(n613975), .B1(\address[6] ), 
    .A1(\address[7] ), .D0(\address[5] ), .C0(n593042), .A0(n592494), 
    .F0(n613975), .F1(n617665));
  SLICE_865 SLICE_865( .D1(\address[8] ), .C1(n613348), .B1(\address[9] ), 
    .A1(n613347), .D0(n617665), .C0(n614319), .B0(\address[7] ), .A0(n613978), 
    .F0(n613348), .F1(n617623));
  SLICE_866 SLICE_866( .D0(\address[8] ), .C0(n613294), .B0(\address[9] ), 
    .A0(n613293), .F0(n617659));
  SLICE_867 SLICE_867( .D0(n617659), .C0(n616822), .B0(\address[9] ), 
    .A0(n613291), .F0(n613351));
  SLICE_868 SLICE_868( .D0(\address[8] ), .C0(n613403), .B0(\address[7] ), 
    .A0(n614066), .F0(n616777));
  SLICE_869 SLICE_869( .D0(\address[8] ), .C0(n613326), .B0(n613327), 
    .A0(n616777), .F0(n616780));
  SLICE_870 SLICE_870( .D1(\address[8] ), .C1(n613306), .B1(n616846), 
    .A1(\address[9] ), .D0(\address[7] ), .C0(n616474), .A0(n593723), 
    .F0(n613306), .F1(n617653));
  SLICE_872 SLICE_872( .D1(\address[7] ), .C1(n613424), .B1(\address[8] ), 
    .A1(n613679), .D0(\address[6] ), .C0(n613423), .A0(n617002), .F0(n613424), 
    .F1(n616771));
  SLICE_873 SLICE_873( .D1(\address[10] ), .C1(n616774), .B1(n617539), 
    .A1(n613270), .D0(n616771), .C0(n613676), .B0(\address[8] ), .A0(n613430), 
    .F0(n616774), .F1(n614073));
  SLICE_874 SLICE_874( .D1(\address[5] ), .C1(n593203), .B1(\address[6] ), 
    .A1(n592763), .D0(n592753), .B0(\address[4] ), .A0(n592758), .F0(n593203), 
    .F1(n616765));
  SLICE_876 SLICE_876( .D0(n616864), .C0(n613318), .B0(\address[8] ), 
    .A0(\address[9] ), .F0(n617641));
  SLICE_877 SLICE_877( .D0(n613315), .C0(n616858), .B0(n617641), 
    .A0(\address[9] ), .F0(n613366));
  SLICE_878 SLICE_878( .D1(\address[6] ), .C1(n593024), .B1(\address[5] ), 
    .A1(n592460), .C0(n592461), .B0(\address[4] ), .A0(n592448), .F0(n593024), 
    .F1(n616759));
  SLICE_879 SLICE_879( .D0(n592463), .C0(n593025), .B0(\address[6] ), 
    .A0(n616759), .F0(n616762));
  SLICE_881 SLICE_881( .D1(\address[7] ), .C1(n614009), .B1(n617629), 
    .A1(n592744), .D0(\address[5] ), .C0(n617773), .B0(n592755), .A0(n592720), 
    .F0(n614009), .F1(n617632));
  SLICE_883 SLICE_883( .D1(\address[11] ), .C1(n613381), .B1(\address[10] ), 
    .A1(n616930), .D0(n617623), .C0(n613344), .B0(\address[9] ), .A0(n613345), 
    .F0(n613381), .F1(n617617));
  SLICE_885 SLICE_885( .C1(n617620), .B1(\address[12] ), .A1(n616936), 
    .D0(n613366), .C0(n616912), .B0(\address[11] ), .A0(n617617), .F0(n617620), 
    .F1(n613385));
  SLICE_886 SLICE_886( .D1(\address[5] ), .C1(n591417), .B1(\address[6] ), 
    .A1(n591418), .D0(n603542), .C0(n596223), .B0(n66), .A0(\address[4] ), 
    .F0(n591417), .F1(n616741));
  SLICE_887 SLICE_887( .D1(\address[6] ), .C1(n591721), .B1(n616741), 
    .A1(n591419), .D0(\address[4] ), .C0(n61_adj_322), .B0(\address[1] ), 
    .A0(n603542), .F0(n591721), .F1(n616744));
  SLICE_888 SLICE_888( .D1(\address[5] ), .C1(n30_adj_262), .B1(n591596), 
    .A1(\address[4] ), .D0(\address[1] ), .C0(\address[0] ), .B0(\address[3] ), 
    .A0(\address[2] ), .F0(n30_adj_262), .F1(n617605));
  SLICE_889 SLICE_889( .D0(n596155), .C0(n617605), .B0(n607700), 
    .A0(\address[5] ), .F0(n591569));
  SLICE_890 SLICE_890( .D1(\address[6] ), .C1(n607841), .B1(n592056), 
    .A1(\address[7] ), .D0(n604404), .C0(n607720), .B0(\address[5] ), .A0(n52), 
    .F0(n607841), .F1(n616735));
  SLICE_891 SLICE_891( .D1(n616735), .C1(n607497), .B1(\address[7] ), 
    .A1(n592057), .D0(\address[5] ), .C0(\address[3] ), .B0(n591476), 
    .A0(\address[4] ), .F0(n607497), .F1(n616738));
  SLICE_892 SLICE_892( .D1(\address[6] ), .C1(n591008), .B1(\address[5] ), 
    .A1(n62), .D0(n594441), .C0(n607812), .A0(\address[5] ), .F0(n591008), 
    .F1(n613639));
  SLICE_894 SLICE_894( .D1(n592558), .C1(n617587), .B1(\address[5] ), 
    .A1(n591688), .D0(\address[5] ), .C0(n591600), .B0(\address[4] ), 
    .A0(n592573), .F0(n617587), .F1(n617590));
  SLICE_896 SLICE_896( .D0(\address[6] ), .C0(n593034), .B0(\address[5] ), 
    .A0(n592476), .F0(n617581));
  SLICE_897 SLICE_897( .D1(n592477), .C1(n593035), .B1(\address[6] ), 
    .A1(n617581), .C0(n592478), .B0(\address[4] ), .A0(n592472), .F0(n593035), 
    .F1(n613400));
  SLICE_898 SLICE_898( .D1(\address[6] ), .C1(n593274), .B1(\address[5] ), 
    .A1(n607858), .D0(\address[4] ), .C0(n592590), .A0(n592591), .F0(n593274), 
    .F1(n617575));
  SLICE_899 SLICE_899( .D1(n617575), .C1(n607469), .B1(\address[6] ), 
    .A1(n593275), .D0(n22), .C0(\address[4] ), .B0(\address[3] ), 
    .A0(n15_adj_316), .F0(n607469), .F1(n613403));
  SLICE_900 SLICE_900( .D0(n613257), .C0(n613258), .B0(\address[7] ), 
    .A0(\address[8] ), .F0(n616723));
  SLICE_901 SLICE_901( .D0(n613973), .C0(n593682), .B0(n616723), 
    .A0(\address[8] ), .F0(n616726));
  SLICE_904 SLICE_904( .D1(n607403), .C1(n591748), .B1(\address[4] ), 
    .A1(\address[5] ), .D0(n603542), .C0(n595059), .B0(n66), .A0(\address[4] ), 
    .F0(n591748), .F1(n591939));
  SLICE_906 SLICE_906( .D1(\address[3] ), .C1(n605006), .B1(n14_adj_255), 
    .A1(\address[5] ), .D0(\address[1] ), .C0(\address[2] ), .B0(\address[0] ), 
    .A0(\address[4] ), .F0(n605006), .F1(n616717));
  SLICE_907 SLICE_907( .D1(n7), .C1(n605004), .B1(n616717), .A1(\address[5] ), 
    .D0(\address[1] ), .C0(\address[4] ), .B0(\address[0] ), .A0(\address[2] ), 
    .F0(n605004), .F1(n616720));
  SLICE_909 SLICE_909( .D1(\address[6] ), .C1(n597890), .B1(n617545), 
    .A1(n592877), .D0(\address[4] ), .C0(n607700), .A0(n596155), .F0(n597890), 
    .F1(n613430));
  SLICE_910 SLICE_910( .D1(\address[10] ), .C1(n613273), .B1(n616780), 
    .A1(\address[9] ), .D0(n616966), .C0(n617164), .B0(\address[8] ), 
    .F0(n613273), .F1(n617539));
  SLICE_912 SLICE_912( .D0(\address[9] ), .C0(n613165), .B0(\address[8] ), 
    .A0(n613164), .F0(n617533));
  SLICE_913 SLICE_913( .D0(n613168), .C0(n613167), .B0(\address[9] ), 
    .A0(n617533), .F0(n617536));
  SLICE_914 SLICE_914( .D1(\address[1] ), .B1(\address[3] ), .A1(\address[2] ), 
    .C0(\address[3] ), .B0(\address[2] ), .A0(\address[1] ), .F0(n592586), 
    .F1(n614201));
  SLICE_915 SLICE_915( .D1(n616471), .C1(n593111), .B1(\address[6] ), 
    .A1(n593110), .D0(\address[4] ), .C0(\address[3] ), .B0(n592586), .A0(n29), 
    .F0(n593111), .F1(n616474));
  SLICE_916 SLICE_916( .D1(n613250), .C1(n614260), .B1(\address[8] ), 
    .A1(\address[9] ), .D0(\address[7] ), .B0(n591559), .A0(n604726), 
    .F0(n614260), .F1(n616687));
  SLICE_917 SLICE_917( .D1(\address[9] ), .C1(n592306), .B1(n613253), 
    .A1(n616687), .D0(n604913), .C0(n618202), .B0(\address[7] ), .F0(n592306), 
    .F1(n616690));
  SLICE_918 SLICE_918( .D1(\address[5] ), .C1(\address[4] ), .B1(n593011), 
    .A1(n592819), .D0(\address[3] ), .C0(\address[2] ), .B0(\address[1] ), 
    .A0(\address[0] ), .F0(n593011), .F1(n617515));
  SLICE_919 SLICE_919( .D1(\address[6] ), .C1(n613444), .B1(n617032), 
    .A1(\address[7] ), .D0(n592808), .C0(\address[5] ), .B0(n617515), 
    .A0(n593012), .F0(n613444), .F1(n617203));
  SLICE_920 SLICE_920( .D1(\address[5] ), .C1(n592548), .B1(\address[4] ), 
    .A1(n30_adj_289), .D0(\address[3] ), .C0(\address[1] ), .B0(\address[2] ), 
    .F0(n592548), .F1(n617509));
  SLICE_922 SLICE_922( .D0(\address[9] ), .C0(n613067), .B0(\address[10] ), 
    .A0(n591315), .F0(n616681));
  SLICE_923 SLICE_923( .D1(n616627), .C1(\address[12] ), .B1(n613484), 
    .A1(n613487), .D0(n616681), .C0(n613226), .B0(\address[10] ), .A0(n613079), 
    .F0(n613484), .F1(n616630));
  SLICE_924 SLICE_924( .D1(n62), .C1(n590836), .B1(\address[6] ), 
    .A1(\address[5] ), .D0(\address[4] ), .C0(n595059), .A0(\address[5] ), 
    .F0(n590836), .F1(n613786));
  SLICE_926 SLICE_926( .D1(\address[4] ), .C1(n591679), .B1(\address[5] ), 
    .A1(n591629), .D0(\address[1] ), .C0(\address[0] ), .B0(\address[2] ), 
    .A0(\address[3] ), .F0(n591679), .F1(n617491));
  SLICE_927 SLICE_927( .D0(n592583), .C0(n617491), .B0(\address[5] ), 
    .A0(n15_adj_296), .F0(n617494));
  SLICE_928 SLICE_928( .D0(\address[10] ), .C0(n592351), .B0(n592350), 
    .A0(\address[9] ), .F0(n616675));
  SLICE_929 SLICE_929( .D1(\address[10] ), .C1(n614124), .B1(n592353), 
    .A1(n616675), .D0(n592149), .C0(n607774), .B0(\address[7] ), 
    .A0(\address[8] ), .F0(n614124), .F1(n616678));
  SLICE_930 SLICE_930( .D0(n617482), .C0(n613900), .B0(\address[10] ), 
    .A0(\address[11] ), .F0(n617485));
  SLICE_931 SLICE_931( .D0(n613897), .C0(n617476), .B0(\address[11] ), 
    .A0(n617485), .F0(n592414));
  SLICE_932 SLICE_932( .D0(\address[10] ), .C0(n613223), .B0(n613055), 
    .A0(\address[9] ), .F0(n616663));
  SLICE_933 SLICE_933( .D0(n613058), .C0(n613064), .B0(\address[10] ), 
    .A0(n616663), .F0(n613487));
  SLICE_935 SLICE_935( .D1(\address[9] ), .C1(n613884), .B1(n617479), 
    .A1(n613885), .D0(n604911), .C0(n592169), .B0(\address[7] ), .F0(n613884), 
    .F1(n617482));
  SLICE_937 SLICE_937( .D1(n613867), .C1(n617428), .B1(\address[9] ), 
    .A1(n617473), .D0(n613750), .C0(n613749), .B0(n617425), .A0(\address[7] ), 
    .F0(n617428), .F1(n617476));
  SLICE_938 SLICE_938( .D1(\address[6] ), .C1(n591933), .B1(\address[7] ), 
    .A1(n614501), .C0(n604404), .B0(\address[5] ), .A0(\address[1] ), 
    .F0(n591933), .F1(n617467));
  SLICE_939 SLICE_939( .D1(\address[7] ), .C1(n613621), .B1(n613620), 
    .A1(n617467), .C0(\address[5] ), .B0(n607720), .A0(n595078), .F0(n613621), 
    .F1(n617470));
  SLICE_940 SLICE_940( .D1(\address[6] ), .C1(n607503), .B1(n591941), 
    .A1(\address[7] ), .D0(\address[5] ), .C0(\address[4] ), .B0(n594572), 
    .A0(n607403), .F0(n607503), .F1(n617461));
  SLICE_942 SLICE_942( .D0(n613158), .C0(n613159), .B0(\address[6] ), 
    .A0(\address[7] ), .F0(n617455));
  SLICE_943 SLICE_943( .D0(\address[7] ), .C0(n591952), .B0(n597741), 
    .A0(n617455), .F0(n617458));
  SLICE_944 SLICE_944( .D1(\address[7] ), .C1(n595742), .B1(n592142), 
    .D0(n607664), .C0(n595518), .B0(\address[5] ), .A0(\address[6] ), 
    .F0(n595742), .F1(\sine_gen.n595879 ));
  sine_gen_SLICE_945 \sine_gen.SLICE_945 ( .D1(n601206), .C1(n591482), 
    .B1(\address[5] ), .A1(n22), .D0(\address[2] ), .C0(\address[4] ), 
    .B0(\address[1] ), .A0(\address[3] ), .F0(n591482), .F1(n595518));
  SLICE_947 SLICE_947( .D1(\address[8] ), .C1(n613233), .B1(n616651), 
    .A1(n613234), .D0(\address[6] ), .C0(n591875), .A0(n591411), .F0(n613233), 
    .F1(n616654));
  SLICE_948 SLICE_948( .D1(n52), .C1(n592498), .B1(\address[2] ), 
    .A1(\address[5] ), .D0(\address[1] ), .C0(\address[0] ), .B0(\address[2] ), 
    .A0(n603834), .F0(n592498), .F1(n613093));
  SLICE_950 SLICE_950( .D0(\address[7] ), .C0(n613729), .B0(\address[6] ), 
    .A0(n613728), .F0(n617449));
  SLICE_951 SLICE_951( .D1(n613731), .C1(n613732), .B1(n617449), 
    .A1(\address[7] ), .D0(n595035), .C0(\address[5] ), .B0(n591540), 
    .F0(n613732), .F1(n617452));
  SLICE_952 SLICE_952( .D1(n613741), .C1(n613740), .B1(\address[6] ), 
    .A1(\address[7] ), .C0(n591416), .B0(\address[5] ), .A0(n591547), 
    .F0(n613740), .F1(n617443));
  SLICE_954 SLICE_954( .D0(\address[9] ), .C0(n613049), .B0(\address[10] ), 
    .A0(n613220), .F0(n616645));
  SLICE_955 SLICE_955( .D1(\address[12] ), .C1(n613493), .B1(\address[11] ), 
    .A1(n613490), .D0(n616645), .C0(n613595), .B0(\address[10] ), .A0(n591305), 
    .F0(n613493), .F1(n616627));
  SLICE_956 SLICE_956( .D1(\address[5] ), .C1(n597617), .B1(n607664), 
    .A1(\address[6] ), .D0(\address[5] ), .C0(\address[4] ), .B0(n591476), 
    .A0(n594461), .F0(n597617), .F1(n613555));
  SLICE_958 SLICE_958( .D1(\address[11] ), .C1(n612895), .B1(\address[10] ), 
    .A1(n616492), .D0(\address[9] ), .C0(n617410), .B0(n613855), .A0(n618529), 
    .F0(n612895), .F1(n617431));
  SLICE_959 SLICE_959( .D1(n613864), .C1(n617422), .B1(\address[11] ), 
    .A1(n617431), .D0(n617419), .C0(n617374), .B0(n613837), .A0(\address[9] ), 
    .F0(n617422), .F1(n592417));
  SLICE_960 SLICE_960( .D1(n591392), .C1(n591983), .B1(\address[6] ), 
    .A1(\address[7] ), .D0(\address[5] ), .C0(n591554), .A0(n591391), 
    .F0(n591983), .F1(n617425));
  SLICE_964 SLICE_964( .D1(\address[8] ), .C1(n613840), .B1(\address[9] ), 
    .A1(n613839), .C0(n617854), .B0(\address[7] ), .A0(n617842), .F0(n613840), 
    .F1(n617419));
  SLICE_966 SLICE_966( .D0(\address[9] ), .C0(\address[8] ), .B0(n616450), 
    .A0(n613571), .F0(n616621));
  SLICE_967 SLICE_967( .D0(\address[9] ), .C0(n613095), .B0(n616621), 
    .A0(n613096), .F0(n616624));
  SLICE_968 SLICE_968( .D0(n591451), .C0(n597757), .B0(\address[6] ), 
    .A0(\address[7] ), .F0(n617413));
  SLICE_970 SLICE_970( .D1(\address[5] ), .C1(n591396), .A1(n591410), 
    .D0(\address[4] ), .C0(\address[3] ), .B0(n29), .A0(\address[2] ), 
    .F0(n591396), .F1(n591976));
  sine_gen_SLICE_971 \sine_gen.SLICE_971 ( .D1(n22), .C1(n29), 
    .B1(\address[4] ), .A1(\address[3] ), .D0(\address[2] ), .B0(\address[1] ), 
    .A0(\address[0] ), .F0(n29), .F1(n591430));
  SLICE_972 SLICE_972( .D1(\address[5] ), .C1(n597931), .B1(n592619), 
    .A1(\address[6] ), .D0(n602888), .C0(\address[4] ), .B0(n607403), 
    .A0(\address[5] ), .F0(n597931), .F1(n613326));
  SLICE_975 SLICE_975( .D0(n616615), .C0(n613631), .B0(\address[9] ), 
    .A0(n613475), .F0(n616618));
  SLICE_976 SLICE_976( .D1(\address[6] ), .C1(n597759), .B1(n591654), 
    .A1(\address[7] ), .C0(n591394), .B0(n591388), .A0(\address[5] ), 
    .F0(n597759), .F1(n617407));
  SLICE_980 SLICE_980( .D1(\address[4] ), .C1(n607874), .B1(\address[5] ), 
    .A1(n592589), .D0(n15_adj_316), .C0(\address[4] ), .B0(n66), .A0(n603542), 
    .F0(n607874), .F1(n607915));
  SLICE_983 SLICE_983( .D0(\address[5] ), .C0(n607403), .B0(n617401), 
    .A0(n592589), .F0(n591654));
  SLICE_984 SLICE_984( .D1(n592589), .C1(n597836), .B1(\address[5] ), 
    .A1(\address[4] ), .D0(n603542), .C0(n607403), .B0(n66), .A0(\address[4] ), 
    .F0(n597836), .F1(n607644));
  SLICE_986 SLICE_986( .D1(n15), .C1(n591607), .B1(\address[4] ), 
    .A1(\address[5] ), .D0(\address[2] ), .C0(\address[1] ), .B0(\address[3] ), 
    .A0(\address[0] ), .F0(n591607), .F1(n617395));
  SLICE_987 SLICE_987( .D0(n591608), .C0(n617395), .B0(n592558), 
    .A0(\address[5] ), .F0(n617398));
  SLICE_988 SLICE_988( .D1(\address[5] ), .C1(n33), .B1(n592472), 
    .A1(\address[4] ), .C0(n24), .B0(n27), .A0(\address[5] ), .F0(n33), 
    .F1(n611360));
  SLICE_990 SLICE_990( .D1(n613930), .C1(n613929), .B1(\address[7] ), 
    .A1(\address[6] ), .D0(n591638), .C0(n591634), .A0(\address[5] ), 
    .F0(n613929), .F1(n617389));
  SLICE_991 SLICE_991( .D1(n617389), .C1(n592079), .B1(n591632), 
    .A1(\address[7] ), .D0(n591636), .C0(n591834), .B0(\address[5] ), 
    .F0(n592079), .F1(n613851));
  SLICE_992 SLICE_992( .D1(\address[5] ), .C1(n607528), .B1(\address[4] ), 
    .A1(n591476), .D0(n61), .C0(\address[3] ), .B0(\address[4] ), .A0(n29), 
    .F0(n607528), .F1(n591907));
  SLICE_994 SLICE_994( .D1(\address[5] ), .C1(n592819), .B1(\address[4] ), 
    .A1(n592805), .C0(\address[1] ), .B0(\address[0] ), .A0(\address[3] ), 
    .F0(n592819), .F1(n617029));
  SLICE_995 SLICE_995( .D1(n614177), .C1(n592802), .B1(n617029), 
    .A1(\address[5] ), .D0(\address[0] ), .C0(\address[1] ), .B0(\address[2] ), 
    .A0(\address[3] ), .F0(n592802), .F1(n617032));
  SLICE_996 SLICE_996( .D0(n613953), .C0(n613954), .B0(\address[6] ), 
    .A0(\address[7] ), .F0(n617383));
  SLICE_997 SLICE_997( .D1(n592098), .C1(n607921), .B1(n617383), 
    .A1(\address[7] ), .D0(\address[5] ), .C0(n607854), .B0(n591591), 
    .F0(n607921), .F1(n617386));
  sine_gen_SLICE_999 \sine_gen.SLICE_999 ( .D1(\address[0] ), .C1(n38), 
    .B1(\address[3] ), .A1(\address[4] ), .C0(\address[2] ), .A0(\address[1] ), 
    .F0(n38), .F1(n594441));
  SLICE_1000 SLICE_1000( .D0(\address[9] ), .C0(n612898), .B0(\address[10] ), 
    .A0(n612897), .F0(n617377));
  SLICE_1001 SLICE_1001( .D0(\address[10] ), .C0(n613833), .B0(n613834), 
    .A0(n617377), .F0(n590816));
  SLICE_1002 SLICE_1002( .D0(\address[6] ), .C0(n597763), .B0(\address[7] ), 
    .A0(n591569), .F0(n617371));
  SLICE_1003 SLICE_1003( .D1(n597765), .C1(n592110), .B1(\address[7] ), 
    .A1(n617371), .C0(n591864), .B0(n597733), .A0(\address[5] ), .F0(n592110), 
    .F1(n617374));
  SLICE_1004 SLICE_1004( .D1(\address[10] ), .C1(n612985), .B1(n616654), 
    .A1(\address[9] ), .D0(\address[8] ), .C0(n618112), .B0(n604761), 
    .A0(\address[2] ), .F0(n612985), .F1(n617359));
  SLICE_1005 SLICE_1005( .D1(\address[10] ), .C1(n613779), .B1(n617359), 
    .A1(n613780), .D0(n618070), .C0(n617098), .A0(\address[8] ), .F0(n613779), 
    .F1(n617362));
  SLICE_1006 SLICE_1006( .D1(n595078), .C1(n597627), .B1(\address[6] ), 
    .A1(\address[5] ), .D0(\address[5] ), .C0(n603542), .B0(n594572), 
    .A0(\address[4] ), .F0(n597627), .F1(n597662));
  SLICE_1008 SLICE_1008( .D1(\address[7] ), .C1(n607908), .B1(\address[8] ), 
    .A1(n590880), .D0(\address[6] ), .C0(n595059), .B0(\address[5] ), 
    .A0(\address[4] ), .F0(n607908), .F1(n618559));
  SLICE_1009 SLICE_1009( .D1(\address[8] ), .C1(n591138), .B1(n614145), 
    .A1(n618559), .D0(\address[5] ), .B0(n594461), .A0(\address[6] ), 
    .F0(n614145), .F1(n613055));
  SLICE_1010 SLICE_1010( .D0(n593229), .C0(n593228), .B0(\address[6] ), 
    .A0(\address[5] ), .F0(n617347));
  SLICE_1013 SLICE_1013( .D0(n616573), .C0(\address[9] ), .B0(n592322), 
    .A0(n592321), .F0(n592396));
  SLICE_1015 SLICE_1015( .D1(n613717), .C1(n613716), .B1(\address[9] ), 
    .A1(n617329), .D0(\address[7] ), .C0(n618430), .A0(n612640), .F0(n613716), 
    .F1(n617332));
  SLICE_1016 SLICE_1016( .D1(\address[4] ), .C1(n592721), .B1(n592950), 
    .A1(\address[5] ), .D0(\address[2] ), .C0(\address[0] ), .B0(\address[3] ), 
    .A0(\address[1] ), .F0(n592721), .F1(n617773));
  SLICE_1018 SLICE_1018( .D1(\address[5] ), .C1(n617317), .B1(n591596), 
    .A1(n592558), .D0(n591608), .C0(\address[5] ), .B0(n591613), 
    .A0(\address[4] ), .F0(n617317), .F1(n617320));
  SLICE_1020 SLICE_1020( .D1(\address[6] ), .C1(n613606), .B1(n613605), 
    .A1(\address[7] ), .C0(\address[5] ), .B0(n590962), .A0(n594572), 
    .F0(n613606), .F1(n617311));
  SLICE_1023 SLICE_1023( .D0(n617305), .C0(n591909), .B0(n607915), 
    .A0(\address[7] ), .F0(n617308));
  SLICE_1025 SLICE_1025( .D0(n614499), .C0(n613757), .B0(\address[8] ), 
    .A0(n617299), .F0(n617302));
  sine_gen_SLICE_1026 \sine_gen.SLICE_1026 ( .D0(n590818), 
    .C0(\sine_gen.n594418 ), .B0(\address[12] ), .A0(\sine_gen.n618439 ), 
    .F0(\sine_gen.n618442 ));
  sine_gen_SLICE_1027 \sine_gen.SLICE_1027 ( .D1(n590816), 
    .C1(\sine_gen.n594416 ), .B1(\address[12] ), .A1(\address[11] ), 
    .D0(\sine_gen.n594380 ), .C0(\address[9] ), .B0(n590805), 
    .A0(\address[10] ), .F0(\sine_gen.n594416 ), .F1(\sine_gen.n618439 ));
  sine_gen_SLICE_1028 \sine_gen.SLICE_1028 ( .D0(n590811), 
    .C0(\sine_gen.n594411 ), .B0(\address[12] ), .A0(\address[11] ), 
    .F0(\sine_gen.n618355 ));
  sine_gen_SLICE_1029 \sine_gen.SLICE_1029 ( .D0(\sine_gen.n618355 ), 
    .C0(\sine_gen.n594413 ), .B0(\address[12] ), .A0(n590813), 
    .F0(\sine_gen.n618358 ));
  sine_gen_SLICE_1030 \sine_gen.SLICE_1030 ( .D1(\address[8] ), 
    .C1(\sine_gen.n607660 ), .B1(\address[9] ), .A1(n590720), .D0(n607664), 
    .C0(\sine_gen.n602886 ), .B0(n590718), .A0(\address[8] ), 
    .F0(\sine_gen.n607660 ), .F1(\sine_gen.n594132 ));
  sine_gen_SLICE_1032 \sine_gen.SLICE_1032 ( .D1(\address[8] ), 
    .C1(\sine_gen.n594280 ), .B1(\address[7] ), .A1(n607896), 
    .D0(\address[6] ), .C0(n594441), .A0(\address[5] ), 
    .F0(\sine_gen.n594280 ), .F1(\sine_gen.n594358 ));
  SLICE_1033 SLICE_1033( .D1(n592149), .C1(n607896), .B1(\address[8] ), 
    .A1(\address[7] ), .D0(n604681), .C0(\address[6] ), .B0(\address[7] ), 
    .F0(n607896), .F1(n590759));
  sine_gen_SLICE_1035 \sine_gen.SLICE_1035 ( .D1(\address[4] ), 
    .C1(n7_adj_321), .B1(\address[3] ), .A1(\address[0] ), .C0(\address[2] ), 
    .A0(\address[1] ), .F0(n7_adj_321), .F1(n607718));
  sine_gen_SLICE_1036 \sine_gen.SLICE_1036 ( .D1(\address[4] ), .C1(n593090), 
    .B1(n15_adj_316), .A1(\address[5] ), .D0(n603542), .C0(\address[4] ), 
    .B0(n66), .A0(n592589), .F0(n593090), .F1(n614025));
  sine_gen_SLICE_1038 \sine_gen.SLICE_1038 ( .D1(n594508), .C1(n4_adj_325), 
    .B1(\address[7] ), .A1(\address[6] ), .D0(\address[1] ), .C0(n604681), 
    .B0(\address[2] ), .A0(\address[0] ), .F0(n4_adj_325), .F1(n618517));
  SLICE_1039 SLICE_1039( .D1(\address[8] ), .C1(n618520), .A1(n614294), 
    .D0(n590910), .C0(n618517), .B0(n591926), .A0(\address[7] ), .F0(n618520), 
    .F1(n613064));
  sine_gen_SLICE_1042 \sine_gen.SLICE_1042 ( .D1(n607664), 
    .C1(\sine_gen.n618451 ), .B1(n595108), .A1(\address[6] ), 
    .D0(\address[6] ), .C0(n592619), .B0(\address[5] ), .A0(n607720), 
    .F0(\sine_gen.n618451 ), .F1(n618454));
  sine_gen_SLICE_1045 \sine_gen.SLICE_1045 ( .D1(\address[4] ), .C1(n596223), 
    .A1(\address[5] ), .D0(\address[3] ), .B0(\address[1] ), .A0(\address[2] ), 
    .F0(n596223), .F1(\sine_gen.n126_adj_210 ));
  sine_gen_SLICE_1046 \sine_gen.SLICE_1046 ( .D1(\address[1] ), 
    .C1(\sine_gen.n618367 ), .B1(\address[6] ), .A1(n607359), .D0(n607720), 
    .C0(\address[5] ), .B0(n593092), .A0(\address[6] ), 
    .F0(\sine_gen.n618367 ), .F1(n618370));
  sine_gen_SLICE_1048 \sine_gen.SLICE_1048 ( .D1(\address[6] ), .C1(n607359), 
    .B1(\address[5] ), .D0(\address[4] ), .B0(\address[2] ), .A0(\address[3] ), 
    .F0(n607359), .F1(n594312));
  SLICE_1049 SLICE_1049( .D1(\address[9] ), .C1(n613644), .B1(n617197), 
    .A1(n613645), .D0(\address[7] ), .C0(n594312), .B0(n126), 
    .A0(\address[6] ), .F0(n613644), .F1(n590809));
  sine_gen_SLICE_1050 \sine_gen.SLICE_1050 ( .D1(n592351), 
    .C1(\sine_gen.n595949 ), .B1(\address[9] ), .A1(\address[10] ), 
    .D0(\address[8] ), .C0(\sine_gen.n595879 ), .B0(n592281), 
    .F0(\sine_gen.n595949 ), .F1(\sine_gen.n616669 ));
  sine_gen_SLICE_1051 \sine_gen.SLICE_1051 ( .D1(n592353), 
    .C1(\sine_gen.n614136 ), .B1(\sine_gen.n616669 ), .A1(\address[10] ), 
    .D0(\sine_gen.n594280 ), .C0(\address[7] ), .B0(n607774), 
    .A0(\address[8] ), .F0(\sine_gen.n614136 ), .F1(\sine_gen.n616672 ));
  sine_gen_SLICE_1052 \sine_gen.SLICE_1052 ( .D1(\address[6] ), .C1(n592047), 
    .B1(\address[5] ), .A1(n595108), .D0(n62_adj_323), .B0(n607720), 
    .A0(\address[5] ), .F0(n592047), .F1(n592223));
  SLICE_1054 SLICE_1054( .D0(\address[9] ), .C0(n613696), .B0(\address[8] ), 
    .A0(n617284), .F0(n617293));
  SLICE_1055 SLICE_1055( .D1(\address[9] ), .C1(n617272), .B1(n617293), 
    .A1(n613693), .D0(n613903), .C0(n613902), .B0(\address[7] ), .A0(n617269), 
    .F0(n617272), .F1(n617296));
  SLICE_1056 SLICE_1056( .D0(\address[6] ), .C0(n613765), .B0(\address[7] ), 
    .A0(n613764), .F0(n617287));
  SLICE_1057 SLICE_1057( .D1(n617287), .C1(n613767), .B1(n613768), 
    .A1(\address[7] ), .D0(n607858), .C0(n591639), .B0(\address[5] ), 
    .F0(n613767), .F1(n617290));
  SLICE_1058 SLICE_1058( .D0(\address[7] ), .C0(n613858), .B0(\address[6] ), 
    .A0(n613857), .F0(n617281));
  SLICE_1059 SLICE_1059( .D0(n617281), .C0(n592029), .B0(\address[7] ), 
    .A0(n591654), .F0(n617284));
  SLICE_1060 SLICE_1060( .D1(\address[10] ), .C1(n613156), .B1(n616726), 
    .A1(\address[9] ), .D0(\address[8] ), .C0(n593833), .B0(n592430), 
    .A0(n604532), .F0(n613156), .F1(n617275));
  SLICE_1061 SLICE_1061( .D1(\address[10] ), .C1(n617260), .B1(n613690), 
    .A1(n617275), .D0(n617257), .C0(n20), .B0(n593690), .A0(\address[8] ), 
    .F0(n617260), .F1(n617278));
  SLICE_1062 SLICE_1062( .D1(\address[6] ), .C1(n618553), .B1(n591403), 
    .A1(n607802), .D0(\address[6] ), .C0(n591720), .B0(\address[5] ), 
    .A0(n591399), .F0(n618553), .F1(n613532));
  SLICE_1064 SLICE_1064( .D0(\address[6] ), .C0(n592034), .B0(n604907), 
    .A0(\address[7] ), .F0(n617269));
  SLICE_1066 SLICE_1066( .D1(\address[10] ), .C1(n613687), .B1(\address[9] ), 
    .A1(n617254), .D0(n592717), .C0(n616948), .B0(n604532), .A0(\address[8] ), 
    .F0(n613687), .F1(n617263));
  SLICE_1067 SLICE_1067( .D1(n617263), .C1(n613683), .B1(n613684), 
    .A1(\address[10] ), .D0(n617242), .C0(n617248), .B0(\address[8] ), 
    .F0(n613683), .F1(n617266));
  SLICE_1068 SLICE_1068( .D0(\address[11] ), .C0(n614060), .B0(n613406), 
    .A0(\address[12] ), .F0(n616543));
  SLICE_1069 SLICE_1069( .D1(n614072), .C1(n613397), .B1(\address[12] ), 
    .A1(n616543), .D0(n616942), .C0(n613396), .B0(\address[10] ), .F0(n613397), 
    .F1(n616546));
  SLICE_1070 SLICE_1070( .D0(\address[8] ), .C0(n614069), .B0(n613400), 
    .A0(\address[7] ), .F0(n617257));
  SLICE_1072 SLICE_1072( .D1(n592596), .C1(n617761), .B1(n61_adj_322), 
    .A1(\address[5] ), .D0(\address[4] ), .C0(\address[5] ), .B0(n603542), 
    .A0(n592583), .F0(n617761), .F1(n614017));
  SLICE_1074 SLICE_1074( .D0(\address[7] ), .C0(n616660), .B0(\address[8] ), 
    .A0(n613823), .F0(n617251));
  SLICE_1075 SLICE_1075( .D1(n613127), .C1(n593760), .B1(\address[8] ), 
    .A1(n617251), .D0(\address[6] ), .C0(n593194), .B0(\address[5] ), 
    .A0(n592720), .F0(n593760), .F1(n617254));
  SLICE_1076 SLICE_1076( .D1(\address[9] ), .C1(n590726), .B1(\address[8] ), 
    .A1(n614113), .D0(n604394), .C0(n61_adj_322), .B0(\address[7] ), 
    .A0(n591138), .F0(n590726), .F1(n616537));
  SLICE_1077 SLICE_1077( .D1(\address[9] ), .C1(n614140), .B1(n590728), 
    .A1(n616537), .D0(\address[7] ), .C0(\address[6] ), .A0(n126), 
    .F0(n614140), .F1(n590799));
  SLICE_1079 SLICE_1079( .D1(n613681), .C1(n617236), .B1(n617245), 
    .A1(\address[7] ), .D0(\address[5] ), .C0(n617233), .B0(n592777), 
    .A0(n592776), .F0(n617236), .F1(n617248));
  SLICE_1080 SLICE_1080( .D1(n617224), .C1(n613669), .B1(\address[7] ), 
    .A1(\address[6] ), .D0(\address[5] ), .C0(n593213), .B0(\address[4] ), 
    .A0(n592780), .F0(n613669), .F1(n617239));
  SLICE_1082 SLICE_1082( .D1(\address[4] ), .C1(n592771), .B1(\address[5] ), 
    .A1(n592980), .D0(\address[2] ), .C0(\address[3] ), .B0(\address[0] ), 
    .A0(\address[1] ), .F0(n592771), .F1(n617233));
  SLICE_1084 SLICE_1084( .D0(n613431), .C0(n614321), .B0(\address[7] ), 
    .A0(\address[6] ), .F0(n617227));
  SLICE_1085 SLICE_1085( .D1(n613672), .C1(n613671), .B1(n617227), 
    .A1(\address[7] ), .C0(n597892), .B0(n592519), .A0(\address[5] ), 
    .F0(n613671), .F1(n617230));
  SLICE_1086 SLICE_1086( .D1(n617416), .C1(n613861), .B1(\address[8] ), 
    .A1(\address[9] ), .D0(n617950), .C0(\address[7] ), .B0(n617944), 
    .F0(n613861), .F1(n618529));
  SLICE_1088 SLICE_1088( .D1(n592778), .C1(n617221), .B1(n592777), 
    .A1(\address[5] ), .D0(n592779), .C0(\address[4] ), .B0(\address[5] ), 
    .A0(n592780), .F0(n617221), .F1(n617224));
  SLICE_1090 SLICE_1090( .D0(\address[5] ), .C0(n613654), .B0(\address[6] ), 
    .A0(n613653), .F0(n617209));
  SLICE_1092 SLICE_1092( .D1(n590734), .C1(\address[9] ), .B1(n590733), 
    .A1(\address[8] ), .D0(n126), .C0(\address[6] ), .B0(\address[7] ), 
    .A0(n594453), .F0(n590734), .F1(n616513));
  SLICE_1093 SLICE_1093( .D1(n616513), .C1(n590736), .B1(n607593), 
    .A1(\address[9] ), .D0(\address[7] ), .C0(n590694), .B0(n601404), 
    .A0(n607722), .F0(n590736), .F1(n590801));
  SLICE_1095 SLICE_1095( .D1(n613648), .C1(n613647), .B1(\address[7] ), 
    .A1(n617203), .D0(\address[5] ), .C0(n593334), .A0(n592803), .F0(n613647), 
    .F1(n617206));
  SLICE_1097 SLICE_1097( .D1(n618511), .C1(n597641), .B1(n591101), 
    .A1(\address[7] ), .C0(n590962), .B0(n607722), .A0(\address[5] ), 
    .F0(n597641), .F1(n613547));
  SLICE_1098 SLICE_1098( .D0(n613446), .C0(n613447), .B0(\address[9] ), 
    .A0(\address[8] ), .F0(n617197));
  SLICE_1101 SLICE_1101( .D1(n616507), .C1(\address[6] ), .B1(n593107), 
    .A1(n600977), .D0(n7_adj_321), .C0(\address[4] ), .B0(\address[3] ), 
    .A0(n592596), .F0(n593107), .F1(n616510));
  SLICE_1102 SLICE_1102( .D1(\address[7] ), .C1(n591145), .B1(\address[8] ), 
    .A1(n591146), .D0(n607664), .C0(\address[6] ), .B0(n590838), 
    .A0(\address[5] ), .F0(n591145), .F1(n618499));
  SLICE_1103 SLICE_1103( .D1(\address[8] ), .C1(n591148), .B1(n607601), 
    .A1(n618499), .D0(n592589), .C0(n601266), .B0(n590848), .A0(\address[6] ), 
    .F0(n591148), .F1(n613067));
  SLICE_1104 SLICE_1104( .D1(n22), .C1(n610590), .B1(\address[3] ), 
    .A1(\address[4] ), .C0(\address[3] ), .B0(\address[2] ), .A0(\address[1] ), 
    .F0(n610590), .F1(n614412));
  SLICE_1106 SLICE_1106( .D1(n617170), .C1(n613579), .B1(\address[6] ), 
    .A1(\address[7] ), .C0(n593243), .B0(n592835), .A0(\address[5] ), 
    .F0(n613579), .F1(n617179));
  SLICE_1108 SLICE_1108( .D1(n592830), .C1(n592832), .B1(\address[5] ), 
    .A1(\address[4] ), .D0(\address[1] ), .C0(\address[3] ), .B0(\address[2] ), 
    .A0(\address[0] ), .F0(n592832), .F1(n617173));
  SLICE_1109 SLICE_1109( .D1(\address[5] ), .C1(n592834), .B1(n617173), 
    .A1(n592833), .D0(\address[3] ), .C0(\address[2] ), .B0(\address[1] ), 
    .A0(\address[0] ), .F0(n592833), .F1(n617176));
  SLICE_1110 SLICE_1110( .D1(\address[7] ), .C1(n591026), .B1(n591027), 
    .A1(\address[6] ), .D0(n607664), .C0(n590939), .A0(\address[5] ), 
    .F0(n591026), .F1(n616495));
  SLICE_1111 SLICE_1111( .D1(n616495), .C1(n591029), .B1(n597612), 
    .A1(\address[7] ), .D0(\address[5] ), .C0(n590945), .B0(\address[4] ), 
    .A0(n592590), .F0(n591029), .F1(n616498));
  SLICE_1112 SLICE_1112( .D0(\address[8] ), .C0(n613852), .B0(\address[9] ), 
    .A0(n613851), .F0(n616489));
  SLICE_1113 SLICE_1113( .D0(n616489), .C0(n614317), .B0(\address[9] ), 
    .A0(n613849), .F0(n616492));
  SLICE_1114 SLICE_1114( .D1(n590617), .C1(n590696), .B1(\address[8] ), 
    .A1(\address[7] ), .D0(\address[6] ), .C0(\address[5] ), .B0(\address[4] ), 
    .A0(\address[3] ), .F0(n590696), .F1(n618481));
  SLICE_1115 SLICE_1115( .D1(n618481), .C1(n590620), .B1(\address[8] ), 
    .A1(n607904), .D0(\address[6] ), .C0(\address[5] ), .A0(n590838), 
    .F0(n590620), .F1(n612898));
  SLICE_1118 SLICE_1118( .D1(\address[8] ), .C1(n591154), .B1(\address[7] ), 
    .A1(n607879), .D0(n602888), .C0(n601266), .B0(n590592), .A0(\address[6] ), 
    .F0(n607879), .F1(n618475));
  SLICE_1119 SLICE_1119( .D1(n597649), .C1(n591156), .B1(n618475), 
    .A1(\address[8] ), .D0(n607722), .C0(n607718), .B0(\address[6] ), 
    .A0(\address[5] ), .F0(n591156), .F1(n613079));
  SLICE_1120 SLICE_1120( .D1(\address[6] ), .C1(n593195), .B1(n592720), 
    .A1(\address[5] ), .D0(n592744), .C0(\address[4] ), .A0(n592752), 
    .F0(n593195), .F1(n616483));
  SLICE_1122 SLICE_1122( .D1(\address[4] ), .C1(n592779), .B1(n592778), 
    .D0(\address[0] ), .C0(\address[2] ), .B0(\address[1] ), .A0(\address[3] ), 
    .F0(n592779), .F1(n593213));
  SLICE_1124 SLICE_1124( .D1(\address[4] ), .C1(n46), .B1(n61_adj_284), 
    .A1(\address[5] ), .D0(\address[1] ), .C0(\address[0] ), .B0(\address[2] ), 
    .A0(\address[3] ), .F0(n46), .F1(n617143));
  SLICE_1125 SLICE_1125( .C1(n592441), .B1(n592442), .A1(\address[6] ), 
    .D0(n15_adj_285), .C0(n617143), .B0(\address[5] ), .A0(n15_adj_257), 
    .F0(n592441), .F1(n613258));
  SLICE_1126 SLICE_1126( .D1(\address[7] ), .C1(n590949), .B1(n591030), 
    .A1(\address[6] ), .D0(n15_adj_316), .C0(\address[4] ), .B0(n591476), 
    .A0(\address[5] ), .F0(n591030), .F1(n618469));
  SLICE_1127 SLICE_1127( .D1(n618469), .C1(n590950), .B1(n591031), 
    .A1(\address[7] ), .D0(n590962), .B0(n607664), .A0(\address[5] ), 
    .F0(n590950), .F1(n618472));
  SLICE_1128 SLICE_1128( .D1(n613567), .C1(n613566), .B1(\address[6] ), 
    .A1(\address[5] ), .C0(\address[4] ), .B0(n592490), .A0(n596081), 
    .F0(n613566), .F1(n617137));
  SLICE_1129 SLICE_1129( .C1(n617140), .B1(n611360), .A1(\address[7] ), 
    .D0(n617137), .C0(n613563), .B0(\address[6] ), .A0(n613564), .F0(n617140), 
    .F1(n613293));
  SLICE_1130 SLICE_1130( .D1(\address[6] ), .C1(n607835), .B1(\address[5] ), 
    .A1(n597843), .D0(\address[4] ), .C0(n14_adj_304), .B0(\address[3] ), 
    .A0(n7_adj_295), .F0(n607835), .F1(n616471));
  SLICE_1132 SLICE_1132( .D0(\address[8] ), .C0(n613774), .B0(\address[7] ), 
    .A0(n613773), .F0(n617131));
  SLICE_1133 SLICE_1133( .D0(\address[8] ), .C0(n613557), .B0(n617131), 
    .A0(n613558), .F0(n617134));
  SLICE_1134 SLICE_1134( .D0(n590816), .C0(n590817), .B0(\address[12] ), 
    .A0(\address[11] ), .F0(n618457));
  SLICE_1135 SLICE_1135( .D1(n590818), .C1(n590819), .B1(\address[12] ), 
    .A1(n618457), .C0(n590808), .B0(\address[10] ), .A0(n590809), .F0(n590819), 
    .F1(n618460));
  SLICE_1136 SLICE_1136( .D1(n591784), .C1(n591601), .B1(\address[5] ), 
    .A1(\address[6] ), .D0(\address[4] ), .B0(n591596), .A0(n15_adj_307), 
    .F0(n591601), .F1(n616465));
  SLICE_1137 SLICE_1137( .D0(\address[6] ), .C0(n591604), .B0(n591603), 
    .A0(n616465), .F0(n616468));
  SLICE_1138 SLICE_1138( .D1(\address[8] ), .C1(n613783), .B1(n613782), 
    .A1(\address[7] ), .D0(\address[6] ), .C0(\address[5] ), .B0(n603834), 
    .A0(n590937), .F0(n613783), .F1(n617125));
  SLICE_1139 SLICE_1139( .D0(n617125), .C0(n613554), .B0(n613555), 
    .A0(\address[8] ), .F0(n617128));
  SLICE_1140 SLICE_1140( .D0(\address[7] ), .C0(n613786), .B0(\address[8] ), 
    .A0(n613785), .F0(n617119));
  SLICE_1141 SLICE_1141( .D1(\address[8] ), .C1(n613551), .B1(n613552), 
    .A1(n617119), .D0(\address[6] ), .C0(n62), .B0(\address[5] ), .A0(n590962), 
    .F0(n613551), .F1(n617122));
  SLICE_1142 SLICE_1142( .D1(\address[5] ), .C1(n591733), .B1(\address[4] ), 
    .A1(n591476), .D0(\address[0] ), .C0(n603542), .B0(\address[1] ), 
    .A0(\address[4] ), .F0(n591733), .F1(n613599));
  SLICE_1144 SLICE_1144( .D0(\address[7] ), .C0(n613789), .B0(n613788), 
    .A0(\address[8] ), .F0(n617113));
  SLICE_1145 SLICE_1145( .D1(n613549), .C1(n613548), .B1(\address[8] ), 
    .A1(n617113), .D0(n597636), .C0(n591089), .A0(\address[6] ), .F0(n613548), 
    .F1(n617116));
  SLICE_1146 SLICE_1146( .D1(\address[6] ), .C1(n607861), .B1(n591597), 
    .A1(\address[5] ), .C0(\address[4] ), .B0(n591592), .A0(n30_adj_289), 
    .F0(n607861), .F1(n616453));
  SLICE_1147 SLICE_1147( .D0(n591595), .C0(n616453), .B0(n591598), 
    .A0(\address[6] ), .F0(n616456));
  SLICE_1148 SLICE_1148( .D1(\address[7] ), .C1(n613794), .B1(n613795), 
    .A1(\address[6] ), .D0(n603542), .C0(n594465), .B0(\address[4] ), 
    .A0(\address[5] ), .F0(n613794), .F1(n617107));
  SLICE_1151 SLICE_1151( .D1(n617101), .C1(n613536), .B1(\address[7] ), 
    .A1(n613537), .D0(\address[4] ), .C0(\address[5] ), .B0(n61), .A0(n590962), 
    .F0(n613536), .F1(n617104));
  SLICE_1152 SLICE_1152( .D1(\address[5] ), .C1(n607524), .B1(n591476), 
    .A1(\address[4] ), .D0(\address[4] ), .C0(n66), .B0(\address[3] ), 
    .A0(\address[2] ), .F0(n607524), .F1(n607623));
  triangular_gen_SLICE_1154 \triangular_gen.SLICE_1154 ( .D0(\tri_wave[8] ), 
    .C0(\tri_wave[10] ), .B0(\tri_wave[5] ), .A0(\tri_wave[2] ), 
    .F0(\triangular_gen.n16 ));
  triangular_gen_SLICE_1155 \triangular_gen.SLICE_1155 ( .D1(\tri_wave[4] ), 
    .C1(\triangular_gen.n17 ), .B1(\tri_wave[3] ), .A1(\triangular_gen.n16 ), 
    .D0(\tri_wave[9] ), .C0(\tri_wave[11] ), .B0(\tri_wave[6] ), 
    .A0(\tri_wave[7] ), .F0(\triangular_gen.n17 ), 
    .F1(\triangular_gen.n610610 ));
  SLICE_1156 SLICE_1156( .D1(n596336), .C1(n592747), .A1(\address[4] ), 
    .D0(\address[3] ), .C0(\address[0] ), .B0(\address[2] ), .A0(\address[1] ), 
    .F0(n592747), .F1(n593197));
  SLICE_1159 SLICE_1159( .D1(\address[4] ), .C1(\address[6] ), 
    .B1(\address[5] ), .D0(\address[6] ), .C0(\address[4] ), .A0(\address[5] ), 
    .F0(n604394), .F1(n605049));
  SLICE_1160 SLICE_1160( .D1(n592451), .C1(n30_adj_288), .B1(\address[4] ), 
    .D0(\address[1] ), .C0(\address[2] ), .B0(\address[3] ), .A0(\address[0] ), 
    .F0(n30_adj_288), .F1(n593255));
  SLICE_1162 SLICE_1162( .C1(n593581), .B1(n597925), .A1(\address[6] ), 
    .D0(n592459), .C0(n593255), .B0(\address[5] ), .F0(n593581), .F1(n613321));
  SLICE_1163 SLICE_1163( .C1(n15_adj_278), .B1(\address[4] ), .A1(n61_adj_284), 
    .D0(\address[1] ), .C0(\address[0] ), .B0(\address[3] ), .A0(\address[2] ), 
    .F0(n15_adj_278), .F1(n592459));
  SLICE_1164 SLICE_1164( .D1(\address[0] ), .C1(n601394), .B1(\address[4] ), 
    .A1(n38), .D0(\address[5] ), .B0(\address[6] ), .F0(n601394), .F1(n612675));
  SLICE_1166 SLICE_1166( .D1(n592460), .C1(n592701), .A1(\address[5] ), 
    .D0(n592433), .C0(\address[4] ), .B0(n592446), .F0(n592701), .F1(n597925));
  SLICE_1167 SLICE_1167( .D1(n30_adj_276), .C1(n15_adj_277), .B1(\address[4] ), 
    .D0(\address[2] ), .C0(\address[3] ), .B0(\address[0] ), .A0(\address[1] ), 
    .F0(n15_adj_277), .F1(n592460));
  SLICE_1168 SLICE_1168( .D1(\address[4] ), .C1(\address[3] ), 
    .B1(\address[2] ), .A1(\address[1] ), .D0(\address[3] ), .C0(\address[4] ), 
    .B0(\address[1] ), .A0(\address[2] ), .F0(n607858), .F1(n591539));
  SLICE_1170 SLICE_1170( .C1(n593256), .B1(\address[5] ), .A1(n592476), 
    .D0(n592451), .C0(\address[4] ), .A0(n596064), .F0(n593256), .F1(n593583));
  SLICE_1172 SLICE_1172( .D1(n604681), .C1(n590873), .B1(\address[6] ), 
    .A1(n38), .D0(\address[5] ), .C0(\address[4] ), .B0(\address[3] ), 
    .A0(n29), .F0(n590873), .F1(n591139));
  SLICE_1174 SLICE_1174( .D1(\address[5] ), .C1(n591763), .A1(n591396), 
    .D0(\address[2] ), .C0(\address[3] ), .B0(\address[4] ), .A0(\address[1] ), 
    .F0(n591763), .F1(n613738));
  SLICE_1176 SLICE_1176( .D1(n592477), .C1(n597879), .B1(\address[5] ), 
    .D0(n592686), .C0(n592487), .B0(\address[4] ), .F0(n597879), .F1(n597927));
  SLICE_1177 SLICE_1177( .C1(n592686), .B1(n592472), .A1(\address[4] ), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[0] ), .A0(\address[2] ), 
    .F0(n592686), .F1(n593151));
  SLICE_1179 SLICE_1179( .D1(\address[4] ), .C1(n15_adj_272), .A1(n596067), 
    .D0(\address[1] ), .C0(\address[2] ), .B0(\address[0] ), .A0(\address[3] ), 
    .F0(n15_adj_272), .F1(n592476));
  SLICE_1180 SLICE_1180( .C1(n590592), .B1(\address[6] ), .D0(\address[3] ), 
    .C0(n14_adj_304), .B0(\address[5] ), .A0(\address[4] ), .F0(n590592), 
    .F1(n590707));
  SLICE_1183 SLICE_1183( .D1(\address[4] ), .C1(n612957), .A1(n612958), 
    .D0(\address[0] ), .C0(\address[2] ), .B0(\address[1] ), .A0(\address[3] ), 
    .F0(n612957), .F1(n592477));
  SLICE_1184 SLICE_1184( .D1(\address[4] ), .C1(n592979), .A1(n596336), 
    .D0(\address[3] ), .C0(\address[2] ), .B0(\address[0] ), .A0(\address[1] ), 
    .F0(n592979), .F1(n593188));
  SLICE_1186 SLICE_1186( .D1(\address[6] ), .C1(n613822), .A1(n617368), 
    .C0(n593188), .B0(\address[5] ), .A0(n592741), .F0(n613822), .F1(n613823));
  SLICE_1192 SLICE_1192( .D1(\address[5] ), .C1(n591741), .A1(n594572), 
    .D0(\address[2] ), .C0(\address[1] ), .B0(\address[4] ), .A0(\address[3] ), 
    .F0(n591741), .F1(n613614));
  SLICE_1194 SLICE_1194( .C1(n613459), .B1(\address[6] ), .A1(n617044), 
    .D0(n592823), .C0(n592821), .B0(\address[5] ), .A0(\address[4] ), 
    .F0(n613459), .F1(n613460));
  SLICE_1195 SLICE_1195( .D1(\address[1] ), .C1(\address[3] ), 
    .B1(\address[2] ), .A1(\address[0] ), .D0(\address[0] ), .C0(\address[1] ), 
    .B0(\address[3] ), .A0(\address[2] ), .F0(n592821), .F1(n592491));
  SLICE_1196 SLICE_1196( .D1(\address[4] ), .C1(n592478), .A1(n592433), 
    .D0(\address[2] ), .C0(\address[0] ), .B0(\address[3] ), .A0(\address[1] ), 
    .F0(n592433), .F1(n593307));
  SLICE_1198 SLICE_1198( .D1(n592491), .C1(n592694), .B1(\address[4] ), 
    .D0(\address[2] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[0] ), 
    .F0(n592694), .F1(n593306));
  SLICE_1200 SLICE_1200( .D1(\address[4] ), .C1(n592758), .A1(n592744), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[2] ), .A0(\address[0] ), 
    .F0(n592744), .F1(n593202));
  SLICE_1201 SLICE_1201( .D1(\address[4] ), .C1(n596349), .A1(n592744), 
    .D0(\address[3] ), .C0(\address[1] ), .B0(\address[0] ), .A0(\address[2] ), 
    .F0(n596349), .F1(n593194));
  SLICE_1202 SLICE_1202( .D1(\address[5] ), .C1(n591736), .A1(n597689), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[2] ), .A0(\address[4] ), 
    .F0(n591736), .F1(n613602));
  SLICE_1204 SLICE_1204( .D1(\address[5] ), .C1(n591729), .A1(n597685), 
    .D0(\address[4] ), .C0(\address[3] ), .B0(n22), .F0(n591729), .F1(n591891));
  SLICE_1205 SLICE_1205( .D1(n29), .C1(\address[4] ), .B1(\address[3] ), 
    .A1(n591627), .C0(n29), .B0(\address[4] ), .A0(\address[3] ), .F0(n597685), 
    .F1(n591633));
  SLICE_1207 SLICE_1207( .D1(\address[5] ), .C1(n607532), .A1(n595035), 
    .D0(\address[3] ), .C0(\address[2] ), .B0(\address[4] ), .A0(n14_adj_304), 
    .F0(n607532), .F1(n614019));
  SLICE_1209 SLICE_1209( .D1(\address[3] ), .C1(n601390), .B1(n7_adj_321), 
    .A1(\address[0] ), .D0(n601390), .C0(\address[6] ), .B0(n590592), 
    .A0(n607403), .F0(n591190), .F1(n614195));
  SLICE_1210 SLICE_1210( .D1(n596067), .C1(n592472), .B1(\address[6] ), 
    .D0(\address[0] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[3] ), 
    .F0(n592472), .F1(n604181));
  SLICE_1212 SLICE_1212( .D1(\address[5] ), .C1(n591438), .A1(n591439), 
    .D0(\address[1] ), .C0(n602888), .B0(\address[4] ), .A0(n61), .F0(n591439), 
    .F1(n613597));
  SLICE_1214 SLICE_1214( .D1(n604986), .C1(n14_adj_256), .A1(\address[3] ), 
    .D0(\address[1] ), .B0(\address[0] ), .A0(\address[2] ), .F0(n14_adj_256), 
    .F1(n604943));
  SLICE_1215 SLICE_1215( .C1(\address[1] ), .B1(\address[2] ), 
    .A1(\address[0] ), .D0(\address[1] ), .C0(\address[4] ), .B0(\address[0] ), 
    .A0(\address[2] ), .F0(n604986), .F1(n7));
  SLICE_1216 SLICE_1216( .C1(n591727), .B1(\address[5] ), .A1(n591440), 
    .D0(\address[4] ), .C0(n66), .B0(\address[2] ), .A0(\address[3] ), 
    .F0(n591727), .F1(n613596));
  SLICE_1219 SLICE_1219( .D1(\address[6] ), .C1(n613132), .B1(n616720), 
    .D0(\address[5] ), .C0(n604943), .A0(n593373), .F0(n613132), .F1(n613133));
  SLICE_1220 SLICE_1220( .D1(\address[7] ), .C1(n593826), .A1(n613133), 
    .C0(n593665), .B0(n592744), .A0(n605049), .F0(n593826), .F1(n593909));
  SLICE_1221 SLICE_1221( .D1(n592950), .C1(n592720), .B1(\address[4] ), 
    .A1(\address[5] ), .D0(\address[1] ), .C0(\address[3] ), .B0(\address[2] ), 
    .A0(\address[0] ), .F0(n592720), .F1(n593665));
  SLICE_1222 SLICE_1222( .C1(n591334), .B1(\address[9] ), .A1(n617116), 
    .D0(\address[8] ), .C0(n618166), .B0(n617104), .F0(n591334), .F1(n613396));
  SLICE_1226 SLICE_1226( .D1(n594572), .C1(n591734), .B1(\address[5] ), 
    .D0(\address[3] ), .C0(\address[4] ), .B0(n7_adj_295), .A0(n595059), 
    .F0(n591734), .F1(n613603));
  SLICE_1228 SLICE_1228( .D1(\address[4] ), .C1(n592742), .A1(n592717), 
    .D0(\address[1] ), .C0(\address[2] ), .B0(\address[3] ), .A0(\address[0] ), 
    .F0(n592742), .F1(n593380));
  SLICE_1231 SLICE_1231( .D1(\address[5] ), .C1(n62_adj_249), .B1(n592760), 
    .D0(n596366), .C0(\address[4] ), .B0(n592758), .F0(n62_adj_249), 
    .F1(n592762));
  SLICE_1232 SLICE_1232( .D0(\address[7] ), .C0(n613372), .A0(n616924), 
    .F0(n613373));
  SLICE_1233 SLICE_1233( .C0(n617050), .B0(n613373), .A0(\address[8] ), 
    .F0(n613923));
  SLICE_1235 SLICE_1235( .D1(n591660), .C1(n591457), .A1(\address[5] ), 
    .D0(\address[2] ), .C0(\address[3] ), .B0(\address[4] ), .A0(n14_adj_304), 
    .F0(n591457), .F1(n613902));
  SLICE_1236 SLICE_1236( .C1(n612963), .B1(\address[4] ), .A1(n612964), 
    .D0(\address[2] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[0] ), 
    .F0(n612963), .F1(n592835));
  SLICE_1238 SLICE_1238( .D1(n614071), .B1(\address[10] ), .A1(n617536), 
    .D0(\address[9] ), .C0(n618328), .A0(n617122), .F0(n614071), .F1(n614072));
  SLICE_1240 SLICE_1240( .D1(\address[5] ), .B1(n593023), .A1(n592459), 
    .C0(n591471), .B0(n594572), .A0(\address[5] ), .F0(n613615), .F1(n593397));
  sine_gen_SLICE_1241 \sine_gen.SLICE_1241 ( .C1(n591471), .B1(n594572), 
    .A1(\address[5] ), .D0(\address[4] ), .C0(n592583), .B0(n603542), .A0(n66), 
    .F0(n591471), .F1(n613627));
  SLICE_1242 SLICE_1242( .D1(n592747), .C1(\address[4] ), .A1(n596336), 
    .D0(\address[3] ), .C0(\address[0] ), .B0(\address[2] ), .A0(\address[1] ), 
    .F0(n596336), .F1(n593192));
  SLICE_1244 SLICE_1244( .D1(n15_adj_285), .C1(n592448), .A1(\address[4] ), 
    .D0(\address[2] ), .C0(\address[3] ), .B0(\address[0] ), .A0(\address[1] ), 
    .F0(n592448), .F1(n593181));
  SLICE_1246 SLICE_1246( .C1(n591740), .B1(\address[5] ), .A1(n607664), 
    .D0(\address[4] ), .C0(n607403), .B0(n603542), .A0(n66), .F0(n591740), 
    .F1(n613611));
  SLICE_1249 SLICE_1249( .D1(\address[4] ), .C1(n15_adj_257), .B1(n61_adj_258), 
    .D0(\address[3] ), .C0(\address[2] ), .B0(\address[1] ), .A0(\address[0] ), 
    .F0(n15_adj_257), .F1(n592716));
  SLICE_1250 SLICE_1250( .D1(n593180), .C1(\address[5] ), .A1(n592438), 
    .C0(\address[4] ), .B0(n592451), .A0(n592440), .F0(n593180), .F1(n613123));
  SLICE_1251 SLICE_1251( .D1(\address[4] ), .C1(n592440), .B1(n30_adj_279), 
    .D0(\address[1] ), .C0(\address[2] ), .B0(\address[0] ), .A0(\address[3] ), 
    .F0(n592440), .F1(n592854));
  SLICE_1253 SLICE_1253( .D1(\address[4] ), .B1(n30_adj_288), .A1(n592430), 
    .C0(\address[4] ), .B0(n592430), .A0(n15_adj_274), .F0(n592438), 
    .F1(n592435));
  sine_gen_SLICE_1257 \sine_gen.SLICE_1257 ( .C1(\sine_gen.n596015 ), 
    .B1(n592417), .A1(\address[12] ), .D0(n592408), .C0(\sine_gen.n596008 ), 
    .B0(\address[11] ), .F0(\sine_gen.n596015 ), .F1(\sine_gen.n596020 ));
  SLICE_1258 SLICE_1258( .D0(\address[7] ), .C0(n618118), .A0(n616456), 
    .F0(n592308));
  SLICE_1259 SLICE_1259( .D1(n613711), .C1(\address[9] ), .A1(n617302), 
    .C0(n617092), .B0(\address[8] ), .A0(n592308), .F0(n613711), .F1(n613712));
  SLICE_1260 SLICE_1260( .D1(\address[4] ), .C1(n612960), .A1(n612961), 
    .D0(\address[0] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[2] ), 
    .F0(n612960), .F1(n592773));
  SLICE_1263 SLICE_1263( .D0(\address[10] ), .C0(n616690), .B0(n613712), 
    .A0(n601366), .F0(n592420));
  SLICE_1265 SLICE_1265( .D1(\address[4] ), .C1(\address[7] ), 
    .B1(\address[5] ), .A1(\address[6] ), .D0(\address[7] ), .C0(\address[5] ), 
    .B0(\address[6] ), .A0(\address[4] ), .F0(n604532), .F1(n590728));
  SLICE_1266 SLICE_1266( .D1(\address[6] ), .C1(n594461), .B1(n594572), 
    .A1(\address[5] ), .D0(\address[5] ), .C0(n593092), .B0(\address[6] ), 
    .A0(n607718), .F0(n592227), .F1(n613552));
  sine_gen_SLICE_1267 \sine_gen.SLICE_1267 ( .C1(\sine_gen.n598118 ), 
    .B1(n592227), .A1(\address[7] ), .D0(n594441), .C0(\address[6] ), 
    .B0(n590852), .A0(\address[5] ), .F0(\sine_gen.n598118 ), 
    .F1(\sine_gen.n595922 ));
  SLICE_1268 SLICE_1268( .D1(\address[4] ), .C1(n30_adj_251), .B1(n592718), 
    .D0(\address[0] ), .C0(\address[2] ), .B0(\address[3] ), .A0(\address[1] ), 
    .F0(n30_adj_251), .F1(n592736));
  sine_gen_SLICE_1271 \sine_gen.SLICE_1271 ( .D1(n603542), .C1(n66), 
    .B1(\address[4] ), .A1(n602888), .D0(\address[4] ), .C0(n603542), .B0(n66), 
    .A0(n591476), .F0(n591660), .F1(n607870));
  SLICE_1272 SLICE_1272( .D1(\address[5] ), .C1(n593179), .B1(n592435), 
    .D0(n592430), .C0(n596067), .A0(\address[4] ), .F0(n593179), .F1(n593526));
  sine_gen_SLICE_1273 \sine_gen.SLICE_1273 ( .D1(\address[4] ), .C1(n592430), 
    .A1(n592433), .D0(\address[3] ), .C0(\address[0] ), .B0(\address[1] ), 
    .A0(\address[2] ), .F0(n592430), .F1(n593018));
  SLICE_1276 SLICE_1276( .D1(\address[6] ), .C1(n597754), .B1(n593461), 
    .C0(n595078), .B0(\address[5] ), .A0(n607720), .F0(n597754), .F1(n607492));
  SLICE_1278 SLICE_1278( .C1(n597712), .B1(\address[5] ), .A1(n591539), 
    .D0(n14_adj_304), .C0(\address[3] ), .B0(\address[4] ), .A0(n592590), 
    .F0(n597712), .F1(n592034));
  sine_gen_SLICE_1281 \sine_gen.SLICE_1281 ( .D1(\address[5] ), .C1(n593286), 
    .A1(n591808), .D0(n7_adj_321), .C0(\address[4] ), .B0(\address[3] ), 
    .A0(n7_adj_295), .F0(n591808), .F1(n613423));
  SLICE_1282 SLICE_1282( .D1(n592581), .C1(n592582), .A1(\address[4] ), 
    .D0(\address[3] ), .C0(\address[1] ), .B0(\address[0] ), .A0(\address[2] ), 
    .F0(n592582), .F1(n593072));
  SLICE_1287 SLICE_1287( .D0(\address[13] ), .C0(n617278), .B0(n613385), 
    .A0(n601366), .F0(n393324));
  SLICE_1289 SLICE_1289( .D1(n61_adj_312), .C1(n30_adj_303), .A1(\address[4] ), 
    .D0(\address[3] ), .C0(\address[0] ), .B0(\address[1] ), .A0(\address[2] ), 
    .F0(n30_adj_303), .F1(n591595));
  SLICE_1290 SLICE_1290( .D1(\address[6] ), .C1(n613759), .B1(n617320), 
    .D0(\address[3] ), .C0(n591611), .B0(n612631), .A0(\address[5] ), 
    .F0(n613759), .F1(n613760));
  SLICE_1291 SLICE_1291( .D1(\address[1] ), .C1(\address[4] ), 
    .B1(\address[0] ), .A1(\address[2] ), .D0(\address[2] ), .C0(\address[0] ), 
    .B0(\address[4] ), .A0(\address[1] ), .F0(n612631), .F1(n612633));
  SLICE_1294 SLICE_1294( .C1(n593074), .B1(n593073), .A1(\address[5] ), 
    .D0(\address[2] ), .C0(\address[4] ), .B0(\address[1] ), .A0(\address[3] ), 
    .F0(n593074), .F1(n614010));
  SLICE_1297 SLICE_1297( .D1(\address[3] ), .C1(\address[0] ), 
    .B1(\address[4] ), .A1(n7_adj_321), .D0(n7_adj_321), .C0(\address[4] ), 
    .B0(\address[0] ), .A0(\address[3] ), .F0(n607641), .F1(n613414));
  SLICE_1298 SLICE_1298( .D1(\address[4] ), .C1(n591627), .B1(n591629), 
    .D0(\address[2] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[0] ), 
    .F0(n591629), .F1(n613146));
  SLICE_1300 SLICE_1300( .D1(n612633), .C1(n592578), .B1(\address[3] ), 
    .A1(\address[5] ), .C0(\address[4] ), .B0(n15_adj_299), .A0(n30_adj_301), 
    .F0(n592578), .F1(n613762));
  SLICE_1304 SLICE_1304( .D0(n617332), .C0(n618178), .A0(\address[10] ), 
    .F0(n592403));
  sine_gen_SLICE_1305 \sine_gen.SLICE_1305 ( .C1(\sine_gen.n596012 ), 
    .B1(\address[12] ), .A1(n592414), .D0(n592403), .B0(\address[11] ), 
    .A0(\sine_gen.n616672 ), .F0(\sine_gen.n596012 ), .F1(n596018));
  SLICE_1306 SLICE_1306( .D1(n616546), .C1(n612932), .B1(\address[13] ), 
    .A1(n601366), .D0(\address[10] ), .C0(n612931), .A0(n616624), .F0(n612932), 
    .F1(n393321));
  sine_gen_SLICE_1309 \sine_gen.SLICE_1309 ( .D1(n613967), .C1(\address[7] ), 
    .A1(n604917), .D0(n594106), .C0(\address[7] ), .B0(n603834), .A0(n601394), 
    .F0(n607888), .F1(n613839));
  SLICE_1310 SLICE_1310( .D0(n255), .C0(n607890), .A0(\address[8] ), 
    .F0(n607911));
  SLICE_1311 SLICE_1311( .D1(\address[8] ), .C1(n255), .B1(\address[9] ), 
    .D0(\address[1] ), .C0(n604726), .B0(n602888), .A0(\address[7] ), 
    .F0(n255), .F1(n614096));
  SLICE_1312 SLICE_1312( .D1(n601404), .C1(n614107), .B1(\address[8] ), 
    .A1(n594185), .D0(\address[0] ), .C0(\address[7] ), .B0(\address[1] ), 
    .A0(n604404), .F0(n614107), .F1(n590783));
  sine_gen_SLICE_1313 \sine_gen.SLICE_1313 ( .D1(\address[1] ), .C1(n601404), 
    .B1(n604404), .A1(\address[0] ), .D0(\address[6] ), .C0(\address[5] ), 
    .F0(n601404), .F1(n607876));
  SLICE_1314 SLICE_1314( .D1(\address[8] ), .C1(n607822), .B1(n607908), 
    .A1(\address[7] ), .D0(\address[6] ), .C0(n29), .B0(\address[3] ), 
    .A0(n601266), .F0(n607822), .F1(n590773));
  SLICE_1316 SLICE_1316( .D1(n616630), .C1(n612929), .B1(n601366), 
    .A1(\address[13] ), .D0(n616618), .C0(n612928), .B0(\address[10] ), 
    .F0(n612929), .F1(n393320));
  SLICE_1318 SLICE_1318( .C1(n593087), .B1(\address[5] ), .A1(n594572), 
    .D0(n607367), .C0(n66), .B0(n603542), .A0(\address[4] ), .F0(n593087), 
    .F1(n614022));
  SLICE_1320 SLICE_1320( .D1(\address[3] ), .C1(\address[1] ), 
    .B1(\address[2] ), .A1(\address[0] ), .D0(\address[0] ), .C0(\address[3] ), 
    .B0(\address[1] ), .A0(\address[2] ), .F0(n30_adj_252), .F1(n15_adj_285));
  SLICE_1321 SLICE_1321( .C1(n592734), .B1(n592735), .A1(\address[5] ), 
    .D0(n30_adj_252), .B0(n15_adj_254), .A0(\address[4] ), .F0(n592735), 
    .F1(n614052));
  SLICE_1324 SLICE_1324( .D1(\address[5] ), .C1(n593173), .A1(n592708), 
    .D0(n592433), .C0(n15_adj_285), .A0(\address[4] ), .F0(n593173), 
    .F1(n613117));
  SLICE_1327 SLICE_1327( .D1(n592445), .C1(n592433), .B1(\address[4] ), 
    .D0(n15_adj_257), .C0(\address[4] ), .A0(n592445), .F0(n592708), 
    .F1(n613153));
  SLICE_1328 SLICE_1328( .D1(\address[4] ), .C1(n30_adj_275), .A1(n592433), 
    .D0(\address[3] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[0] ), 
    .F0(n30_adj_275), .F1(n592463));
  SLICE_1330 SLICE_1330( .D1(\address[4] ), .C1(n61_adj_258), .B1(n596064), 
    .D0(\address[1] ), .C0(\address[0] ), .B0(\address[3] ), .A0(\address[2] ), 
    .F0(n61_adj_258), .F1(n592455));
  SLICE_1332 SLICE_1332( .D1(n592467), .C1(n593167), .B1(\address[5] ), 
    .D0(n596298), .C0(\address[4] ), .A0(n596064), .F0(n593167), .F1(n613108));
  SLICE_1336 SLICE_1336( .D1(\address[4] ), .C1(n592696), .B1(n592475), 
    .D0(\address[3] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[0] ), 
    .F0(n592696), .F1(n597868));
  SLICE_1337 SLICE_1337( .D1(n592478), .C1(n592475), .A1(\address[6] ), 
    .D0(\address[0] ), .C0(\address[2] ), .B0(\address[1] ), .A0(\address[3] ), 
    .F0(n592475), .F1(n24));
  SLICE_1338 SLICE_1338( .D1(\address[1] ), .C1(\address[2] ), 
    .B1(\address[0] ), .A1(\address[3] ), .D0(\address[2] ), .C0(\address[1] ), 
    .B0(\address[3] ), .A0(\address[0] ), .F0(n30_adj_253), .F1(n30_adj_261));
  SLICE_1339 SLICE_1339( .D1(n30_adj_253), .C1(n15_adj_254), .B1(\address[4] ), 
    .D0(\address[3] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[0] ), 
    .F0(n15_adj_254), .F1(n592730));
  SLICE_1340 SLICE_1340( .C1(n612954), .B1(\address[4] ), .A1(n612955), 
    .D0(\address[2] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[0] ), 
    .F0(n612954), .F1(n612956));
  SLICE_1343 SLICE_1343( .D1(n46), .B1(\address[4] ), .A1(n596064), 
    .D0(n592433), .B0(n596064), .A0(\address[4] ), .F0(n593165), .F1(n592454));
  SLICE_1344 SLICE_1344( .D1(\address[5] ), .C1(n593166), .A1(n592701), 
    .D0(n592439), .C0(\address[4] ), .A0(n596298), .F0(n593166), .F1(n613104));
  sine_gen_SLICE_1345 \sine_gen.SLICE_1345 ( .D1(\address[3] ), 
    .C1(\address[0] ), .B1(\address[2] ), .A1(\address[1] ), .D0(\address[0] ), 
    .C0(\address[3] ), .B0(\address[1] ), .A0(\address[2] ), .F0(n596298), 
    .F1(n596084));
  SLICE_1346 SLICE_1346( .D1(\address[9] ), .C1(n590454), .B1(n594106), 
    .A1(n601352), .B0(\address[8] ), .A0(n255), .F0(n590454), .F1(n590537));
  SLICE_1348 SLICE_1348( .D0(\address[11] ), .C0(n4), .B0(\address[12] ), 
    .A0(n590550), .F0(n590555));
  SLICE_1349 SLICE_1349( .D1(n590555), .C1(n590527), .B1(n604673), 
    .A1(\address[13] ), .D0(n604724), .C0(n590449), .B0(\address[9] ), 
    .A0(n607664), .F0(n590527), .F1(n393316));
  SLICE_1350 SLICE_1350( .C1(n590720), .B1(\address[8] ), .D0(n604726), 
    .C0(\address[7] ), .B0(n602888), .A0(n52), .F0(n590720), .F1(n590449));
  SLICE_1352 SLICE_1352( .D0(\address[13] ), .C0(n614087), .B0(n601366), 
    .A0(n612415), .F0(n393315));
  sine_gen_SLICE_1353 \sine_gen.SLICE_1353 ( .D1(\address[8] ), .C1(n604673), 
    .B1(\address[9] ), .A1(n590720), .D0(\address[11] ), .C0(\address[10] ), 
    .A0(\address[12] ), .F0(n604673), .F1(n612415));
  SLICE_1354 SLICE_1354( .D1(\address[3] ), .C1(n29_adj_280), .B1(n607790), 
    .C0(\address[2] ), .B0(\address[1] ), .A0(\address[0] ), .F0(n29_adj_280), 
    .F1(n605002));
  SLICE_1356 SLICE_1356( .D1(\address[8] ), .C1(n590840), .B1(\address[6] ), 
    .A1(\address[7] ), .D0(\address[5] ), .A0(n62), .F0(n590840), 
    .F1(n4_adj_326));
  SLICE_1358 SLICE_1358( .C1(n592457), .B1(n592456), .A1(\address[4] ), 
    .D0(\address[2] ), .C0(\address[0] ), .B0(\address[3] ), .A0(\address[1] ), 
    .F0(n592457), .F1(n593023));
  SLICE_1359 SLICE_1359( .D1(\address[4] ), .C1(n592456), .B1(n592440), 
    .D0(\address[1] ), .C0(\address[2] ), .B0(\address[3] ), .A0(\address[0] ), 
    .F0(n592456), .F1(n592436));
  SLICE_1360 SLICE_1360( .C1(n604949), .B1(n593397), .A1(\address[6] ), 
    .D0(n596064), .C0(n605002), .B0(\address[4] ), .F0(n604949), .F1(n613261));
  SLICE_1361 SLICE_1361( .D1(n592464), .C1(n596064), .B1(\address[4] ), 
    .D0(\address[2] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[0] ), 
    .F0(n596064), .F1(n593025));
  SLICE_1364 SLICE_1364( .D1(\address[8] ), .C1(n613262), .A1(n617056), 
    .D0(\address[7] ), .C0(n613261), .B0(n616762), .F0(n613262), .F1(n613690));
  SLICE_1366 SLICE_1366( .C1(n592537), .B1(\address[4] ), .A1(n592528), 
    .D0(\address[1] ), .C0(\address[2] ), .B0(\address[3] ), .A0(\address[0] ), 
    .F0(n592537), .F1(n593054));
  SLICE_1368 SLICE_1368( .D1(\address[4] ), .C1(n596349), .A1(n592728), 
    .D0(\address[0] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[2] ), 
    .F0(n592728), .F1(n597918));
  SLICE_1370 SLICE_1370( .C1(n592729), .B1(\address[4] ), .A1(n592721), 
    .D0(n15_adj_266), .C0(n592514), .A0(\address[4] ), .F0(n592534), 
    .F1(n592734));
  SLICE_1371 SLICE_1371( .D1(n592967), .C1(n592514), .A1(\address[4] ), 
    .D0(\address[2] ), .C0(\address[1] ), .B0(\address[0] ), .A0(\address[3] ), 
    .F0(n592514), .F1(n593047));
  SLICE_1372 SLICE_1372( .D1(\address[4] ), .C1(n592961), .B1(n592729), 
    .D0(\address[2] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[0] ), 
    .F0(n592961), .F1(n593384));
  SLICE_1376 SLICE_1376( .D1(\address[6] ), .C1(n590868), .B1(n607289), 
    .A1(\address[7] ), .D0(\address[5] ), .A0(n607722), .F0(n590868), 
    .F1(n613446));
  sine_gen_SLICE_1377 \sine_gen.SLICE_1377 ( .D1(n591012), .C1(n607289), 
    .B1(\address[6] ), .D0(n604681), .C0(\address[1] ), .B0(\address[0] ), 
    .A0(\address[2] ), .F0(n607289), .F1(n590694));
  SLICE_1378 SLICE_1378( .D1(\address[4] ), .C1(n592718), .A1(n592717), 
    .D0(\address[3] ), .C0(\address[0] ), .B0(\address[1] ), .A0(\address[2] ), 
    .F0(n592718), .F1(n592726));
  SLICE_1379 SLICE_1379( .C0(n593185), .B0(\address[5] ), .A0(n592726), 
    .F0(n613830));
  SLICE_1381 SLICE_1381( .D1(\address[5] ), .C1(n592727), .B1(n593186), 
    .C0(n596336), .B0(\address[4] ), .A0(n596349), .F0(n592727), .F1(n613828));
  SLICE_1384 SLICE_1384( .D1(\address[4] ), .C1(n15_adj_250), .A1(n592753), 
    .D0(\address[3] ), .C0(\address[2] ), .B0(\address[0] ), .A0(\address[1] ), 
    .F0(n15_adj_250), .F1(n592760));
  SLICE_1385 SLICE_1385( .D1(\address[4] ), .C1(n592753), .A1(n592766), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[0] ), .A0(\address[2] ), 
    .F0(n592753), .F1(n613185));
  SLICE_1388 SLICE_1388( .D1(n592508), .C1(n592533), .B1(\address[4] ), 
    .D0(\address[2] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[0] ), 
    .F0(n592533), .F1(n593053));
  SLICE_1389 SLICE_1389( .D1(n15_adj_267), .C1(n592508), .A1(\address[4] ), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[2] ), .A0(\address[0] ), 
    .F0(n592508), .F1(n592525));
  SLICE_1391 SLICE_1391( .D1(\address[6] ), .C1(n593546), .B1(n592762), 
    .C0(n593202), .B0(n592760), .A0(\address[5] ), .F0(n593546), .F1(n613264));
  SLICE_1392 SLICE_1392( .C1(n592562), .B1(n15), .A1(\address[4] ), 
    .D0(\address[0] ), .C0(\address[1] ), .B0(\address[3] ), .A0(\address[2] ), 
    .F0(n592562), .F1(n593125));
  SLICE_1394 SLICE_1394( .D1(\address[5] ), .C1(n591398), .B1(n591388), 
    .D0(\address[4] ), .C0(n30_adj_318), .B0(n15_adj_316), .F0(n591398), 
    .F1(n592029));
  SLICE_1397 SLICE_1397( .C1(n592650), .B1(n592548), .A1(\address[4] ), 
    .D0(\address[3] ), .C0(\address[0] ), .B0(\address[2] ), .A0(\address[1] ), 
    .F0(n592650), .F1(n595165));
  SLICE_1398 SLICE_1398( .D1(\address[4] ), .C1(n592562), .A1(n15), 
    .C0(\address[4] ), .B0(n592562), .A0(n595170), .F0(n592569), .F1(n591699));
  SLICE_1402 SLICE_1402( .D1(n597850), .C1(n593120), .B1(\address[5] ), 
    .D0(n15), .C0(n592558), .A0(\address[4] ), .F0(n593120), .F1(n613059));
  SLICE_1403 SLICE_1403( .C1(n592558), .B1(n592573), .A1(\address[4] ), 
    .D0(\address[3] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[0] ), 
    .F0(n592558), .F1(n612636));
  SLICE_1405 SLICE_1405( .D1(\address[4] ), .C1(n592548), .A1(n591563), 
    .D0(n592558), .B0(n30_adj_289), .A0(\address[4] ), .F0(n597850), 
    .F1(n592552));
  SLICE_1406 SLICE_1406( .D1(\address[4] ), .C1(n30_adj_264), .B1(n592537), 
    .D0(\address[2] ), .C0(\address[1] ), .B0(\address[0] ), .A0(\address[3] ), 
    .F0(n30_adj_264), .F1(n592535));
  SLICE_1409 SLICE_1409( .C1(n592531), .B1(\address[4] ), .A1(n592528), 
    .D0(\address[3] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[0] ), 
    .F0(n592531), .F1(n593136));
  SLICE_1410 SLICE_1410( .D1(\address[4] ), .C1(n592541), .B1(n596150), 
    .A1(\address[5] ), .D0(\address[0] ), .C0(\address[3] ), .B0(\address[1] ), 
    .A0(\address[2] ), .F0(n592541), .F1(n613075));
  SLICE_1412 SLICE_1412( .D1(\address[3] ), .C1(n612632), .B1(\address[2] ), 
    .A1(\address[1] ), .C0(\address[4] ), .B0(\address[0] ), .F0(n612632), 
    .F1(n614180));
  SLICE_1415 SLICE_1415( .D1(\address[4] ), .C1(n592573), .B1(n591613), 
    .D0(\address[2] ), .B0(\address[3] ), .A0(\address[1] ), .F0(n592573), 
    .F1(n591847));
  SLICE_1418 SLICE_1418( .D1(\address[5] ), .C1(n592665), .A1(n592532), 
    .D0(n15_adj_265), .B0(\address[4] ), .A0(n592508), .F0(n592665), 
    .F1(n613084));
  SLICE_1419 SLICE_1419( .C0(n592871), .B0(\address[5] ), .A0(n592665), 
    .F0(n613431));
  SLICE_1420 SLICE_1420( .C1(n15_adj_266), .B1(n592537), .A1(\address[4] ), 
    .D0(\address[2] ), .C0(\address[1] ), .B0(\address[3] ), .A0(\address[0] ), 
    .F0(n15_adj_266), .F1(n592532));
  SLICE_1422 SLICE_1422( .D1(\address[5] ), .C1(n597860), .B1(n593138), 
    .D0(n592514), .B0(\address[4] ), .A0(n592533), .F0(n597860), .F1(n613083));
  SLICE_1424 SLICE_1424( .C1(\address[4] ), .B1(n592531), .A1(n15_adj_265), 
    .D0(\address[4] ), .B0(n15_adj_265), .A0(n592528), .F0(n593138), 
    .F1(n592536));
  SLICE_1428 SLICE_1428( .D1(\address[5] ), .C1(n592678), .A1(n592677), 
    .C0(n604264), .B0(n592508), .A0(\address[4] ), .F0(n592678), .F1(n593588));
  SLICE_1430 SLICE_1430( .C1(n592729), .B1(\address[4] ), .A1(n592728), 
    .D0(\address[1] ), .C0(\address[0] ), .B0(\address[3] ), .A0(\address[2] ), 
    .F0(n592729), .F1(n593186));
  SLICE_1432 SLICE_1432( .D1(n30_adj_262), .C1(n596155), .A1(\address[4] ), 
    .D0(\address[1] ), .C0(\address[2] ), .B0(\address[3] ), .F0(n596155), 
    .F1(n593295));
  SLICE_1435 SLICE_1435( .D1(\address[4] ), .C1(n596273), .B1(n592531), 
    .D0(\address[0] ), .C0(\address[2] ), .B0(\address[1] ), .A0(\address[3] ), 
    .F0(n596273), .F1(n597892));
  SLICE_1436 SLICE_1436( .C1(n592976), .B1(\address[4] ), .A1(n592522), 
    .D0(\address[1] ), .C0(\address[2] ), .B0(\address[0] ), .A0(\address[3] ), 
    .F0(n592976), .F1(n593141));
  SLICE_1438 SLICE_1438( .C1(n593379), .B1(\address[5] ), .A1(n592736), 
    .D0(\address[4] ), .B0(n592719), .A0(n596349), .F0(n593379), .F1(n613426));
  SLICE_1440 SLICE_1440( .C1(n593128), .B1(n592553), .A1(\address[5] ), 
    .C0(\address[4] ), .B0(n592546), .A0(n592656), .F0(n593128), .F1(n613072));
  SLICE_1441 SLICE_1441( .D1(\address[2] ), .C1(\address[1] ), 
    .B1(\address[0] ), .A1(\address[3] ), .D0(\address[3] ), .C0(\address[2] ), 
    .B0(\address[1] ), .A0(\address[0] ), .F0(n592546), .F1(n592852));
  SLICE_1445 SLICE_1445( .D1(n592554), .C1(n592553), .B1(\address[5] ), 
    .D0(n592541), .C0(\address[4] ), .B0(n596155), .F0(n592553), .F1(n613996));
  SLICE_1446 SLICE_1446( .D1(\address[4] ), .C1(n15_adj_281), .A1(n592440), 
    .D0(\address[1] ), .C0(\address[2] ), .B0(\address[0] ), .A0(\address[3] ), 
    .F0(n15_adj_281), .F1(n592443));
  SLICE_1449 SLICE_1449( .D1(n592474), .C1(n592439), .A1(\address[4] ), 
    .D0(\address[2] ), .C0(\address[1] ), .B0(\address[3] ), .A0(\address[0] ), 
    .F0(n592439), .F1(n593034));
  SLICE_1450 SLICE_1450( .C1(n593378), .B1(n592734), .A1(\address[5] ), 
    .C0(n592955), .B0(n596349), .A0(\address[4] ), .F0(n593378), .F1(n614049));
  SLICE_1452 SLICE_1452( .D1(n592554), .C1(n597853), .B1(\address[5] ), 
    .D0(n591594), .C0(\address[4] ), .A0(n592548), .F0(n597853), .F1(n597921));
  SLICE_1453 SLICE_1453( .C1(n592570), .B1(n591596), .A1(\address[4] ), 
    .D0(n30_adj_262), .B0(n596148), .A0(\address[4] ), .F0(n592554), 
    .F1(n591597));
  SLICE_1454 SLICE_1454( .D1(n592554), .C1(n593127), .B1(\address[5] ), 
    .D0(n596155), .B0(n596150), .A0(\address[4] ), .F0(n593127), .F1(n593484));
  SLICE_1456 SLICE_1456( .C1(n593016), .B1(n592770), .A1(\address[4] ), 
    .D0(\address[1] ), .C0(\address[0] ), .B0(\address[2] ), .A0(\address[3] ), 
    .F0(n593016), .F1(n593357));
  SLICE_1458 SLICE_1458( .D1(n596366), .C1(n592759), .B1(\address[4] ), 
    .D0(\address[1] ), .C0(\address[2] ), .B0(\address[0] ), .A0(\address[3] ), 
    .F0(n592759), .F1(n597914));
  SLICE_1460 SLICE_1460( .D1(\address[4] ), .C1(n592823), .A1(n593010), 
    .D0(\address[0] ), .C0(\address[2] ), .B0(\address[3] ), .A0(\address[1] ), 
    .F0(n592823), .F1(n613656));
  SLICE_1462 SLICE_1462( .C1(n593009), .B1(n592832), .A1(\address[4] ), 
    .D0(\address[3] ), .C0(\address[0] ), .B0(\address[1] ), .A0(\address[2] ), 
    .F0(n593009), .F1(n613657));
  SLICE_1464 SLICE_1464( .D1(\address[4] ), .C1(n592831), .B1(n592833), 
    .D0(\address[2] ), .C0(\address[3] ), .B0(\address[0] ), .A0(\address[1] ), 
    .F0(n592831), .F1(n613660));
  SLICE_1466 SLICE_1466( .C1(n593008), .B1(n592836), .A1(\address[4] ), 
    .D0(\address[0] ), .C0(\address[1] ), .B0(\address[3] ), .A0(\address[2] ), 
    .F0(n593008), .F1(n613659));
  SLICE_1468 SLICE_1468( .D1(n592773), .C1(n593352), .B1(\address[5] ), 
    .C0(n593015), .B0(\address[4] ), .A0(n592771), .F0(n593352), .F1(n614047));
  SLICE_1470 SLICE_1470( .D1(\address[5] ), .C1(n592471), .A1(n592704), 
    .D0(n596067), .B0(n30_adj_273), .A0(\address[4] ), .F0(n592471), 
    .F1(n597938));
  SLICE_1472 SLICE_1472( .D1(n592471), .C1(n593027), .B1(\address[5] ), 
    .D0(n592456), .C0(n592464), .A0(\address[4] ), .F0(n593027), .F1(n613438));
  SLICE_1473 SLICE_1473( .D1(n596067), .C1(n592464), .B1(\address[4] ), 
    .D0(\address[2] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[0] ), 
    .F0(n592464), .F1(n593026));
  SLICE_1474 SLICE_1474( .D1(n61_adj_258), .C1(n30_adj_276), .B1(\address[4] ), 
    .D0(\address[1] ), .C0(\address[2] ), .B0(\address[0] ), .A0(\address[3] ), 
    .F0(n30_adj_276), .F1(n592466));
  SLICE_1476 SLICE_1476( .D1(\address[4] ), .C1(n15_adj_274), .B1(n15_adj_277), 
    .D0(\address[0] ), .C0(\address[3] ), .B0(\address[2] ), .A0(\address[1] ), 
    .F0(n15_adj_274), .F1(n592467));
  SLICE_1479 SLICE_1479( .D0(\address[5] ), .C0(n593026), .A0(n592466), 
    .F0(n613440));
  SLICE_1480 SLICE_1480( .D1(n590861), .C1(n614228), .B1(\address[7] ), 
    .A1(\address[6] ), .D0(n607812), .A0(\address[5] ), .F0(n614228), 
    .F1(n617827));
  SLICE_1482 SLICE_1482( .D1(\address[0] ), .C1(n38), .B1(\address[4] ), 
    .A1(\address[3] ), .D0(\address[1] ), .C0(\address[0] ), .B0(\address[3] ), 
    .A0(\address[4] ), .F0(n592807), .F1(n591621));
  SLICE_1483 SLICE_1483( .C1(n593333), .B1(\address[5] ), .A1(n592807), 
    .D0(n592808), .B0(n592806), .A0(\address[4] ), .F0(n593333), .F1(n613648));
  SLICE_1484 SLICE_1484( .D1(n607620), .C1(n591086), .B1(\address[6] ), 
    .D0(\address[4] ), .C0(\address[2] ), .B0(\address[3] ), .A0(\address[5] ), 
    .F0(n591086), .F1(n607628));
  SLICE_1488 SLICE_1488( .D1(n607722), .C1(n591006), .A1(\address[5] ), 
    .D0(\address[3] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[4] ), 
    .F0(n591006), .F1(n591089));
  SLICE_1490 SLICE_1490( .C1(n593149), .B1(\address[5] ), .A1(n592684), 
    .D0(n592492), .C0(n596084), .A0(\address[4] ), .F0(n593149), .F1(n613099));
  SLICE_1493 SLICE_1493( .D1(n592488), .C1(n30_adj_260), .B1(\address[4] ), 
    .D0(\address[2] ), .C0(\address[1] ), .B0(\address[0] ), .A0(\address[3] ), 
    .F0(n30_adj_260), .F1(n592684));
  SLICE_1494 SLICE_1494( .C1(n591638), .B1(\address[5] ), .A1(n607706), 
    .D0(\address[4] ), .C0(n591629), .B0(n15_adj_296), .F0(n591638), 
    .F1(n613768));
  SLICE_1495 SLICE_1495( .C1(n607706), .B1(\address[5] ), .A1(n591639), 
    .D0(\address[4] ), .C0(n38), .B0(\address[3] ), .A0(n22), .F0(n607706), 
    .F1(n613930));
  SLICE_1498 SLICE_1498( .D1(n592501), .B1(\address[5] ), .A1(n612658), 
    .D0(\address[2] ), .C0(\address[0] ), .B0(\address[4] ), .A0(\address[1] ), 
    .F0(n612658), .F1(n613092));
  SLICE_1500 SLICE_1500( .C1(n591636), .B1(\address[5] ), .A1(n591633), 
    .C0(\address[4] ), .B0(n15_adj_297), .A0(n30_adj_298), .F0(n591636), 
    .F1(n613764));
  SLICE_1502 SLICE_1502( .D1(n30_adj_289), .C1(n15_adj_307), .A1(\address[4] ), 
    .D0(\address[1] ), .C0(\address[2] ), .B0(\address[3] ), .A0(\address[0] ), 
    .F0(n15_adj_307), .F1(n31));
  SLICE_1503 SLICE_1503( .C1(n30_adj_289), .B1(n595170), .A1(\address[4] ), 
    .D0(\address[0] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[2] ), 
    .F0(n30_adj_289), .F1(n607854));
  SLICE_1505 SLICE_1505( .C1(n604916), .B1(\address[5] ), .A1(n595181), 
    .D0(n597853), .C0(n31), .A0(\address[6] ), .F0(n604916), .F1(n604917));
  SLICE_1508 SLICE_1508( .D1(\address[4] ), .C1(n15_adj_286), .A1(n592445), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[0] ), .A0(\address[2] ), 
    .F0(n15_adj_286), .F1(n592437));
  SLICE_1510 SLICE_1510( .D1(\address[1] ), .C1(\address[0] ), 
    .B1(\address[2] ), .A1(\address[3] ), .C0(n592786), .B0(n30), 
    .A0(\address[4] ), .F0(n592788), .F1(n592786));
  SLICE_1512 SLICE_1512( .D1(\address[3] ), .C1(n605011), .B1(\address[5] ), 
    .A1(n592574), .D0(\address[1] ), .C0(\address[4] ), .B0(\address[2] ), 
    .A0(\address[0] ), .F0(n605011), .F1(n613050));
  SLICE_1514 SLICE_1514( .D1(n592573), .C1(n604927), .B1(\address[5] ), 
    .D0(n7_adj_295), .C0(\address[3] ), .A0(n612681), .F0(n604927), 
    .F1(n613051));
  SLICE_1515 SLICE_1515( .C1(n612681), .A1(\address[3] ), .D0(\address[0] ), 
    .C0(\address[2] ), .B0(\address[4] ), .A0(\address[1] ), .F0(n612681), 
    .F1(n614212));
  SLICE_1517 SLICE_1517( .D1(\address[4] ), .C1(n591592), .A1(n30_adj_289), 
    .D0(\address[2] ), .B0(\address[1] ), .A0(\address[3] ), .F0(n591592), 
    .F1(n591864));
  SLICE_1519 SLICE_1519( .D1(\address[5] ), .C1(n593064), .A1(n591699), 
    .D0(\address[4] ), .C0(n592557), .B0(n592558), .F0(n593064), .F1(n613998));
  SLICE_1520 SLICE_1520( .D1(\address[4] ), .C1(n597825), .B1(n592786), 
    .D0(\address[0] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[2] ), 
    .F0(n597825), .F1(n597905));
  SLICE_1522 SLICE_1522( .D1(n592578), .C1(n604925), .A1(\address[5] ), 
    .D0(n66), .C0(\address[3] ), .B0(n614262), .A0(\address[2] ), .F0(n604925), 
    .F1(n593475));
  SLICE_1525 SLICE_1525( .D1(n617398), .C1(\address[6] ), .B1(n617884), 
    .A1(\address[7] ), .D0(n590848), .C0(n604681), .B0(\address[7] ), 
    .A0(\address[6] ), .F0(n590732), .F1(n613845));
  SLICE_1529 SLICE_1529( .D1(\address[1] ), .C1(n604404), .A1(\address[0] ), 
    .D0(\address[4] ), .C0(\address[2] ), .A0(\address[3] ), .F0(n604404), 
    .F1(n594461));
  SLICE_1530 SLICE_1530( .D1(n604988), .C1(n592723), .B1(\address[3] ), 
    .D0(\address[2] ), .C0(\address[0] ), .A0(\address[1] ), .F0(n592723), 
    .F1(n604931));
  SLICE_1531 SLICE_1531( .D1(\address[4] ), .C1(\address[1] ), 
    .B1(\address[2] ), .A1(\address[0] ), .D0(\address[1] ), .C0(\address[0] ), 
    .B0(\address[4] ), .A0(\address[2] ), .F0(n604988), .F1(n592511));
  SLICE_1532 SLICE_1532( .C1(n592558), .B1(\address[4] ), .A1(n592557), 
    .D0(n592557), .C0(\address[4] ), .A0(n591559), .F0(n591590), .F1(n591773));
  SLICE_1533 SLICE_1533( .D1(\address[4] ), .B1(n591563), .A1(n591559), 
    .D0(\address[3] ), .B0(\address[1] ), .A0(\address[2] ), .F0(n591559), 
    .F1(n597701));
  SLICE_1536 SLICE_1536( .D1(\address[4] ), .C1(n591594), .B1(n591592), 
    .D0(\address[1] ), .C0(\address[0] ), .B0(\address[3] ), .A0(\address[2] ), 
    .F0(n591594), .F1(n591776));
  SLICE_1538 SLICE_1538( .C1(n607866), .B1(\address[5] ), .A1(n591590), 
    .C0(n607700), .B0(n592558), .A0(\address[4] ), .F0(n607866), .F1(n613525));
  SLICE_1539 SLICE_1539( .D1(\address[4] ), .C1(n607700), .A1(n592558), 
    .D0(\address[0] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[2] ), 
    .F0(n607700), .F1(n593062));
  SLICE_1542 SLICE_1542( .C1(n592722), .B1(n592721), .A1(\address[4] ), 
    .D0(\address[1] ), .C0(\address[0] ), .B0(\address[2] ), .A0(\address[3] ), 
    .F0(n592722), .F1(n597874));
  SLICE_1543 SLICE_1543( .C1(n592978), .B1(n592722), .A1(\address[4] ), 
    .D0(\address[3] ), .C0(\address[2] ), .B0(\address[1] ), .A0(\address[0] ), 
    .F0(n592978), .F1(n593185));
  SLICE_1546 SLICE_1546( .D1(\address[4] ), .C1(n15_adj_302), .A1(n591617), 
    .D0(\address[0] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[3] ), 
    .F0(n15_adj_302), .F1(n591603));
  SLICE_1549 SLICE_1549( .D1(\address[3] ), .C1(\address[2] ), 
    .B1(\address[4] ), .A1(\address[1] ), .D0(\address[2] ), .C0(\address[3] ), 
    .B0(\address[1] ), .A0(\address[4] ), .F0(n597832), .F1(n614204));
  SLICE_1551 SLICE_1551( .D1(\address[5] ), .C1(n592453), .B1(n592454), 
    .A1(\address[6] ), .D0(n61_adj_258), .C0(n592456), .A0(\address[4] ), 
    .F0(n592453), .F1(n593682));
  SLICE_1552 SLICE_1552( .D1(n592445), .C1(n592705), .A1(\address[4] ), 
    .D0(\address[0] ), .C0(\address[2] ), .B0(\address[1] ), .A0(\address[3] ), 
    .F0(n592705), .F1(n593170));
  SLICE_1553 SLICE_1553( .D1(\address[4] ), .C1(n592445), .A1(n596064), 
    .D0(\address[0] ), .C0(\address[2] ), .B0(\address[1] ), .A0(\address[3] ), 
    .F0(n592445), .F1(n592432));
  SLICE_1555 SLICE_1555( .C1(n593178), .B1(\address[5] ), .A1(n592437), 
    .D0(\address[4] ), .B0(n592705), .A0(n592456), .F0(n593178), .F1(n613119));
  SLICE_1556 SLICE_1556( .C1(n30_adj_259), .B1(n15_adj_286), .A1(\address[4] ), 
    .D0(\address[1] ), .C0(\address[0] ), .B0(\address[3] ), .A0(\address[2] ), 
    .F0(n30_adj_259), .F1(n592704));
  SLICE_1558 SLICE_1558( .D1(n590799), .C1(n590798), .A1(\address[10] ), 
    .D0(\address[9] ), .C0(n590769), .B0(n590770), .F0(n590798), .F1(n590814));
  SLICE_1560 SLICE_1560( .D1(n592854), .C1(n593309), .A1(\address[5] ), 
    .D0(n592430), .C0(\address[4] ), .B0(n592852), .F0(n593309), .F1(n593630));
  SLICE_1564 SLICE_1564( .D1(n592467), .C1(n593168), .B1(\address[5] ), 
    .D0(n596298), .B0(n592451), .A0(\address[4] ), .F0(n593168), .F1(n613111));
  SLICE_1567 SLICE_1567( .C1(n590966), .B1(n591088), .A1(\address[6] ), 
    .D0(n607812), .C0(\address[5] ), .A0(n594572), .F0(n590966), .F1(n613549));
  SLICE_1568 SLICE_1568( .C1(n593169), .B1(\address[5] ), .A1(n592704), 
    .C0(\address[4] ), .B0(n596067), .A0(n592446), .F0(n593169), .F1(n613110));
  SLICE_1570 SLICE_1570( .D1(\address[5] ), .C1(n590838), .A1(n590934), 
    .D0(n594441), .B0(n590838), .A0(\address[5] ), .F0(n591067), .F1(n613540));
  SLICE_1571 SLICE_1571( .D1(n591067), .C1(n597625), .B1(\address[6] ), 
    .D0(n595078), .C0(n591476), .B0(\address[4] ), .A0(\address[5] ), 
    .F0(n597625), .F1(n591205));
  SLICE_1572 SLICE_1572( .C1(n591466), .B1(\address[5] ), .A1(n591465), 
    .D0(n592590), .C0(n66), .B0(n603542), .A0(\address[4] ), .F0(n591466), 
    .F1(n613605));
  SLICE_1574 SLICE_1574( .D1(\address[7] ), .C1(n607371), .B1(\address[8] ), 
    .A1(n590708), .D0(\address[1] ), .C0(\address[5] ), .B0(n604404), 
    .A0(\address[6] ), .F0(n590708), .F1(n591309));
  SLICE_1577 SLICE_1577( .C1(\address[4] ), .B1(n591596), .A1(n591600), 
    .D0(\address[3] ), .C0(\address[2] ), .B0(\address[1] ), .A0(\address[0] ), 
    .F0(n591596), .F1(n597705));
  SLICE_1578 SLICE_1578( .C1(n591600), .B1(n591688), .A1(\address[4] ), 
    .D0(\address[1] ), .C0(\address[2] ), .B0(\address[3] ), .A0(\address[0] ), 
    .F0(n591600), .F1(n591850));
  SLICE_1580 SLICE_1580( .D1(\address[2] ), .C1(n607566), .B1(\address[5] ), 
    .A1(n603834), .D0(\address[4] ), .C0(n591476), .B0(n596223), .F0(n607566), 
    .F1(n613797));
  SLICE_1582 SLICE_1582( .D1(\address[5] ), .C1(n591854), .B1(n591590), 
    .C0(n591594), .B0(n596148), .A0(\address[4] ), .F0(n591854), .F1(n592098));
  SLICE_1584 SLICE_1584( .C1(n592656), .B1(\address[4] ), .A1(n30_adj_264), 
    .D0(\address[2] ), .C0(\address[3] ), .B0(\address[0] ), .A0(\address[1] ), 
    .F0(n592656), .F1(n592871));
  SLICE_1586 SLICE_1586( .D1(\address[7] ), .C1(n592138), .A1(n607628), 
    .D0(n591911), .C0(n607506), .B0(\address[6] ), .F0(n592138), .F1(n613717));
  SLICE_1589 SLICE_1589( .D1(\address[5] ), .C1(n593114), .A1(n607641), 
    .C0(\address[4] ), .B0(n15_adj_296), .A0(n592640), .F0(n593114), 
    .F1(n593474));
  SLICE_1590 SLICE_1590( .D1(\address[5] ), .C1(n592838), .B1(n593246), 
    .D0(n590961), .C0(\address[5] ), .A0(n607718), .F0(n591085), .F1(n613576));
  SLICE_1592 SLICE_1592( .C1(n597634), .B1(n591085), .A1(\address[6] ), 
    .D0(\address[5] ), .C0(n592590), .B0(\address[4] ), .A0(n595078), 
    .F0(n597634), .F1(n613789));
  SLICE_1594 SLICE_1594( .D1(\address[6] ), .C1(n591087), .A1(n591086), 
    .D0(\address[4] ), .C0(n61_adj_322), .B0(n595078), .A0(\address[5] ), 
    .F0(n591087), .F1(n613788));
  SLICE_1596 SLICE_1596( .D1(n592808), .C1(n592810), .B1(\address[4] ), 
    .D0(\address[3] ), .C0(\address[0] ), .B0(\address[2] ), .A0(\address[1] ), 
    .F0(n592810), .F1(n593230));
  SLICE_1599 SLICE_1599( .D1(\address[4] ), .C1(n591594), .B1(n15_adj_307), 
    .C0(n592590), .B0(\address[4] ), .A0(n592635), .F0(n593110), .F1(n591583));
  SLICE_1600 SLICE_1600( .C1(n594178), .B1(n255), .A1(\address[8] ), 
    .C0(\sine_gen.n126_adj_210 ), .B0(\address[7] ), .A0(\address[6] ), 
    .F0(n594178), .F1(n590767));
  SLICE_1602 SLICE_1602( .D1(\address[4] ), .C1(n592805), .A1(n592806), 
    .D0(\address[0] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[3] ), 
    .F0(n592805), .F1(n593229));
  SLICE_1603 SLICE_1603( .C1(n592914), .B1(\address[4] ), .A1(n592806), 
    .D0(\address[0] ), .C0(\address[3] ), .B0(\address[2] ), .A0(\address[1] ), 
    .F0(n592806), .F1(n613650));
  SLICE_1604 SLICE_1604( .C1(n594185), .A1(\address[8] ), .D0(\address[6] ), 
    .C0(\address[7] ), .B0(\address[5] ), .A0(n594441), .F0(n594185), 
    .F1(n614115));
  SLICE_1606 SLICE_1606( .C1(n592557), .B1(n595170), .A1(\address[4] ), 
    .D0(\address[0] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[3] ), 
    .F0(n592557), .F1(n591784));
  SLICE_1608 SLICE_1608( .D1(\address[7] ), .C1(n593815), .A1(n593814), 
    .D0(\address[7] ), .C0(n590838), .B0(n127), .A0(n601394), .F0(n590750), 
    .F1(n593903));
  SLICE_1610 SLICE_1610( .C1(n590787), .B1(\address[9] ), .A1(n590788), 
    .D0(\address[8] ), .C0(n590751), .A0(n590750), .F0(n590787), .F1(n590808));
  SLICE_1612 SLICE_1612( .D1(n591387), .C1(n591416), .B1(\address[5] ), 
    .D0(n66), .C0(n592590), .B0(\address[4] ), .A0(n603542), .F0(n591416), 
    .F1(n591877));
  SLICE_1616 SLICE_1616( .C1(n613240), .B1(\address[7] ), .A1(n616744), 
    .D0(n591415), .C0(n591877), .B0(\address[6] ), .F0(n613240), .F1(n613241));
  SLICE_1617 SLICE_1617( .D1(\address[5] ), .C1(n591399), .A1(n591419), 
    .D0(n14_adj_304), .B0(\address[3] ), .A0(\address[4] ), .F0(n591399), 
    .F1(n591415));
  SLICE_1619 SLICE_1619( .C0(n618094), .B0(\address[8] ), .A0(n613241), 
    .F0(n613780));
  SLICE_1620 SLICE_1620( .D1(n591396), .C1(n607638), .A1(\address[5] ), 
    .D0(n603542), .C0(\address[4] ), .B0(n607482), .A0(\address[1] ), 
    .F0(n607638), .F1(n614020));
  SLICE_1623 SLICE_1623( .D1(\address[8] ), .C1(n604761), .A1(n22), 
    .D0(\address[3] ), .C0(\address[7] ), .A0(n604726), .F0(n604761), 
    .F1(n614166));
  SLICE_1626 SLICE_1626( .D1(\address[6] ), .C1(n591055), .A1(n590845), 
    .D0(\address[5] ), .C0(n22), .B0(\address[4] ), .A0(\address[3] ), 
    .F0(n591055), .F1(n613557));
  SLICE_1628 SLICE_1628( .D1(n595170), .C1(n592650), .B1(\address[4] ), 
    .D0(n592650), .B0(n61_adj_312), .A0(\address[4] ), .F0(n597733), 
    .F1(n592877));
  SLICE_1629 SLICE_1629( .D1(n30_adj_290), .C1(n61_adj_312), .A1(\address[4] ), 
    .D0(\address[0] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[3] ), 
    .F0(n61_adj_312), .F1(n593266));
  SLICE_1630 SLICE_1630( .D1(\address[6] ), .C1(n597615), .A1(n590845), 
    .D0(\address[5] ), .C0(n592590), .B0(\address[4] ), .A0(n595078), 
    .F0(n597615), .F1(n613773));
  SLICE_1632 SLICE_1632( .D1(\address[0] ), .C1(\address[2] ), 
    .B1(\address[1] ), .A1(\address[3] ), .D0(\address[2] ), .C0(\address[1] ), 
    .B0(\address[3] ), .A0(\address[0] ), .F0(n592550), .F1(n592992));
  SLICE_1633 SLICE_1633( .D1(\address[5] ), .C1(n593059), .A1(n592552), 
    .D0(\address[4] ), .C0(n596150), .A0(n592550), .F0(n593059), .F1(n613992));
  SLICE_1634 SLICE_1634( .D1(n592488), .C1(n592492), .A1(\address[4] ), 
    .D0(\address[0] ), .C0(\address[2] ), .B0(\address[1] ), .A0(\address[3] ), 
    .F0(n592492), .F1(n613563));
  SLICE_1635 SLICE_1635( .D1(\address[4] ), .C1(n592488), .B1(n592487), 
    .D0(\address[0] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[2] ), 
    .F0(n592488), .F1(n613567));
  SLICE_1636 SLICE_1636( .D1(\address[5] ), .C1(n62_adj_311), .A1(n591560), 
    .D0(\address[4] ), .B0(n61_adj_312), .A0(n591559), .F0(n62_adj_311), 
    .F1(n597765));
  SLICE_1637 SLICE_1637( .D1(\address[5] ), .C1(n591560), .B1(n597853), 
    .C0(n596148), .B0(\address[4] ), .A0(n607700), .F0(n591560), .F1(n591987));
  SLICE_1638 SLICE_1638( .C1(n592977), .B1(\address[4] ), .A1(n596084), 
    .D0(\address[0] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[2] ), 
    .F0(n592977), .F1(n613564));
  SLICE_1640 SLICE_1640( .D1(\address[5] ), .C1(n597731), .A1(n595165), 
    .D0(n591594), .C0(\address[4] ), .A0(n596148), .F0(n597731), .F1(n597763));
  SLICE_1642 SLICE_1642( .C1(\address[4] ), .B1(n15_adj_263), .A1(n596150), 
    .D0(\address[0] ), .C0(\address[1] ), .B0(\address[3] ), .A0(\address[2] ), 
    .F0(n15_adj_263), .F1(n592542));
  SLICE_1644 SLICE_1644( .D1(n594178), .C1(n4_adj_324), .B1(n601390), 
    .A1(\address[8] ), .D0(n603542), .C0(\address[6] ), .B0(\address[7] ), 
    .A0(\address[1] ), .F0(n4_adj_324), .F1(n613833));
  SLICE_1646 SLICE_1646( .D1(n590617), .C1(\address[7] ), .B1(n591482), 
    .A1(n601404), .D0(\address[6] ), .C0(\address[5] ), .B0(\address[1] ), 
    .A0(n607359), .F0(n590617), .F1(n590739));
  SLICE_1648 SLICE_1648( .C1(n593080), .B1(n607514), .A1(\address[5] ), 
    .D0(n595059), .C0(\address[4] ), .B0(\address[3] ), .A0(n29), .F0(n593080), 
    .F1(n614016));
  SLICE_1650 SLICE_1650( .D0(n590577), .C0(n590739), .A0(\address[8] ), 
    .F0(n612897));
  SLICE_1651 SLICE_1651( .D1(\address[8] ), .C1(n590577), .B1(\address[9] ), 
    .A1(\address[10] ), .D0(n66), .C0(\address[7] ), .B0(n603542), 
    .A0(n604726), .F0(n590577), .F1(n4));
  SLICE_1654 SLICE_1654( .D1(\address[3] ), .C1(n605010), .A1(n592723), 
    .D0(\address[1] ), .C0(\address[4] ), .B0(\address[2] ), .A0(\address[0] ), 
    .F0(n605010), .F1(n604933));
  SLICE_1657 SLICE_1657( .D1(\address[4] ), .C1(n592752), .B1(n592758), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[0] ), .A0(\address[2] ), 
    .F0(n592752), .F1(n593361));
  SLICE_1658 SLICE_1658( .D1(\address[6] ), .C1(n597609), .A1(n607355), 
    .C0(n594461), .B0(\address[5] ), .A0(n607664), .F0(n597609), .F1(n597649));
  SLICE_1660 SLICE_1660( .D1(n591852), .C1(n597725), .B1(\address[5] ), 
    .D0(n591559), .B0(\address[4] ), .A0(n591600), .F0(n597725), .F1(n613954));
  SLICE_1662 SLICE_1662( .D1(n592871), .C1(n593262), .A1(\address[5] ), 
    .C0(n592537), .B0(n596148), .A0(\address[4] ), .F0(n593262), .F1(n613411));
  SLICE_1664 SLICE_1664( .D1(n592534), .C1(n593261), .A1(\address[5] ), 
    .D0(n596273), .C0(\address[4] ), .B0(n592508), .F0(n593261), .F1(n613542));
  SLICE_1666 SLICE_1666( .C1(n597727), .B1(\address[5] ), .A1(n591699), 
    .D0(n596148), .B0(\address[4] ), .A0(n592557), .F0(n597727), .F1(n613953));
  SLICE_1668 SLICE_1668( .D1(\address[1] ), .C1(n603834), .B1(\address[0] ), 
    .A1(\address[2] ), .D0(\address[4] ), .B0(\address[3] ), .F0(n603834), 
    .F1(n594573));
  sine_gen_SLICE_1669 \sine_gen.SLICE_1669 ( .D1(\address[8] ), .C1(n612419), 
    .B1(\address[7] ), .A1(n127), .D0(\address[2] ), .C0(n603834), 
    .B0(\address[6] ), .A0(\address[5] ), .F0(n612419), .F1(n594368));
  SLICE_1675 SLICE_1675( .D1(n601266), .C1(n7_adj_321), .B1(\address[0] ), 
    .A1(\address[3] ), .D0(\address[3] ), .C0(n601404), .B0(n7_adj_321), 
    .A0(\address[0] ), .F0(n612664), .F1(n614197));
  SLICE_1679 SLICE_1679( .D1(n617914), .C1(n613934), .A1(\address[7] ), 
    .C0(n613933), .B0(\address[6] ), .A0(n617494), .F0(n613934), .F1(n613849));
  SLICE_1680 SLICE_1680( .C1(n597940), .B1(n593630), .A1(\address[6] ), 
    .D0(\address[5] ), .C0(n592854), .B0(n592432), .F0(n597940), .F1(n613360));
  SLICE_1684 SLICE_1684( .D1(n592514), .C1(n15_adj_267), .A1(\address[4] ), 
    .D0(\address[0] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[2] ), 
    .F0(n15_adj_267), .F1(n592519));
  SLICE_1686 SLICE_1686( .C1(n593308), .B1(\address[5] ), .A1(n592437), 
    .C0(n592433), .B0(\address[4] ), .A0(n592446), .F0(n593308), .F1(n593628));
  SLICE_1688 SLICE_1688( .D1(n612660), .C1(n592518), .A1(\address[4] ), 
    .D0(\address[3] ), .C0(\address[0] ), .B0(\address[2] ), .A0(\address[1] ), 
    .F0(n592518), .F1(n593048));
  SLICE_1690 SLICE_1690( .D1(n592992), .C1(n592846), .A1(\address[4] ), 
    .D0(\address[2] ), .C0(\address[1] ), .B0(\address[3] ), .A0(\address[0] ), 
    .F0(n592846), .F1(n593246));
  SLICE_1695 SLICE_1695( .C0(n597938), .B0(n593628), .A0(\address[6] ), 
    .F0(n613332));
  SLICE_1696 SLICE_1696( .D1(n592836), .C1(n592837), .A1(\address[4] ), 
    .D0(\address[3] ), .C0(\address[2] ), .B0(\address[0] ), .A0(\address[1] ), 
    .F0(n592837), .F1(n593243));
  SLICE_1702 SLICE_1702( .D1(\address[5] ), .C1(n591826), .A1(n591391), 
    .D0(\address[4] ), .C0(n591648), .B0(\address[3] ), .A0(n7_adj_321), 
    .F0(n591826), .F1(n592071));
  SLICE_1705 SLICE_1705( .D1(\address[5] ), .C1(n591388), .A1(n591387), 
    .D0(n30_adj_292), .C0(n592590), .B0(\address[4] ), .F0(n591388), 
    .F1(n591867));
  SLICE_1706 SLICE_1706( .C1(n607564), .B1(n604681), .A1(\address[6] ), 
    .D0(n607359), .C0(\address[5] ), .B0(\address[1] ), .A0(n604404), 
    .F0(n607564), .F1(n607601));
  SLICE_1708 SLICE_1708( .C1(n30_adj_269), .B1(\address[4] ), .A1(n592472), 
    .D0(\address[1] ), .C0(\address[0] ), .B0(\address[2] ), .A0(\address[3] ), 
    .F0(n30_adj_269), .F1(n592495));
  SLICE_1711 SLICE_1711( .C1(n591824), .B1(n607508), .A1(\address[5] ), 
    .D0(\address[2] ), .C0(\address[3] ), .B0(n595059), .A0(\address[4] ), 
    .F0(n591824), .F1(n613914));
  SLICE_1714 SLICE_1714( .D1(n590910), .C1(n594453), .A1(\address[6] ), 
    .D0(\address[4] ), .B0(\address[5] ), .A0(n61), .F0(n590910), .F1(n591146));
  SLICE_1716 SLICE_1716( .D1(\address[6] ), .C1(n591040), .A1(n590966), 
    .C0(n590937), .B0(\address[5] ), .A0(n607720), .F0(n591040), .F1(n591172));
  SLICE_1718 SLICE_1718( .D1(\address[8] ), .C1(n613638), .B1(n613639), 
    .A1(\address[7] ), .D0(n590845), .C0(n61), .B0(n601266), .A0(\address[6] ), 
    .F0(n613638), .F1(n617191));
  SLICE_1720 SLICE_1720( .C1(n254), .B1(n607904), .A1(\address[9] ), 
    .D0(n603542), .C0(\address[0] ), .B0(n604726), .A0(\address[1] ), 
    .F0(n254), .F1(n601568));
  SLICE_1722 SLICE_1722( .D1(n592516), .C1(n612672), .A1(\address[5] ), 
    .D0(\address[3] ), .C0(n66), .B0(\address[2] ), .A0(\address[4] ), 
    .F0(n612672), .F1(n593622));
  SLICE_1724 SLICE_1724( .D1(\address[6] ), .C1(n591034), .B1(n607562), 
    .D0(\address[5] ), .C0(n594465), .B0(\address[4] ), .A0(\address[3] ), 
    .F0(n591034), .F1(n613570));
  SLICE_1728 SLICE_1728( .D1(n62_adj_323), .C1(n590847), .B1(\address[5] ), 
    .A1(\address[6] ), .D0(\address[6] ), .C0(\address[5] ), .B0(n614450), 
    .A0(n62_adj_323), .F0(n614292), .F1(n613636));
  SLICE_1729 SLICE_1729( .C1(n613048), .B1(\address[8] ), .A1(n614292), 
    .D0(\address[7] ), .C0(n591117), .A0(n597642), .F0(n613048), .F1(n613049));
  SLICE_1730 SLICE_1730( .C1(n613330), .B1(n616870), .A1(\address[7] ), 
    .D0(\address[2] ), .C0(n593622), .B0(\address[1] ), .A0(\address[6] ), 
    .F0(n613330), .F1(n613331));
  SLICE_1735 SLICE_1735( .C1(n613966), .B1(n617500), .A1(\address[6] ), 
    .C0(n591858), .B0(n591705), .A0(\address[5] ), .F0(n613966), .F1(n613967));
  SLICE_1736 SLICE_1736( .D1(\address[1] ), .C1(\address[2] ), 
    .B1(\address[0] ), .A1(\address[3] ), .D0(\address[3] ), .C0(\address[1] ), 
    .B0(\address[2] ), .A0(\address[0] ), .F0(n592474), .F1(n592461));
  SLICE_1740 SLICE_1740( .C1(n591553), .B1(\address[5] ), .A1(n591388), 
    .D0(n29), .C0(n595059), .B0(\address[3] ), .A0(\address[4] ), .F0(n591553), 
    .F1(n613749));
  SLICE_1742 SLICE_1742( .C1(n590523), .B1(\address[9] ), .A1(n607772), 
    .C0(\address[8] ), .B0(\address[7] ), .A0(n590880), .F0(n590523), 
    .F1(n590794));
  sine_gen_SLICE_1743 \sine_gen.SLICE_1743 ( .D1(\address[8] ), 
    .C1(\address[7] ), .B1(\address[6] ), .A1(\address[5] ), .D0(\address[7] ), 
    .C0(\sine_gen.n126_adj_210 ), .B0(\address[8] ), .A0(\address[6] ), 
    .F0(n607772), .F1(\sine_gen.n604710 ));
  SLICE_1744 SLICE_1744( .C1(n607802), .B1(\address[5] ), .A1(n591387), 
    .D0(\address[3] ), .C0(\address[2] ), .B0(\address[4] ), .A0(n595059), 
    .F0(n607802), .F1(n613750));
  SLICE_1749 SLICE_1749( .D1(\address[4] ), .C1(n52), .B1(n602888), .A1(n61), 
    .D0(n52), .C0(n602888), .B0(\address[4] ), .A0(\address[5] ), .F0(n591012), 
    .F1(n614040));
  SLICE_1750 SLICE_1750( .D1(\address[10] ), .C1(n601441), .A1(n590794), 
    .D0(\address[8] ), .C0(n601568), .B0(n590617), .A0(\address[7] ), 
    .F0(n601441), .F1(n590811));
  SLICE_1753 SLICE_1753( .D1(\address[8] ), .C1(n607594), .B1(\address[4] ), 
    .A1(\sine_gen.n602886 ), .D0(\address[6] ), .B0(\address[5] ), 
    .A0(\address[7] ), .F0(n607594), .F1(\sine_gen.n594380 ));
  sine_gen_SLICE_1757 \sine_gen.SLICE_1757 ( .D1(\address[0] ), .C1(n604726), 
    .B1(\address[3] ), .A1(n7_adj_321), .D0(\address[4] ), .B0(\address[5] ), 
    .A0(\address[6] ), .F0(n604726), .F1(n607774));
  SLICE_1758 SLICE_1758( .D1(\address[4] ), .C1(n614077), .B1(\address[3] ), 
    .A1(n22), .D0(\address[1] ), .C0(\address[0] ), .B0(\address[5] ), 
    .A0(\address[2] ), .F0(n614077), .F1(n604907));
  SLICE_1760 SLICE_1760( .D1(n591542), .C1(n591544), .B1(\address[5] ), 
    .D0(\address[4] ), .C0(n22), .B0(\address[3] ), .A0(n14_adj_304), 
    .F0(n591544), .F1(n613737));
  SLICE_1764 SLICE_1764( .D1(\address[5] ), .C1(n591397), .B1(n591554), 
    .D0(n66), .C0(n603542), .B0(n607403), .A0(\address[4] ), .F0(n591397), 
    .F1(n613743));
  SLICE_1767 SLICE_1767( .C1(n591550), .B1(\address[5] ), .A1(n591396), 
    .D0(\address[4] ), .B0(n592590), .A0(n607480), .F0(n591550), .F1(n591975));
  SLICE_1769 SLICE_1769( .D1(\address[0] ), .C1(\address[4] ), 
    .B1(\address[1] ), .A1(\address[3] ), .D0(\address[3] ), .C0(\address[1] ), 
    .B0(\address[4] ), .A0(\address[0] ), .F0(n592803), .F1(n597902));
  SLICE_1771 SLICE_1771( .D1(\address[3] ), .C1(\address[1] ), 
    .B1(\address[0] ), .D0(\address[1] ), .C0(\address[0] ), .A0(\address[3] ), 
    .F0(n592808), .F1(n607712));
  SLICE_1773 SLICE_1773( .D1(n593105), .C1(n591410), .B1(\address[5] ), 
    .D0(n14_adj_304), .C0(n46_adj_320), .B0(\address[3] ), .A0(\address[4] ), 
    .F0(n591410), .F1(n591875));
  SLICE_1774 SLICE_1774( .D1(\address[0] ), .C1(\address[2] ), 
    .B1(\address[5] ), .A1(\address[1] ), .D0(\address[1] ), .C0(\address[0] ), 
    .B0(\address[2] ), .A0(\address[5] ), .F0(n614080), .F1(n607790));
  sine_gen_SLICE_1775 \sine_gen.SLICE_1775 ( .D1(n591894), .C1(n604903), 
    .A1(\address[6] ), .D0(\address[4] ), .C0(\address[3] ), .B0(n15_adj_316), 
    .A0(n614080), .F0(n604903), .F1(n592129));
  SLICE_1779 SLICE_1779( .D1(n30_adj_279), .C1(n30_adj_283), .B1(\address[4] ), 
    .D0(\address[0] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[2] ), 
    .F0(n30_adj_283), .F1(n592450));
  SLICE_1780 SLICE_1780( .D1(\address[5] ), .C1(n593227), .A1(n592803), 
    .D0(\address[2] ), .C0(\address[0] ), .B0(\address[1] ), .A0(n603834), 
    .F0(n593227), .F1(n593564));
  SLICE_1782 SLICE_1782( .D1(\address[8] ), .C1(n591239), .A1(n607606), 
    .C0(n591125), .B0(\address[7] ), .A0(n590880), .F0(n591239), .F1(n591305));
  SLICE_1784 SLICE_1784( .D1(\address[4] ), .C1(n15_adj_308), .A1(n61_adj_310), 
    .D0(\address[2] ), .C0(\address[0] ), .B0(\address[3] ), .A0(\address[1] ), 
    .F0(n15_adj_308), .F1(n591581));
  SLICE_1785 SLICE_1785( .D1(n61_adj_310), .C1(n596148), .B1(\address[4] ), 
    .D0(\address[1] ), .C0(\address[2] ), .A0(\address[3] ), .F0(n61_adj_310), 
    .F1(n607852));
  SLICE_1787 SLICE_1787( .D1(n617755), .C1(n597839), .B1(n614204), 
    .A1(\address[6] ), .D0(\address[4] ), .C0(n7_adj_295), .B0(\address[3] ), 
    .A0(n15_adj_316), .F0(n597839), .F1(n617758));
  SLICE_1788 SLICE_1788( .D1(\address[3] ), .C1(\address[4] ), .B1(n614462), 
    .A1(n38), .B0(\address[0] ), .A0(\address[7] ), .F0(n614462), .F1(n614450));
  SLICE_1790 SLICE_1790( .D1(n604404), .C1(n590691), .B1(\address[7] ), 
    .A1(n601404), .D0(n126), .C0(\address[6] ), .B0(n14_adj_304), .A0(n590849), 
    .F0(n590691), .F1(n590733));
  sine_gen_SLICE_1791 \sine_gen.SLICE_1791 ( .D1(\address[6] ), .C1(n126), 
    .B1(\address[7] ), .D0(\address[4] ), .C0(\address[5] ), .A0(\address[3] ), 
    .F0(n126), .F1(n590718));
  SLICE_1793 SLICE_1793( .D1(\address[5] ), .C1(n605018), .B1(n591583), 
    .D0(\address[4] ), .C0(n605043), .A0(n595170), .F0(n605018), .F1(n604913));
  SLICE_1795 SLICE_1795( .D1(\address[5] ), .C1(n62), .B1(\address[6] ), 
    .A1(n590845), .D0(n603834), .C0(\address[5] ), .B0(n62), .A0(\address[6] ), 
    .F0(n597642), .F1(n592153));
  SLICE_1796 SLICE_1796( .D1(\address[5] ), .C1(n62_adj_305), .A1(n591583), 
    .D0(n61_adj_306), .C0(n595170), .A0(\address[4] ), .F0(n62_adj_305), 
    .F1(n613810));
  SLICE_1797 SLICE_1797( .D1(\address[3] ), .C1(\address[1] ), 
    .B1(\address[2] ), .A1(\address[0] ), .D0(\address[1] ), .C0(\address[2] ), 
    .B0(\address[0] ), .A0(\address[3] ), .F0(n61_adj_306), .F1(n593005));
  SLICE_1798 SLICE_1798( .D1(n591407), .C1(n591540), .B1(\address[5] ), 
    .D0(\address[3] ), .C0(n29), .B0(n7_adj_295), .A0(\address[4] ), 
    .F0(n591540), .F1(n591973));
  SLICE_1800 SLICE_1800( .D1(\address[6] ), .C1(n613435), .A1(n617020), 
    .D0(\address[5] ), .C0(n593221), .A0(n592788), .F0(n613435), .F1(n613436));
  SLICE_1805 SLICE_1805( .D1(n592579), .C1(n593272), .A1(\address[5] ), 
    .D0(\address[4] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[2] ), 
    .F0(n593272), .F1(n614064));
  SLICE_1808 SLICE_1808( .D1(\address[5] ), .C1(n591774), .B1(n591581), 
    .D0(n30_adj_289), .B0(n596148), .A0(\address[4] ), .F0(n591774), 
    .F1(n613809));
  sine_gen_SLICE_1811 \sine_gen.SLICE_1811 ( .D1(\address[1] ), 
    .C1(\address[0] ), .B1(\address[2] ), .A1(n601266), .C0(\address[4] ), 
    .A0(\address[5] ), .F0(n601266), .F1(n593587));
  SLICE_1813 SLICE_1813( .D1(\address[5] ), .C1(n592849), .B1(\address[4] ), 
    .A1(n592838), .D0(\address[3] ), .C0(\address[2] ), .B0(\address[0] ), 
    .A0(\address[1] ), .F0(n592849), .F1(n593633));
  SLICE_1814 SLICE_1814( .D1(\address[5] ), .C1(n591762), .A1(n591539), 
    .D0(n602888), .C0(\address[4] ), .B0(n61), .A0(n52), .F0(n591762), 
    .F1(n613731));
  SLICE_1819 SLICE_1819( .C1(n591426), .B1(\address[5] ), .A1(n591425), 
    .D0(\address[1] ), .C0(\address[4] ), .B0(\address[2] ), .A0(\address[3] ), 
    .F0(n591426), .F1(n613806));
  SLICE_1820 SLICE_1820( .D1(\address[5] ), .C1(n607522), .A1(n591539), 
    .C0(n591424), .B0(n596223), .A0(\address[4] ), .F0(n607522), .F1(n613728));
  SLICE_1822 SLICE_1822( .D1(\address[1] ), .C1(n612423), .B1(\address[2] ), 
    .A1(\address[3] ), .D0(\address[4] ), .B0(\address[5] ), .A0(\address[0] ), 
    .F0(n612423), .F1(n591502));
  SLICE_1824 SLICE_1824( .D1(\address[7] ), .C1(n590688), .A1(n607876), 
    .D0(n591502), .C0(n62), .B0(\address[5] ), .A0(\address[6] ), .F0(n590688), 
    .F1(n590731));
  SLICE_1828 SLICE_1828( .D1(\address[7] ), .C1(n594287), .B1(n607876), 
    .D0(n594441), .C0(\address[5] ), .B0(\address[6] ), .A0(n62), .F0(n594287), 
    .F1(\sine_gen.n594330 ));
  SLICE_1830 SLICE_1830( .C1(n591874), .B1(n591408), .A1(\address[6] ), 
    .D0(n591406), .B0(n591407), .A0(\address[5] ), .F0(n591874), .F1(n613234));
  en_gen_sin_SLICE_1832 \en_gen_sin.SLICE_1832 ( .D1(n610548), .C1(n606616), 
    .D0(\en_gen_sin.cnt[1] ), .C0(\en_gen_sin.cnt[2] ), 
    .B0(\en_gen_sin.cnt[0] ), .A0(\en_gen_sin.cnt[3] ), .F0(n606616), 
    .F1(n589970));
  SLICE_1834 SLICE_1834( .D1(\address[4] ), .C1(n30_adj_290), .B1(n596155), 
    .D0(\address[2] ), .C0(\address[1] ), .B0(\address[0] ), .A0(\address[3] ), 
    .F0(n30_adj_290), .F1(n593265));
  SLICE_1836 SLICE_1836( .D1(\address[6] ), .C1(n614459), .B1(n607718), 
    .A1(\address[5] ), .D0(\address[3] ), .C0(\address[4] ), .B0(\address[7] ), 
    .A0(n22), .F0(n614459), .F1(n614294));
  SLICE_1839 SLICE_1839( .C1(n592914), .B1(\address[4] ), .A1(n592827), 
    .D0(\address[2] ), .C0(\address[3] ), .B0(\address[0] ), .A0(\address[1] ), 
    .F0(n592914), .F1(n613651));
  SLICE_1840 SLICE_1840( .D1(\address[5] ), .C1(n597693), .B1(n591466), 
    .D0(n7_adj_295), .C0(\address[3] ), .A0(\address[4] ), .F0(n597693), 
    .F1(n597741));
  SLICE_1842 SLICE_1842( .D1(\address[5] ), .C1(n590953), .B1(n607722), 
    .D0(\address[4] ), .C0(n61), .B0(n14_adj_304), .A0(\address[3] ), 
    .F0(n590953), .F1(n591031));
  SLICE_1844 SLICE_1844( .C1(n591754), .B1(\address[5] ), .A1(n594465), 
    .D0(\address[4] ), .C0(n22), .B0(\address[3] ), .A0(n15_adj_316), 
    .F0(n591754), .F1(n613159));
  SLICE_1847 SLICE_1847( .D1(n612658), .C1(n592497), .B1(\address[5] ), 
    .D0(n52), .C0(n607712), .B0(\address[2] ), .A0(\address[4] ), .F0(n592497), 
    .F1(n614319));
  SLICE_1848 SLICE_1848( .D1(\address[5] ), .C1(n591749), .A1(n590937), 
    .C0(\address[4] ), .B0(n61), .A0(n592590), .F0(n591749), .F1(n591941));
  SLICE_1850 SLICE_1850( .D1(n594106), .C1(\address[7] ), .B1(n127), 
    .A1(\address[8] ), .C0(n607718), .B0(\address[6] ), .A0(\address[5] ), 
    .F0(n594106), .F1(n590768));
  SLICE_1852 SLICE_1852( .C1(n591747), .B1(\address[5] ), .A1(n604404), 
    .D0(\address[4] ), .B0(n61), .A0(n591476), .F0(n591747), .F1(n613620));
  SLICE_1855 SLICE_1855( .C0(n593254), .B0(\address[5] ), .A0(n592854), 
    .F0(n593579));
  sine_gen_SLICE_1857 \sine_gen.SLICE_1857 ( .D1(n590799), 
    .C1(\sine_gen.n594397 ), .B1(\address[10] ), .D0(\address[9] ), 
    .C0(n594368), .A0(n590770), .F0(\sine_gen.n594397 ), 
    .F1(\sine_gen.n594413 ));
  SLICE_1858 SLICE_1858( .C1(n593006), .B1(n593005), .A1(\address[4] ), 
    .D0(\address[1] ), .C0(\address[3] ), .B0(\address[0] ), .A0(\address[2] ), 
    .F0(n593006), .F1(n613203));
  SLICE_1862 SLICE_1862( .D1(n612624), .C1(n610333), .B1(\address[5] ), 
    .D0(\address[0] ), .C0(\address[1] ), .B0(\address[2] ), .A0(n603834), 
    .F0(n610333), .F1(n610334));
  SLICE_1864 SLICE_1864( .D1(n7_adj_295), .C1(\address[4] ), .B1(n607480), 
    .A1(\address[3] ), .D0(\address[3] ), .C0(n7_adj_295), .B0(\address[4] ), 
    .F0(n591387), .F1(n593275));
  SLICE_1866 SLICE_1866( .D1(\address[4] ), .C1(\address[2] ), .B1(n53), 
    .A1(\address[3] ), .C0(\address[3] ), .B0(\address[2] ), .A0(\address[4] ), 
    .F0(n591391), .F1(n612624));
  SLICE_1867 SLICE_1867( .D1(\address[5] ), .C1(n591719), .B1(n591391), 
    .D0(n591390), .C0(\address[3] ), .B0(n29), .A0(\address[4] ), .F0(n591719), 
    .F1(n591868));
  SLICE_1871 SLICE_1871( .C1(n592827), .B1(\address[4] ), .A1(n592914), 
    .D0(\address[2] ), .C0(\address[3] ), .B0(\address[1] ), .A0(\address[0] ), 
    .F0(n592827), .F1(n613653));
  SLICE_1876 SLICE_1876( .D1(n607648), .C1(n593608), .B1(\address[6] ), 
    .D0(n596223), .C0(\address[5] ), .B0(n61), .A0(\address[4] ), .F0(n593608), 
    .F1(n593795));
  SLICE_1878 SLICE_1878( .C1(n592834), .B1(n592837), .A1(\address[4] ), 
    .D0(\address[0] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[3] ), 
    .F0(n592834), .F1(n593320));
  SLICE_1880 SLICE_1880( .D1(\address[5] ), .C1(n591752), .B1(n597691), 
    .D0(n29), .C0(\address[3] ), .B0(n595059), .A0(\address[4] ), .F0(n591752), 
    .F1(n591948));
  sine_gen_SLICE_1885 \sine_gen.SLICE_1885 ( .D1(\address[8] ), .C1(n592149), 
    .B1(\address[7] ), .A1(\address[9] ), .D0(n603542), .C0(\address[1] ), 
    .B0(n604726), .A0(\address[0] ), .F0(n592149), .F1(n607584));
  SLICE_1886 SLICE_1886( .D1(n607870), .C1(n607520), .B1(\address[5] ), 
    .D0(n29), .C0(\address[4] ), .B0(\address[3] ), .A0(n14_adj_304), 
    .F0(n607520), .F1(n607625));
  SLICE_1888 SLICE_1888( .D1(\address[8] ), .C1(n614117), .B1(n607808), 
    .A1(\address[7] ), .D0(n62_adj_323), .C0(\address[6] ), .B0(\address[5] ), 
    .F0(n614117), .F1(n591327));
  SLICE_1890 SLICE_1890( .D1(n594572), .C1(n591750), .A1(\address[5] ), 
    .D0(\address[4] ), .C0(\address[2] ), .B0(\address[3] ), .A0(n66), 
    .F0(n591750), .F1(n613626));
  SLICE_1894 SLICE_1894( .C1(n607868), .B1(\address[5] ), .A1(n591406), 
    .D0(n14_adj_304), .C0(\address[4] ), .B0(\address[3] ), .A0(n607482), 
    .F0(n607868), .F1(n613747));
  SLICE_1898 SLICE_1898( .D1(\address[4] ), .B1(n596366), .A1(n15_adj_250), 
    .D0(n592846), .C0(n592836), .A0(\address[4] ), .F0(n593319), .F1(n613378));
  SLICE_1900 SLICE_1900( .D0(\address[5] ), .C0(n591723), .A0(n591425), 
    .F0(n613528));
  sine_gen_SLICE_1901 \sine_gen.SLICE_1901 ( .D1(\address[5] ), .C1(n595035), 
    .A1(n591425), .D0(n61_adj_322), .C0(\address[4] ), .B0(n66), .A0(n603542), 
    .F0(n591425), .F1(n613713));
  SLICE_1903 SLICE_1903( .B1(\address[3] ), .A1(\address[4] ), 
    .D0(\address[4] ), .C0(\address[3] ), .B0(n7_adj_321), .A0(n591617), 
    .F0(n614055), .F1(n601206));
  SLICE_1904 SLICE_1904( .D1(\address[8] ), .C1(n592280), .B1(n592281), 
    .D0(n592142), .C0(n592143), .B0(\address[7] ), .F0(n592280), .F1(n592350));
  SLICE_1906 SLICE_1906( .D1(\address[4] ), .C1(n591573), .A1(n595170), 
    .D0(\address[0] ), .C0(\address[1] ), .B0(\address[2] ), .A0(\address[3] ), 
    .F0(n591573), .F1(n591771));
  SLICE_1908 SLICE_1908( .D1(\address[0] ), .C1(\address[3] ), 
    .B1(\address[1] ), .A1(\address[2] ), .D0(\address[3] ), .C0(\address[0] ), 
    .B0(\address[2] ), .A0(\address[1] ), .F0(n30_adj_314), .F1(n592755));
  SLICE_1909 SLICE_1909( .D1(n62_adj_311), .C1(n31_adj_313), .A1(\address[5] ), 
    .C0(\address[4] ), .B0(n30_adj_314), .A0(n596148), .F0(n31_adj_313), 
    .F1(n591567));
  SLICE_1910 SLICE_1910( .D1(\address[1] ), .C1(n603542), .B1(\address[4] ), 
    .A1(\address[0] ), .B0(\address[2] ), .A0(\address[3] ), .F0(n603542), 
    .F1(n593334));
  sine_gen_SLICE_1913 \sine_gen.SLICE_1913 ( .C1(\sine_gen.n126_c ), 
    .B1(\address[6] ), .A1(\sine_gen.n126_adj_210 ), .D0(n66), 
    .C0(\address[2] ), .B0(\address[3] ), .A0(n601266), .F0(\sine_gen.n126_c ), 
    .F1(n591123));
  SLICE_1914 SLICE_1914( .D1(n591456), .C1(n591465), .B1(\address[5] ), 
    .D0(n29), .C0(\address[4] ), .B0(n7_adj_295), .A0(\address[3] ), 
    .F0(n591465), .F1(n591953));
  SLICE_1916 SLICE_1916( .D1(\address[7] ), .C1(n601394), .B1(n591138), 
    .A1(n607664), .D0(\address[5] ), .B0(n62), .A0(\address[6] ), .F0(n591138), 
    .F1(n613312));
  SLICE_1920 SLICE_1920( .C1(n591440), .B1(\address[5] ), .A1(n591439), 
    .D0(\address[1] ), .C0(n603542), .B0(\address[4] ), .A0(n591476), 
    .F0(n591440), .F1(n613714));
  SLICE_1922 SLICE_1922( .D1(n607644), .C1(n593463), .B1(\address[6] ), 
    .D0(n592590), .C0(\address[4] ), .B0(n594572), .A0(\address[5] ), 
    .F0(n593463), .F1(n593718));
  SLICE_1924 SLICE_1924( .D1(\address[4] ), .C1(n591563), .A1(n592650), 
    .D0(\address[2] ), .C0(\address[1] ), .B0(\address[3] ), .A0(\address[0] ), 
    .F0(n591563), .F1(n591770));
  SLICE_1926 SLICE_1926( .D1(\address[3] ), .C1(n612691), .B1(\address[4] ), 
    .A1(n38), .D0(\address[0] ), .B0(\address[5] ), .F0(n612691), .F1(n597743));
  SLICE_1930 SLICE_1930( .C1(n613252), .B1(\address[7] ), .A1(n616750), 
    .D0(n591569), .C0(n591568), .B0(\address[6] ), .F0(n613252), .F1(n613253));
  SLICE_1931 SLICE_1931( .D1(\address[5] ), .C1(n62_adj_309), .A1(n591705), 
    .D0(\address[4] ), .C0(n15_adj_307), .A0(n61_adj_310), .F0(n62_adj_309), 
    .F1(n591568));
  SLICE_1934 SLICE_1934( .D1(n596018), .C1(\address[13] ), .B1(n617362), 
    .A1(n601366), .C0(\address[12] ), .A0(\address[11] ), .F0(n601366), 
    .F1(n404));
  SLICE_1936 SLICE_1936( .D1(\address[4] ), .C1(n592826), .A1(n592825), 
    .D0(\address[2] ), .C0(\address[0] ), .B0(\address[1] ), .A0(\address[3] ), 
    .F0(n592826), .F1(n613654));
  SLICE_1938 SLICE_1938( .D1(n591661), .C1(n591817), .B1(\address[5] ), 
    .D0(n592590), .B0(\address[4] ), .A0(n591476), .F0(n591817), .F1(n592040));
  SLICE_1942 SLICE_1942( .D1(\address[5] ), .C1(n591418), .A1(n591542), 
    .D0(\address[4] ), .C0(\address[2] ), .B0(\address[3] ), .A0(\address[1] ), 
    .F0(n591542), .F1(n613735));
  SLICE_1944 SLICE_1944( .D1(\address[5] ), .C1(n591816), .A1(n590962), 
    .D0(n7_adj_321), .C0(n29), .B0(\address[3] ), .A0(\address[4] ), 
    .F0(n591816), .F1(n592039));
  SLICE_1948 SLICE_1948( .D1(n591426), .C1(n591419), .B1(\address[5] ), 
    .D0(n7_adj_295), .C0(\address[3] ), .B0(\address[4] ), .A0(n595059), 
    .F0(n591419), .F1(n591885));
  SLICE_1950 SLICE_1950( .C0(n618394), .B0(n593795), .A0(\address[7] ), 
    .F0(n593893));
  SLICE_1952 SLICE_1952( .D1(\address[5] ), .C1(n31_adj_315), .A1(n591410), 
    .D0(\address[4] ), .C0(\address[2] ), .A0(\address[3] ), .F0(n31_adj_315), 
    .F1(n591551));
  SLICE_1954 SLICE_1954( .D1(\address[4] ), .C1(\address[3] ), 
    .B1(\address[2] ), .A1(\address[1] ), .D0(\address[1] ), .C0(\address[2] ), 
    .B0(\address[3] ), .A0(\address[4] ), .F0(n593286), .F1(n613143));
  SLICE_1956 SLICE_1956( .C1(n591565), .B1(\address[5] ), .A1(n595165), 
    .D0(n30_adj_289), .C0(n596148), .A0(\address[4] ), .F0(n591565), 
    .F1(n591989));
  SLICE_1959 SLICE_1959( .D1(n591770), .C1(n591564), .B1(\address[5] ), 
    .C0(n607700), .B0(\address[4] ), .A0(n591559), .F0(n591564), .F1(n591988));
  SLICE_1960 SLICE_1960( .C1(n591765), .B1(n591391), .A1(\address[5] ), 
    .D0(\address[3] ), .C0(n30_adj_319), .B0(n7_adj_295), .A0(\address[4] ), 
    .F0(n591765), .F1(n591979));
  SLICE_1962 SLICE_1962( .D1(\address[4] ), .C1(n592778), .D0(\address[1] ), 
    .C0(\address[2] ), .B0(\address[3] ), .A0(\address[0] ), .F0(n592778), 
    .F1(n614489));
  SLICE_1964 SLICE_1964( .D1(n592782), .C1(n592776), .B1(\address[4] ), 
    .C0(\address[4] ), .B0(n592776), .F0(n614491), .F1(n593350));
  SLICE_1972 SLICE_1972( .C1(\address[1] ), .B1(\address[0] ), 
    .A1(\address[5] ), .D0(\address[1] ), .C0(\address[4] ), .B0(\address[0] ), 
    .A0(\address[5] ), .F0(n612698), .F1(n614456));
  SLICE_1973 SLICE_1973( .D1(\address[6] ), .C1(n597929), .B1(\address[2] ), 
    .A1(n612698), .D0(\address[5] ), .C0(n592494), .B0(n592495), .F0(n597929), 
    .F1(n614387));
  SLICE_1975 SLICE_1975( .D1(\address[4] ), .C1(n607403), .B1(n603542), 
    .A1(\address[5] ), .D0(\address[3] ), .C0(\address[2] ), .B0(\address[0] ), 
    .A0(\address[1] ), .F0(n607403), .F1(n613608));
  SLICE_1976 SLICE_1976( .D1(\address[4] ), .C1(n30_adj_248), .A1(n596366), 
    .D0(\address[3] ), .C0(\address[0] ), .B0(\address[1] ), .A0(\address[2] ), 
    .F0(n596366), .F1(n592763));
  SLICE_1977 SLICE_1977( .D1(\address[2] ), .C1(\address[1] ), 
    .B1(\address[3] ), .A1(\address[0] ), .D0(\address[1] ), .C0(\address[3] ), 
    .B0(\address[0] ), .A0(\address[2] ), .F0(n30_adj_248), .F1(n592967));
  SLICE_1978 SLICE_1978( .D1(n595035), .C1(n591437), .A1(\address[5] ), 
    .D0(n29), .C0(\address[3] ), .B0(\address[4] ), .A0(n15_adj_316), 
    .F0(n591437), .F1(n591887));
  SLICE_1980 SLICE_1980( .C1(n607534), .B1(n591425), .A1(\address[5] ), 
    .D0(\address[4] ), .C0(n61), .B0(\address[1] ), .A0(n603542), .F0(n607534), 
    .F1(n607617));
  SLICE_1982 SLICE_1982( .D1(\address[5] ), .C1(n613144), .A1(n613143), 
    .D0(n603542), .C0(\address[4] ), .B0(n591424), .A0(\address[1] ), 
    .F0(n613144), .F1(n613145));
  SLICE_1989 SLICE_1989( .C1(n601279), .B1(\address[7] ), .A1(n617800), 
    .C0(\address[5] ), .B0(n592525), .A0(n618412), .F0(n601279), .F1(n613344));
  SLICE_1990 SLICE_1990( .D1(n591862), .C1(n595165), .A1(\address[5] ), 
    .D0(n595170), .C0(\address[4] ), .A0(n591594), .F0(n591862), .F1(n592107));
  sine_gen_SLICE_1993 \sine_gen.SLICE_1993 ( .D1(\address[0] ), 
    .C1(\address[3] ), .B1(\address[1] ), .A1(\address[4] ), .D0(\address[5] ), 
    .C0(\address[1] ), .B0(\address[4] ), .A0(\address[0] ), .F0(n607105), 
    .F1(n607131));
  comp2_SLICE_1994 \comp2.SLICE_1994 ( .D1(\tri_wave[2] ), .C1(\comp2.n4 ), 
    .A1(\sine_wave2[2] ), .D0(\tri_wave[1] ), .C0(\sine_wave2[0] ), 
    .A0(\sine_wave2[1] ), .F0(\comp2.n4 ), .F1(\comp2.n6 ));
  comp2_SLICE_1996 \comp2.SLICE_1996 ( .D1(\sine_wave2[4] ), .C1(\comp2.n8 ), 
    .B1(\tri_wave[4] ), .C0(\comp2.n6 ), .B0(\sine_wave2[3] ), 
    .A0(\tri_wave[3] ), .F0(\comp2.n8 ), .F1(\comp2.n10 ));
  comp2_SLICE_1998 \comp2.SLICE_1998 ( .D1(\sine_wave2[6] ), .C1(\comp2.n12 ), 
    .B1(\tri_wave[6] ), .C0(\comp2.n10 ), .B0(\sine_wave2[5] ), 
    .A0(\tri_wave[5] ), .F0(\comp2.n12 ), .F1(\comp2.n14 ));
  comp2_SLICE_2000 \comp2.SLICE_2000 ( .D1(\sine_wave2[8] ), .C1(\comp2.n16 ), 
    .A1(\tri_wave[8] ), .C0(\comp2.n14 ), .B0(\tri_wave[7] ), 
    .A0(\sine_wave2[7] ), .F0(\comp2.n16 ), .F1(\comp2.n18 ));
  comp2_SLICE_2002 \comp2.SLICE_2002 ( .D1(\tri_wave[10] ), .C1(\comp2.n20 ), 
    .B1(\sine_wave2[10] ), .D0(\sine_wave2[9] ), .C0(\comp2.n18 ), 
    .A0(\tri_wave[9] ), .F0(\comp2.n20 ), .F1(\comp2.Vb_c_N_157 ));
  comp1_SLICE_2004 \comp1.SLICE_2004 ( .D1(\sine_wave1[4] ), .C1(\comp1.n8 ), 
    .A1(\tri_wave[4] ), .C0(n6), .B0(\sine_wave1[3] ), .A0(\tri_wave[3] ), 
    .F0(\comp1.n8 ), .F1(\comp1.n10 ));
  sine_gen_SLICE_2005 \sine_gen.SLICE_2005 ( .D1(\sine_wave1[2] ), 
    .C1(\sine_gen.n15_c ), .B1(\tri_wave[2] ), .D0(\sine_wave1[1] ), 
    .C0(\tri_wave[1] ), .A0(\sine_wave1[0] ), .F0(\sine_gen.n15_c ), .F1(n6));
  comp1_SLICE_2007 \comp1.SLICE_2007 ( .C1(\comp1.n12 ), .B1(\tri_wave[6] ), 
    .A1(\sine_wave1[6] ), .D0(\sine_wave1[5] ), .C0(\comp1.n10 ), 
    .A0(\tri_wave[5] ), .F0(\comp1.n12 ), .F1(\comp1.n14 ));
  comp1_SLICE_2009 \comp1.SLICE_2009 ( .C1(\comp1.n16 ), .B1(\sine_wave1[8] ), 
    .A1(\tri_wave[8] ), .D0(\sine_wave1[7] ), .C0(\comp1.n14 ), 
    .B0(\tri_wave[7] ), .F0(\comp1.n16 ), .F1(\comp1.n18 ));
  comp1_SLICE_2011 \comp1.SLICE_2011 ( .D1(\tri_wave[10] ), .C1(\comp1.n20 ), 
    .A1(\sine_wave1[10] ), .D0(\sine_wave1[9] ), .C0(\comp1.n18 ), 
    .B0(\tri_wave[9] ), .F0(\comp1.n20 ), .F1(\comp1.Va_c_N_155 ));
  comp1_SLICE_2013 \comp1.SLICE_2013 ( .D1(\comp1.Va_c_N_155 ), 
    .C1(\sine_wave1[11] ), .A1(\tri_wave[11] ), .D0(\tri_wave[11] ), 
    .C0(\comp1.Va_c_N_155 ), .B0(\sine_wave1[11] ), .F0(Va_c_N_161), .F1(Va_c));
  SLICE_2014 SLICE_2014( .D1(n592541), .C1(n592969), .A1(\address[4] ), 
    .D0(\address[0] ), .C0(\address[1] ), .B0(\address[3] ), .A0(\address[2] ), 
    .F0(n592969), .F1(n593056));
  SLICE_2016 SLICE_2016( .D1(\address[10] ), .C1(n604724), .B1(\address[9] ), 
    .A1(\address[4] ), .D0(\address[8] ), .C0(\address[5] ), .B0(\address[7] ), 
    .A0(\address[6] ), .F0(n604724), .F1(n590812));
  SLICE_2019 SLICE_2019( .D1(\address[4] ), .C1(n592766), .B1(n592768), 
    .D0(\address[3] ), .C0(\address[2] ), .B0(\address[0] ), .A0(\address[1] ), 
    .F0(n592766), .F1(n593210));
  SLICE_2020 SLICE_2020( .D1(\address[4] ), .C1(n592764), .A1(n592753), 
    .D0(\address[1] ), .C0(\address[2] ), .B0(\address[0] ), .A0(\address[3] ), 
    .F0(n592764), .F1(n613186));
  SLICE_2022 SLICE_2022( .D1(n614120), .C1(n590537), .B1(\address[11] ), 
    .A1(\address[10] ), .D0(\address[9] ), .C0(\address[7] ), 
    .B0(\address[8] ), .A0(n590880), .F0(n614120), .F1(n616633));
  SLICE_2025 SLICE_2025( .D0(\address[6] ), .C0(n618298), .A0(n593474), 
    .F0(n593723));
  SLICE_2026 SLICE_2026( .C1(n597767), .B1(\address[7] ), .A1(n592227), 
    .C0(n591502), .B0(\address[6] ), .A0(n590852), .F0(n597767), .F1(n592323));
  SLICE_2028 SLICE_2028( .D1(\address[4] ), .C1(\address[1] ), 
    .B1(\address[0] ), .A1(n603542), .D0(\address[4] ), .B0(\address[1] ), 
    .A0(\address[0] ), .F0(n612694), .F1(n592793));
  SLICE_2029 SLICE_2029( .D1(\address[6] ), .C1(n614382), .B1(n614064), 
    .A1(\address[3] ), .D0(n612694), .C0(\address[2] ), .B0(\address[5] ), 
    .A0(n22), .F0(n614382), .F1(n614066));
  SLICE_2030 SLICE_2030( .D1(n592396), .C1(n592397), .A1(\address[10] ), 
    .D0(n592373), .C0(n592323), .B0(\address[9] ), .A0(\address[8] ), 
    .F0(n592397), .F1(n592409));
  SLICE_2032 SLICE_2032( .D1(\address[12] ), .C1(n592416), .A1(n592417), 
    .C0(n592409), .B0(n592408), .A0(\address[11] ), .F0(n592416), .F1(n592421));
  SLICE_2034 SLICE_2034( .C1(n592413), .B1(n592414), .A1(\address[12] ), 
    .C0(n616678), .B0(\address[11] ), .A0(n592403), .F0(n592413), .F1(n592419));
  SLICE_2036 SLICE_2036( .D1(\address[5] ), .C1(n593043), .A1(n592495), 
    .D0(n596081), .C0(\address[4] ), .B0(n596084), .F0(n593043), .F1(n613974));
  SLICE_2042 SLICE_2042( .D1(\address[5] ), .C1(n592678), .B1(n592515), 
    .D0(n590953), .C0(n607664), .A0(\address[5] ), .F0(n590998), .F1(n613090));
  SLICE_2044 SLICE_2044( .C1(n590997), .B1(n590998), .A1(\address[6] ), 
    .C0(\address[5] ), .B0(n607812), .A0(n607722), .F0(n590997), .F1(n591221));
  SLICE_2046 SLICE_2046( .C1(n591094), .B1(n590997), .A1(\address[6] ), 
    .D0(n594465), .B0(n607718), .A0(\address[5] ), .F0(n591094), .F1(n591223));
  SLICE_2048 SLICE_2048( .D1(n607636), .C1(n593066), .B1(\address[5] ), 
    .D0(n592558), .B0(n591594), .A0(\address[4] ), .F0(n593066), .F1(n614002));
  SLICE_2050 SLICE_2050( .C1(n590774), .B1(n590773), .A1(\address[9] ), 
    .D0(\address[8] ), .C0(n590731), .A0(n590732), .F0(n590774), .F1(n590800));
  SLICE_2052 SLICE_2052( .D1(n618460), .C1(n590815), .B1(\address[13] ), 
    .A1(n601366), .C0(n590800), .B0(\address[10] ), .A0(n590801), .F0(n590815), 
    .F1(n393319));
  sine_gen_SLICE_2057 \sine_gen.SLICE_2057 ( .D0(\address[13] ), 
    .C0(\sine_gen.n596020 ), .B0(n592420), .F0(\sine_gen.n395[2] ));
  sine_gen_SLICE_2058 \sine_gen.SLICE_2058 ( .D1(\address[9] ), 
    .C1(\sine_gen.n594373 ), .A1(n590773), .C0(\sine_gen.n594330 ), 
    .B0(\address[8] ), .A0(n590732), .F0(\sine_gen.n594373 ), 
    .F1(\sine_gen.n594399 ));
  sine_gen_SLICE_2060 \sine_gen.SLICE_2060 ( .D1(\sine_gen.n618442 ), 
    .C1(\sine_gen.n594414 ), .B1(\address[13] ), .A1(n601366), 
    .C0(\sine_gen.n594399 ), .B0(\address[10] ), .A0(n590801), 
    .F0(\sine_gen.n594414 ), .F1(\sine_gen.n395[6] ));
  sine_gen_SLICE_2062 \sine_gen.SLICE_2062 ( .B1(\address[8] ), 
    .A1(\address[7] ), .D0(\address[7] ), .A0(\address[8] ), .F0(n601352), 
    .F1(n601354));
  sine_gen_SLICE_2063 \sine_gen.SLICE_2063 ( .D1(n590792), 
    .C1(\sine_gen.n594390 ), .A1(\address[10] ), .D0(n607822), 
    .C0(\sine_gen.n594358 ), .B0(\address[9] ), .A0(n601352), 
    .F0(\sine_gen.n594390 ), .F1(\sine_gen.n594409 ));
  sine_gen_SLICE_2064 \sine_gen.SLICE_2064 ( .D1(n601366), 
    .C1(\sine_gen.n594143 ), .B1(\address[13] ), .A1(n590557), .D0(n607584), 
    .C0(\sine_gen.n594132 ), .B0(\address[10] ), .F0(\sine_gen.n594143 ), 
    .F1(\sine_gen.n395[8] ));
  sine_gen_SLICE_2067 \sine_gen.SLICE_2067 ( .D0(\sine_gen.n594409 ), 
    .C0(\address[13] ), .B0(\sine_gen.n618358 ), .A0(n601366), 
    .F0(\sine_gen.n395[7] ));
  sine_gen_SLICE_2068 \sine_gen.SLICE_2068 ( .D1(n590555), 
    .C1(\sine_gen.n594126 ), .B1(n604673), .A1(\address[13] ), 
    .D0(\address[9] ), .C0(n590449), .B0(\sine_gen.n604710 ), .A0(n607664), 
    .F0(\sine_gen.n594126 ), .F1(\sine_gen.n395[9] ));
  sine_gen_SLICE_2072 \sine_gen.SLICE_2072 ( .D1(n607664), 
    .C1(\sine_gen.n607349 ), .B1(n601394), .A1(\address[7] ), 
    .D0(\address[6] ), .C0(\address[5] ), .A0(n604404), 
    .F0(\sine_gen.n607349 ), .F1(n590717));
  sine_gen_SLICE_2075 \sine_gen.SLICE_2075 ( .D1(n612411), 
    .C1(\sine_gen.n602886 ), .A1(\address[8] ), .D0(\address[6] ), 
    .C0(\address[5] ), .B0(\address[7] ), .F0(\sine_gen.n602886 ), 
    .F1(\sine_gen.n594411 ));
  sine_gen_SLICE_2076 \sine_gen.SLICE_2076 ( .C1(\sine_gen.n10 ), 
    .B1(\sine_gen.address3[5] ), .A1(\sine_gen.address3[6] ), 
    .D0(\sine_gen.address3[7] ), .C0(\sine_gen.address3[12] ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.address3[11] ), 
    .F0(\sine_gen.n10 ), .F1(\sine_gen.n604678 ));
  sine_gen_SLICE_2078 \sine_gen.SLICE_2078 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.n13 ), .B1(\sine_gen.address3[9] ), 
    .A1(\sine_gen.address3[13] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[8] ), .F0(\sine_gen.n13 ), .F1(\sine_gen.n16 ));
  sine_gen_SLICE_2080 \sine_gen.SLICE_2080 ( .D1(\sine_gen.n604678 ), 
    .C1(\sine_gen.address3[3] ), .B1(\sine_gen.address3[10] ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[9] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n14 ), 
    .F1(\sine_gen.n15_adj_212 ));
  sine_gen_SLICE_2081 \sine_gen.SLICE_2081 ( .D1(\sine_gen.n14 ), 
    .C1(\sine_gen.n13_adj_211 ), .B1(\sine_gen.n604678 ), 
    .D0(\sine_gen.address3[13] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[8] ), .A0(\sine_gen.address3[10] ), 
    .F0(\sine_gen.n13_adj_211 ), .F1(\sine_gen.n1 ));
  sine_gen_SLICE_2082 \sine_gen.SLICE_2082 ( .D1(\address[8] ), 
    .C1(\address[9] ), .B1(\address[10] ), .A1(n590430), .D0(\address[9] ), 
    .C0(\address[10] ), .B0(\address[4] ), .F0(n612411), .F1(n614087));
  sine_gen_SLICE_2084 \sine_gen.SLICE_2084 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n10_adj_213 ), .B1(\sine_gen.address2[6] ), 
    .D0(\sine_gen.address2[4] ), .C0(\sine_gen.address2[11] ), 
    .B0(\sine_gen.address2[7] ), .A0(\sine_gen.address2[12] ), 
    .F0(\sine_gen.n10_adj_213 ), .F1(\sine_gen.n604675 ));
  sine_gen_SLICE_2086 \sine_gen.SLICE_2086 ( .D1(\sine_gen.address2[9] ), 
    .C1(\sine_gen.n13_adj_214 ), .B1(\sine_gen.address2[13] ), 
    .A1(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[8] ), .F0(\sine_gen.n13_adj_214 ), 
    .F1(\sine_gen.n16_adj_217 ));
  sine_gen_SLICE_2088 \sine_gen.SLICE_2088 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.address2[2] ), .B1(\sine_gen.n604675 ), 
    .A1(\sine_gen.address2[10] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[9] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n14_adj_215 ), 
    .F1(\sine_gen.n15_adj_219 ));
  sine_gen_SLICE_2089 \sine_gen.SLICE_2089 ( .D1(\sine_gen.n604675 ), 
    .C1(\sine_gen.n13_adj_216 ), .B1(\sine_gen.n14_adj_215 ), 
    .D0(\sine_gen.address2[8] ), .C0(\sine_gen.address2[10] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[13] ), 
    .F0(\sine_gen.n13_adj_216 ), .F1(\sine_gen.n1_adj_218 ));
  sine_gen_SLICE_2090 \sine_gen.SLICE_2090 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n10_adj_220 ), .B1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[7] ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.address1[12] ), .A0(\sine_gen.address1[11] ), 
    .F0(\sine_gen.n10_adj_220 ), .F1(\sine_gen.n604670 ));
  sine_gen_SLICE_2092 \sine_gen.SLICE_2092 ( .D1(\sine_gen.address1[9] ), 
    .C1(\sine_gen.n13_adj_221 ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[13] ), .D0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[8] ), .F0(\sine_gen.n13_adj_221 ), 
    .F1(\sine_gen.n16_adj_224 ));
  sine_gen_SLICE_2094 \sine_gen.SLICE_2094 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.n604670 ), 
    .A1(\sine_gen.address1[10] ), .D0(\sine_gen.address1[9] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n14_adj_222 ), 
    .F1(\sine_gen.n15_adj_226 ));
  sine_gen_SLICE_2095 \sine_gen.SLICE_2095 ( .D1(\sine_gen.n604670 ), 
    .C1(\sine_gen.n13_adj_223 ), .B1(\sine_gen.n14_adj_222 ), 
    .D0(\sine_gen.address1[10] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[13] ), .A0(\sine_gen.address1[8] ), 
    .F0(\sine_gen.n13_adj_223 ), .F1(\sine_gen.n1_adj_225 ));
  sine_gen_SLICE_2098 \sine_gen.SLICE_2098 ( .D1(\address[10] ), 
    .C1(\sine_gen.n594407 ), .A1(n590809), .D0(\address[9] ), 
    .C0(\sine_gen.n594386 ), .A0(n590788), .F0(\sine_gen.n594407 ), 
    .F1(\sine_gen.n594418 ));
  sine_gen_SLICE_2102 \sine_gen.SLICE_2102 ( .C1(n590791), .B1(\address[10] ), 
    .A1(n590792), .D0(\address[9] ), .C0(n601352), .B0(n590759), .A0(n607822), 
    .F0(n590791), .F1(n590810));
  SLICE_2107 SLICE_2107( .D0(\address[13] ), .C0(n590810), .B0(n618424), 
    .A0(n601366), .F0(n393318));
  SLICE_2108 SLICE_2108( .D1(n601366), .C1(n590544), .B1(\address[13] ), 
    .A1(n590557), .C0(n590533), .B0(\address[10] ), .A0(n607584), .F0(n590544), 
    .F1(n393317));
  SLICE_2111 SLICE_2111( .D1(n614444), .C1(n596148), .A1(\address[4] ), 
    .D0(n14_adj_304), .C0(\address[2] ), .B0(\address[3] ), .A0(n614456), 
    .F0(n614444), .F1(n614321));
  SLICE_2113 SLICE_2113( .D0(n592129), .C0(n604909), .A0(\address[7] ), 
    .F0(n613725));
  SLICE_2115 SLICE_2115( .D1(n592877), .C1(n593268), .B1(\address[5] ), 
    .D0(\address[4] ), .C0(n607700), .B0(n591608), .F0(n593268), .F1(n613408));
  SLICE_2120 SLICE_2120( .D1(n593266), .C1(n597881), .A1(\address[5] ), 
    .D0(\address[4] ), .B0(n61_adj_312), .A0(n596155), .F0(n597881), 
    .F1(n614061));
  comp3_SLICE_2122 \comp3.SLICE_2122 ( .D1(\tri_wave[2] ), .C1(\comp3.n4 ), 
    .A1(\sine_wave3[2] ), .D0(\sine_wave3[1] ), .B0(\tri_wave[1] ), 
    .A0(\sine_wave3[0] ), .F0(\comp3.n4 ), .F1(\comp3.n6 ));
  comp3_SLICE_2124 \comp3.SLICE_2124 ( .C1(\comp3.n8 ), .B1(\tri_wave[4] ), 
    .A1(\sine_wave3[4] ), .D0(\tri_wave[3] ), .C0(\comp3.n6 ), 
    .B0(\sine_wave3[3] ), .F0(\comp3.n8 ), .F1(\comp3.n10 ));
  comp3_SLICE_2126 \comp3.SLICE_2126 ( .D1(\sine_wave3[6] ), .C1(\comp3.n12 ), 
    .A1(\tri_wave[6] ), .D0(\tri_wave[5] ), .C0(\comp3.n10 ), 
    .B0(\sine_wave3[5] ), .F0(\comp3.n12 ), .F1(\comp3.n14 ));
  comp3_SLICE_2128 \comp3.SLICE_2128 ( .D1(\tri_wave[8] ), .C1(\comp3.n16 ), 
    .B1(\sine_wave3[8] ), .D0(\tri_wave[7] ), .C0(\comp3.n14 ), 
    .A0(\sine_wave3[7] ), .F0(\comp3.n16 ), .F1(\comp3.n18 ));
  comp3_SLICE_2130 \comp3.SLICE_2130 ( .D1(\tri_wave[10] ), .C1(\comp3.n20 ), 
    .A1(\sine_wave3[10] ), .D0(\tri_wave[9] ), .C0(\comp3.n18 ), 
    .B0(\sine_wave3[9] ), .F0(\comp3.n20 ), .F1(\comp3.Vc_c_N_159 ));
  rst_gen_inst_SLICE_2132 \rst_gen_inst.SLICE_2132 ( .C1(n610548), .B1(en_tri), 
    .D0(\rst_gen_inst.rst_cnt[1] ), .C0(\rst_gen_inst.rst_cnt[2] ), 
    .B0(\rst_gen_inst.rst_cnt[3] ), .A0(\rst_gen_inst.rst_cnt[0] ), 
    .F0(n610548), .F1(n590264));
  SLICE_2137 SLICE_2137( .D1(\address[2] ), .C1(\address[1] ), 
    .B1(\address[4] ), .A1(\address[3] ), .D0(\address[3] ), .C0(\address[2] ), 
    .B0(\address[1] ), .A0(\address[4] ), .F0(n613470), .F1(n597689));
  SLICE_2144 SLICE_2144( .D1(\address[3] ), .C1(\address[1] ), 
    .B1(\address[2] ), .A1(\address[4] ), .D0(\address[4] ), .C0(\address[3] ), 
    .B0(\address[1] ), .A0(\address[2] ), .F0(n613498), .F1(n613501));
  SLICE_2147 SLICE_2147( .D1(\address[2] ), .C1(\address[1] ), 
    .B1(\address[3] ), .A1(\address[4] ), .D0(\address[4] ), .C0(\address[2] ), 
    .B0(\address[1] ), .A0(\address[3] ), .F0(n593296), .F1(n593297));
  SLICE_2149 SLICE_2149( .D1(\address[1] ), .C1(\address[3] ), 
    .B1(\address[0] ), .A1(\address[2] ), .D0(\address[2] ), .C0(\address[1] ), 
    .B0(\address[3] ), .A0(\address[0] ), .F0(n612964), .F1(n592717));
  SLICE_2153 SLICE_2153( .D1(\address[1] ), .C1(\address[3] ), 
    .B1(\address[2] ), .A1(\address[0] ), .D0(\address[3] ), .C0(\address[1] ), 
    .B0(\address[0] ), .A0(\address[2] ), .F0(n612961), .F1(n612958));
  SLICE_2156 SLICE_2156( .D1(\address[2] ), .C1(\address[3] ), 
    .B1(\address[1] ), .A1(\address[0] ), .D0(\address[3] ), .C0(\address[1] ), 
    .B0(\address[0] ), .A0(\address[2] ), .F0(n597824), .F1(n612955));
  SLICE_2162 SLICE_2162( .D1(\address[2] ), .C1(\address[3] ), 
    .B1(\address[1] ), .A1(\address[0] ), .D0(\address[3] ), .C0(\address[1] ), 
    .B0(\address[0] ), .A0(\address[2] ), .F0(n592658), .F1(n592588));
  SLICE_2167 SLICE_2167( .D1(\address[3] ), .C1(\address[1] ), 
    .B1(\address[0] ), .A1(\address[2] ), .D0(\address[2] ), .C0(\address[0] ), 
    .B0(\address[1] ), .A0(\address[3] ), .F0(n592974), .F1(n592975));
  SLICE_2174 SLICE_2174( .D1(\address[3] ), .C1(\address[0] ), 
    .B1(\address[2] ), .A1(\address[1] ), .D0(\address[1] ), .C0(\address[3] ), 
    .B0(\address[0] ), .A0(\address[2] ), .F0(n592522), .F1(n592980));
  SLICE_2179 SLICE_2179( .D1(\address[1] ), .C1(\address[2] ), 
    .B1(\address[0] ), .A1(\address[3] ), .D0(\address[2] ), .C0(\address[1] ), 
    .B0(\address[3] ), .A0(\address[0] ), .F0(n592769), .F1(n30_adj_273));
  SLICE_2183 SLICE_2183( .D1(\address[2] ), .C1(\address[3] ), 
    .B1(\address[0] ), .A1(\address[1] ), .D0(\address[3] ), .C0(\address[0] ), 
    .B0(\address[1] ), .A0(\address[2] ), .F0(n592982), .F1(n592986));
  SLICE_2187 SLICE_2187( .D1(\address[3] ), .C1(\address[0] ), 
    .B1(\address[1] ), .A1(\address[2] ), .D0(\address[0] ), .C0(\address[3] ), 
    .B0(\address[2] ), .A0(\address[1] ), .F0(n592987), .F1(n61_adj_282));
  SLICE_2190 SLICE_2190( .D1(\address[4] ), .C1(n591476), .B1(\address[5] ), 
    .A1(\address[3] ), .D0(n22), .C0(\address[4] ), .B0(\address[3] ), 
    .A0(\address[5] ), .F0(n590861), .F1(n592057));
  SLICE_2196 SLICE_2196( .D1(\address[2] ), .C1(\address[3] ), 
    .B1(\address[0] ), .A1(\address[1] ), .D0(\address[1] ), .C0(\address[2] ), 
    .B0(\address[3] ), .A0(\address[0] ), .F0(n61_adj_284), .F1(n592990));
  SLICE_2202 SLICE_2202( .D1(\address[2] ), .C1(\address[1] ), 
    .B1(\address[3] ), .A1(\address[0] ), .D0(\address[0] ), .C0(\address[2] ), 
    .B0(\address[1] ), .A0(\address[3] ), .F0(n591675), .F1(n614177));
  SLICE_2205 SLICE_2205( .D1(\address[0] ), .C1(\address[3] ), 
    .B1(\address[1] ), .A1(\address[2] ), .D0(\address[2] ), .C0(\address[0] ), 
    .B0(\address[3] ), .A0(\address[1] ), .F0(n592993), .F1(n592994));
  SLICE_2213 SLICE_2213( .D1(\address[3] ), .C1(\address[0] ), 
    .B1(\address[1] ), .A1(\address[2] ), .D0(\address[0] ), .C0(\address[3] ), 
    .B0(\address[2] ), .A0(\address[1] ), .F0(n592996), .F1(n592830));
  SLICE_2229 SLICE_2229( .D1(\address[4] ), .C1(n66), .B1(\address[2] ), 
    .A1(\address[3] ), .D0(\address[4] ), .C0(\address[2] ), .B0(\address[3] ), 
    .A0(\address[5] ), .F0(n590885), .F1(n591842));
  SLICE_2230 SLICE_2230( .D1(\address[0] ), .C1(\address[1] ), 
    .B1(\address[3] ), .A1(\address[2] ), .D0(\address[2] ), .C0(\address[0] ), 
    .B0(\address[1] ), .A0(\address[3] ), .F0(n27), .F1(n592950));
  SLICE_2233 SLICE_2233( .D1(\address[0] ), .C1(\address[2] ), 
    .B1(\address[1] ), .A1(\address[3] ), .D0(\address[3] ), .C0(\address[0] ), 
    .B0(\address[2] ), .A0(\address[1] ), .F0(n593010), .F1(n593012));
  SLICE_2242 SLICE_2242( .D1(\address[2] ), .C1(\address[1] ), 
    .B1(\address[0] ), .A1(\address[3] ), .D0(\address[3] ), .C0(\address[0] ), 
    .B0(\address[1] ), .A0(\address[2] ), .F0(n593015), .F1(n593014));
  sine_gen_SLICE_2244 \sine_gen.SLICE_2244 ( .D1(n15_adj_316), .C1(n595059), 
    .B1(\address[4] ), .A1(\address[5] ), .D0(\address[6] ), .C0(n591476), 
    .B0(\address[5] ), .A0(\address[4] ), .F0(n607451), .F1(n613609));
  sine_gen_SLICE_2248 \sine_gen.SLICE_2248 ( .DI1(\sine_gen.n604771 ), 
    .C1(\sine_gen.state[1] ), .B1(\sine_gen.state[0] ), .A1(en_sin), 
    .D0(\sine_gen.state[1] ), .C0(\sine_gen.state[0] ), .B0(en_sin), 
    .A0(n610548), .CLK(clk_c), .Q1(\sine_gen.state[0] ), 
    .F0(\sine_gen.n604890 ), .F1(\sine_gen.n604771 ));
  sine_gen_SLICE_2249 \sine_gen.SLICE_2249 ( 
    .DI1(\sine_gen.state_1__N_114[1] ), .B1(\sine_gen.state[0] ), 
    .A1(\sine_gen.state[1] ), .D0(en_sin), .C0(\sine_gen.state[0] ), 
    .B0(\sine_gen.state[1] ), .A0(n610548), .CE(\sine_gen.n612404 ), 
    .CLK(clk_c), .Q1(\sine_gen.state[1] ), .F0(\sine_gen.n604808 ), 
    .F1(\sine_gen.state_1__N_114[1] ));
  SLICE_2255 SLICE_2255( .C1(\address[2] ), .B1(\address[0] ), 
    .A1(\address[1] ), .D0(\address[2] ), .C0(\address[6] ), .B0(\address[1] ), 
    .A0(\address[0] ), .F0(n614085), .F1(n14_adj_255));
  SLICE_2261 SLICE_2261( .D1(\address[0] ), .C1(\address[1] ), 
    .B1(\address[4] ), .C0(\address[0] ), .B0(\address[1] ), .A0(\address[4] ), 
    .F0(n614262), .F1(n592795));
  SLICE_2272 SLICE_2272( .C1(n595078), .A1(\address[5] ), .D0(\address[5] ), 
    .C0(\address[6] ), .B0(n595078), .F0(n614158), .F1(n614501));
  SLICE_2276 SLICE_2276( .D1(\address[4] ), .B1(\address[2] ), 
    .A1(\address[3] ), .C0(\address[2] ), .B0(\address[3] ), .A0(\address[4] ), 
    .F0(n600977), .F1(n590926));
  SLICE_2282 SLICE_2282( .D1(\address[5] ), .C1(n607722), .B1(\address[7] ), 
    .A1(\address[6] ), .D0(\address[5] ), .C0(n62), .B0(n607722), 
    .A0(\address[6] ), .F0(n591154), .F1(n614113));
  SLICE_2286 SLICE_2286( .C1(\address[3] ), .B1(\address[2] ), 
    .A1(\address[0] ), .D0(\address[0] ), .C0(\address[3] ), .B0(\address[2] ), 
    .A0(\address[4] ), .F0(n607461), .F1(n607778));
  SLICE_2289 SLICE_2289( .D1(n61), .C1(\address[3] ), .B1(\address[4] ), 
    .A1(\address[5] ), .D0(\address[5] ), .C0(\address[4] ), .B0(\address[3] ), 
    .A0(n590962), .F0(n597739), .F1(n597612));
  SLICE_2304 SLICE_2304( .D1(\address[4] ), .C1(\address[3] ), .B1(n38), 
    .A1(\address[5] ), .D0(\address[5] ), .C0(\address[4] ), .B0(\address[3] ), 
    .F0(n594452), .F1(n614202));
  SLICE_2308 SLICE_2308( .D1(n592590), .C1(\address[3] ), .B1(n7_adj_295), 
    .A1(\address[4] ), .D0(\address[3] ), .C0(n7_adj_295), .B0(n61), 
    .A0(\address[4] ), .F0(n591661), .F1(n591821));
  SLICE_2310 SLICE_2310( .D1(\address[3] ), .C1(n38), .B1(n14_adj_304), 
    .A1(\address[4] ), .D0(n14_adj_304), .C0(\address[4] ), .B0(n591476), 
    .A0(\address[3] ), .F0(n597691), .F1(n597843));
  SLICE_2312 SLICE_2312( .D1(n61), .C1(n592590), .B1(\address[4] ), 
    .A1(\address[5] ), .D0(\address[5] ), .C0(n591476), .B0(n61), 
    .A0(\address[4] ), .F0(n607557), .F1(n591100));
  SLICE_2313 SLICE_2313( .D1(n592589), .C1(n591476), .B1(\address[5] ), 
    .A1(\address[4] ), .D0(n591476), .C0(n603542), .B0(\address[4] ), 
    .A0(\address[5] ), .F0(n613572), .F1(n597614));
  comp2_SLICE_2318 \comp2.SLICE_2318 ( .C1(\tri_wave[11] ), 
    .B1(\comp2.Vb_c_N_157 ), .A1(\sine_wave2[11] ), .D0(\sine_wave2[11] ), 
    .C0(\comp2.Vb_c_N_157 ), .B0(\tri_wave[11] ), .F0(Vb_c), .F1(Vb_c_N_162));
  SLICE_2326 SLICE_2326( .D1(\address[4] ), .C1(n592589), .B1(\address[5] ), 
    .A1(n595108), .D0(\address[5] ), .C0(n590945), .B0(n592589), 
    .A0(\address[4] ), .F0(n591101), .F1(n591931));
  sine_gen_SLICE_2338 \sine_gen.SLICE_2338 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.state[1] ), .B1(\sine_gen.state[0] ), 
    .A1(\sine_gen.address1[2] ), .D0(en_sin), .C0(\sine_gen.state[1] ), 
    .A0(\sine_gen.state[0] ), .F0(\sine_gen.n604420 ), .F1(\sine_gen.n616459 ));
  sine_gen_SLICE_2339 \sine_gen.SLICE_2339 ( .D1(\sine_gen.state[0] ), 
    .C1(\sine_gen.state[1] ), .A1(en_sin), .D0(\sine_gen.state[1] ), 
    .C0(n610548), .B0(en_sin), .A0(\sine_gen.state[0] ), 
    .F0(\sine_gen.n605056 ), .F1(\sine_gen.n612404 ));
  comp3_SLICE_2342 \comp3.SLICE_2342 ( .D1(\comp3.Vc_c_N_159 ), 
    .C1(\tri_wave[11] ), .B1(\sine_wave3[11] ), .C0(\comp3.Vc_c_N_159 ), 
    .B0(\tri_wave[11] ), .A0(\sine_wave3[11] ), .F0(Vc_c), .F1(Vc_c_N_163));
  triangular_gen_SLICE_2345 \triangular_gen.SLICE_2345 ( 
    .DI1(\triangular_gen.n590124[10] ), .C1(\triangular_gen.n62_adj_246[10] ), 
    .B1(\triangular_gen.n62[10] ), .A1(\triangular_gen.direction ), 
    .D0(en_tri), .C0(\tri_wave[11] ), .B0(\tri_wave[3] ), .A0(\tri_wave[7] ), 
    .CE(n606624), .LSR(n590264), .CLK(clk_c), .Q1(\tri_wave[11] ), 
    .F0(\triangular_gen.n20 ), .F1(\triangular_gen.n590124[10] ));
  SLICE_2346 SLICE_2346( .D1(n591600), .C1(n591617), .B1(\address[4] ), 
    .D0(\address[4] ), .C0(n592797), .A0(n592923), .F0(n593340), .F1(n591848));
  SLICE_2355 SLICE_2355( .D0(\address[5] ), .C0(n592516), .B0(n592515), 
    .F0(n613980));
  SLICE_2361 SLICE_2361( .D0(n592773), .C0(n593210), .A0(\address[5] ), 
    .F0(n613681));
  SLICE_2366 SLICE_2366( .D1(n607812), .C1(n590941), .A1(\address[5] ), 
    .C0(n607812), .B0(\address[5] ), .F0(n607846), .F1(n591027));
  SLICE_2384 SLICE_2384( .D1(n597927), .C1(\address[6] ), .B1(n593583), 
    .D0(\address[6] ), .A0(n607355), .F0(n614178), .F1(n613320));
  SLICE_2389 SLICE_2389( .C1(n595170), .B1(\address[4] ), .A1(n591600), 
    .D0(\address[4] ), .B0(n591600), .A0(n15), .F0(n607636), .F1(n591782));
  SLICE_2397 SLICE_2397( .D1(n591688), .C1(\address[4] ), .B1(n591594), 
    .D0(n15_adj_307), .C0(n591688), .A0(\address[4] ), .F0(n592574), 
    .F1(n591852));
  SLICE_2410 SLICE_2410( .D1(\address[5] ), .C1(n62_adj_323), .B1(n62), 
    .B0(n62_adj_323), .A0(\address[5] ), .F0(n614505), .F1(n592056));
  SLICE_2428 SLICE_2428( .D0(n616810), .C0(n617266), .B0(n601366), 
    .A0(\address[13] ), .F0(n393325));
  SLICE_2429 SLICE_2429( .D0(n617362), .C0(n592419), .B0(\address[13] ), 
    .A0(n601366), .F0(n393322));
  SLICE_2457 SLICE_2457( .D1(\address[5] ), .B1(n590939), .A1(n590937), 
    .D0(n592498), .C0(n592497), .A0(\address[5] ), .F0(n613978), .F1(n591097));
  sine_gen_SLICE_2462 \sine_gen.SLICE_2462 ( .DI1(\sine_gen.n605108 ), 
    .D1(\sine_gen.state[0] ), .C1(\sine_gen.n605106 ), 
    .B1(\sine_gen.state[1] ), .A1(\sine_gen.direction2 ), 
    .D0(\sine_gen.state[1] ), .C0(\sine_wave2[11] ), .B0(\sine_gen.state[0] ), 
    .A0(\sine_gen.n421[11] ), .CLK(clk_c), .Q1(\sine_wave2[11] ), 
    .F0(\sine_gen.n605106 ), .F1(\sine_gen.n605108 ));
  sine_gen_SLICE_2466 \sine_gen.SLICE_2466 ( .DI1(\sine_gen.n610644 ), 
    .D1(\sine_wave1[11] ), .C1(\sine_gen.n603896 ), .B1(\sine_gen.n421[11] ), 
    .A1(\sine_gen.direction1 ), .D0(\sine_gen.state[1] ), 
    .A0(\sine_gen.state[0] ), .CLK(clk_c), .Q1(\sine_wave1[11] ), 
    .F0(\sine_gen.n603896 ), .F1(\sine_gen.n610644 ));
  sine_gen_SLICE_2467 \sine_gen.SLICE_2467 ( .C1(\sine_gen.state[1] ), 
    .A1(\sine_gen.state[0] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.state[1] ), .B0(\sine_gen.state[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n616477 ), 
    .F1(\sine_gen.n604772 ));
  sine_gen_SLICE_2469 \sine_gen.SLICE_2469 ( .D1(\sine_gen.state[1] ), 
    .C1(\sine_gen.address1[5] ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.state[0] ), .D0(\sine_gen.address3[4] ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.state[0] ), 
    .A0(\sine_gen.state[1] ), .F0(\sine_gen.n616519 ), .F1(\sine_gen.n616549 ));
  sine_gen_SLICE_2474 \sine_gen.SLICE_2474 ( .DI1(\sine_gen.n610648 ), 
    .D1(\sine_gen.n421[11] ), .C1(\sine_gen.n602855 ), .B1(\sine_wave3[11] ), 
    .A1(\sine_gen.direction3 ), .B0(\sine_gen.state[1] ), 
    .A0(\sine_gen.state[0] ), .CLK(clk_c), .Q1(\sine_wave3[11] ), 
    .F0(\sine_gen.n602855 ), .F1(\sine_gen.n610648 ));
  sine_gen_SLICE_2475 \sine_gen.SLICE_2475 ( .D1(\sine_gen.address1[13] ), 
    .C1(\sine_gen.state[0] ), .B1(\sine_gen.state[1] ), 
    .A1(\sine_gen.address3[13] ), .D0(\sine_gen.state[0] ), 
    .C0(\sine_gen.state[1] ), .B0(\sine_gen.address1[10] ), 
    .A0(\sine_gen.address3[10] ), .F0(\sine_gen.n616561 ), 
    .F1(\sine_gen.n616729 ));
  sine_gen_SLICE_2477 \sine_gen.SLICE_2477 ( .D1(\sine_gen.address3[12] ), 
    .C1(\sine_gen.state[0] ), .B1(\sine_gen.state[1] ), 
    .A1(\sine_gen.address1[12] ), .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.state[1] ), .B0(\sine_gen.state[0] ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n616567 ), 
    .F1(\sine_gen.n616693 ));
  sine_gen_SLICE_2479 \sine_gen.SLICE_2479 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.state[0] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.state[1] ), .D0(\sine_gen.state[0] ), 
    .C0(\sine_gen.address3[7] ), .B0(\sine_gen.state[1] ), 
    .A0(\sine_gen.address1[7] ), .F0(\sine_gen.n616579 ), 
    .F1(\sine_gen.n616639 ));
  sine_gen_SLICE_2483 \sine_gen.SLICE_2483 ( .D1(\sine_gen.state[0] ), 
    .C1(\sine_gen.address3[1] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.state[1] ), .D0(\sine_gen.address1[11] ), 
    .C0(\sine_gen.address3[11] ), .B0(\sine_gen.state[1] ), 
    .A0(\sine_gen.state[0] ), .F0(\sine_gen.n616591 ), .F1(\sine_gen.n616441 ));
  sine_gen_SLICE_2485 \sine_gen.SLICE_2485 ( .D1(\sine_gen.state[1] ), 
    .C1(\sine_gen.state[0] ), .B1(\sine_gen.address3[9] ), 
    .A1(\sine_gen.address1[9] ), .D0(\sine_gen.address3[8] ), 
    .C0(\sine_gen.state[0] ), .B0(\sine_gen.address1[8] ), 
    .A0(\sine_gen.state[1] ), .F0(\sine_gen.n616597 ), .F1(\sine_gen.n616603 ));
  triangular_gen_SLICE_2486 \triangular_gen.SLICE_2486 ( .D1(\tri_wave[4] ), 
    .C1(\tri_wave[1] ), .B1(\tri_wave[2] ), .A1(\tri_wave[9] ), 
    .D0(\tri_wave[1] ), .C0(\triangular_gen.n610610 ), .B0(en_tri), 
    .A0(\triangular_gen.direction ), .F0(\triangular_gen.n605112 ), 
    .F1(\triangular_gen.n21 ));
  rst_gen_inst_SLICE_2487 \rst_gen_inst.SLICE_2487 ( 
    .DI1(\en_gen_tri.cnt[0].sig_000.FeedThruLUT ), .D1(\en_gen_tri.cnt[0] ), 
    .C0(en_tri), .B0(n610548), .CLK(clk_c), .Q1(en_tri), .F0(n606624), 
    .F1(\en_gen_tri.cnt[0].sig_000.FeedThruLUT ));
  SLICE_2501 SLICE_2501( .C1(\address[6] ), .B1(n617590), .D0(\address[6] ), 
    .A0(n594453), .F0(n607808), .F1(n614499));
  SLICE_2502 SLICE_2502( .C0(n617182), .B0(\address[8] ), .A0(n617962), 
    .F0(n613276));
  SLICE_2508 SLICE_2508( .C0(n617632), .B0(\address[8] ), .A0(n593909), 
    .F0(n613921));
  SLICE_2515 SLICE_2515( .D0(\address[7] ), .C0(n597666), .A0(n591223), 
    .F0(n613179));
  SLICE_2517 SLICE_2517( .D1(n592519), .C1(\address[5] ), .B1(n593048), 
    .D0(n595108), .C0(\address[5] ), .F0(n591488), .F1(n613984));
  SLICE_2524 SLICE_2524( .B0(\sine_wave1[11] ), .F0(sine_wave1_11__N_169));
  SLICE_2526 SLICE_2526( .C0(n618040), .B0(n618028), .A0(\address[7] ), 
    .F0(n613693));
  SLICE_2535 SLICE_2535( .C0(n617938), .B0(\address[7] ), .A0(n618550), 
    .F0(n613855));
  SLICE_2549 SLICE_2549( .C0(n593693), .B0(\address[7] ), .A0(n593694), 
    .F0(n613347));
  SLICE_2554 SLICE_2554( .D0(n617152), .C0(n613570), .B0(\address[7] ), 
    .F0(n613571));
  SLICE_2555 SLICE_2555( .C0(n617878), .B0(\address[7] ), .A0(n617866), 
    .F0(n613843));
  SLICE_2557 SLICE_2557( .D0(\address[7] ), .C0(n593718), .A0(n617758), 
    .F0(n613309));
  SLICE_2561 SLICE_2561( .D0(n591207), .C0(n597662), .B0(\address[7] ), 
    .F0(n613164));
  SLICE_2570 SLICE_2570( .D0(\address[13] ), .C0(n592421), .A0(n592420), 
    .F0(n393323));
  sine_gen_SLICE_2572 \sine_gen.SLICE_2572 ( .C1(en_sin), 
    .B1(\sine_gen.address1[4] ), .B0(en_sin), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n614131 ), .F1(\sine_gen.n614132 ));
  sine_gen_SLICE_2574 \sine_gen.SLICE_2574 ( .B1(\sine_gen.address1[13] ), 
    .A1(en_sin), .D0(\sine_gen.address1[10] ), .B0(en_sin), 
    .F0(\sine_gen.n614123 ), .F1(\sine_gen.n614119 ));
  sine_gen_SLICE_2576 \sine_gen.SLICE_2576 ( .C1(\sine_gen.address1[12] ), 
    .A1(en_sin), .D0(en_sin), .A0(\sine_gen.address1[6] ), 
    .F0(\sine_gen.n614128 ), .F1(\sine_gen.n614121 ));
  sine_gen_SLICE_2578 \sine_gen.SLICE_2578 ( .B1(\sine_gen.address1[7] ), 
    .A1(en_sin), .D0(en_sin), .B0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n614134 ), .F1(\sine_gen.n614127 ));
  sine_gen_SLICE_2581 \sine_gen.SLICE_2581 ( .C1(en_sin), 
    .A1(\sine_gen.address1[11] ), .B0(en_sin), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n614137 ), .F1(\sine_gen.n614122 ));
  sine_gen_SLICE_2583 \sine_gen.SLICE_2583 ( .D1(en_sin), 
    .B1(\sine_gen.address1[8] ), .C0(\sine_gen.address1[1] ), .A0(en_sin), 
    .F0(\sine_gen.n614135 ), .F1(\sine_gen.n614126 ));
  sine_gen_SLICE_2586 \sine_gen.SLICE_2586 ( .B1(en_sin), 
    .A1(\sine_gen.address1[9] ), .C0(en_sin), .B0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n614133 ), .F1(\sine_gen.n614125 ));
  SLICE_2642 SLICE_2642( .F0(VCC_net));
  triangular_gen_SLICE_2643 \triangular_gen.SLICE_2643 ( 
    .DI1(\triangular_gen.n605114 ), .D1(\triangular_gen.n605112 ), 
    .C1(\triangular_gen.n19 ), .B1(\triangular_gen.n21 ), 
    .A1(\triangular_gen.n20 ), .D0(\tri_wave[6] ), .C0(\tri_wave[10] ), 
    .B0(\tri_wave[8] ), .A0(\tri_wave[5] ), .CLK(clk_c), 
    .Q1(\triangular_gen.direction ), .F0(\triangular_gen.n19 ), 
    .F1(\triangular_gen.n605114 ));
  SLICE_2644 SLICE_2644( .C0(\sine_wave3[11] ), .F0(sine_wave3_11__N_171));
  SLICE_2645 SLICE_2645( .B0(\sine_wave2[11] ), .F0(sine_wave2_11__N_170));
  SLICE_2647 SLICE_2647( .F0(GND_net));
  Vb_p_i1 Vb_p_i1( .DO0(y), .CE(en_sin), .OUTCLK(clk_c), .PADDO(Vb_p_c));
  Va_p_i0 Va_p_i0( .DO0(w), .CE(en_sin), .OUTCLK(clk_c), .PADDO(Va_p_c));
  Vc_p_i2 Vc_p_i2( .DO0(z), .CE(en_sin), .OUTCLK(clk_c), .PADDO(Vc_p_c));
  gpio_20 gpio_20_I( .PADDI(clk_c), .gpio_20(gpio_20));
  Vcn Vcn_I( .PADDO(Vc_c_N_163), .Vcn(Vcn));
  Vbn Vbn_I( .PADDO(Vb_c_N_162), .Vbn(Vbn));
  Van Van_I( .PADDO(Va_c_N_161), .Van(Van));
  Vc Vc_I( .PADDO(Vc_c), .Vc(Vc));
  Vb Vb_I( .PADDO(Vb_c), .Vb(Vb));
  Va Va_I( .PADDO(Va_c), .Va(Va));
  Vc_gnd Vc_gnd_I( .PADDO(GND_net), .Vc_gnd(Vc_gnd));
  Vc_p Vc_p_I( .PADDO(Vc_p_c), .Vc_p(Vc_p));
  Vb_gnd Vb_gnd_I( .PADDO(GND_net), .Vb_gnd(Vb_gnd));
  Vb_p Vb_p_I( .PADDO(Vb_p_c), .Vb_p(Vb_p));
  Va_gnd Va_gnd_I( .PADDO(GND_net), .Va_gnd(Va_gnd));
  Va_p Va_p_I( .PADDO(Va_p_c), .Va_p(Va_p));
  gpio_36 gpio_36_I( .PADDO(GND_net), .gpio_36(gpio_36));
  gpio_28 gpio_28_I( .PADDO(GND_net), .gpio_28(gpio_28));
endmodule

module triangular_gen_SLICE_0 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \triangular_gen/add_128_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module triangular_gen_SLICE_1 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \triangular_gen/add_128_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module triangular_gen_SLICE_2 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \triangular_gen/add_128_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module triangular_gen_SLICE_3 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \triangular_gen/add_129_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module triangular_gen_SLICE_4 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \triangular_gen/add_128_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module triangular_gen_SLICE_5 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \triangular_gen/add_129_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module triangular_gen_SLICE_6 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \triangular_gen/add_128_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module triangular_gen_SLICE_7 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \triangular_gen/add_128_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module triangular_gen_SLICE_8 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \triangular_gen/add_129_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module triangular_gen_SLICE_9 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \triangular_gen/add_129_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module triangular_gen_SLICE_10 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \triangular_gen/add_129_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module triangular_gen_SLICE_11 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \triangular_gen/add_129_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pwm_inst2_SLICE_12 ( input DI1, DI0, D1, D0, C0, B0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst2/add_126_add_5_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst2/pwm_acc_i11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst2/pwm_acc_i12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module pwm_inst2_SLICE_13 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst2/add_126_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst2/pwm_acc_i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst2/pwm_acc_i10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst2_SLICE_14 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst2/add_126_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst2/pwm_acc_i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst2/pwm_acc_i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst2_SLICE_15 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst2/add_126_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst2/pwm_acc_i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst2/pwm_acc_i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst2_SLICE_16 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst2/add_126_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst2/pwm_acc_i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst2/pwm_acc_i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst2_SLICE_17 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst2/add_126_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst2/pwm_acc_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst2/pwm_acc_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst2_SLICE_18 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \pwm_inst2/add_126_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst2/pwm_acc_i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module pwm_inst1_SLICE_19 ( input DI1, DI0, D1, D0, C0, B0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst1/add_127_add_5_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst1/pwm_acc_i11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst1/pwm_acc_i12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst1_SLICE_20 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst1/add_127_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst1/pwm_acc_i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst1/pwm_acc_i10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst1_SLICE_21 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst1/add_127_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst1/pwm_acc_i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst1/pwm_acc_i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst1_SLICE_22 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst1/add_127_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst1/pwm_acc_i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst1/pwm_acc_i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst1_SLICE_23 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst1/add_127_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst1/pwm_acc_i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst1/pwm_acc_i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst1_SLICE_24 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst1/add_127_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst1/pwm_acc_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst1/pwm_acc_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst1_SLICE_25 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \pwm_inst1/add_127_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst1/pwm_acc_i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module sine_gen_SLICE_26 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output 
    Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_109_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_27 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_111_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \sine_gen/address3_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module sine_gen_SLICE_28 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_107_add_5_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_i13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_29 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_111_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address3_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_30 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_111_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address3_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_31 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_107_add_5_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address1_i12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_32 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_111_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \sine_gen/address3_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_33 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_107_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address1_i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_34 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output 
    Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_111_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \sine_gen/address3_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_35 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_107_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address1_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_36 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_107_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address1_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_37 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_107_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address1_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_38 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_107_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address1_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_39 ( input D1, D0, C0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \sine_gen/unary_minus_44_add_3_add_5_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_40 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_109_add_5_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_i13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_41 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \sine_gen/unary_minus_44_add_3_add_5_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_42 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_109_add_5_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \sine_gen/address2_i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \sine_gen/address2_i12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_43 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_109_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \sine_gen/address2_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address2_i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_44 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \sine_gen/unary_minus_44_add_3_add_5_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_45 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \sine_gen/unary_minus_44_add_3_add_5_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_46 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_109_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address2_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_47 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \sine_gen/unary_minus_44_add_3_add_5_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_48 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output 
    Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_107_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address1_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_49 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_109_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address2_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_50 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \sine_gen/unary_minus_44_add_3_add_5_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_51 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_109_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \sine_gen/address2_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address2_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_52 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \sine_gen/unary_minus_44_add_3_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_53 ( input DI0, D1, D0, C0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_111_add_5_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_54 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_111_add_5_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \sine_gen/address3_i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address3_i12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_55 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_109_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \sine_gen/address2_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \sine_gen/address2_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module sine_gen_SLICE_56 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \sine_gen/add_111_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \sine_gen/address3_i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module pwm_inst3_SLICE_57 ( input DI1, DI0, D1, D0, C0, B0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst3/add_125_add_5_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst3/pwm_acc_i11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst3/pwm_acc_i12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst3_SLICE_58 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst3/add_125_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst3/pwm_acc_i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst3/pwm_acc_i10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst3_SLICE_59 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst3/add_125_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst3/pwm_acc_i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst3/pwm_acc_i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst3_SLICE_60 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst3/add_125_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst3/pwm_acc_i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst3/pwm_acc_i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst3_SLICE_61 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst3/add_125_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst3/pwm_acc_i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst3/pwm_acc_i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst3_SLICE_62 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pwm_inst3/add_125_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pwm_inst3/pwm_acc_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst3/pwm_acc_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pwm_inst3_SLICE_63 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \pwm_inst3/add_125_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pwm_inst3/pwm_acc_i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module triangular_gen_SLICE_65 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \triangular_gen/mux_101_i9_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \triangular_gen/mux_101_i10_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \triangular_gen/count__i9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \triangular_gen/count__i10 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module triangular_gen_SLICE_67 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \triangular_gen/mux_101_i7_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \triangular_gen/mux_101_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \triangular_gen/count__i7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \triangular_gen/count__i8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module triangular_gen_SLICE_69 ( input DI1, DI0, D1, C1, A1, C0, B0, A0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \triangular_gen/mux_101_i5_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \triangular_gen/mux_101_i6_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \triangular_gen/count__i5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \triangular_gen/count__i6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module triangular_gen_SLICE_71 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40007 \triangular_gen/mux_101_i3_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \triangular_gen/mux_101_i4_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \triangular_gen/count__i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \triangular_gen/count__i4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module triangular_gen_SLICE_73 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 \triangular_gen/mux_101_i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \triangular_gen/mux_101_i2_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \triangular_gen/count__i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \triangular_gen/count__i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module en_gen_tri_SLICE_76 ( input DI0, B0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40009 \en_gen_tri/i160_1_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \en_gen_tri/cnt[0] ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module en_gen_sin_SLICE_78 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40010 \en_gen_sin/i19134_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \en_gen_sin/i19141_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \en_gen_sin/cnt_131__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \en_gen_sin/cnt_131__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module en_gen_sin_SLICE_80 ( input DI1, DI0, D1, D0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40012 \en_gen_sin/i19125_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \en_gen_sin/i19127_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \en_gen_sin/cnt_131__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \en_gen_sin/cnt_131__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module en_gen_sin_SLICE_81 ( input DI0, D0, C0, B0, A0, CLK, output Q0, F0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40014 \en_gen_sin.SLICE_81_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \en_gen_sin/en ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_84 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40015 \sine_gen/mux_50_i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \sine_gen/mux_50_i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out2_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out2_i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xA3A3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xF033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_85 ( input DI1, DI0, C1, B1, A1, D0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40015 \sine_gen/mux_45_i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40017 \sine_gen/mux_45_i1_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out1_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out1_i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xDD11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_86 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40018 \sine_gen/n616441_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40019 \sine_gen/n616639_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/address_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address_i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_87 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40020 \sine_gen/i1_4_lut_adj_16 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 \sine_gen/i1_4_lut_adj_25 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/direction2_c ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/direction1_c ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_89 ( input DI0, D0, C0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40022 \sine_gen/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/direction3_c ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_90 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40023 \sine_gen/n616693_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40024 \sine_gen/n616729_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/address_i12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address_i13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xAAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_92 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40025 \sine_gen/n616561_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40026 \sine_gen/n616591_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/address_i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address_i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_94 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40027 \sine_gen/n616597_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40028 \sine_gen/n616603_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/address_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xAEA4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_96 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40029 \sine_gen/n616567_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40030 \sine_gen/n616579_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/address_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_98 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40031 \sine_gen/n616519_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40032 \sine_gen/n616549_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/address_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xAAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xFA44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_100 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40033 \sine_gen/n616459_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40034 \sine_gen/n616477_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/address_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_103 ( input DI0, D0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40017 \sine_gen/mux_45_i11_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/Out1_i10 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sine_gen_SLICE_104 ( input DI1, DI0, C1, B1, A1, D0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40035 \sine_gen/mux_45_i9_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \sine_gen/mux_45_i10_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out1_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out1_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_106 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40036 \sine_gen/mux_45_i7_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40037 \sine_gen/mux_45_i8_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out1_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out1_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_108 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40038 \sine_gen/mux_45_i5_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40039 \sine_gen/mux_45_i6_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out1_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out1_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xA0F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xCC0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_110 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40040 \sine_gen/mux_45_i3_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 \sine_gen/mux_45_i4_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out1_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out1_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_113 ( input DI0, C0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40042 \sine_gen/mux_50_i11_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/Out2_i10 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xB1B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_114 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40036 \sine_gen/mux_50_i9_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \sine_gen/mux_50_i10_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out2_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out2_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_116 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40044 \sine_gen/mux_50_i7_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \sine_gen/mux_50_i8_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out2_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out2_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_118 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40046 \sine_gen/mux_50_i5_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \sine_gen/mux_50_i6_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out2_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out2_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xD1D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xF303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_120 ( input DI1, DI0, D1, C1, A1, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40048 \sine_gen/mux_50_i3_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \sine_gen/mux_50_i4_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out2_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out2_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_124 ( input DI0, D0, C0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40050 \sine_gen/mux_55_i11_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/Out3_i10 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xF505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_125 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40051 \sine_gen/mux_55_i9_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40052 \sine_gen/mux_55_i10_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out3_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out3_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_127 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40053 \sine_gen/mux_55_i7_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \sine_gen/mux_55_i8_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out3_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out3_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_129 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40054 \sine_gen/mux_55_i5_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40055 \sine_gen/mux_55_i6_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out3_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out3_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xDD11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0x8B8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_131 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40003 \sine_gen/mux_55_i3_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \sine_gen/mux_55_i4_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out3_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out3_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_133 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40057 \sine_gen/mux_55_i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \sine_gen/mux_55_i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/Out3_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \sine_gen/Out3_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xAF05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rst_gen_inst_SLICE_138 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40058 \rst_gen_inst.i19162_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40059 \rst_gen_inst.i19169_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \rst_gen_inst/rst_cnt_130__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt_130__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xE6CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rst_gen_inst_SLICE_140 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40060 \rst_gen_inst.i1_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40061 \rst_gen_inst.i19155_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \rst_gen_inst/rst_cnt_130__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \rst_gen_inst/rst_cnt_130__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0x80FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x8FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_142 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40062 \sine_gen/Mux_1482_i31_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40063 \address[5]_bdd_4_lut_76_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xDDD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0x8DAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_143 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40064 n618547_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40065 Mux_1217_i31_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xB9A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xBBF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_144 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40066 n617017_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40067 \address[4]_bdd_4_lut_12_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xD1CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_146 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40068 n616987_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40069 \address[4]_bdd_4_lut_9 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xF4A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xE4AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_148 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40070 \address[4]_bdd_4_lut_7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40071 Mux_2361_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x2ECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x9DDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_149 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40072 n617161_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40073 n616957_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xA4F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_150 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40074 n618181_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \address[5]_bdd_4_lut_62 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xB5B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_152 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40076 n616525_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40077 \address[4]_bdd_4_lut_2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xCD89") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0x7A2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_154 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40078 \address[4]_bdd_4_lut_44_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40079 Mux_2594_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0x6E2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0x897E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_155 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 i22129_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 n617647_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xEE05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_156 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40082 \address[6]_bdd_4_lut_30 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40083 n618523_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xEE03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_157 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40084 Mux_2340_i15_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 \address[4]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0x430B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_158 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40086 i16502_2_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40087 \address[5]_bdd_4_lut_75_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xBB0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_159 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40029 n618433_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40088 \sine_gen/n618535_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xFC11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_160 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40089 \address[4]_bdd_4_lut_4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40090 Mux_2331_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0x8BCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xBCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_161 ( input D0, C0, B0, A0, output F0 );

  lut40091 n616705_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xF1A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_162 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40092 n617527_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40093 \address[4]_bdd_4_lut_38_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xF1A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0x4EAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_164 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40094 Mux_2308_i31_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40095 Mux_2296_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xD872") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xC07F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_166 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40096 i1725_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40097 i16519_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xCF8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_168 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40098 Mux_763_i63_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40099 Mux_753_i31_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0x33FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_170 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40100 \address[5]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40101 i7573_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0x5F5C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_171 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40102 Mux_1368_i31_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40103 Mux_1368_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0x57FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_172 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40104 i1727_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 i1560_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xFE32") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0x888B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_174 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40038 i21915_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40106 i1570_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0x03AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_175 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40107 i16887_2_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40108 \sine_gen/i16669_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xFAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_176 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40109 Mux_759_i31_3_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40110 \sine_gen/i16674_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xA0B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_178 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 i22498_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 i1579_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xAA03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_179 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40112 i1537_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40113 i2813_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_180 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40114 i1037_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 i908_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xF707") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_181 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40116 i16513_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40117 \sine_gen/i16512_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_182 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40118 i17000_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40119 i23080_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0x0505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_183 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40120 i22402_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 i526_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xF5E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xAB01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_184 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40122 i974_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40123 i836_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xC0D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_185 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40124 i16368_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40125 \sine_gen/i16684_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_186 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40126 i3104_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40127 Mux_1439_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xD1E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0x6E6A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_188 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 Mux_1228_i63_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 Mux_1228_i31_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0x8F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_189 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40130 \address[4]_bdd_4_lut_69 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40131 Mux_1206_i46_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_190 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40132 Mux_1221_i31_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40133 Mux_1212_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xC0D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0x7F7E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_192 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40134 i22785_3_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40135 i850_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0x0FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0x08F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_193 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40136 \sine_gen.i16554_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40137 i16891_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_194 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40138 i3153_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40139 i14467_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xE2D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xEC33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_196 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40140 Mux_1471_i31_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40141 Mux_1202_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xF0EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0x8101") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_198 ( input D0, C0, B0, A0, output F0 );

  lut40069 \address[6]_bdd_4_lut_9 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_199 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40072 n616891_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 n616825_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_200 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40076 n617791_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40143 \address[5]_bdd_4_lut_40 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_202 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40144 i10838_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40145 i3040_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xE4CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0x2EE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_203 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40146 \address[4]_bdd_4_lut_58 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 Mux_2611_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0x7780") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_204 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40148 i3158_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40149 Mux_2599_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0x478B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0x01FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_206 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40150 i1538_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40151 i2787_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0x74FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0x8801") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_208 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40152 i14517_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40153 i14516_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xF011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0x3FFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_210 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \address[5]_bdd_4_lut_35 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40154 i2870_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0x2E2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_211 ( input D0, C0, B0, A0, output F0 );

  lut40030 n617635_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_212 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 \address[6]_bdd_4_lut_41_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40156 Mux_661_i63_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xF434") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0x80B3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_213 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40157 \sine_gen/i16652_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40158 i16457_2_lut( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_214 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40159 i22542_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40160 i879_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xF3E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xC505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_216 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40161 i903_3_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40162 i820_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xD1D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0x54FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_217 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40163 i16710_2_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40164 \sine_gen/i16659_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_218 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40165 i1535_3_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40166 i2812_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0x74FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0x8015") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_220 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40167 i910_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40168 \sine_gen/Mux_748_i31_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0x5FCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xC0D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_222 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40169 i972_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40170 i835_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xA0B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0x3FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_224 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40171 i3097_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40172 \sine_gen/i2_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0x880F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_226 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 n618277_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 \address[4]_bdd_4_lut_63_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0xC2F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0x2ECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_228 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40175 \address[4]_bdd_4_lut_27 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40176 Mux_2756_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0x7E83") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_229 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40033 n617335_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40177 Mux_2582_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0x15E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_230 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40178 \address[6]_bdd_4_lut_28 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40179 \sine_gen/i22555_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xF588") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0x880F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_231 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40134 \sine_gen/i822_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40180 \sine_gen/i17128_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_232 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40068 n616555_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40181 \address[5]_bdd_4_lut_8 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xBBC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_234 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40182 i825_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40183 \sine_gen.i16837_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0x3F2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_236 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40178 \address[6]_bdd_4_lut_27 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40184 i22564_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0x7474") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_237 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40185 n617095_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40016 i22284_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xADA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_238 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 i1122_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40186 i1058_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0x8B03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_239 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40187 i17100_2_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40188 i16525_2_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_240 ( input D0, C0, B0, A0, output F0 );

  lut40069 \address[7]_bdd_4_lut_28 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_242 ( input D0, C0, B0, A0, output F0 );

  lut40085 \address[6]_bdd_4_lut_26 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_243 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40031 n617089_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40002 i22281_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_244 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40074 n617725_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40189 \address[5]_bdd_4_lut_38_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xF344") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_246 ( input D0, C0, B0, A0, output F0 );

  lut40190 \address[11]_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_247 ( input D0, C0, B0, A0, output F0 );

  lut40191 n618421_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_248 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40192 i2043_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40193 i1868_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xAF8D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xEE0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_250 ( input D0, C0, B0, A0, output F0 );

  lut40194 n618415_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_251 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40195 \address[5]_bdd_4_lut_71_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40196 i3006_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0x64EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0x3A3A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_252 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40197 i937_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40198 \sine_gen/i16511_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0x3F2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_254 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40199 \address[4]_bdd_4_lut_16 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40200 Mux_2264_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xD8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xE38E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_255 ( input D0, C0, B0, A0, output F0 );

  lut40201 n617083_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_256 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40146 \address[4]_bdd_4_lut_72 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40202 Mux_2342_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0xF502") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_257 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40203 n618409_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40204 i2783_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0x8A71") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_258 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40205 i1092_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40206 i1004_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0x0FCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0x7444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_259 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40207 \sine_gen/i16841_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40208 \sine_gen/i10927_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_260 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40074 n618403_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 \address[6]_bdd_4_lut_94 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_262 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40209 i40_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40210 i39_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0x9F90") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xAA0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_264 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40211 Mux_2602_i30_3_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40212 i1531_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0xA05F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0x8889") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_265 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 i22615_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40213 i1622_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0x5702") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_266 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40146 \address[6]_bdd_4_lut_25 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40214 \sine_gen.i16696_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_267 ( input D0, C0, B0, A0, output F0 );

  lut40091 n617077_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_268 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40114 i22391_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40215 n618397_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0xF4A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_269 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40078 \address[4]_bdd_4_lut_71_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40216 i2804_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0x7958") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_270 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40217 \address[5]_bdd_4_lut_24 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40218 i3156_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0xE4AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0x55CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_271 ( input D0, C0, B0, A0, output F0 );

  lut40219 n617071_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0xB9A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_272 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40072 n618391_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40220 i3098_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0x5572") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_273 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40221 \sine_gen/i1_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40222 \sine_gen/address[5]_bdd_4_lut_70_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0x74CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_274 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40130 \address[4]_bdd_4_lut_70 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40223 i12423_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_275 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 i22400_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40224 n618385_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_276 ( input D0, C0, B0, A0, output F0 );

  lut40181 \address[5]_bdd_4_lut_23 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_277 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40031 n617065_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40225 i2834_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_279 ( input D0, C0, B0, A0, output F0 );

  lut40226 n618379_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xC2F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_280 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40066 n618253_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40189 \address[4]_bdd_4_lut_62_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_282 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40227 i23071_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40228 i2061_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0x1B1B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0xF066") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_283 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40229 i10774_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40230 i1_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0x4ECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0x5556") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_284 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40217 \address[5]_bdd_4_lut_22 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40231 i22798_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0x64EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_285 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40033 n617059_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40232 \sine_gen/i22228_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0xCF8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_286 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40233 i21950_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40234 i21949_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0xC0F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_287 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40235 \sine_gen/i5823_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40236 \sine_gen/i5811_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0xFCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_288 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40237 Mux_1405_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40238 Mux_1423_i31_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0xD1E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_289 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40239 i1673_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40240 Mux_1419_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0x55F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0x4A6A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_290 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40023 n618361_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40241 \sine_gen/address[6]_bdd_4_lut_93_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0x77C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_292 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40242 \address[5]_bdd_4_lut_63 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40243 i1600_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0xDAD0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0xE22E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_293 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40244 i2934_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40245 Mux_1422_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0x0F1C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_294 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40246 i2020_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40247 \sine_gen/i21462_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0xC3AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0xAABA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_295 ( input D0, C0, B0, A0, output F0 );

  lut40248 i22461_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0xC3AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_296 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40249 i17885423_i1_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_297 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40250 i21688_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40191 n617107_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0x22E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_298 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40038 i601_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40251 i563_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0xC055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_300 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 i22783_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40253 i2903_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0xD1F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0x37EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_302 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40254 i21685_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40255 n618205_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0x30AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xFC22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_303 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 n617191_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40256 i22392_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0xCD89") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_304 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40257 i22780_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40258 i2901_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0xB874") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_306 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40259 i21873_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40260 i2989_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0x1D2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_308 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40261 i349_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40262 i23172_2_lut( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0xFA11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_309 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40263 i372_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40264 i360_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0x3FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0xCFCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_310 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40217 \address[6]_bdd_4_lut_24 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40265 i22198_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_311 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40018 n617053_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40266 n617023_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_313 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40018 n616633_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40267 i354_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0x0F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_314 ( input D0, C0, B0, A0, output F0 );

  lut40085 \address[6]_bdd_4_lut_23 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_315 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 n617047_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40269 i22212_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0xA0F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_316 ( input D0, C0, B0, A0, output F0 );

  lut40085 \address[5]_bdd_4_lut_67 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_317 ( input D0, C0, B0, A0, output F0 );

  lut40191 n618349_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_318 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 i3039_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40270 Mux_2598_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0xF1A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_320 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40271 n617365_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40272 \address[4]_bdd_4_lut_29 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xA4F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0xF838") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_322 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40273 \address[4]_bdd_4_lut_15 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40274 Mux_2639_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0xBBC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0xE363") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_323 ( input D0, C0, B0, A0, output F0 );

  lut40034 n617041_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_324 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40092 n617713_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40272 \address[4]_bdd_4_lut_47 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_326 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40275 \address[4]_bdd_4_lut_68 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40276 i2796_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0xDDA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0x1C38") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_327 ( input D0, C0, B0, A0, output F0 );

  lut40201 n618343_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_328 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40277 i358_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40278 i16266_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0x6E4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_329 ( input D0, C0, B0, A0, output F0 );

  lut40279 i365_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0xFACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_330 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40280 \address[4]_bdd_4_lut_67 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40281 i16550_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_331 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40018 n617407_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40282 \sine_gen/i17293_1_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0x5B0B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_332 ( input D0, C0, B0, A0, output F0 );

  lut40283 \address[5]_bdd_4_lut_36_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xC4E6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_333 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40100 \address[7]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 n617689_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_334 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40284 \address[4]_bdd_4_lut_45_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40285 Mux_2606_i15_3_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0x6E4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0xFC03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_335 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 n617683_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40287 Mux_2591_i15_3_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0xCC2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0x7788") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_336 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40089 \address[7]_bdd_4_lut_29_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40288 \address[7]_bdd_4_lut_33_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0x64EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_337 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40203 n618541_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40289 \sine_gen/i955_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0xEE0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_338 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40290 n618223_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40288 \address[7]_bdd_4_lut_24_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0xD3D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_340 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40291 i3315_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40292 i14416_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0x0FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0x33AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_341 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40293 i21503_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40294 i1_2_lut_3_lut_adj_36( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0x5FA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_342 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40295 n618331_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40296 \address[4]_bdd_4_lut_66 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0xDAD0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_344 ( input D0, C0, B0, A0, output F0 );

  lut40297 \address[6]_bdd_4_lut_22 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0xF588") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_345 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40268 n617035_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40298 i22182_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0x33F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_346 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40114 i3314_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40243 i2961_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_348 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 n618325_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40299 i16995_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0xFC05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_349 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40300 i16535_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40222 \address[7]_bdd_4_lut_27_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_350 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 Mux_2352_i31_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40301 Mux_2350_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0xD3F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_351 ( input D0, C0, B0, A0, output F0 );

  lut40302 i21838_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0x66F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_352 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 i2948_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40303 Mux_2365_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0x7163") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_353 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40304 i1726_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40305 i21831_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0x4EEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0xF099") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_354 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40306 Mux_2329_i31_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40307 i16579_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0xBE14") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0xCC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_355 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 Mux_2491_i31_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40308 Mux_2329_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0xAA6A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_356 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40309 i21846_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40310 i2959_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0xE4B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0xF909") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_358 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40311 n618319_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40312 \address[5]_bdd_4_lut_66 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0xE0E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0xF858") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_360 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40082 \address[5]_bdd_4_lut_65 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40313 Mux_2394_i31_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_361 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40031 n618313_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40055 i3106_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_362 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40275 \address[4]_bdd_4_lut_13 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40314 Mux_2515_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40314 ( input A, B, C, D, output Z );

  LUT4 #("0xA9D5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_364 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40217 \address[6]_bdd_4_lut_92 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40315 \sine_gen/i22330_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40315 ( input A, B, C, D, output Z );

  LUT4 #("0x44EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_365 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40316 n618307_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40317 i22345_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40316 ( input A, B, C, D, output Z );

  LUT4 #("0xFA44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40317 ( input A, B, C, D, output Z );

  LUT4 #("0x1F10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_366 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40178 \address[7]_bdd_4_lut_26 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40194 n616483_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_367 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40031 n618301_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40026 n616765_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_368 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40280 \address[6]_bdd_4_lut_21 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40210 i22810_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_369 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40018 n617011_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40318 i22173_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40318 ( input A, B, C, D, output Z );

  LUT4 #("0x0FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_370 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40023 n618295_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40319 \address[4]_bdd_4_lut_65 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40319 ( input A, B, C, D, output Z );

  LUT4 #("0xCAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_372 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40311 n618289_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40181 \address[4]_bdd_4_lut_64 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_374 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40320 i2920_3_lut_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40321 i816_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40320 ( input A, B, C, D, output Z );

  LUT4 #("0x3388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40321 ( input A, B, C, D, output Z );

  LUT4 #("0xA001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_375 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40018 n616447_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40322 i848_3_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40322 ( input A, B, C, D, output Z );

  LUT4 #("0x7F2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_376 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 n617005_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40323 i16520_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40323 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_377 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40324 \address[6]_bdd_4_lut_91 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40325 \address[6]_bdd_4_lut_20_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40324 ( input A, B, C, D, output Z );

  LUT4 #("0xEA4A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40325 ( input A, B, C, D, output Z );

  LUT4 #("0xF252") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_378 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40199 \address[9]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40326 i599_3_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40326 ( input A, B, C, D, output Z );

  LUT4 #("0x330C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_379 ( input D0, C0, B0, A0, output F0 );

  lut40024 n618283_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_380 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40273 \address[4]_bdd_4_lut_11 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40327 Mux_2449_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40327 ( input A, B, C, D, output Z );

  LUT4 #("0x0F7E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_381 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40328 n616999_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40329 Mux_2454_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40328 ( input A, B, C, D, output Z );

  LUT4 #("0xDD30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40329 ( input A, B, C, D, output Z );

  LUT4 #("0xC183") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_383 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40064 n618271_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40330 i21905_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40330 ( input A, B, C, D, output Z );

  LUT4 #("0x3F0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_384 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40023 n616993_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40272 \address[4]_bdd_4_lut_10 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_386 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40178 \address[8]_bdd_4_lut_30 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40249 i22462_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_387 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40114 i22466_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40191 n618265_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_388 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40331 \address[7]_bdd_4_lut_25 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40332 i23065_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40331 ( input A, B, C, D, output Z );

  LUT4 #("0xCAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40332 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_389 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40268 n618259_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40333 \sine_gen/i16970_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40333 ( input A, B, C, D, output Z );

  LUT4 #("0x35F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_390 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40334 i585_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40335 i16483_2_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40334 ( input A, B, C, D, output Z );

  LUT4 #("0xA033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40335 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_391 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40336 i353_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40337 \sine_gen/i16333_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40336 ( input A, B, C, D, output Z );

  LUT4 #("0x11FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40337 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_392 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40280 \address[5]_bdd_4_lut_21 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40338 i23135_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40338 ( input A, B, C, D, output Z );

  LUT4 #("0x3C6C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_393 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40025 n616981_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40339 i23054_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40339 ( input A, B, C, D, output Z );

  LUT4 #("0x21ED") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_394 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40340 \address[6]_bdd_4_lut_90 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40341 i22369_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40340 ( input A, B, C, D, output Z );

  LUT4 #("0xAFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40341 ( input A, B, C, D, output Z );

  LUT4 #("0x7C37") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_395 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40342 \address[8]_bdd_4_lut_16 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40024 n618247_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40342 ( input A, B, C, D, output Z );

  LUT4 #("0xF838") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_396 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40175 \address[4]_bdd_4_lut_61 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40343 i23099_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40343 ( input A, B, C, D, output Z );

  LUT4 #("0x4DB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_397 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40280 \address[6]_bdd_4_lut_68 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40344 n618241_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40344 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_398 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40345 \address[4]_bdd_4_lut_8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40346 i16501_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40345 ( input A, B, C, D, output Z );

  LUT4 #("0xCE46") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40346 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_399 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40031 n618061_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40030 n616969_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_400 ( input D0, C0, B0, A0, output F0 );

  lut40347 n618211_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40347 ( input A, B, C, D, output Z );

  LUT4 #("0xF03A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_401 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40348 \address[4]_bdd_4_lut_60 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40349 Mux_2662_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40348 ( input A, B, C, D, output Z );

  LUT4 #("0xF858") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40349 ( input A, B, C, D, output Z );

  LUT4 #("0x9C62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_402 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40027 n618193_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40077 \address[4]_bdd_4_lut_59_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_404 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 i17891426_i1_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40091 n616531_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_405 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40217 \address[6]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40350 i17211_1_lut_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40350 ( input A, B, C, D, output Z );

  LUT4 #("0x7777") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_406 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40351 i22204_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40352 i524_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40351 ( input A, B, C, D, output Z );

  LUT4 #("0xF011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40352 ( input A, B, C, D, output Z );

  LUT4 #("0x33FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_408 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40031 n616963_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40091 n616951_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_409 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40130 \address[4]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40353 i15_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40353 ( input A, B, C, D, output Z );

  LUT4 #("0x56AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_410 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40185 n617239_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40266 n617215_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_411 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40354 \address[4]_bdd_4_lut_22 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40355 Mux_2596_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40354 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40355 ( input A, B, C, D, output Z );

  LUT4 #("0xA58F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_412 ( input D0, C0, B0, A0, output F0 );

  lut40356 \address[5]_bdd_4_lut_12_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40356 ( input A, B, C, D, output Z );

  LUT4 #("0xB1AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_413 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40031 n616753_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40260 i21909_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_414 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40089 \address[5]_bdd_4_lut_58_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40357 i16867_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40357 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_415 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40358 i17297_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 n618097_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40358 ( input A, B, C, D, output Z );

  LUT4 #("0x0F33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_416 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40359 \address[6]_bdd_4_lut_83_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40360 Mux_1222_i63_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40359 ( input A, B, C, D, output Z );

  LUT4 #("0x72AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40360 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_417 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40361 n618091_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40362 i1691_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40361 ( input A, B, C, D, output Z );

  LUT4 #("0xAEA4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40362 ( input A, B, C, D, output Z );

  LUT4 #("0x55F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_418 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40072 n616747_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40241 \address[5]_bdd_4_lut_11_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_420 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40233 i21853_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40088 n617611_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_421 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40363 \address[5]_bdd_4_lut_34_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40364 i817_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40363 ( input A, B, C, D, output Z );

  LUT4 #("0x77C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40364 ( input A, B, C, D, output Z );

  LUT4 #("0x808F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_422 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40038 i21852_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40347 n617599_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_423 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40146 \address[5]_bdd_4_lut_33 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40365 \sine_gen/i818_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40365 ( input A, B, C, D, output Z );

  LUT4 #("0xCD01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_424 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40290 n618505_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40366 \address[5]_bdd_4_lut_74_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40366 ( input A, B, C, D, output Z );

  LUT4 #("0x5FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_426 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40146 \address[6]_bdd_4_lut_89 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40360 i22357_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_427 ( input D0, C0, B0, A0, output F0 );

  lut40142 n618235_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_428 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40311 n617593_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40367 \sine_gen/address[5]_bdd_4_lut_32_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40367 ( input A, B, C, D, output Z );

  LUT4 #("0xCE46") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_430 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40368 i1097_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40369 i1011_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40368 ( input A, B, C, D, output Z );

  LUT4 #("0x880F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40369 ( input A, B, C, D, output Z );

  LUT4 #("0x8D05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_432 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40280 \address[8]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40370 n617341_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40370 ( input A, B, C, D, output Z );

  LUT4 #("0xB5B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_434 ( input D0, C0, B0, A0, output F0 );

  lut40085 \address[6]_bdd_4_lut_88 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_435 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40280 \address[8]_bdd_4_lut_28 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40026 n618229_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_436 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40371 n618055_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40372 \address[6]_bdd_4_lut_79_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40371 ( input A, B, C, D, output Z );

  LUT4 #("0xF03A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40372 ( input A, B, C, D, output Z );

  LUT4 #("0x77A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_438 ( input D0, C0, B0, A0, output F0 );

  lut40288 \address[6]_bdd_4_lut_2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_440 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40273 \address[5]_bdd_4_lut_20 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40373 i22257_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40373 ( input A, B, C, D, output Z );

  LUT4 #("0x63E7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_441 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40233 i22453_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 n616975_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_442 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40374 i3608_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40375 i16468_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40374 ( input A, B, C, D, output Z );

  LUT4 #("0x5F4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40375 ( input A, B, C, D, output Z );

  LUT4 #("0xCC80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_443 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40376 i22027_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40377 i3707_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40376 ( input A, B, C, D, output Z );

  LUT4 #("0x2E2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40377 ( input A, B, C, D, output Z );

  LUT4 #("0xF5E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_444 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40268 n617563_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40378 i1144_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40378 ( input A, B, C, D, output Z );

  LUT4 #("0x11F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_446 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40379 i1956_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40380 i1732_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40379 ( input A, B, C, D, output Z );

  LUT4 #("0x74B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40380 ( input A, B, C, D, output Z );

  LUT4 #("0x74FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_448 ( input D0, C0, B0, A0, output F0 );

  lut40069 \address[8]_bdd_4_lut_29 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_449 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40064 n618217_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40381 i17274_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40381 ( input A, B, C, D, output Z );

  LUT4 #("0x070F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_450 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40089 \address[4]_bdd_4_lut_40_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40382 Mux_2769_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40382 ( input A, B, C, D, output Z );

  LUT4 #("0x799A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_451 ( input D0, C0, B0, A0, output F0 );

  lut40266 n617557_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_452 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40070 \address[4]_bdd_4_lut_39_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40383 Mux_2572_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40383 ( input A, B, C, D, output Z );

  LUT4 #("0x17C9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_453 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40178 \address[6]_bdd_4_lut_35 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 n617551_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_454 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40031 n617857_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40384 n618487_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40384 ( input A, B, C, D, output Z );

  LUT4 #("0xD3D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_455 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40342 \address[4]_bdd_4_lut_73 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40385 Mux_2292_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40385 ( input A, B, C, D, output Z );

  LUT4 #("0x1F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_456 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40068 n616711_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40386 \address[4]_bdd_4_lut_5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40386 ( input A, B, C, D, output Z );

  LUT4 #("0xBA1A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_458 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 n617671_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40266 n617503_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_459 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40275 \address[4]_bdd_4_lut_34 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40387 i16587_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40387 ( input A, B, C, D, output Z );

  LUT4 #("0x5155") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_460 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40388 \address[4]_bdd_4_lut_3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40389 Mux_1381_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40388 ( input A, B, C, D, output Z );

  LUT4 #("0x7A70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40389 ( input A, B, C, D, output Z );

  LUT4 #("0xE3C7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_461 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40268 n616837_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40034 n616699_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_462 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40390 \address[4]_bdd_4_lut_37_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40391 Mux_2590_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40390 ( input A, B, C, D, output Z );

  LUT4 #("0x77A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40391 ( input A, B, C, D, output Z );

  LUT4 #("0xE85F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_463 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40392 Mux_2584_i15_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40393 n617521_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40392 ( input A, B, C, D, output Z );

  LUT4 #("0x78C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40393 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_464 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40146 \address[6]_bdd_4_lut_87 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40394 i16894_1_lut_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40394 ( input A, B, C, D, output Z );

  LUT4 #("0x1555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_466 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40178 \address[6]_bdd_4_lut_19 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40269 i22819_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_468 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40295 n618199_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 \address[5]_bdd_4_lut_64 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_470 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40395 i22311_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40396 i874_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40395 ( input A, B, C, D, output Z );

  LUT4 #("0x72FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40396 ( input A, B, C, D, output Z );

  LUT4 #("0xCC55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_472 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40233 i3043_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40397 i2800_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40397 ( input A, B, C, D, output Z );

  LUT4 #("0xCC32") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_474 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40398 i2892_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40399 Mux_2405_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40398 ( input A, B, C, D, output Z );

  LUT4 #("0xEEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40399 ( input A, B, C, D, output Z );

  LUT4 #("0x5F5E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_476 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40400 i22539_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40196 i871_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40400 ( input A, B, C, D, output Z );

  LUT4 #("0xC0D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_478 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40401 i566_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40402 i520_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40401 ( input A, B, C, D, output Z );

  LUT4 #("0xF0EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40402 ( input A, B, C, D, output Z );

  LUT4 #("0xF011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_480 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40403 i632_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40404 i596_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40403 ( input A, B, C, D, output Z );

  LUT4 #("0xF7A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40404 ( input A, B, C, D, output Z );

  LUT4 #("0x8B03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_481 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40405 i2_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40406 \sine_gen/i16857_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40405 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40406 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_483 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40029 n618187_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40407 i21469_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40407 ( input A, B, C, D, output Z );

  LUT4 #("0x03F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_485 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40031 n618175_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40408 n617311_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40408 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_486 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 i2991_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40409 Mux_2265_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40409 ( input A, B, C, D, output Z );

  LUT4 #("0x38F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_487 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40082 \address[6]_bdd_4_lut_67 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40410 i21877_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40410 ( input A, B, C, D, output Z );

  LUT4 #("0xB1E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_488 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40411 n617497_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40412 \address[4]_bdd_4_lut_33_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40411 ( input A, B, C, D, output Z );

  LUT4 #("0xCCD1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40412 ( input A, B, C, D, output Z );

  LUT4 #("0x6E4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_490 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40413 i2166_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40414 n617827_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40413 ( input A, B, C, D, output Z );

  LUT4 #("0xD1F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40414 ( input A, B, C, D, output Z );

  LUT4 #("0xF05C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_493 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40205 i22126_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 n618169_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_494 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40415 i22660_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40213 Mux_1270_i31_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40415 ( input A, B, C, D, output Z );

  LUT4 #("0x8B47") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_496 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40416 i1984_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40417 i1772_4_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40416 ( input A, B, C, D, output Z );

  LUT4 #("0xE2D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40417 ( input A, B, C, D, output Z );

  LUT4 #("0x8A55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_498 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40199 \address[6]_bdd_4_lut_86 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40418 i892_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40418 ( input A, B, C, D, output Z );

  LUT4 #("0x22EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_499 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40031 n618163_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40419 i894_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40419 ( input A, B, C, D, output Z );

  LUT4 #("0x3A30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_500 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40420 n616657_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40421 \address[5]_bdd_4_lut_9_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40420 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40421 ( input A, B, C, D, output Z );

  LUT4 #("0x5F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_502 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40422 n617947_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40190 \address[5]_bdd_4_lut_53 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40422 ( input A, B, C, D, output Z );

  LUT4 #("0xC8CB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_504 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40311 n618427_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40423 \address[5]_bdd_4_lut_72_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40423 ( input A, B, C, D, output Z );

  LUT4 #("0xF522") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_506 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40178 \address[7]_bdd_4_lut_23 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40424 i936_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40424 ( input A, B, C, D, output Z );

  LUT4 #("0x64EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_507 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40031 n618157_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40425 i17008_2_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40425 ( input A, B, C, D, output Z );

  LUT4 #("0x1113") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_508 ( input D0, C0, B0, A0, output F0 );

  lut40075 \address[6]_bdd_4_lut_85 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_509 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 n618151_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40426 i17264_3_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40426 ( input A, B, C, D, output Z );

  LUT4 #("0x7722") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_510 ( input D0, C0, B0, A0, output F0 );

  lut40427 i22591_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40427 ( input A, B, C, D, output Z );

  LUT4 #("0xBF15") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_511 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40428 \sine_gen/i555_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40429 i16273_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40428 ( input A, B, C, D, output Z );

  LUT4 #("0x77F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40429 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_512 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40242 \address[7]_bdd_4_lut_22 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40430 i17002_2_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40430 ( input A, B, C, D, output Z );

  LUT4 #("0x030F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_513 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40431 n618145_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40432 i16920_2_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40431 ( input A, B, C, D, output Z );

  LUT4 #("0xFC22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40432 ( input A, B, C, D, output Z );

  LUT4 #("0x0003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_514 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40280 \address[6]_bdd_4_lut_18 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40201 n618079_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_515 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 n616945_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40210 i22584_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_516 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40280 \address[5]_bdd_4_lut_61 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40433 Mux_1209_i31_3_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40433 ( input A, B, C, D, output Z );

  LUT4 #("0xDDD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_517 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40331 \address[7]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40030 n618139_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_518 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40354 \address[4]_bdd_4_lut_57 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40434 Mux_2568_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40434 ( input A, B, C, D, output Z );

  LUT4 #("0x681E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_519 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40435 i22562_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40436 n618133_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40435 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40436 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_520 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 n617935_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40372 \address[5]_bdd_4_lut_51_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_522 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 i1649_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40438 Mux_1447_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40437 ( input A, B, C, D, output Z );

  LUT4 #("0xC0F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40438 ( input A, B, C, D, output Z );

  LUT4 #("0x373C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_524 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40146 \address[8]_bdd_4_lut_13 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40318 i21937_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_525 ( input D0, C0, B0, A0, output F0 );

  lut40194 n616939_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_526 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40275 \address[7]_bdd_4_lut_21 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40439 i7442_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40439 ( input A, B, C, D, output Z );

  LUT4 #("0xDF13") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_527 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40268 n618127_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40380 i16998_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_528 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40440 \address[5]_bdd_4_lut_54_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40441 i16549_2_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40440 ( input A, B, C, D, output Z );

  LUT4 #("0x5F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40441 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_529 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40442 i2136_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40347 n617953_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40442 ( input A, B, C, D, output Z );

  LUT4 #("0x4E4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_530 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40217 \address[7]_bdd_4_lut_20 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40443 i1006_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40443 ( input A, B, C, D, output Z );

  LUT4 #("0xC707") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_531 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40280 \address[9]_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 n618121_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_532 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40146 \address[10]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40408 n617653_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_533 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40031 n616933_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40194 n616885_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_534 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40146 \address[5]_bdd_4_lut_60 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40444 i17255_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40444 ( input A, B, C, D, output Z );

  LUT4 #("0x0F33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_535 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40431 n618115_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40445 i1593_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40445 ( input A, B, C, D, output Z );

  LUT4 #("0xBB11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_536 ( input D0, C0, B0, A0, output F0 );

  lut40446 \address[6]_bdd_4_lut_48_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40446 ( input A, B, C, D, output Z );

  LUT4 #("0x72AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_537 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 n617437_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 i22501_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_538 ( input D0, C0, B0, A0, output F0 );

  lut40447 \address[6]_bdd_4_lut_84 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40447 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_539 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40072 n618109_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40448 i1684_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40448 ( input A, B, C, D, output Z );

  LUT4 #("0x5F0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_540 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40066 n617911_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40288 \address[5]_bdd_4_lut_50_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_542 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40126 i3629_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40449 i3460_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40449 ( input A, B, C, D, output Z );

  LUT4 #("0x0FBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_544 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40450 i3630_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40451 i3461_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40450 ( input A, B, C, D, output Z );

  LUT4 #("0x72D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40451 ( input A, B, C, D, output Z );

  LUT4 #("0x3074") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_546 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40082 \address[5]_bdd_4_lut_59 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40444 i7474_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_547 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40280 \address[7]_bdd_4_lut_16 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 n618103_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_548 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40178 \address[8]_bdd_4_lut_12 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 i22099_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_549 ( input D0, C0, B0, A0, output F0 );

  lut40142 n616927_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_550 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40452 n617893_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40243 i1660_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40452 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_551 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 Mux_1425_i31_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40453 Mux_1396_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40453 ( input A, B, C, D, output Z );

  LUT4 #("0xCD33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_552 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40454 \address[5]_bdd_4_lut_57 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40006 Mux_2245_i31_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40454 ( input A, B, C, D, output Z );

  LUT4 #("0xDA8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_553 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 i17783372_i1_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40255 n618085_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_554 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40033 n617413_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40455 i22672_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40455 ( input A, B, C, D, output Z );

  LUT4 #("0xCC5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_555 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40456 i14510_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40457 i15_2_lut_adj_39( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40456 ( input A, B, C, D, output Z );

  LUT4 #("0x2EAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40457 ( input A, B, C, D, output Z );

  LUT4 #("0x1EF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_556 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40458 i1652_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40459 Mux_1440_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40458 ( input A, B, C, D, output Z );

  LUT4 #("0xB1E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40459 ( input A, B, C, D, output Z );

  LUT4 #("0x33EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_558 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40460 i2857_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40461 Mux_2304_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40460 ( input A, B, C, D, output Z );

  LUT4 #("0xB1B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40461 ( input A, B, C, D, output Z );

  LUT4 #("0x01EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_559 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40018 n616867_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40462 i3120_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40462 ( input A, B, C, D, output Z );

  LUT4 #("0xAC5C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_560 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40463 \address[4]_bdd_4_lut_56 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40464 Mux_2533_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40463 ( input A, B, C, D, output Z );

  LUT4 #("0xEC2C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40464 ( input A, B, C, D, output Z );

  LUT4 #("0x9CE6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_562 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40465 Mux_2330_i31_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40466 i23086_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40465 ( input A, B, C, D, output Z );

  LUT4 #("0xB8BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40466 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_563 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40467 \sine_gen.i23235_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40468 \sine_gen/i13770_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40467 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40468 ( input A, B, C, D, output Z );

  LUT4 #("0x0DF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_564 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 \address[6]_bdd_4_lut_82 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40469 i17295_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40469 ( input A, B, C, D, output Z );

  LUT4 #("0x550F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_565 ( input D0, C0, B0, A0, output F0 );

  lut40201 n618073_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_566 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40470 i2965_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40471 Mux_2301_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40470 ( input A, B, C, D, output Z );

  LUT4 #("0x74B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40471 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_568 ( input D0, C0, B0, A0, output F0 );

  lut40085 \address[6]_bdd_4_lut_81 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_569 ( input D0, C0, B0, A0, output F0 );

  lut40026 n618067_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_570 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40472 Mux_1492_i15_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40473 Mux_2294_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40472 ( input A, B, C, D, output Z );

  LUT4 #("0x850F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40473 ( input A, B, C, D, output Z );

  LUT4 #("0x343C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_571 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40474 i14446_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40475 Mux_2315_i31_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40474 ( input A, B, C, D, output Z );

  LUT4 #("0xB1E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40475 ( input A, B, C, D, output Z );

  LUT4 #("0x6F60") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_572 ( input D0, C0, B0, A0, output F0 );

  lut40181 \address[5]_bdd_4_lut_19 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_573 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40027 n616921_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40476 i22134_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40476 ( input A, B, C, D, output Z );

  LUT4 #("0xC5C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_574 ( input D0, C0, B0, A0, output F0 );

  lut40181 \address[6]_bdd_4_lut_80 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_576 ( input D0, C0, B0, A0, output F0 );

  lut40447 \address[8]_bdd_4_lut_27 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_577 ( input D0, C0, B0, A0, output F0 );

  lut40026 n618049_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_578 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40178 \address[5]_bdd_4_lut_18 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40477 i7613_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40477 ( input A, B, C, D, output Z );

  LUT4 #("0x11DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_579 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40268 n617929_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40024 n616915_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_580 ( input D0, C0, B0, A0, output F0 );

  lut40069 \address[6]_bdd_4_lut_78 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_581 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40031 n618043_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40478 i22503_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40478 ( input A, B, C, D, output Z );

  LUT4 #("0x7722") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_582 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40479 i932_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40480 \sine_gen.i16680_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40479 ( input A, B, C, D, output Z );

  LUT4 #("0x55C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40480 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_583 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40481 i1967_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40482 i16403_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40481 ( input A, B, C, D, output Z );

  LUT4 #("0x0FEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40482 ( input A, B, C, D, output Z );

  LUT4 #("0xFAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_584 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40483 i22531_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40484 i866_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40483 ( input A, B, C, D, output Z );

  LUT4 #("0x0F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40484 ( input A, B, C, D, output Z );

  LUT4 #("0x3F2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_586 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40146 \address[5]_bdd_4_lut_56 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40485 Mux_1361_i31_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40485 ( input A, B, C, D, output Z );

  LUT4 #("0xAC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_587 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40018 n618037_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40486 \sine_gen/i1627_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40486 ( input A, B, C, D, output Z );

  LUT4 #("0x7722") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_588 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40487 i14388_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40188 i23181_2_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40487 ( input A, B, C, D, output Z );

  LUT4 #("0x7444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_589 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40488 i16589_2_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40489 i16458_2_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40488 ( input A, B, C, D, output Z );

  LUT4 #("0xFC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40489 ( input A, B, C, D, output Z );

  LUT4 #("0xCC88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_590 ( input D0, C0, B0, A0, output F0 );

  lut40226 n617185_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_591 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40340 \address[4]_bdd_4_lut_21 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40490 i2803_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40490 ( input A, B, C, D, output Z );

  LUT4 #("0x24FB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_592 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40491 n618493_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40423 \address[4]_bdd_4_lut_74_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40491 ( input A, B, C, D, output Z );

  LUT4 #("0xF05C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_594 ( input D0, C0, B0, A0, output F0 );

  lut40075 \address[6]_bdd_4_lut_77 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_595 ( input D0, C0, B0, A0, output F0 );

  lut40219 n618031_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_596 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 i22690_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40492 Mux_1492_i31_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40492 ( input A, B, C, D, output Z );

  LUT4 #("0x05CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_598 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40023 n616501_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40493 \address[5]_bdd_4_lut_6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40493 ( input A, B, C, D, output Z );

  LUT4 #("0x58F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_600 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40175 \address[5]_bdd_4_lut_55 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40494 Mux_1232_i31_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40494 ( input A, B, C, D, output Z );

  LUT4 #("0x07F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_601 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40018 n618025_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40444 i16980_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_602 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40175 \address[6]_bdd_4_lut_76 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40047 i1789_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_603 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40100 \address[8]_bdd_4_lut_18 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40219 n618019_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_604 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40495 i17035_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40496 \sine_gen/i17146_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40495 ( input A, B, C, D, output Z );

  LUT4 #("0x7F70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40496 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_606 ( input D0, C0, B0, A0, output F0 );

  lut40497 \address[8]_bdd_4_lut_11 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40497 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_607 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40025 n616909_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40498 i22065_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40498 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_608 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40499 i1709_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40500 i1547_3_lut_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40499 ( input A, B, C, D, output Z );

  LUT4 #("0x660F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40500 ( input A, B, C, D, output Z );

  LUT4 #("0x8989") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_610 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40501 i22247_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40502 i22246_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40501 ( input A, B, C, D, output Z );

  LUT4 #("0xF3E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40502 ( input A, B, C, D, output Z );

  LUT4 #("0xB1F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_612 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40354 \address[6]_bdd_4_lut_75 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40418 i22491_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_613 ( input D0, C0, B0, A0, output F0 );

  lut40255 n618013_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_614 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40217 \address[6]_bdd_4_lut_74 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40503 i1853_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40503 ( input A, B, C, D, output Z );

  LUT4 #("0xF50C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_615 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40217 \address[8]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40255 n618007_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_616 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40089 \address[4]_bdd_4_lut_19_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40504 Mux_2650_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40504 ( input A, B, C, D, output Z );

  LUT4 #("0xBA5D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_617 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40505 n617167_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40506 i2806_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40505 ( input A, B, C, D, output Z );

  LUT4 #("0xCC74") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40506 ( input A, B, C, D, output Z );

  LUT4 #("0xC964") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_618 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40507 i17051_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 i2899_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40507 ( input A, B, C, D, output Z );

  LUT4 #("0x4747") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_620 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40275 \address[6]_bdd_4_lut_73 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40508 i1775_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40508 ( input A, B, C, D, output Z );

  LUT4 #("0xAAC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_621 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40146 \address[8]_bdd_4_lut_26 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 n618001_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_622 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40509 Mux_1466_i15_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40510 i16567_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40509 ( input A, B, C, D, output Z );

  LUT4 #("0x9111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40510 ( input A, B, C, D, output Z );

  LUT4 #("0x3332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_624 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40511 i22522_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40512 Mux_1448_i31_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40511 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40512 ( input A, B, C, D, output Z );

  LUT4 #("0x0C5C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_625 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40513 i3509_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40514 Mux_1448_i15_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40513 ( input A, B, C, D, output Z );

  LUT4 #("0x4EE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40514 ( input A, B, C, D, output Z );

  LUT4 #("0x8383") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_626 ( input D0, C0, B0, A0, output F0 );

  lut40190 \address[6]_bdd_4_lut_72 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_627 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40033 n617995_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40515 i22456_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40515 ( input A, B, C, D, output Z );

  LUT4 #("0x3704") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_628 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40100 \address[5]_bdd_4_lut_48 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40516 i1659_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40516 ( input A, B, C, D, output Z );

  LUT4 #("0xC5C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_629 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40517 i7485_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40518 Mux_1417_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40517 ( input A, B, C, D, output Z );

  LUT4 #("0x05AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40518 ( input A, B, C, D, output Z );

  LUT4 #("0x7870") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_630 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40175 \address[5]_bdd_4_lut_29 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40519 i3108_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40519 ( input A, B, C, D, output Z );

  LUT4 #("0x04AE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_631 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 Mux_1418_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40520 Mux_1418_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40520 ( input A, B, C, D, output Z );

  LUT4 #("0xC83F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_632 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40078 \address[4]_bdd_4_lut_18_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40521 Mux_2652_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40521 ( input A, B, C, D, output Z );

  LUT4 #("0x639C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_633 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40018 n617179_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40344 n617155_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_634 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40217 \address[5]_bdd_4_lut_17 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40522 i7607_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40522 ( input A, B, C, D, output Z );

  LUT4 #("0x03CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_635 ( input D0, C0, B0, A0, output F0 );

  lut40219 n616903_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_636 ( input D0, C0, B0, A0, output F0 );

  lut40085 \address[6]_bdd_4_lut_71 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_637 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40100 \address[8]_bdd_4_lut_19 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40026 n617989_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_639 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 i1830_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40523 i1610_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40523 ( input A, B, C, D, output Z );

  LUT4 #("0x33A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_640 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40524 i22380_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40384 n617149_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40524 ( input A, B, C, D, output Z );

  LUT4 #("0x3A3A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_641 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40178 \address[5]_bdd_4_lut_26 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40525 \sine_gen/Mux_775_i31_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40525 ( input A, B, C, D, output Z );

  LUT4 #("0xF011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_642 ( input D0, C0, B0, A0, output F0 );

  lut40370 n618463_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_643 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40217 \address[6]_bdd_4_lut_95 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40526 i832_3_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40526 ( input A, B, C, D, output Z );

  LUT4 #("0xBB11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_644 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \address[6]_bdd_4_lut_70 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40527 i22381_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40527 ( input A, B, C, D, output Z );

  LUT4 #("0x44EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_645 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40268 n617983_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40528 i911_3_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40528 ( input A, B, C, D, output Z );

  LUT4 #("0xD999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_646 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40351 i2137_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40529 i2039_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40529 ( input A, B, C, D, output Z );

  LUT4 #("0x554E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_648 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40130 \address[6]_bdd_4_lut_69 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40530 \sine_gen/i1745_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40530 ( input A, B, C, D, output Z );

  LUT4 #("0x7272") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_649 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40029 n617977_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40531 i16976_1_lut_2_lut( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40531 ( input A, B, C, D, output Z );

  LUT4 #("0x3F3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_650 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40532 i562_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40533 i16526_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40532 ( input A, B, C, D, output Z );

  LUT4 #("0xF101") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40533 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_652 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \address[5]_bdd_4_lut_16 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40534 i7606_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40534 ( input A, B, C, D, output Z );

  LUT4 #("0x05F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_653 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 n616609_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40393 n616897_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_655 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40018 n617971_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40436 n617443_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_656 ( input D0, C0, B0, A0, output F0 );

  lut40075 \address[8]_bdd_4_lut_25 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_657 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40072 n617965_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40408 n617461_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_658 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40535 i1055_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40536 i941_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40535 ( input A, B, C, D, output Z );

  LUT4 #("0xF3E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40536 ( input A, B, C, D, output Z );

  LUT4 #("0xC055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_661 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40025 n617959_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40537 i7621_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40537 ( input A, B, C, D, output Z );

  LUT4 #("0x0F55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_662 ( input D0, C0, B0, A0, output F0 );

  lut40075 \address[8]_bdd_4_lut_10 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_664 ( input D0, C0, B0, A0, output F0 );

  lut40075 \address[8]_bdd_4_lut_9 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_666 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40311 n617881_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40283 \address[5]_bdd_4_lut_47_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_668 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40538 i3036_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40539 i14453_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40538 ( input A, B, C, D, output Z );

  LUT4 #("0xFA72") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40539 ( input A, B, C, D, output Z );

  LUT4 #("0xA595") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_670 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40275 \address[5]_bdd_4_lut_52 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40540 i1637_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40540 ( input A, B, C, D, output Z );

  LUT4 #("0xCC13") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_671 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 Mux_2555_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40215 n617941_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_672 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40541 i1013_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40542 i16516_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40541 ( input A, B, C, D, output Z );

  LUT4 #("0xAA03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40542 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_674 ( input D0, C0, B0, A0, output F0 );

  lut40085 \address[6]_bdd_4_lut_17 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_675 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40072 n616879_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40201 n617509_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_676 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 \sine_gen/i4201_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40543 i4165_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40543 ( input A, B, C, D, output Z );

  LUT4 #("0xF0EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_677 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40400 \sine_gen/i4119_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40544 i16911_2_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40544 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_678 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40354 \address[6]_bdd_4_lut_16 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40265 i3254_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_679 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40018 n616873_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40545 i3257_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40545 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_680 ( input D0, C0, B0, A0, output F0 );

  lut40069 \address[7]_bdd_4_lut_19 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_682 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40027 n617353_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40546 \address[4]_bdd_4_lut_28_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40546 ( input A, B, C, D, output Z );

  LUT4 #("0xD0DA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_684 ( input D0, C0, B0, A0, output F0 );

  lut40283 \address[9]_bdd_4_lut_2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_685 ( input D0, C0, B0, A0, output F0 );

  lut40408 n616585_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_686 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40547 Mux_1456_i15_3_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40548 Mux_1222_i30_3_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40547 ( input A, B, C, D, output Z );

  LUT4 #("0x7C7C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40548 ( input A, B, C, D, output Z );

  LUT4 #("0x8811") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_688 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40082 \address[7]_bdd_4_lut_18 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40249 i22120_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_689 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40268 n617923_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40026 n617209_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_690 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40549 i348_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40550 i335_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40549 ( input A, B, C, D, output Z );

  LUT4 #("0x3F2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40550 ( input A, B, C, D, output Z );

  LUT4 #("0x72FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_692 ( input D0, C0, B0, A0, output F0 );

  lut40497 \address[7]_bdd_4_lut_17 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_693 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 n617917_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 i3587_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_694 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40463 \address[5]_bdd_4_lut_15 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40551 i8239_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40551 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_696 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40130 \address[5]_bdd_4_lut_49 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40056 i1656_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_697 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40233 i22603_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 n617905_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_698 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \address[9]_bdd_4_lut_17 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40225 i21676_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_699 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40029 n617899_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 i22683_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_701 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40031 n618445_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40552 \sine_gen/i17171_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40552 ( input A, B, C, D, output Z );

  LUT4 #("0x1FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_704 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40553 n617875_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 \address[5]_bdd_4_lut_46 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40553 ( input A, B, C, D, output Z );

  LUT4 #("0xAF44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_706 ( input D0, C0, B0, A0, output F0 );

  lut40447 \address[6]_bdd_4_lut_15 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_707 ( input D0, C0, B0, A0, output F0 );

  lut40142 n616861_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_709 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40031 n617887_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40498 i3340_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_711 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40554 i22614_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40555 i1624_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40554 ( input A, B, C, D, output Z );

  LUT4 #("0xF033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40555 ( input A, B, C, D, output Z );

  LUT4 #("0xF808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_712 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40511 i1621_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40556 Mux_1462_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40556 ( input A, B, C, D, output Z );

  LUT4 #("0x767E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_714 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40273 \address[4]_bdd_4_lut_31 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40557 Mux_1460_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40557 ( input A, B, C, D, output Z );

  LUT4 #("0x7E7A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_715 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40358 i7505_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40558 Mux_1460_i31_3_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40558 ( input A, B, C, D, output Z );

  LUT4 #("0xA0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_716 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40559 Mux_1459_i31_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40560 Mux_1459_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40559 ( input A, B, C, D, output Z );

  LUT4 #("0x33F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40560 ( input A, B, C, D, output Z );

  LUT4 #("0x8911") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_718 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40192 i584_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40561 i16265_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40561 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_720 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40562 i22254_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40563 Mux_1450_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40562 ( input A, B, C, D, output Z );

  LUT4 #("0xFAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40563 ( input A, B, C, D, output Z );

  LUT4 #("0x5E7A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_722 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40100 \address[6]_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40564 i22786_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40564 ( input A, B, C, D, output Z );

  LUT4 #("0x222E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_723 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40316 n616855_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40565 i17234_1_lut_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40565 ( input A, B, C, D, output Z );

  LUT4 #("0x33FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_724 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40413 i1012_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40566 i16367_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40566 ( input A, B, C, D, output Z );

  LUT4 #("0xF800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_726 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40567 i7483_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40568 Mux_1446_i61_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40567 ( input A, B, C, D, output Z );

  LUT4 #("0xAA0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40568 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_727 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40066 n617569_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40569 \address[4]_bdd_4_lut_41 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40569 ( input A, B, C, D, output Z );

  LUT4 #("0xEC2C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_728 ( input D0, C0, B0, A0, output F0 );

  lut40447 \address[6]_bdd_4_lut_66 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_729 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40203 n617869_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40570 i3334_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40570 ( input A, B, C, D, output Z );

  LUT4 #("0xD1D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_730 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40112 i2888_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40571 Mux_1446_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40571 ( input A, B, C, D, output Z );

  LUT4 #("0x6EAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_732 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40572 i1957_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40573 i1733_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40572 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40573 ( input A, B, C, D, output Z );

  LUT4 #("0xCC13") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_734 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40574 Mux_1453_i31_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40575 Mux_1446_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40574 ( input A, B, C, D, output Z );

  LUT4 #("0xFCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40575 ( input A, B, C, D, output Z );

  LUT4 #("0x37CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_736 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40072 n616849_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40576 i17232_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40576 ( input A, B, C, D, output Z );

  LUT4 #("0x4747") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_737 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40577 \address[6]_bdd_4_lut_13_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40578 i3275_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40577 ( input A, B, C, D, output Z );

  LUT4 #("0x62EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40578 ( input A, B, C, D, output Z );

  LUT4 #("0xCF8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_738 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40280 \address[5]_bdd_4_lut_45 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40249 Mux_1412_i31_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_739 ( input D0, C0, B0, A0, output F0 );

  lut40034 n617863_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_740 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut4 Mux_2393_i31_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40579 Mux_1442_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40579 ( input A, B, C, D, output Z );

  LUT4 #("0x3376") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_741 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40311 \sine_gen/n617323_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40569 \address[4]_bdd_4_lut_26 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_742 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40580 i940_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40581 i17097_1_lut_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40580 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40581 ( input A, B, C, D, output Z );

  LUT4 #("0x0515") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_744 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40582 i21961_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40583 Mux_2252_i14_3_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40582 ( input A, B, C, D, output Z );

  LUT4 #("0x8DD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40583 ( input A, B, C, D, output Z );

  LUT4 #("0x5522") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_745 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40511 i3069_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40584 Mux_2667_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40584 ( input A, B, C, D, output Z );

  LUT4 #("0xC16C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_746 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40280 \address[6]_bdd_4_lut_65 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 i21859_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_749 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40585 i826_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40586 \sine_gen/i16666_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40585 ( input A, B, C, D, output Z );

  LUT4 #("0x8B8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40586 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_750 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40051 i1640_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40587 i905_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40587 ( input A, B, C, D, output Z );

  LUT4 #("0xA0B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_752 ( input D0, C0, B0, A0, output F0 );

  lut40297 \address[6]_bdd_4_lut_12 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_753 ( input D0, C0, B0, A0, output F0 );

  lut40026 n616843_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_754 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40025 n617851_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40588 i7488_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40588 ( input A, B, C, D, output Z );

  LUT4 #("0x11BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_755 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40589 \address[5]_bdd_4_lut_44_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40260 i1671_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40589 ( input A, B, C, D, output Z );

  LUT4 #("0xF344") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_756 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40401 i1759_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40590 Mux_1337_i31_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40590 ( input A, B, C, D, output Z );

  LUT4 #("0xA003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_758 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40280 \address[5]_bdd_4_lut_43 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40591 Mux_1382_i31_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40591 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_759 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40029 n617839_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40318 Mux_1396_i31_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_761 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40592 i7503_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40396 Mux_1343_i31_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40592 ( input A, B, C, D, output Z );

  LUT4 #("0x0C3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_762 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40235 Mux_1511_i31_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40593 Mux_1411_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40593 ( input A, B, C, D, output Z );

  LUT4 #("0x9D55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_763 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut4 i22758_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40594 i2883_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40594 ( input A, B, C, D, output Z );

  LUT4 #("0xCC0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_765 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40595 i16505_2_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40596 i16503_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40595 ( input A, B, C, D, output Z );

  LUT4 #("0xFAEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40596 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_766 ( input D0, C0, B0, A0, output F0 );

  lut40447 \address[6]_bdd_4_lut_64 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_767 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40029 n617833_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40318 i21855_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_769 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 i1889_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40597 i1644_3_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40597 ( input A, B, C, D, output Z );

  LUT4 #("0xA0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_770 ( input D0, C0, B0, A0, output F0 );

  lut40075 \address[6]_bdd_4_lut_11 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_772 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40324 \address[5]_bdd_4_lut_42 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40591 i2837_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_773 ( input D0, C0, B0, A0, output F0 );

  lut40266 n617821_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_774 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40598 i21922_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40599 i1019_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40598 ( input A, B, C, D, output Z );

  LUT4 #("0x5F0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40599 ( input A, B, C, D, output Z );

  LUT4 #("0xF077") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_775 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40134 \sine_gen/i880_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40600 \sine_gen/i16695_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40600 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_776 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40178 \address[6]_bdd_4_lut_62 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 i21844_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_777 ( input D0, C0, B0, A0, output F0 );

  lut40142 n617815_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_778 ( input D0, C0, B0, A0, output F0 );

  lut40075 \address[6]_bdd_4_lut_10 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_779 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40268 n616831_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40601 i23227_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40601 ( input A, B, C, D, output Z );

  LUT4 #("0xE14B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_780 ( input D0, C0, B0, A0, output F0 );

  lut40085 \address[6]_bdd_4_lut_61 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_781 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40025 n617809_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40249 i21837_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_782 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 i3424_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40602 i1626_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40602 ( input A, B, C, D, output Z );

  LUT4 #("0x323E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_783 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40603 i22296_3_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40604 \sine_gen/i16359_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40603 ( input A, B, C, D, output Z );

  LUT4 #("0x6662") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40604 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_784 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \address[6]_bdd_4_lut_60 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40260 i21817_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_785 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40025 n617803_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40605 i21825_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40605 ( input A, B, C, D, output Z );

  LUT4 #("0x30FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_786 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40606 i10816_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40607 i14406_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40606 ( input A, B, C, D, output Z );

  LUT4 #("0xFE10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40607 ( input A, B, C, D, output Z );

  LUT4 #("0xE666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_788 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40608 i891_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40609 i16552_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40608 ( input A, B, C, D, output Z );

  LUT4 #("0x7272") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40609 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_789 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40610 i22344_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40611 i16539_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40610 ( input A, B, C, D, output Z );

  LUT4 #("0x05CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40611 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_790 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40295 n617797_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40612 \address[5]_bdd_4_lut_41 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40612 ( input A, B, C, D, output Z );

  LUT4 #("0xBC8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_792 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40068 n617785_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40296 \address[4]_bdd_4_lut_54 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_794 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40178 \address[6]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40613 i21862_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40613 ( input A, B, C, D, output Z );

  LUT4 #("0x2E2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_795 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40031 n616819_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40362 i21864_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_797 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40614 i22486_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40615 Mux_1252_i31_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40614 ( input A, B, C, D, output Z );

  LUT4 #("0xCC0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40615 ( input A, B, C, D, output Z );

  LUT4 #("0x9B13") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_798 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40401 i1022_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40616 i884_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40616 ( input A, B, C, D, output Z );

  LUT4 #("0xDDD1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_800 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40617 i3188_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 n617779_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40617 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_801 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40345 \address[4]_bdd_4_lut_53_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40618 Mux_2570_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40618 ( input A, B, C, D, output Z );

  LUT4 #("0x2DCB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_802 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40178 \address[6]_bdd_4_lut_39 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40439 Mux_1286_i63_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_803 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40619 i14493_3_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40620 i16514_2_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40619 ( input A, B, C, D, output Z );

  LUT4 #("0x6363") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40620 ( input A, B, C, D, output Z );

  LUT4 #("0xEECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_804 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40621 i21924_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40622 i21511_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40621 ( input A, B, C, D, output Z );

  LUT4 #("0x7B48") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40622 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_805 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40623 \sine_gen/i22294_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40624 \sine_gen/i14386_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40623 ( input A, B, C, D, output Z );

  LUT4 #("0x0EFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40624 ( input A, B, C, D, output Z );

  LUT4 #("0x3F2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_806 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40625 i14479_4_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40626 Mux_1220_i31_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40625 ( input A, B, C, D, output Z );

  LUT4 #("0xA999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40626 ( input A, B, C, D, output Z );

  LUT4 #("0x05CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_807 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40627 i17283_2_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40489 i16551_2_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40627 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_808 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40066 n617767_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 \address[4]_bdd_4_lut_51 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_810 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40628 i22455_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40443 Mux_1344_i31_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40628 ( input A, B, C, D, output Z );

  LUT4 #("0xE4B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_812 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \address[6]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 Mux_2521_i31_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_813 ( input D0, C0, B0, A0, output F0 );

  lut40142 n616813_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_814 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40413 i1958_3_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40629 i1734_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40629 ( input A, B, C, D, output Z );

  LUT4 #("0x0F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_816 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40130 \address[5]_bdd_4_lut_39 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40630 i2912_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40630 ( input A, B, C, D, output Z );

  LUT4 #("0x78F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_818 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40631 Mux_1208_i31_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40632 i16500_2_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40631 ( input A, B, C, D, output Z );

  LUT4 #("0xCFBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40632 ( input A, B, C, D, output Z );

  LUT4 #("0xEEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_820 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40633 i17292_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40634 i1566_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40633 ( input A, B, C, D, output Z );

  LUT4 #("0x0F77") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40634 ( input A, B, C, D, output Z );

  LUT4 #("0xC011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_822 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40295 n617749_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40635 \sine_gen/address[4]_bdd_4_lut_49_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40635 ( input A, B, C, D, output Z );

  LUT4 #("0x6E2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_824 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40636 \address[4]_bdd_4_lut_55_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40637 Mux_2560_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40636 ( input A, B, C, D, output Z );

  LUT4 #("0xB1AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40637 ( input A, B, C, D, output Z );

  LUT4 #("0x9996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_825 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40178 \address[6]_bdd_4_lut_54 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40370 n617845_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_826 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40275 \address[4]_bdd_4_lut_48 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40638 i2781_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40638 ( input A, B, C, D, output Z );

  LUT4 #("0x0F38") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_827 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40051 i17607284_i1_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40639 n617743_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40639 ( input A, B, C, D, output Z );

  LUT4 #("0xCEC2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_828 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40275 \address[11]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40194 n617695_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_829 ( input D0, C0, B0, A0, output F0 );

  lut40142 n616807_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_830 ( input D0, C0, B0, A0, output F0 );

  lut40085 \address[6]_bdd_4_lut_59 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_831 ( input D0, C0, B0, A0, output F0 );

  lut40026 n617737_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_832 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40178 \address[6]_bdd_4_lut_58 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40362 i22768_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_833 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40361 n617731_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40640 i22770_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40640 ( input A, B, C, D, output Z );

  LUT4 #("0x4E4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_834 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40641 i1625_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40642 Mux_1204_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40641 ( input A, B, C, D, output Z );

  LUT4 #("0xF5E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40642 ( input A, B, C, D, output Z );

  LUT4 #("0xA081") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_836 ( input D0, C0, B0, A0, output F0 );

  lut40497 \address[6]_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_837 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40029 n616801_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40545 i21879_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_838 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40280 \address[5]_bdd_4_lut_37 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40643 i17235_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40643 ( input A, B, C, D, output Z );

  LUT4 #("0x27AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_839 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40064 n617719_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40644 \sine_gen.i3094_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40644 ( input A, B, C, D, output Z );

  LUT4 #("0xE1C1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_840 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40645 i22552_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40646 i815_3_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40645 ( input A, B, C, D, output Z );

  LUT4 #("0x77F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40646 ( input A, B, C, D, output Z );

  LUT4 #("0xCC55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_842 ( input D0, C0, B0, A0, output F0 );

  lut40569 \address[9]_bdd_4_lut_8 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_843 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40066 n616795_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 i22677_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_844 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40647 i1767_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40648 i1572_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40647 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40648 ( input A, B, C, D, output Z );

  LUT4 #("0x08F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_846 ( input D0, C0, B0, A0, output F0 );

  lut40497 \address[9]_bdd_4_lut_16 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_847 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40072 n617707_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40318 i1140_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_848 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40649 \sine_gen/n618373_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40650 \address[5]_bdd_4_lut_69_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40649 ( input A, B, C, D, output Z );

  LUT4 #("0xE0E5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40650 ( input A, B, C, D, output Z );

  LUT4 #("0xA3F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_850 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40175 \address[4]_bdd_4_lut_46 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40651 Mux_2285_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40651 ( input A, B, C, D, output Z );

  LUT4 #("0x1A58") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_851 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40051 i22826_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 n617701_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_852 ( input D0, C0, B0, A0, output F0 );

  lut40312 \address[9]_bdd_4_lut_15 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_854 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40217 \address[7]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40408 n617347_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_855 ( input D0, C0, B0, A0, output F0 );

  lut40191 n616789_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_856 ( input D0, C0, B0, A0, output F0 );

  lut40447 \address[7]_bdd_4_lut_7 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_857 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40031 n616783_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40498 i22080_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_858 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 \address[6]_bdd_4_lut_57 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 i22756_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_859 ( input D0, C0, B0, A0, output F0 );

  lut40026 n617677_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_860 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40082 \address[6]_bdd_4_lut_56 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 i22738_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_862 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40146 \address[6]_bdd_4_lut_97 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40652 i914_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40652 ( input A, B, C, D, output Z );

  LUT4 #("0xCC05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_863 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40235 i1724_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40486 \sine_gen/i1559_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_864 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 \address[6]_bdd_4_lut_55 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 i22732_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_865 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40280 \address[8]_bdd_4_lut_21 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40194 n617665_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_866 ( input D0, C0, B0, A0, output F0 );

  lut40075 \address[8]_bdd_4_lut_24 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_867 ( input D0, C0, B0, A0, output F0 );

  lut40194 n617659_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_868 ( input D0, C0, B0, A0, output F0 );

  lut40190 \address[7]_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_869 ( input D0, C0, B0, A0, output F0 );

  lut40024 n616777_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_870 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40178 \address[8]_bdd_4_lut_23 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 i22063_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_872 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40280 \address[7]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 i22181_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_873 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40072 n617539_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40194 n616771_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_874 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40273 \address[5]_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40653 i3018_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40653 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_876 ( input D0, C0, B0, A0, output F0 );

  lut40497 \address[8]_bdd_4_lut_22 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_877 ( input D0, C0, B0, A0, output F0 );

  lut40191 n617641_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_878 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40130 \address[5]_bdd_4_lut_13 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40006 i2839_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_879 ( input D0, C0, B0, A0, output F0 );

  lut40142 n616759_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_881 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40203 n617629_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40266 n617773_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_883 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40146 \address[10]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40194 n617623_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_885 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 i22142_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40142 n617617_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_886 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40280 \address[5]_bdd_4_lut_10 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40654 \sine_gen/Mux_1231_i31_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40654 ( input A, B, C, D, output Z );

  LUT4 #("0xF5E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_887 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40072 n616741_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40655 \sine_gen/i1536_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40655 ( input A, B, C, D, output Z );

  LUT4 #("0xEE0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_888 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40199 \address[4]_bdd_4_lut_43 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40656 Mux_2368_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40656 ( input A, B, C, D, output Z );

  LUT4 #("0x644D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_889 ( input D0, C0, B0, A0, output F0 );

  lut40215 n617605_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_890 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40178 \address[6]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40657 \sine_gen/i17241_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40657 ( input A, B, C, D, output Z );

  LUT4 #("0xD1F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_891 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 n616735_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40658 i16971_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40658 ( input A, B, C, D, output Z );

  LUT4 #("0xFA77") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_892 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40659 i22396_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40660 i823_3_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40659 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40660 ( input A, B, C, D, output Z );

  LUT4 #("0x5F0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_894 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40027 n617587_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 \address[4]_bdd_4_lut_42 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_896 ( input D0, C0, B0, A0, output F0 );

  lut40085 \address[5]_bdd_4_lut_31 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_897 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40018 n617581_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40570 i2850_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_898 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40130 \address[5]_bdd_4_lut_30 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40661 i3089_3_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40661 ( input A, B, C, D, output Z );

  LUT4 #("0xAA0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_899 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 n617575_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40662 \sine_gen/i16951_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40662 ( input A, B, C, D, output Z );

  LUT4 #("0x0A3A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_900 ( input D0, C0, B0, A0, output F0 );

  lut40497 \address[7]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_901 ( input D0, C0, B0, A0, output F0 );

  lut40191 n616723_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_904 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40663 i1754_3_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40587 \sine_gen/i1563_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40663 ( input A, B, C, D, output Z );

  LUT4 #("0x72FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_906 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40275 \address[3]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40664 i14491_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40664 ( input A, B, C, D, output Z );

  LUT4 #("0x13C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_907 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40033 n616717_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40665 i14489_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40665 ( input A, B, C, D, output Z );

  LUT4 #("0x8876") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_909 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40072 n617545_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40666 i7602_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40666 ( input A, B, C, D, output Z );

  LUT4 #("0xF055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_910 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40217 \address[9]_bdd_4_lut_13 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40265 i22030_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_912 ( input D0, C0, B0, A0, output F0 );

  lut40085 \address[8]_bdd_4_lut_20 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_913 ( input D0, C0, B0, A0, output F0 );

  lut40142 n617533_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_914 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40667 i23089_2_lut_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40668 Mux_2400_i15_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40667 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40668 ( input A, B, C, D, output Z );

  LUT4 #("0x3E3E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_915 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 n616471_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40669 i2926_3_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40669 ( input A, B, C, D, output Z );

  LUT4 #("0x33A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_916 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 \address[8]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40670 i23178_2_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40670 ( input A, B, C, D, output Z );

  LUT4 #("0x0044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_917 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40031 n616687_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40265 i2121_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_918 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40671 \address[4]_bdd_4_lut_36 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40672 i2826_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40671 ( input A, B, C, D, output Z );

  LUT4 #("0xACF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40672 ( input A, B, C, D, output Z );

  LUT4 #("0x399C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_919 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40178 \address[6]_bdd_4_lut_32 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40639 n617515_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_920 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40130 \address[4]_bdd_4_lut_35 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40673 Mux_1375_i15_3_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40673 ( input A, B, C, D, output Z );

  LUT4 #("0x33C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_922 ( input D0, C0, B0, A0, output F0 );

  lut40075 \address[9]_bdd_4_lut_7 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_923 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40674 n616627_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40194 n616681_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40674 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_924 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40675 i22543_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40676 i17279_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40675 ( input A, B, C, D, output Z );

  LUT4 #("0x8B03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40676 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_926 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40273 \address[4]_bdd_4_lut_32 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40677 i23213_1_lut_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40677 ( input A, B, C, D, output Z );

  LUT4 #("0xA999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_927 ( input D0, C0, B0, A0, output F0 );

  lut40393 n617491_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_928 ( input D0, C0, B0, A0, output F0 );

  lut40678 \address[9]_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40678 ( input A, B, C, D, output Z );

  LUT4 #("0xD8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_929 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40452 n616675_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40679 i23164_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40679 ( input A, B, C, D, output Z );

  LUT4 #("0xEFAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_930 ( input D0, C0, B0, A0, output F0 );

  lut40497 \address[10]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_931 ( input D0, C0, B0, A0, output F0 );

  lut40142 n617485_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_932 ( input D0, C0, B0, A0, output F0 );

  lut40069 \address[9]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_933 ( input D0, C0, B0, A0, output F0 );

  lut40142 n616663_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_935 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40072 n617479_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40265 i22641_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_937 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40018 n617473_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40191 n617425_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_938 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40280 \address[6]_bdd_4_lut_53 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40680 \sine_gen/i1748_3_lut_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40680 ( input A, B, C, D, output Z );

  LUT4 #("0x8383") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_939 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40452 n617467_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40681 \sine_gen/i22378_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40681 ( input A, B, C, D, output Z );

  LUT4 #("0xA3A3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_940 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40275 \address[6]_bdd_4_lut_52 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40682 i16974_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40682 ( input A, B, C, D, output Z );

  LUT4 #("0x33A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_942 ( input D0, C0, B0, A0, output F0 );

  lut40497 \address[6]_bdd_4_lut_51 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_943 ( input D0, C0, B0, A0, output F0 );

  lut40024 n617455_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_944 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 \sine_gen/i5694_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40683 i5557_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40683 ( input A, B, C, D, output Z );

  LUT4 #("0xB1F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_945 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40684 \sine_gen/i5333_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40685 i17027_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40684 ( input A, B, C, D, output Z );

  LUT4 #("0x74FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40685 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_947 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40072 n616651_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 i21990_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_948 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40094 i21850_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40686 i14449_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40686 ( input A, B, C, D, output Z );

  LUT4 #("0xC933") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_950 ( input D0, C0, B0, A0, output F0 );

  lut40085 \address[6]_bdd_4_lut_50 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_951 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40033 n617449_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40004 i22489_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_952 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40175 \address[6]_bdd_4_lut_49 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40055 i22497_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_954 ( input D0, C0, B0, A0, output F0 );

  lut40075 \address[9]_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_955 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40146 \address[11]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40194 n616645_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_956 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40687 i22312_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40688 i873_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40687 ( input A, B, C, D, output Z );

  LUT4 #("0x8D05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40688 ( input A, B, C, D, output Z );

  LUT4 #("0xAA3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_958 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40146 \address[10]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40024 n618529_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_959 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40018 n617431_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40408 n617419_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_960 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 \address[6]_bdd_4_lut_47 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40318 i1798_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_964 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40280 \address[8]_bdd_4_lut_17 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40006 i22597_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_966 ( input D0, C0, B0, A0, output F0 );

  lut40319 \address[8]_bdd_4_lut_7 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_967 ( input D0, C0, B0, A0, output F0 );

  lut40026 n616621_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_968 ( input D0, C0, B0, A0, output F0 );

  lut40497 \address[6]_bdd_4_lut_46 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_970 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40567 i1791_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40689 i2896_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40689 ( input A, B, C, D, output Z );

  LUT4 #("0x3FA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_971 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40690 Mux_1244_i31_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40691 \sine_gen/i16649_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40690 ( input A, B, C, D, output Z );

  LUT4 #("0xDF9B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40691 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_972 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40692 i22083_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40693 i3418_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40692 ( input A, B, C, D, output Z );

  LUT4 #("0x4E1B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40693 ( input A, B, C, D, output Z );

  LUT4 #("0xF252") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_975 ( input D0, C0, B0, A0, output F0 );

  lut40194 n616615_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_976 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40178 \address[6]_bdd_4_lut_45 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40694 i7504_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40694 ( input A, B, C, D, output Z );

  LUT4 #("0x1B1B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_980 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40695 i17291_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40696 \sine_gen/i1558_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40695 ( input A, B, C, D, output Z );

  LUT4 #("0x0C1D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40696 ( input A, B, C, D, output Z );

  LUT4 #("0xF101") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_983 ( input D0, C0, B0, A0, output F0 );

  lut40697 n617401_bdd_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40697 ( input A, B, C, D, output Z );

  LUT4 #("0xCC2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_984 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40698 i3279_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40699 \sine_gen/i2911_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40698 ( input A, B, C, D, output Z );

  LUT4 #("0xFCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40699 ( input A, B, C, D, output Z );

  LUT4 #("0x5F4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_986 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40175 \address[4]_bdd_4_lut_30 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40700 i19496_1_lut_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40700 ( input A, B, C, D, output Z );

  LUT4 #("0x9333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_987 ( input D0, C0, B0, A0, output F0 );

  lut40215 n617395_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_988 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40701 i56_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 i57_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40701 ( input A, B, C, D, output Z );

  LUT4 #("0xD872") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_990 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40354 \address[6]_bdd_4_lut_44 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40702 i22686_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40702 ( input A, B, C, D, output Z );

  LUT4 #("0xAF05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_991 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40316 n617389_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40234 i1894_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_992 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40703 i1722_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40704 i1557_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40703 ( input A, B, C, D, output Z );

  LUT4 #("0x0F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40704 ( input A, B, C, D, output Z );

  LUT4 #("0x20EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_994 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40070 \address[4]_bdd_4_lut_14_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40705 Mux_2633_i15_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40705 ( input A, B, C, D, output Z );

  LUT4 #("0x2D2D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_995 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40076 n617029_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40706 Mux_2616_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40706 ( input A, B, C, D, output Z );

  LUT4 #("0x0FE5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_996 ( input D0, C0, B0, A0, output F0 );

  lut40497 \address[6]_bdd_4_lut_43 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_997 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40268 n617383_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40707 i17294_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40707 ( input A, B, C, D, output Z );

  LUT4 #("0x330F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_999 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40708 \sine_gen/i16700_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40709 \sine_gen/i13401_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40708 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40709 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1000 ( input D0, C0, B0, A0, output F0 );

  lut40075 \address[9]_bdd_4_lut_12 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1001 ( input D0, C0, B0, A0, output F0 );

  lut40024 n617377_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1002 ( input D0, C0, B0, A0, output F0 );

  lut40181 \address[6]_bdd_4_lut_42 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1003 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40018 n617371_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 i1925_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1004 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40217 \address[9]_bdd_4_lut_11 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40710 i21742_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40710 ( input A, B, C, D, output Z );

  LUT4 #("0x11F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1005 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40072 n617359_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40498 i22536_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1006 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40711 i1021_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40712 i883_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40711 ( input A, B, C, D, output Z );

  LUT4 #("0xFCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40712 ( input A, B, C, D, output Z );

  LUT4 #("0x5FCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1008 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40589 \address[7]_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40713 i17287_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40713 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1009 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40031 n618559_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40714 i23068_2_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40714 ( input A, B, C, D, output Z );

  LUT4 #("0xAA88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1010 ( input D0, C0, B0, A0, output F0 );

  lut40447 \address[5]_bdd_4_lut_28 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1013 ( input D0, C0, B0, A0, output F0 );

  lut40019 n616573_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1015 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40018 n617329_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40666 i22473_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1016 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40440 \address[4]_bdd_4_lut_52_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40715 \sine_gen/Mux_6134_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40715 ( input A, B, C, D, output Z );

  LUT4 #("0xC669") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1018 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40295 n617317_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40716 \address[4]_bdd_4_lut_25 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40716 ( input A, B, C, D, output Z );

  LUT4 #("0xDA8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1020 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40178 \address[6]_bdd_4_lut_40 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40045 i22363_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1023 ( input D0, C0, B0, A0, output F0 );

  lut40408 n617305_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1025 ( input D0, C0, B0, A0, output F0 );

  lut40142 n617299_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1026 ( input D0, C0, B0, A0, output F0 );

  lut40142 \sine_gen/n618439_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1027 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40354 \sine_gen/address[11]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40717 \sine_gen/i4231_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40717 ( input A, B, C, D, output Z );

  LUT4 #("0xEE4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1028 ( input D0, C0, B0, A0, output F0 );

  lut40718 \sine_gen/address[11]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40718 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1029 ( input D0, C0, B0, A0, output F0 );

  lut40194 \sine_gen/n618355_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1030 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40549 \sine_gen/i3947_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40719 \sine_gen/i3934_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40719 ( input A, B, C, D, output Z );

  LUT4 #("0x4EEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1032 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40720 \sine_gen/i4173_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40721 \sine_gen/i1_2_lut_3_lut_adj_32 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40720 ( input A, B, C, D, output Z );

  LUT4 #("0xC055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40721 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1033 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40722 i574_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40723 i17275_2_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40722 ( input A, B, C, D, output Z );

  LUT4 #("0x8B03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40723 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1035 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40724 \sine_gen/i16358_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40596 i16524_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40724 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1036 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40725 i22782_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40726 \sine_gen/i2905_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40725 ( input A, B, C, D, output Z );

  LUT4 #("0xF5E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40726 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1038 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40078 \sine_gen/address[6]_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40727 \sine_gen/i1_2_lut_3_lut_4_lut_adj_5 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40727 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1039 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 i21821_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40215 n618517_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1042 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40074 \sine_gen/n618451_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40067 \sine_gen/address[5]_bdd_4_lut_73_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1045 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40728 \sine_gen/i16688_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40729 \sine_gen/i16656_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40728 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40729 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1046 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40730 \sine_gen/n618367_bdd_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40493 \sine_gen/address[5]_bdd_4_lut_68_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40730 ( input A, B, C, D, output Z );

  LUT4 #("0xF1E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1048 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40731 \sine_gen/i16408_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40732 \sine_gen/i1_2_lut_3_lut_adj_29 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40731 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40732 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1049 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40072 n617197_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40733 i22401_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40733 ( input A, B, C, D, output Z );

  LUT4 #("0x77F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1050 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40100 \sine_gen/address[9]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40249 \sine_gen/i5764_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1051 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40033 \sine_gen/n616669_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40734 \sine_gen/i23173_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40734 ( input A, B, C, D, output Z );

  LUT4 #("0xFBAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1052 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40659 i2038_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40486 \sine_gen/i1862_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1054 ( input D0, C0, B0, A0, output F0 );

  lut40085 \address[8]_bdd_4_lut_15 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1055 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40072 n617293_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 n617269_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1056 ( input D0, C0, B0, A0, output F0 );

  lut40075 \address[6]_bdd_4_lut_38 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1057 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40025 n617287_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40234 i22524_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1058 ( input D0, C0, B0, A0, output F0 );

  lut40085 \address[6]_bdd_4_lut_37 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1059 ( input D0, C0, B0, A0, output F0 );

  lut40194 n617281_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1060 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40217 \address[9]_bdd_4_lut_10 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40735 i21913_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40735 ( input A, B, C, D, output Z );

  LUT4 #("0x44F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1061 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40031 n617275_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 n617257_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1062 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40295 n618553_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40190 \address[5]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1064 ( input D0, C0, B0, A0, output F0 );

  lut40297 \address[6]_bdd_4_lut_36 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1066 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40146 \address[9]_bdd_4_lut_9 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40736 i22444_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40736 ( input A, B, C, D, output Z );

  LUT4 #("0x7250") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1067 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40025 n617263_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40265 i22440_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1068 ( input D0, C0, B0, A0, output F0 );

  lut40297 \address[11]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1069 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40018 n616543_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40265 i22154_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1070 ( input D0, C0, B0, A0, output F0 );

  lut40069 \address[7]_bdd_4_lut_15 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1072 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40092 n617761_bdd_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40737 \address[4]_bdd_4_lut_50_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40737 ( input A, B, C, D, output Z );

  LUT4 #("0x3FA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1074 ( input D0, C0, B0, A0, output F0 );

  lut40075 \address[7]_bdd_4_lut_14 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1075 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40018 n617251_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40738 i10836_3_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40738 ( input A, B, C, D, output Z );

  LUT4 #("0xE2AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1076 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40146 \address[8]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40739 i541_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40739 ( input A, B, C, D, output Z );

  LUT4 #("0xD111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1077 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40031 n616537_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40740 \sine_gen/i23091_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40740 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1079 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40268 n617245_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40034 n617233_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1080 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40082 \address[6]_bdd_4_lut_34 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40305 i22426_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1082 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40273 \address[4]_bdd_4_lut_24 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40741 Mux_2585_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40741 ( input A, B, C, D, output Z );

  LUT4 #("0x566A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1084 ( input D0, C0, B0, A0, output F0 );

  lut40447 \address[6]_bdd_4_lut_33 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1085 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 n617227_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40640 i22428_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1086 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40100 \address[8]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40004 i22618_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1088 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40068 n617221_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40742 \address[4]_bdd_4_lut_23 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40742 ( input A, B, C, D, output Z );

  LUT4 #("0xBCB0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1090 ( input D0, C0, B0, A0, output F0 );

  lut40075 \address[5]_bdd_4_lut_27 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1092 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40454 \address[8]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40743 i549_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40743 ( input A, B, C, D, output Z );

  LUT4 #("0x3404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1093 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40025 n616513_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40744 i551_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40744 ( input A, B, C, D, output Z );

  LUT4 #("0xF011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1095 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40018 n617203_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 i22404_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1097 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40025 n618511_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40745 \sine_gen/i7436_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40745 ( input A, B, C, D, output Z );

  LUT4 #("0x4E4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1098 ( input D0, C0, B0, A0, output F0 );

  lut40447 \address[8]_bdd_4_lut_14 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1101 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40674 n616507_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40746 i2922_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40746 ( input A, B, C, D, output Z );

  LUT4 #("0x5F5C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1102 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40280 \address[7]_bdd_4_lut_32 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40747 i960_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40747 ( input A, B, C, D, output Z );

  LUT4 #("0x7A70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1103 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40031 n618499_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40748 i963_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40748 ( input A, B, C, D, output Z );

  LUT4 #("0xBBB1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1104 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40562 i21904_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40749 i1_2_lut_3_lut_adj_40( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40749 ( input A, B, C, D, output Z );

  LUT4 #("0x7878") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1106 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 \address[6]_bdd_4_lut_31 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 i22336_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1108 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40354 \address[4]_bdd_4_lut_20 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40750 Mux_2646_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40750 ( input A, B, C, D, output Z );

  LUT4 #("0xD0BD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1109 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40072 n617173_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40751 Mux_2647_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40751 ( input A, B, C, D, output Z );

  LUT4 #("0x8C63") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1110 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40217 \address[6]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40752 i841_3_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40752 ( input A, B, C, D, output Z );

  LUT4 #("0xA0F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1111 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40025 n616495_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40753 i844_3_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40753 ( input A, B, C, D, output Z );

  LUT4 #("0x77F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1112 ( input D0, C0, B0, A0, output F0 );

  lut40075 \address[8]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1113 ( input D0, C0, B0, A0, output F0 );

  lut40194 n616489_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1114 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40354 \address[7]_bdd_4_lut_31 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40754 i17024_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40754 ( input A, B, C, D, output Z );

  LUT4 #("0x001F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1115 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40029 n618481_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40755 i17093_1_lut_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40755 ( input A, B, C, D, output Z );

  LUT4 #("0x005F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1118 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40130 \address[7]_bdd_4_lut_30 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40756 \sine_gen/i17263_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40756 ( input A, B, C, D, output Z );

  LUT4 #("0x2227") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1119 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40268 n618475_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40757 i971_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40757 ( input A, B, C, D, output Z );

  LUT4 #("0x2064") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1120 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40199 \address[5]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40758 i3010_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40758 ( input A, B, C, D, output Z );

  LUT4 #("0xA0AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1122 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 i3028_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40759 Mux_2593_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40759 ( input A, B, C, D, output Z );

  LUT4 #("0x64CD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1124 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40275 \address[4]_bdd_4_lut_17 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40760 Mux_2255_i46_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40760 ( input A, B, C, D, output Z );

  LUT4 #("0x4CDB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1125 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40114 i22015_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40393 n617143_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1126 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40199 \address[6]_bdd_4_lut_96 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40761 i845_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40761 ( input A, B, C, D, output Z );

  LUT4 #("0xBFB5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1127 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40316 n618469_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40478 Mux_764_i63_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1128 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40354 \address[5]_bdd_4_lut_25 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40056 i22323_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1129 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40114 i22050_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40194 n617137_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1130 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40146 \address[5]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40762 i17236_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40762 ( input A, B, C, D, output Z );

  LUT4 #("0x7703") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1132 ( input D0, C0, B0, A0, output F0 );

  lut40085 \address[7]_bdd_4_lut_12 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1133 ( input D0, C0, B0, A0, output F0 );

  lut40026 n617131_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1134 ( input D0, C0, B0, A0, output F0 );

  lut40718 \address[11]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1135 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40018 n618457_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40006 i634_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1136 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40175 \address[5]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 Mux_1415_i31_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1137 ( input D0, C0, B0, A0, output F0 );

  lut40024 n616465_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1138 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40217 \address[7]_bdd_4_lut_11 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40763 i22540_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40763 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1139 ( input D0, C0, B0, A0, output F0 );

  lut40408 n617125_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1140 ( input D0, C0, B0, A0, output F0 );

  lut40075 \address[7]_bdd_4_lut_10 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1141 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40031 n617119_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40764 i22308_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40764 ( input A, B, C, D, output Z );

  LUT4 #("0xEE3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1142 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40765 i22356_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40766 \sine_gen.i1548_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40765 ( input A, B, C, D, output Z );

  LUT4 #("0xF077") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40766 ( input A, B, C, D, output Z );

  LUT4 #("0x565E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1144 ( input D0, C0, B0, A0, output F0 );

  lut40297 \address[7]_bdd_4_lut_9 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1145 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40018 n617113_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40269 i22305_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1146 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40199 \address[5]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40767 i17253_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40767 ( input A, B, C, D, output Z );

  LUT4 #("0x3535") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1147 ( input D0, C0, B0, A0, output F0 );

  lut40215 n616453_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1148 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40199 \address[6]_bdd_4_lut_29 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40768 i22551_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40768 ( input A, B, C, D, output Z );

  LUT4 #("0xB1F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1151 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 n617101_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40769 i22293_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40769 ( input A, B, C, D, output Z );

  LUT4 #("0x0A3A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1152 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40770 i17053_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40771 \sine_gen.i1573_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40770 ( input A, B, C, D, output Z );

  LUT4 #("0x0F77") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40771 ( input A, B, C, D, output Z );

  LUT4 #("0xEE01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module triangular_gen_SLICE_1154 ( input D0, C0, B0, A0, output F0 );

  lut40772 \triangular_gen/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40772 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module triangular_gen_SLICE_1155 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40773 \triangular_gen/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40774 \triangular_gen/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40773 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40774 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1156 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 i3012_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40775 Mux_2561_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40775 ( input A, B, C, D, output Z );

  LUT4 #("0xAD52") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1159 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40776 i14523_2_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40777 i1_2_lut_3_lut_adj_37( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40776 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40777 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1160 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40235 i3070_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40778 Mux_2256_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40778 ( input A, B, C, D, output Z );

  LUT4 #("0xC71E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1162 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40460 i22078_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40234 i3396_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1163 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40244 Mux_2273_i31_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40779 Mux_2273_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40779 ( input A, B, C, D, output Z );

  LUT4 #("0x62A9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1164 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40780 i21500_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40781 \sine_gen/i10943_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40780 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40781 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1166 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40036 i3397_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40782 Mux_2515_i31_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40782 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1167 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40235 Mux_2274_i31_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40783 \sine_gen/Mux_5873_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40783 ( input A, B, C, D, output Z );

  LUT4 #("0x5781") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1168 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40784 Mux_1353_i31_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40785 i1616_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40784 ( input A, B, C, D, output Z );

  LUT4 #("0xFE03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40785 ( input A, B, C, D, output Z );

  LUT4 #("0xEF08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1170 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i3398_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40360 i3071_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1172 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40722 i954_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40786 i16522_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40786 ( input A, B, C, D, output Z );

  LUT4 #("0xF800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1174 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40239 i22495_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40787 i1578_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40787 ( input A, B, C, D, output Z );

  LUT4 #("0xB332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1176 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40235 i3399_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40052 i3072_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1177 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 i2966_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40788 Mux_2500_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40788 ( input A, B, C, D, output Z );

  LUT4 #("0x46AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1179 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40511 Mux_2290_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40789 Mux_2290_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40789 ( input A, B, C, D, output Z );

  LUT4 #("0x70E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1180 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40790 i16302_2_lut( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40791 i16389_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40790 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40791 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1183 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40511 i21716_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40792 i21714_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40792 ( input A, B, C, D, output Z );

  LUT4 #("0x0E1C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1184 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40511 i3003_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40793 i2794_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40793 ( input A, B, C, D, output Z );

  LUT4 #("0x9D6A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1186 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 i22580_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 i22579_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1192 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40239 i22371_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40794 i1556_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40794 ( input A, B, C, D, output Z );

  LUT4 #("0x8889") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1194 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 i22217_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40795 i22216_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40795 ( input A, B, C, D, output Z );

  LUT4 #("0xA695") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1195 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40796 Mux_2305_i15_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40797 Mux_2635_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40796 ( input A, B, C, D, output Z );

  LUT4 #("0x32CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40797 ( input A, B, C, D, output Z );

  LUT4 #("0x701C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1196 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40291 i3122_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40798 Mux_2247_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40798 ( input A, B, C, D, output Z );

  LUT4 #("0x15E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1198 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40799 i3121_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40800 Mux_2508_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40799 ( input A, B, C, D, output Z );

  LUT4 #("0x30FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40800 ( input A, B, C, D, output Z );

  LUT4 #("0x81FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1200 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40291 i3017_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40801 Mux_2558_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40801 ( input A, B, C, D, output Z );

  LUT4 #("0x7887") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1201 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40239 i3009_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40802 Mux_2564_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40802 ( input A, B, C, D, output Z );

  LUT4 #("0x8779") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1202 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40239 i22359_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40803 i1551_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40803 ( input A, B, C, D, output Z );

  LUT4 #("0xA9A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1204 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40804 i1706_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40805 i1544_3_lut_3_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40804 ( input A, B, C, D, output Z );

  LUT4 #("0xF055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40805 ( input A, B, C, D, output Z );

  LUT4 #("0x03F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1205 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40806 Mux_1447_i31_3_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40807 i1545_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40806 ( input A, B, C, D, output Z );

  LUT4 #("0xA3AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40807 ( input A, B, C, D, output Z );

  LUT4 #("0x9B9B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1207 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 i22776_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40808 i1543_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40808 ( input A, B, C, D, output Z );

  LUT4 #("0xCCD1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1209 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40809 i23111_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40810 i1005_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40809 ( input A, B, C, D, output Z );

  LUT4 #("0x37C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40810 ( input A, B, C, D, output Z );

  LUT4 #("0xA303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1210 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40235 i13728_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40811 \sine_gen/i13779_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40811 ( input A, B, C, D, output Z );

  LUT4 #("0x363C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1212 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 i22354_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40812 Mux_1253_i31_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40812 ( input A, B, C, D, output Z );

  LUT4 #("0xD111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1214 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 i14430_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40813 Mux_2542_i7_3_lut_4_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40813 ( input A, B, C, D, output Z );

  LUT4 #("0x6611") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1215 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40814 Mux_2540_i29_3_lut_4_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40815 i14473_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40814 ( input A, B, C, D, output Z );

  LUT4 #("0x7979") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40815 ( input A, B, C, D, output Z );

  LUT4 #("0x89EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1216 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40244 i22353_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40816 \sine_gen.i1542_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40816 ( input A, B, C, D, output Z );

  LUT4 #("0x01EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1219 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 i21890_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40318 i21889_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1220 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 i3724_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 i3641_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1221 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40817 i3480_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40818 Mux_2565_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40817 ( input A, B, C, D, output Z );

  LUT4 #("0x1706") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40818 ( input A, B, C, D, output Z );

  LUT4 #("0x8769") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1222 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40080 i22153_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 i1149_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1226 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40799 i22360_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40819 i1549_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40819 ( input A, B, C, D, output Z );

  LUT4 #("0xA3AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1228 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40567 i3195_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40820 Mux_2556_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40820 ( input A, B, C, D, output Z );

  LUT4 #("0xB6C9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1231 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 Mux_2576_i63_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 Mux_2576_i62_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1232 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40041 i22130_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1233 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40225 i22680_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1235 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40598 i22659_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40821 Mux_1271_i31_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40821 ( input A, B, C, D, output Z );

  LUT4 #("0x3734") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1236 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40244 i21722_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40822 i21720_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40822 ( input A, B, C, D, output Z );

  LUT4 #("0xE379") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1238 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40053 i22829_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 i22828_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1240 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40823 i3212_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 i22372_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40823 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1241 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40460 i22384_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40824 \sine_gen/Mux_1285_i31_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40824 ( input A, B, C, D, output Z );

  LUT4 #("0x0FEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1242 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40237 i3007_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40825 Mux_2551_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40825 ( input A, B, C, D, output Z );

  LUT4 #("0xBD42") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1244 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 i2996_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40826 Mux_2262_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40826 ( input A, B, C, D, output Z );

  LUT4 #("0x17A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1246 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40827 i22368_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40525 \sine_gen/i1555_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40827 ( input A, B, C, D, output Z );

  LUT4 #("0x7474") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1249 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 Mux_2530_i31_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40828 Mux_2255_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40828 ( input A, B, C, D, output Z );

  LUT4 #("0x8E38") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1250 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40829 i21880_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40476 i2995_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40829 ( input A, B, C, D, output Z );

  LUT4 #("0x5F50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1251 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 Mux_2668_i31_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40830 Mux_2257_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40830 ( input A, B, C, D, output Z );

  LUT4 #("0x58E5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1253 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40044 Mux_2249_i31_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 Mux_2252_i31_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1257 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40114 \sine_gen/i5835_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40052 \sine_gen/i5830_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1258 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40041 i17801381_i1_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1259 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40237 i22469_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 i22468_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1260 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40511 i21719_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40831 i21717_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40831 ( input A, B, C, D, output Z );

  LUT4 #("0x9334") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1263 ( input D0, C0, B0, A0, output F0 );

  lut40832 i16390_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40832 ( input A, B, C, D, output Z );

  LUT4 #("0x5044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1265 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40833 i17018_1_lut_2_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40834 i1_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40833 ( input A, B, C, D, output Z );

  LUT4 #("0x0F1F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40834 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1266 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40835 i22309_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40836 i16375_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40835 ( input A, B, C, D, output Z );

  LUT4 #("0x0588") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40836 ( input A, B, C, D, output Z );

  LUT4 #("0xFCDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1267 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40442 \sine_gen/i5737_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40837 \sine_gen/i5640_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40837 ( input A, B, C, D, output Z );

  LUT4 #("0x3F3A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1268 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 Mux_2550_i31_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40838 Mux_2550_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40838 ( input A, B, C, D, output Z );

  LUT4 #("0x399E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1271 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40839 \sine_gen/i1582_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40840 \sine_gen/Mux_1474_i31_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40839 ( input A, B, C, D, output Z );

  LUT4 #("0xBBB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40840 ( input A, B, C, D, output Z );

  LUT4 #("0xFC55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1272 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40554 i3341_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40448 i2994_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1273 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40841 i2833_3_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40842 \sine_gen/Mux_5843_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40841 ( input A, B, C, D, output Z );

  LUT4 #("0xAA0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40842 ( input A, B, C, D, output Z );

  LUT4 #("0x462B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1276 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 i2044_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40843 \sine_gen/i1869_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40843 ( input A, B, C, D, output Z );

  LUT4 #("0x7474") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1278 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40585 i1849_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40564 i1629_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1281 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40804 i22180_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40844 \sine_gen/i5222_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40844 ( input A, B, C, D, output Z );

  LUT4 #("0xF7C7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1282 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 i2887_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40845 Mux_2396_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40845 ( input A, B, C, D, output Z );

  LUT4 #("0xEA05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1287 ( input D0, C0, B0, A0, output F0 );

  lut40846 i3807_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40846 ( input A, B, C, D, output Z );

  LUT4 #("0xAF33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1289 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40051 Mux_1409_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40847 Mux_1409_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40847 ( input A, B, C, D, output Z );

  LUT4 #("0xEA55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1290 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 i22517_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40848 i22516_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40848 ( input A, B, C, D, output Z );

  LUT4 #("0xE4B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1291 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40849 i21473_2_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40850 i21471_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40849 ( input A, B, C, D, output Z );

  LUT4 #("0x8A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40850 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1294 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 i22767_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40851 i2889_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40851 ( input A, B, C, D, output Z );

  LUT4 #("0x55E5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1297 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40852 i22171_3_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40853 i17063_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40852 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40853 ( input A, B, C, D, output Z );

  LUT4 #("0xAEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1298 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40614 i21903_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40854 Mux_1443_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40854 ( input A, B, C, D, output Z );

  LUT4 #("0xE00F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1300 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40855 i22519_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40056 Mux_2392_i31_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40855 ( input A, B, C, D, output Z );

  LUT4 #("0x72D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1304 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40498 i22535_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1305 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 \sine_gen/i5833_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40037 \sine_gen/i5827_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1306 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40856 i1194_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 i21689_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40856 ( input A, B, C, D, output Z );

  LUT4 #("0x8CBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1309 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40005 i22596_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40857 \sine_gen/i564_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40857 ( input A, B, C, D, output Z );

  LUT4 #("0x7F70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1310 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40858 i17289_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40858 ( input A, B, C, D, output Z );

  LUT4 #("0x0A5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1311 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40859 i23029_2_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40860 i16454_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40859 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40860 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1312 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40861 i598_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40862 i23175_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40861 ( input A, B, C, D, output Z );

  LUT4 #("0x7774") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40862 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1313 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40863 \sine_gen/i17261_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40864 \sine_gen/i10951_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40863 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40864 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1314 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40865 i16319_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40866 \sine_gen.i17226_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40865 ( input A, B, C, D, output Z );

  LUT4 #("0x0072") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40866 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1316 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40867 i1193_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40265 i21686_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40867 ( input A, B, C, D, output Z );

  LUT4 #("0x8ADF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1318 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 i22779_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40868 \sine_gen/i2902_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40868 ( input A, B, C, D, output Z );

  LUT4 #("0xA8FD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1320 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40869 Mux_2523_i15_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40870 Mux_2549_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40869 ( input A, B, C, D, output Z );

  LUT4 #("0xCDD3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40870 ( input A, B, C, D, output Z );

  LUT4 #("0x2D43") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1321 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40871 i22809_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 Mux_2549_i31_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40871 ( input A, B, C, D, output Z );

  LUT4 #("0x8D8D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1324 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40511 i21874_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40498 i2988_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1327 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40235 i21910_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40360 Mux_2522_i31_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1328 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 Mux_2277_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40872 Mux_2277_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40872 ( input A, B, C, D, output Z );

  LUT4 #("0xCBD3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1330 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 Mux_2269_i31_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40873 Mux_2269_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40873 ( input A, B, C, D, output Z );

  LUT4 #("0x2AB9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1332 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40233 i21865_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40874 i2982_3_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40874 ( input A, B, C, D, output Z );

  LUT4 #("0x5F50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1336 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 i2979_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40875 Mux_2510_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40875 ( input A, B, C, D, output Z );

  LUT4 #("0x3C4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1337 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40876 i61_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40877 Mux_2289_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40876 ( input A, B, C, D, output Z );

  LUT4 #("0x50FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40877 ( input A, B, C, D, output Z );

  LUT4 #("0x870E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1338 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40878 Mux_2489_i30_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40879 Mux_2544_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40878 ( input A, B, C, D, output Z );

  LUT4 #("0xD00B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40879 ( input A, B, C, D, output Z );

  LUT4 #("0x2943") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1339 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40235 Mux_2544_i31_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40880 Mux_2544_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40880 ( input A, B, C, D, output Z );

  LUT4 #("0x7986") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1340 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40244 i21713_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40881 i21711_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40881 ( input A, B, C, D, output Z );

  LUT4 #("0x83E9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1343 ( input D1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40617 Mux_2268_i31_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40526 i2980_3_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1344 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 i21861_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40758 i2981_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1345 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40882 \sine_gen/i13759_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40883 \sine_gen/i13780_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40882 ( input A, B, C, D, output Z );

  LUT4 #("0x666C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40883 ( input A, B, C, D, output Z );

  LUT4 #("0x9556") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1346 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40884 i352_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40885 i16455_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40884 ( input A, B, C, D, output Z );

  LUT4 #("0x0FEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40885 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1348 ( input D0, C0, B0, A0, output F0 );

  lut40886 i370_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40886 ( input A, B, C, D, output Z );

  LUT4 #("0x2EEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1349 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40887 i373_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40888 i342_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40887 ( input A, B, C, D, output Z );

  LUT4 #("0x7520") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40888 ( input A, B, C, D, output Z );

  LUT4 #("0x74FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1350 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40790 i16465_2_lut( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40889 i16310_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40889 ( input A, B, C, D, output Z );

  LUT4 #("0xF080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1352 ( input D0, C0, B0, A0, output F0 );

  lut40890 i257_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40890 ( input A, B, C, D, output Z );

  LUT4 #("0xAA03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1353 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40891 \sine_gen/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40892 i2_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40891 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40892 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1354 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40559 i14487_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40893 Mux_2254_i7_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40893 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1356 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40894 \sine_gen/i1_3_lut_4_lut_adj_31 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40895 i16459_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40894 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40895 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1358 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 i2838_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40896 Mux_2271_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40896 ( input A, B, C, D, output Z );

  LUT4 #("0x7E91") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1359 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 Mux_2250_i31_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40897 Mux_2267_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40897 ( input A, B, C, D, output Z );

  LUT4 #("0x8F1C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1360 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40114 i22018_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40052 i14436_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1361 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40235 i2840_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40898 Mux_2269_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40898 ( input A, B, C, D, output Z );

  LUT4 #("0x81EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1364 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40048 i22447_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40249 i22019_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1366 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40244 i2869_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40899 Mux_2346_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40899 ( input A, B, C, D, output Z );

  LUT4 #("0x4FD3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1368 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 i3198_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40900 Mux_2542_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40900 ( input A, B, C, D, output Z );

  LUT4 #("0xB429") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1370 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40244 Mux_2548_i31_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40901 Mux_2348_i31_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40901 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1371 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 i2862_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40902 i16585_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40902 ( input A, B, C, D, output Z );

  LUT4 #("0xFD00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1372 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40559 i3199_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40903 Mux_2775_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40903 ( input A, B, C, D, output Z );

  LUT4 #("0xD6BC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1376 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40904 i22203_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40905 i16487_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40904 ( input A, B, C, D, output Z );

  LUT4 #("0xAFDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40905 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1377 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40906 i509_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40907 \sine_gen/i1_2_lut_3_lut_4_lut_adj_28 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40906 ( input A, B, C, D, output Z );

  LUT4 #("0x3F0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40907 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1378 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40511 Mux_2540_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40908 Mux_2540_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40908 ( input A, B, C, D, output Z );

  LUT4 #("0x4934") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1379 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40006 i22587_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1381 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 i22585_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 Mux_2541_i31_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1384 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40511 Mux_2574_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40909 Mux_2576_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40909 ( input A, B, C, D, output Z );

  LUT4 #("0xB956") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1385 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40511 i21942_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40910 Mux_2567_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40910 ( input A, B, C, D, output Z );

  LUT4 #("0x8378") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1388 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40799 i2868_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40911 Mux_2347_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40911 ( input A, B, C, D, output Z );

  LUT4 #("0x71CE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1389 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 Mux_2339_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40912 Mux_2339_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40912 ( input A, B, C, D, output Z );

  LUT4 #("0x3363") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1391 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 i22021_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 i3361_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1392 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40608 i2940_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40913 Mux_2376_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40913 ( input A, B, C, D, output Z );

  LUT4 #("0xC9D9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1394 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40559 i1844_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 Mux_1212_i31_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1397 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 i2939_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40914 Mux_1405_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40914 ( input A, B, C, D, output Z );

  LUT4 #("0xFE13") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1398 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 i2880_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 Mux_2383_i31_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1402 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40233 i21816_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40269 i2935_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1403 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 i1664_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40915 Mux_1394_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40915 ( input A, B, C, D, output Z );

  LUT4 #("0x13CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1405 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40511 Mux_2366_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40916 i7577_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40916 ( input A, B, C, D, output Z );

  LUT4 #("0x2277") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1406 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 Mux_2349_i31_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40917 Mux_2349_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40917 ( input A, B, C, D, output Z );

  LUT4 #("0x502B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1409 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40918 i2951_3_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40919 Mux_2345_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40918 ( input A, B, C, D, output Z );

  LUT4 #("0x2E2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40919 ( input A, B, C, D, output Z );

  LUT4 #("0xC8EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1410 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40920 i21832_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40921 Mux_2355_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40920 ( input A, B, C, D, output Z );

  LUT4 #("0x720F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40921 ( input A, B, C, D, output Z );

  LUT4 #("0x8E8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1412 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40922 i23118_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40923 i21472_2_lut( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40922 ( input A, B, C, D, output Z );

  LUT4 #("0x13EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40923 ( input A, B, C, D, output Z );

  LUT4 #("0xCFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1415 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 i1662_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40924 i1_2_lut_3_lut_adj_38( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40924 ( input A, B, C, D, output Z );

  LUT4 #("0x3366") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1418 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40804 i21841_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40037 Mux_2479_i31_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1419 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40570 i22188_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1420 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 Mux_2346_i31_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40925 Mux_2346_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40925 ( input A, B, C, D, output Z );

  LUT4 #("0x20CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1422 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40205 i21840_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40037 i2952_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1424 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40926 Mux_2350_i31_3_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40396 i2953_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40926 ( input A, B, C, D, output Z );

  LUT4 #("0xA3A3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1428 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40291 i3403_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40225 Mux_2492_i31_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1430 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40244 i3001_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40927 Mux_2543_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40927 ( input A, B, C, D, output Z );

  LUT4 #("0x36DB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1432 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40036 i3110_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40928 Mux_2370_i15_3_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40928 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1435 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 i3117_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40929 Mux_2488_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40929 ( input A, B, C, D, output Z );

  LUT4 #("0x3DBC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1436 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40244 i2956_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40930 i2791_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40930 ( input A, B, C, D, output Z );

  LUT4 #("0xF042") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1438 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i22183_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 i3194_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1440 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 i21829_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 i2943_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1441 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40931 Mux_2666_i15_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40932 Mux_2360_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40931 ( input A, B, C, D, output Z );

  LUT4 #("0x5A17") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40932 ( input A, B, C, D, output Z );

  LUT4 #("0x1F83") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1445 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40233 i22753_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40782 Mux_2367_i31_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1446 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40511 Mux_2257_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40933 Mux_2257_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40933 ( input A, B, C, D, output Z );

  LUT4 #("0x871A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1449 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 i2849_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40934 Mux_2253_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40934 ( input A, B, C, D, output Z );

  LUT4 #("0xE07E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1450 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40460 i22806_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40935 i3193_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40935 ( input A, B, C, D, output Z );

  LUT4 #("0x7272") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1452 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40936 i7619_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40937 i2941_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40936 ( input A, B, C, D, output Z );

  LUT4 #("0x03CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40937 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1453 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40114 Mux_1411_i31_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 Mux_2368_i31_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1454 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 i3299_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40527 i2942_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1456 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 i3172_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40938 i2831_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40938 ( input A, B, C, D, output Z );

  LUT4 #("0x17A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1458 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40235 i3173_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40939 Mux_2573_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40939 ( input A, B, C, D, output Z );

  LUT4 #("0x95E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1460 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40511 i22413_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40940 Mux_2637_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40940 ( input A, B, C, D, output Z );

  LUT4 #("0x6A46") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1462 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40608 i22414_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40941 i2824_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40941 ( input A, B, C, D, output Z );

  LUT4 #("0x3B43") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1464 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40614 i22417_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40942 Mux_2645_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40942 ( input A, B, C, D, output Z );

  LUT4 #("0xE561") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1466 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40114 i22416_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40943 i2823_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40943 ( input A, B, C, D, output Z );

  LUT4 #("0x1C8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1468 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40799 i22804_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40570 i3167_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1470 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 i3442_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40591 Mux_2285_i31_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1472 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40235 i22195_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40498 i2842_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1473 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40235 i2841_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40944 Mux_2278_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40944 ( input A, B, C, D, output Z );

  LUT4 #("0xFC13") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1474 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40235 Mux_2280_i31_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40945 \sine_gen/Mux_5873_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40945 ( input A, B, C, D, output Z );

  LUT4 #("0xA70E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1476 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 Mux_2281_i31_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40946 Mux_2281_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40946 ( input A, B, C, D, output Z );

  LUT4 #("0xDB93") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1479 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40666 i22197_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1480 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40354 \address[6]_bdd_4_lut_63 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40947 i23143_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40947 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1482 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40948 i19508_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40949 i19308_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40948 ( input A, B, C, D, output Z );

  LUT4 #("0xA9A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40949 ( input A, B, C, D, output Z );

  LUT4 #("0x718E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1483 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 i22405_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 i3148_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1484 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40235 i1954_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40950 i901_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40950 ( input A, B, C, D, output Z );

  LUT4 #("0x552A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1488 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 i904_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40951 i821_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40951 ( input A, B, C, D, output Z );

  LUT4 #("0x7FEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1490 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 i21856_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40498 i2964_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1493 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40233 Mux_2498_i31_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40952 Mux_2498_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40952 ( input A, B, C, D, output Z );

  LUT4 #("0xFE03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1494 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40827 i22525_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40249 Mux_1452_i31_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1495 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40585 i22687_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40953 Mux_1451_i31_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40953 ( input A, B, C, D, output Z );

  LUT4 #("0xC0EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1498 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40954 i21849_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40955 Mux_2313_i31_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40954 ( input A, B, C, D, output Z );

  LUT4 #("0x7744") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40955 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1500 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40827 i22521_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 Mux_1450_i31_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1502 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 Mux_1520_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40956 Mux_1397_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40956 ( input A, B, C, D, output Z );

  LUT4 #("0x3C2C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1503 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 i1670_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40957 Mux_1379_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40957 ( input A, B, C, D, output Z );

  LUT4 #("0x8E0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1505 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40244 i14404_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40498 i14403_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1508 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40511 Mux_2251_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40958 Mux_2251_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40958 ( input A, B, C, D, output Z );

  LUT4 #("0x544A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1510 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40959 i14451_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 Mux_2602_i31_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40959 ( input A, B, C, D, output Z );

  LUT4 #("0x07F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1512 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40960 i21807_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40961 i2933_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40960 ( input A, B, C, D, output Z );

  LUT4 #("0x8BB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40961 ( input A, B, C, D, output Z );

  LUT4 #("0x8001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1514 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40235 i21808_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40962 i14414_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40962 ( input A, B, C, D, output Z );

  LUT4 #("0x0AFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1515 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40963 i23106_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40964 i21505_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40963 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40964 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1517 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40239 i1679_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40965 Mux_1382_i15_3_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40965 ( input A, B, C, D, output Z );

  LUT4 #("0xBB55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1519 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40048 i22755_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40039 i2879_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1520 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40966 i7610_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40967 i10800_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40966 ( input A, B, C, D, output Z );

  LUT4 #("0x330F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40967 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1522 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 i3290_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40968 i14412_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40968 ( input A, B, C, D, output Z );

  LUT4 #("0x4F4A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1525 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40969 i22602_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40970 i547_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40969 ( input A, B, C, D, output Z );

  LUT4 #("0xD88D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40970 ( input A, B, C, D, output Z );

  LUT4 #("0xD9FB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1529 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40971 i16737_2_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40972 \sine_gen/i16731_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40971 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40972 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1530 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40235 i14418_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40973 Mux_2576_i22_3_lut_4_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40973 ( input A, B, C, D, output Z );

  LUT4 #("0x5A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1531 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40974 Mux_2325_i31_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40975 i14475_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40974 ( input A, B, C, D, output Z );

  LUT4 #("0x93C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40975 ( input A, B, C, D, output Z );

  LUT4 #("0xF85F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1532 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40244 i1588_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40937 Mux_1404_i31_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1533 ( input D1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40976 i7473_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40977 Mux_1373_i15_3_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40976 ( input A, B, C, D, output Z );

  LUT4 #("0x3355") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40977 ( input A, B, C, D, output Z );

  LUT4 #("0x11AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1536 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 i1591_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40978 Mux_1375_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40978 ( input A, B, C, D, output Z );

  LUT4 #("0xB326") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1538 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40376 i22282_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40225 i1590_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1539 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40567 i2877_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40979 Mux_1374_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40979 ( input A, B, C, D, output Z );

  LUT4 #("0x8F8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1542 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 i3002_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40980 Mux_2536_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40980 ( input A, B, C, D, output Z );

  LUT4 #("0x56B5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1543 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 i3000_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40981 i2793_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40981 ( input A, B, C, D, output Z );

  LUT4 #("0x6492") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1546 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40511 Mux_1417_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40982 Mux_1417_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40982 ( input A, B, C, D, output Z );

  LUT4 #("0xABA9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1549 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40983 i23108_2_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40984 i2908_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40983 ( input A, B, C, D, output Z );

  LUT4 #("0x36CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40984 ( input A, B, C, D, output Z );

  LUT4 #("0x8001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1551 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40144 i10824_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40498 Mux_2267_i31_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1552 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 i2985_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40985 Mux_2519_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40985 ( input A, B, C, D, output Z );

  LUT4 #("0x9E1C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1553 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40511 Mux_2246_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40986 Mux_2251_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40986 ( input A, B, C, D, output Z );

  LUT4 #("0x61E7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1555 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i21876_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40987 i2993_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40987 ( input A, B, C, D, output Z );

  LUT4 #("0xAA33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1556 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40114 Mux_2518_i31_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40988 Mux_2518_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40988 ( input A, B, C, D, output Z );

  LUT4 #("0xAB95") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1558 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40051 i629_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40249 i613_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1560 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40038 i3445_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40989 i3124_3_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40989 ( input A, B, C, D, output Z );

  LUT4 #("0x0CFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1564 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 i21868_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 i2983_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1567 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 i22306_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40990 Mux_780_i63_3_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40990 ( input A, B, C, D, output Z );

  LUT4 #("0xA0AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1568 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 i21867_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 i2984_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1570 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40511 i22297_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40486 i882_3_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1571 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40906 i1020_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40991 i881_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40991 ( input A, B, C, D, output Z );

  LUT4 #("0xBF15") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1572 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40244 i22362_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40992 \sine_gen/Mux_1280_i31_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40992 ( input A, B, C, D, output Z );

  LUT4 #("0x54FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1574 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40993 i1124_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40994 i16303_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40993 ( input A, B, C, D, output Z );

  LUT4 #("0xCC8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40994 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1577 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40995 i7475_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40996 Mux_1410_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40995 ( input A, B, C, D, output Z );

  LUT4 #("0x5353") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40996 ( input A, B, C, D, output Z );

  LUT4 #("0x03F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1578 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40608 i1665_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40787 i2785_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1580 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40997 i22554_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40039 i819_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40997 ( input A, B, C, D, output Z );

  LUT4 #("0xF3E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1582 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40554 i1913_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40998 i1669_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40998 ( input A, B, C, D, output Z );

  LUT4 #("0xB1B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1584 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40244 Mux_2685_i31_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40999 Mux_2470_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40999 ( input A, B, C, D, output Z );

  LUT4 #("0xF50E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1586 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40804 i22474_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40330 i1953_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1589 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 i3289_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 i2929_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1590 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40614 i22333_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40937 i900_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1592 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40442 i22546_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41000 i899_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41000 ( input A, B, C, D, output Z );

  LUT4 #("0x3FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1594 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40511 i22545_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41001 i902_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41001 ( input A, B, C, D, output Z );

  LUT4 #("0x4EEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1596 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40235 i3045_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41002 i14463_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41002 ( input A, B, C, D, output Z );

  LUT4 #("0x5955") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1599 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 Mux_1397_i31_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41003 i2925_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41003 ( input A, B, C, D, output Z );

  LUT4 #("0x8B8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1600 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40460 i582_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41004 \sine_gen/i16714_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41004 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1602 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 i3044_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41005 i14461_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41005 ( input A, B, C, D, output Z );

  LUT4 #("0x87F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1603 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 i22407_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41006 Mux_2620_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41006 ( input A, B, C, D, output Z );

  LUT4 #("0x55B5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1604 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41007 i23025_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41008 i16712_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41007 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41008 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1606 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 i1599_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41009 Mux_1392_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41009 ( input A, B, C, D, output Z );

  LUT4 #("0x95D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1608 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40511 i3718_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41010 i565_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41010 ( input A, B, C, D, output Z );

  LUT4 #("0xA033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1610 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 i623_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40545 i602_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1612 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40233 i1692_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40232 \sine_gen/Mux_1230_i31_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1616 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40080 i21998_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40052 i21997_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1617 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 Mux_1229_i63_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41011 Mux_1213_i31_3_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41011 ( input A, B, C, D, output Z );

  LUT4 #("0x4466") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1619 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40006 i22537_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1620 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 i22777_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41012 \sine_gen/i2897_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41012 ( input A, B, C, D, output Z );

  LUT4 #("0xCFCA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1623 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41013 i23052_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41014 i1_2_lut_3_lut_adj_35( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41013 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41014 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1626 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40239 i22314_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41015 i870_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41015 ( input A, B, C, D, output Z );

  LUT4 #("0xC833") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1628 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40233 Mux_2691_i31_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 i1680_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1629 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 i3081_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41016 Mux_1389_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41016 ( input A, B, C, D, output Z );

  LUT4 #("0x9DD5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1630 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40567 i22530_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41017 i867_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41017 ( input A, B, C, D, output Z );

  LUT4 #("0xAA3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1632 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41018 i2807_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41019 Mux_2364_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41018 ( input A, B, C, D, output Z );

  LUT4 #("0xB69A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41019 ( input A, B, C, D, output Z );

  LUT4 #("0xB30C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1633 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 i22749_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40545 i2874_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1634 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 i22320_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41020 Mux_2306_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41020 ( input A, B, C, D, output Z );

  LUT4 #("0x78F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1635 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 i22324_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41021 Mux_2302_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41021 ( input A, B, C, D, output Z );

  LUT4 #("0xB999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1636 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41022 i7507_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 Mux_1381_i62_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41022 ( input A, B, C, D, output Z );

  LUT4 #("0x0F55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1637 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 i1802_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40184 Mux_1374_i31_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1638 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40244 i22321_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41023 i2792_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41023 ( input A, B, C, D, output Z );

  LUT4 #("0x2AAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1640 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41022 i7506_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40360 i1678_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1642 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut4 Mux_2356_i31_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41024 Mux_2356_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41024 ( input A, B, C, D, output Z );

  LUT4 #("0xB2A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1644 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41025 i22590_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41026 \sine_gen/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41025 ( input A, B, C, D, output Z );

  LUT4 #("0xBF15") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41026 ( input A, B, C, D, output Z );

  LUT4 #("0xC080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1646 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41027 i554_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41028 i16492_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41027 ( input A, B, C, D, output Z );

  LUT4 #("0xF101") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41028 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1648 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40114 i22773_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41029 i2895_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41029 ( input A, B, C, D, output Z );

  LUT4 #("0x808F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1650 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40498 i21654_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1651 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41030 \sine_gen/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41031 i16476_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41030 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41031 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1654 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 i14420_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41032 i14495_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41032 ( input A, B, C, D, output Z );

  LUT4 #("0x8A77") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1657 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 i3176_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41033 Mux_2566_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41033 ( input A, B, C, D, output Z );

  LUT4 #("0x8768") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1658 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40567 i7441_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41034 i834_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41034 ( input A, B, C, D, output Z );

  LUT4 #("0xD1D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1660 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40906 i22711_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40653 i1666_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1662 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40051 i22168_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40640 i3077_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1664 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40038 i22299_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41035 i3076_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41035 ( input A, B, C, D, output Z );

  LUT4 #("0xC0CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1666 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40376 i22710_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40037 i1668_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1668 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41036 \sine_gen/i16676_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40278 i16518_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41036 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1669 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41037 i4183_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41038 \sine_gen/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41037 ( input A, B, C, D, output Z );

  LUT4 #("0xEE3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41038 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1675 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41039 i23110_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41040 i14477_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41039 ( input A, B, C, D, output Z );

  LUT4 #("0x6A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41040 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1679 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40051 i22606_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 i22691_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1680 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40442 i22117_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40249 i3444_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1684 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 Mux_2333_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41041 Mux_2333_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41041 ( input A, B, C, D, output Z );

  LUT4 #("0xE6AE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1686 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40827 i3443_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 i3123_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1688 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40876 i2863_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41042 Mux_2332_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41042 ( input A, B, C, D, output Z );

  LUT4 #("0x9989") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1690 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 i3061_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41043 Mux_2660_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41043 ( input A, B, C, D, output Z );

  LUT4 #("0xC36D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1695 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40640 i22089_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1696 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 i3058_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41044 Mux_2651_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41044 ( input A, B, C, D, output Z );

  LUT4 #("0x9AE7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1702 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40511 i1886_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41045 i1641_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41045 ( input A, B, C, D, output Z );

  LUT4 #("0x0FEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1705 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40511 i1682_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40052 Mux_1202_i31_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1706 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41046 i17040_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41047 i830_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41046 ( input A, B, C, D, output Z );

  LUT4 #("0x2727") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41047 ( input A, B, C, D, output Z );

  LUT4 #("0x7F70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1708 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 Mux_2309_i31_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41048 Mux_2309_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41048 ( input A, B, C, D, output Z );

  LUT4 #("0x3336") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1711 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40460 i22671_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41049 i1639_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41049 ( input A, B, C, D, output Z );

  LUT4 #("0x4EEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1714 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 i961_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41050 i16880_2_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41050 ( input A, B, C, D, output Z );

  LUT4 #("0x3377") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1716 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40511 i987_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41034 \sine_gen/i855_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1718 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40199 \address[7]_bdd_4_lut_13 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41051 i22395_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41051 ( input A, B, C, D, output Z );

  LUT4 #("0x5702") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1720 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 i11117_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41052 \sine_gen/i16715_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41052 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1722 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 i3437_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41053 i14426_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41053 ( input A, B, C, D, output Z );

  LUT4 #("0x9C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1724 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40554 i22327_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41054 i849_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41054 ( input A, B, C, D, output Z );

  LUT4 #("0xEE0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1728 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40663 i22393_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40366 i23049_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1729 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 i21806_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40666 i21805_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1730 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40460 i22088_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41055 i22087_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41055 ( input A, B, C, D, output Z );

  LUT4 #("0xE4B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1735 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40114 i22724_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 i22723_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1736 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41056 Mux_2275_i15_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41057 Mux_2288_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41056 ( input A, B, C, D, output Z );

  LUT4 #("0xE50E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41057 ( input A, B, C, D, output Z );

  LUT4 #("0xCDCB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1740 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40244 i22506_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41058 Mux_1367_i31_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41058 ( input A, B, C, D, output Z );

  LUT4 #("0x72FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1742 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40376 i609_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41059 i16279_2_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41059 ( input A, B, C, D, output Z );

  LUT4 #("0xE0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1743 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41060 \sine_gen.i2_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41061 \sine_gen/i17180_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41060 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41061 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1744 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40376 i22507_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41062 Mux_1207_i31_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41062 ( input A, B, C, D, output Z );

  LUT4 #("0xBBB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1749 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41063 i22797_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41064 i16445_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41063 ( input A, B, C, D, output Z );

  LUT4 #("0x3FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41064 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1750 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 i626_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41065 \sine_gen/i10990_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41065 ( input A, B, C, D, output Z );

  LUT4 #("0x77A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1753 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40368 \sine_gen/i4195_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40714 i17036_2_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1757 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41066 i17182_2_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41067 \sine_gen/i16745_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41066 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41067 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1758 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41068 i14394_4_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41069 i23180_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41068 ( input A, B, C, D, output Z );

  LUT4 #("0xFC11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41069 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1760 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40906 i22494_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41070 Mux_1358_i31_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41070 ( input A, B, C, D, output Z );

  LUT4 #("0xEE03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1764 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 i22500_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41071 \sine_gen/Mux_1211_i31_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41071 ( input A, B, C, D, output Z );

  LUT4 #("0xBBB1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1767 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 i1790_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41072 Mux_1364_i31_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41072 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1769 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41073 i10808_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41074 i14459_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41073 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41074 ( input A, B, C, D, output Z );

  LUT4 #("0x0F2D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1771 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41075 i17122_2_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41076 Mux_2622_i15_3_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41075 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41076 ( input A, B, C, D, output Z );

  LUT4 #("0xAF50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1773 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40235 i1690_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41077 Mux_1224_i31_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41077 ( input A, B, C, D, output Z );

  LUT4 #("0xA0B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1774 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41078 i14519_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41079 i23046_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41078 ( input A, B, C, D, output Z );

  LUT4 #("0xAF0B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41079 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1775 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40051 i1944_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41080 \sine_gen/i14390_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41080 ( input A, B, C, D, output Z );

  LUT4 #("0x33A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1779 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40235 Mux_2264_i31_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41081 Mux_2256_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41081 ( input A, B, C, D, output Z );

  LUT4 #("0x626B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1780 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 i3379_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41082 i14422_4_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41082 ( input A, B, C, D, output Z );

  LUT4 #("0x3D39") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1782 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40804 i1120_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 i1054_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1784 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40511 Mux_1395_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41083 Mux_1395_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41083 ( input A, B, C, D, output Z );

  LUT4 #("0x324C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1785 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40233 i1676_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41084 Mux_1382_i61_3_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41084 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1787 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40316 n617755_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41085 \sine_gen/i7571_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41085 ( input A, B, C, D, output Z );

  LUT4 #("0x3FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1788 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41086 i23195_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41087 i23204_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41086 ( input A, B, C, D, output Z );

  LUT4 #("0xFEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41087 ( input A, B, C, D, output Z );

  LUT4 #("0x4444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1790 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40997 i548_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41088 i506_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41088 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1791 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41089 i16308_2_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40721 \sine_gen/i16743_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41089 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1793 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 i14400_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 i14500_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1795 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41090 i1968_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41091 i933_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41090 ( input A, B, C, D, output Z );

  LUT4 #("0x7444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41091 ( input A, B, C, D, output Z );

  LUT4 #("0x85D5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1796 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 i22567_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40901 Mux_1398_i62_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1797 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41092 i2820_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41093 Mux_1398_i61_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41092 ( input A, B, C, D, output Z );

  LUT4 #("0x4FB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41093 ( input A, B, C, D, output Z );

  LUT4 #("0x2AAD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1798 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40906 i1788_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41094 Mux_1354_i31_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41094 ( input A, B, C, D, output Z );

  LUT4 #("0xB155") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1800 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 i22193_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40545 i22192_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1805 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 i22821_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41095 i3087_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41095 ( input A, B, C, D, output Z );

  LUT4 #("0x0F85") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1808 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 i22566_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40527 i1589_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1811 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41096 i14444_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41097 \sine_gen/i10937_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41096 ( input A, B, C, D, output Z );

  LUT4 #("0xC633") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41097 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1813 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41098 i10820_3_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41099 Mux_2663_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41098 ( input A, B, C, D, output Z );

  LUT4 #("0x8B0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41099 ( input A, B, C, D, output Z );

  LUT4 #("0xA758") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1814 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40804 i22488_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41100 i1577_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41100 ( input A, B, C, D, output Z );

  LUT4 #("0xA303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1819 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40244 i22563_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41101 Mux_1240_i31_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41101 ( input A, B, C, D, output Z );

  LUT4 #("0x5A58") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1820 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40291 i22485_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 i1576_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1822 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40708 \sine_gen/i1_2_lut_3_lut_4_lut_adj_30 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut41102 i1_2_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41102 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1824 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40804 i546_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41103 i503_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41103 ( input A, B, C, D, output Z );

  LUT4 #("0x7F2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1828 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40554 \sine_gen/i4145_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41104 i4102_3_lut_4_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41104 ( input A, B, C, D, output Z );

  LUT4 #("0x7F7C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1830 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40114 i21991_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 i1689_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module en_gen_sin_SLICE_1832 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40124 \rst_gen_inst/i1_2_lut_adj_3 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41105 \en_gen_sin/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41105 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1834 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40559 i3080_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41106 Mux_1519_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41106 ( input A, B, C, D, output Z );

  LUT4 #("0x2ABD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1836 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41107 i23051_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41108 i23202_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41107 ( input A, B, C, D, output Z );

  LUT4 #("0x5F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41108 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1839 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40585 i22408_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41109 Mux_2728_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41109 ( input A, B, C, D, output Z );

  LUT4 #("0x6551") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1840 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40358 i7495_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41110 i1571_3_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41110 ( input A, B, C, D, output Z );

  LUT4 #("0x5AFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1842 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41111 \sine_gen/i846_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41112 Mux_812_i62_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41111 ( input A, B, C, D, output Z );

  LUT4 #("0x33F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41112 ( input A, B, C, D, output Z );

  LUT4 #("0xF011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1844 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40244 i21916_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41113 \sine_gen/i1569_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41113 ( input A, B, C, D, output Z );

  LUT4 #("0x55FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1847 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40936 i23072_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41114 Mux_2311_i31_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41114 ( input A, B, C, D, output Z );

  LUT4 #("0xCE9B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1848 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40511 i1756_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40196 i1564_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1850 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41115 i583_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41116 \sine_gen/i16354_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41115 ( input A, B, C, D, output Z );

  LUT4 #("0xA8AD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41116 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1852 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40244 i22377_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41117 i1562_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41117 ( input A, B, C, D, output Z );

  LUT4 #("0x33AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1855 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40006 i3394_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1857 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40233 \sine_gen/i4228_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 \sine_gen/i4212_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1858 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 i21960_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41118 i2821_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41118 ( input A, B, C, D, output Z );

  LUT4 #("0x2FB4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1862 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 i19305_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41119 i19304_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41119 ( input A, B, C, D, output Z );

  LUT4 #("0x3339") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1864 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41120 i3090_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41121 Mux_1201_i31_3_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41120 ( input A, B, C, D, output Z );

  LUT4 #("0xA303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41121 ( input A, B, C, D, output Z );

  LUT4 #("0xCF33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1866 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41122 i19303_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41123 Mux_1205_i31_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41122 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41123 ( input A, B, C, D, output Z );

  LUT4 #("0xADAD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1867 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40003 i1683_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41124 i1534_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41124 ( input A, B, C, D, output Z );

  LUT4 #("0x7F2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1871 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40585 i22410_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41125 Mux_2641_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41125 ( input A, B, C, D, output Z );

  LUT4 #("0x6339") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1876 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 i3610_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41126 i3423_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41126 ( input A, B, C, D, output Z );

  LUT4 #("0xE5EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1878 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 i3135_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41127 Mux_2648_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41127 ( input A, B, C, D, output Z );

  LUT4 #("0x795A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1880 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40554 i1763_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41128 i1567_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41128 ( input A, B, C, D, output Z );

  LUT4 #("0x8DDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1885 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41129 i17029_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40772 \sine_gen/i16621_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41129 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1886 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40906 i17054_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41130 i1581_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41130 ( input A, B, C, D, output Z );

  LUT4 #("0x1C10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1888 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41131 i17046_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41132 i23042_2_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41131 ( input A, B, C, D, output Z );

  LUT4 #("0x8DFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41132 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1890 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40051 i22383_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41133 \sine_gen.i1565_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41133 ( input A, B, C, D, output Z );

  LUT4 #("0xCC01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1894 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40585 i22504_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41134 i1583_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41134 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1898 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41135 i22135_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40901 i3134_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41135 ( input A, B, C, D, output Z );

  LUT4 #("0x33AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1900 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40666 i22285_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1901 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40567 i22470_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40317 \sine_gen/Mux_1239_i31_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1903 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41136 i16877_2_lut( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41137 i22812_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41136 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41137 ( input A, B, C, D, output Z );

  LUT4 #("0x3CAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1904 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40003 i2165_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40052 i2095_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1906 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40511 i1586_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41138 Mux_1387_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41138 ( input A, B, C, D, output Z );

  LUT4 #("0xD446") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1908 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41139 Mux_2569_i15_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41140 Mux_1381_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41139 ( input A, B, C, D, output Z );

  LUT4 #("0x49D2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41140 ( input A, B, C, D, output Z );

  LUT4 #("0x7781") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1909 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 Mux_1381_i63_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 Mux_1381_i31_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1910 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41141 i14428_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41142 i16537_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41141 ( input A, B, C, D, output Z );

  LUT4 #("0xD52A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41142 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1913 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41143 \sine_gen/i938_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41144 \sine_gen.i16691_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41143 ( input A, B, C, D, output Z );

  LUT4 #("0x7474") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41144 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1914 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40233 i1768_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40747 Mux_1279_i31_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1916 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40167 \sine_gen/i22069_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40632 i17300_2_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1920 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40244 i22471_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41145 \sine_gen/Mux_1254_i31_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41145 ( input A, B, C, D, output Z );

  LUT4 #("0x7774") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1922 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 i3533_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41146 i3278_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41146 ( input A, B, C, D, output Z );

  LUT4 #("0x8DDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1924 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40511 i1585_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41147 Mux_1377_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41147 ( input A, B, C, D, output Z );

  LUT4 #("0xDB32") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1926 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41148 i7496_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40357 i21512_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41148 ( input A, B, C, D, output Z );

  LUT4 #("0xC933") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1930 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40080 i22010_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40265 i22009_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1931 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 Mux_1382_i63_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40545 Mux_1382_i62_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1934 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41149 i5836_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40709 i10629_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41149 ( input A, B, C, D, output Z );

  LUT4 #("0xB0BF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1936 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40511 i22411_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41150 Mux_2640_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41150 ( input A, B, C, D, output Z );

  LUT4 #("0xC6D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1938 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40235 i1855_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40017 i1632_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1942 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 i22492_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41151 Mux_1356_i31_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41151 ( input A, B, C, D, output Z );

  LUT4 #("0x37C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1944 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40804 i1854_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41152 i1631_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41152 ( input A, B, C, D, output Z );

  LUT4 #("0x7F6E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1948 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40235 i1700_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41153 Mux_1229_i31_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41153 ( input A, B, C, D, output Z );

  LUT4 #("0x2EEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1950 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40640 i3708_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1952 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40511 Mux_1365_i63_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41154 Mux_1365_i31_3_lut_3_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41154 ( input A, B, C, D, output Z );

  LUT4 #("0xAA5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1954 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41155 i21900_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41156 i3101_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41155 ( input A, B, C, D, output Z );

  LUT4 #("0x03F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41156 ( input A, B, C, D, output Z );

  LUT4 #("0x9DD4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1956 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 i1804_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40498 Mux_1379_i31_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1959 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40235 i1803_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40055 Mux_1378_i31_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1960 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40608 i1794_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41157 i1580_3_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41157 ( input A, B, C, D, output Z );

  LUT4 #("0x72FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1962 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41158 i23231_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41159 Mux_2592_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41158 ( input A, B, C, D, output Z );

  LUT4 #("0xF00F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41159 ( input A, B, C, D, output Z );

  LUT4 #("0x8876") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1964 ( input D1, C1, B1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41160 i3165_3_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41161 i23233_2_lut( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41160 ( input A, B, C, D, output Z );

  LUT4 #("0xC0F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41161 ( input A, B, C, D, output Z );

  LUT4 #("0xC3C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1972 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41162 i23199_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41163 i21519_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41162 ( input A, B, C, D, output Z );

  LUT4 #("0xD0D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41163 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1973 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41164 i23136_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40249 i3400_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41164 ( input A, B, C, D, output Z );

  LUT4 #("0x0F99") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1975 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41165 i22365_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41166 i16558_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41165 ( input A, B, C, D, output Z );

  LUT4 #("0xF522") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41166 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1976 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 Mux_2577_i31_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41167 Mux_2581_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41167 ( input A, B, C, D, output Z );

  LUT4 #("0x2CCB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1977 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41168 i2782_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41169 Mux_2577_i30_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41168 ( input A, B, C, D, output Z );

  LUT4 #("0xF205") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41169 ( input A, B, C, D, output Z );

  LUT4 #("0x7817") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1978 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 i1702_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41170 \sine_gen/Mux_1251_i31_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41170 ( input A, B, C, D, output Z );

  LUT4 #("0xD111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1980 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40227 i17050_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40543 \sine_gen/i1541_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1982 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 i21902_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40837 \sine_gen/i21901_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1989 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 i22101_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 i10828_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1990 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 i1922_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40937 i1677_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1993 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41171 \sine_gen/i16617_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41172 \sine_gen/i16591_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41171 ( input A, B, C, D, output Z );

  LUT4 #("0xCDCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41172 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp2_SLICE_1994 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41173 \comp2/LessThan_3_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41174 \comp2/LessThan_3_i4_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41173 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41174 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp2_SLICE_1996 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41175 \comp2/LessThan_3_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41176 \comp2/LessThan_3_i8_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41175 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41176 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp2_SLICE_1998 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41175 \comp2/LessThan_3_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41176 \comp2/LessThan_3_i12_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module comp2_SLICE_2000 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41177 \comp2/LessThan_3_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41178 \comp2/LessThan_3_i16_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41177 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41178 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp2_SLICE_2002 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41179 \comp2/LessThan_3_i22_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41180 \comp2/LessThan_3_i20_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41179 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41180 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp1_SLICE_2004 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41177 \comp1/LessThan_3_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41176 \comp1/LessThan_3_i8_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2005 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41181 \sine_gen/i16136_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41182 \sine_gen/i16132_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41181 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41182 ( input A, B, C, D, output Z );

  LUT4 #("0xAF0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp1_SLICE_2007 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41183 \comp1/LessThan_3_i14_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41180 \comp1/LessThan_3_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41183 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp1_SLICE_2009 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41184 \comp1/LessThan_3_i18_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41185 \comp1/LessThan_3_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41184 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41185 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp1_SLICE_2011 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41173 \comp1/LessThan_3_i22_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41185 \comp1/LessThan_3_i20_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module comp1_SLICE_2013 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41186 \comp1/tri_wave_11__I_0_2_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41187 \comp1/Va_c_I_0_1_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41186 ( input A, B, C, D, output Z );

  LUT4 #("0xAF0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41187 ( input A, B, C, D, output Z );

  LUT4 #("0x0CCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2014 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40876 i2871_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41188 i2784_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41188 ( input A, B, C, D, output Z );

  LUT4 #("0xBAB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2016 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41189 i16734_2_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41190 i1_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41189 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41190 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2019 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40614 i3025_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41191 Mux_2580_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41191 ( input A, B, C, D, output Z );

  LUT4 #("0x462B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2020 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40804 i21943_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41192 Mux_2578_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41192 ( input A, B, C, D, output Z );

  LUT4 #("0xA876") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2022 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40354 \address[10]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40281 i23149_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2025 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40318 i3538_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2026 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40376 i2138_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40184 i2041_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2028 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41193 i14457_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41194 i21515_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41193 ( input A, B, C, D, output Z );

  LUT4 #("0x1E3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41194 ( input A, B, C, D, output Z );

  LUT4 #("0xCCEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2029 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41195 i22823_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41196 i22822_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41195 ( input A, B, C, D, output Z );

  LUT4 #("0x5ACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41196 ( input A, B, C, D, output Z );

  LUT4 #("0xB888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2030 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 i2224_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41197 i2212_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41197 ( input A, B, C, D, output Z );

  LUT4 #("0xFBC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2032 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 i2236_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 i2231_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2034 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40114 i2234_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40260 i2228_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2036 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40511 i22731_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41035 i2858_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2042 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 i21847_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40901 Mux_812_i63_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2044 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40114 i1036_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41198 \sine_gen/Mux_811_i63_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41198 ( input A, B, C, D, output Z );

  LUT4 #("0xC5C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2046 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 i1038_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40478 i909_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2048 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 i22759_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40591 i2881_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2050 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 i615_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 i589_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2052 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41199 i646_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40006 i630_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41199 ( input A, B, C, D, output Z );

  LUT4 #("0x7340") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2057 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40707 \sine_gen/i5837_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2058 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40511 \sine_gen/i4214_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \sine_gen/i4188_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2060 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40856 \sine_gen/i4245_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40006 \sine_gen/i4229_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2062 ( input B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut41200 \sine_gen/i10897_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41201 \sine_gen/i10981_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41200 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41201 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2063 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40051 \sine_gen/i4224_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41202 \sine_gen/i4205_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41202 ( input A, B, C, D, output Z );

  LUT4 #("0x3074") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2064 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41203 \sine_gen/i3973_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40605 \sine_gen/i3958_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41203 ( input A, B, C, D, output Z );

  LUT4 #("0xDD1D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2067 ( input D0, C0, B0, A0, output F0 );

  lut41204 \sine_gen/i4244_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41204 ( input A, B, C, D, output Z );

  LUT4 #("0xA3F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2068 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40867 \sine_gen/i3972_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41205 \sine_gen/i3941_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41205 ( input A, B, C, D, output Z );

  LUT4 #("0x77F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2072 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41206 \sine_gen/i532_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41207 \sine_gen/i16835_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41206 ( input A, B, C, D, output Z );

  LUT4 #("0x8D05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41207 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2075 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41208 \sine_gen/i16740_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40496 \sine_gen/i12435_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41208 ( input A, B, C, D, output Z );

  LUT4 #("0x5FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2076 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41209 \sine_gen/i5_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41210 \sine_gen/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41209 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41210 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2078 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41211 \sine_gen/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41212 \sine_gen/i4_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41211 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41212 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2080 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41213 \sine_gen/i6_4_lut_adj_6 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41214 \sine_gen/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41213 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41214 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2081 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41215 \sine_gen/i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41216 \sine_gen/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41215 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41216 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2082 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41217 \sine_gen/i23044_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41218 \sine_gen/i1_2_lut_3_lut_adj_7 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41217 ( input A, B, C, D, output Z );

  LUT4 #("0xC080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41218 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2084 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41219 \sine_gen/i5_3_lut_adj_9 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41220 \sine_gen/i4_4_lut_adj_8 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41219 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41220 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2086 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41221 \sine_gen/i7_4_lut_adj_13 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40137 \sine_gen/i4_2_lut_adj_10 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41221 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2088 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41222 \sine_gen/i6_4_lut_adj_15 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41223 \sine_gen/i6_4_lut_adj_11 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41222 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41223 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2089 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41224 \sine_gen/i1_3_lut_adj_14 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41225 \sine_gen/i5_4_lut_adj_12 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41224 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41225 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2090 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41226 \sine_gen/i5_3_lut_adj_18 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41227 \sine_gen/i4_4_lut_adj_17 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41226 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41227 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2092 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41228 \sine_gen/i7_4_lut_adj_22 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40357 \sine_gen/i4_2_lut_adj_19 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41228 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2094 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41222 \sine_gen/i6_4_lut_adj_24 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41229 \sine_gen/i6_4_lut_adj_20 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41229 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2095 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41224 \sine_gen/i1_3_lut_adj_23 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41230 \sine_gen/i5_4_lut_adj_21 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41230 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2098 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 \sine_gen/i4233_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 \sine_gen/i4222_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2102 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 i625_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40492 \sine_gen/i606_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2107 ( input D0, C0, B0, A0, output F0 );

  lut41231 i645_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41231 ( input A, B, C, D, output Z );

  LUT4 #("0x50CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2108 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40250 i374_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40184 i359_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2111 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40876 i23074_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41232 i23192_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41232 ( input A, B, C, D, output Z );

  LUT4 #("0xC8FB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2113 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40498 i22482_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2115 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40235 i22165_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40249 i3083_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2120 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 i22818_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41072 i3082_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module comp3_SLICE_2122 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41173 \comp3/LessThan_3_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41233 \comp3/LessThan_3_i4_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41233 ( input A, B, C, D, output Z );

  LUT4 #("0xBB22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp3_SLICE_2124 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41183 \comp3/LessThan_3_i10_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41234 \comp3/LessThan_3_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41234 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp3_SLICE_2126 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41177 \comp3/LessThan_3_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41234 \comp3/LessThan_3_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module comp3_SLICE_2128 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41179 \comp3/LessThan_3_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41174 \comp3/LessThan_3_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module comp3_SLICE_2130 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41173 \comp3/LessThan_3_i22_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41234 \comp3/LessThan_3_i20_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rst_gen_inst_SLICE_2132 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41235 \rst_gen_inst/i23426_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41236 \rst_gen_inst/i23424_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41235 ( input A, B, C, D, output Z );

  LUT4 #("0x3030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41236 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2137 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41237 i1550_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41238 i22227_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41237 ( input A, B, C, D, output Z );

  LUT4 #("0x666E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41238 ( input A, B, C, D, output Z );

  LUT4 #("0xAB55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2144 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41239 i22258_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41240 i22255_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41239 ( input A, B, C, D, output Z );

  LUT4 #("0xDD02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41240 ( input A, B, C, D, output Z );

  LUT4 #("0x07A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2147 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41241 i3112_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41242 i3111_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41241 ( input A, B, C, D, output Z );

  LUT4 #("0xD9B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41242 ( input A, B, C, D, output Z );

  LUT4 #("0xD44A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2149 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41243 Mux_2540_i30_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41244 i21721_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41243 ( input A, B, C, D, output Z );

  LUT4 #("0x799E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41244 ( input A, B, C, D, output Z );

  LUT4 #("0x6D3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2153 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41245 i21715_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41246 i21718_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41245 ( input A, B, C, D, output Z );

  LUT4 #("0xC933") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41246 ( input A, B, C, D, output Z );

  LUT4 #("0x38E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2156 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41247 i21712_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41248 i7563_1_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41247 ( input A, B, C, D, output Z );

  LUT4 #("0x17C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41248 ( input A, B, C, D, output Z );

  LUT4 #("0x0BD4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2162 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41249 Mux_2402_i15_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41250 Mux_2472_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41249 ( input A, B, C, D, output Z );

  LUT4 #("0x810F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41250 ( input A, B, C, D, output Z );

  LUT4 #("0xFA57") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2167 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41251 i2790_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41252 i2789_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41251 ( input A, B, C, D, output Z );

  LUT4 #("0x15A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41252 ( input A, B, C, D, output Z );

  LUT4 #("0x2AFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2174 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41253 i2795_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41254 Mux_2336_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41253 ( input A, B, C, D, output Z );

  LUT4 #("0xABB5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41254 ( input A, B, C, D, output Z );

  LUT4 #("0x9A55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2179 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41255 Mux_2285_i30_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41256 Mux_2583_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41255 ( input A, B, C, D, output Z );

  LUT4 #("0xE50F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41256 ( input A, B, C, D, output Z );

  LUT4 #("0x8796") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2183 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41257 i2801_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41258 i2797_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41257 ( input A, B, C, D, output Z );

  LUT4 #("0x1998") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41258 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2187 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41259 Mux_2256_i61_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41260 i2802_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41259 ( input A, B, C, D, output Z );

  LUT4 #("0x466A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41260 ( input A, B, C, D, output Z );

  LUT4 #("0x2A56") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2190 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41261 i1872_3_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41262 i16932_1_lut_2_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41261 ( input A, B, C, D, output Z );

  LUT4 #("0x2ECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41262 ( input A, B, C, D, output Z );

  LUT4 #("0x5F7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2196 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41263 i2805_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41264 Mux_2255_i61_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41263 ( input A, B, C, D, output Z );

  LUT4 #("0x9EA6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41264 ( input A, B, C, D, output Z );

  LUT4 #("0xC71C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2202 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41265 i23069_2_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41266 Mux_1489_i15_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41265 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41266 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2205 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41267 i2809_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41268 i2808_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41267 ( input A, B, C, D, output Z );

  LUT4 #("0xBC96") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41268 ( input A, B, C, D, output Z );

  LUT4 #("0xC96E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2213 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41269 Mux_2644_i15_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41270 i2811_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41269 ( input A, B, C, D, output Z );

  LUT4 #("0x23C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41270 ( input A, B, C, D, output Z );

  LUT4 #("0xA46D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2229 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41271 i1657_3_lut_4_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41272 i16884_1_lut_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41271 ( input A, B, C, D, output Z );

  LUT4 #("0x5666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41272 ( input A, B, C, D, output Z );

  LUT4 #("0x5557") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2230 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41273 Mux_2764_i15_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41274 i59_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41273 ( input A, B, C, D, output Z );

  LUT4 #("0x63C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41274 ( input A, B, C, D, output Z );

  LUT4 #("0x3F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2233 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41275 i2827_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41276 i2825_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41275 ( input A, B, C, D, output Z );

  LUT4 #("0x32B3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41276 ( input A, B, C, D, output Z );

  LUT4 #("0xAA59") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2242 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41277 i2829_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41278 i2830_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41277 ( input A, B, C, D, output Z );

  LUT4 #("0x70E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41278 ( input A, B, C, D, output Z );

  LUT4 #("0xB33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2244 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41279 \sine_gen/i22366_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41052 \sine_gen/i16937_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41279 ( input A, B, C, D, output Z );

  LUT4 #("0x6273") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2248 ( input DI1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41280 \sine_gen.i14480_2_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41281 \sine_gen.i1_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/state_i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41280 ( input A, B, C, D, output Z );

  LUT4 #("0x3232") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41281 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2249 ( input DI1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut41282 \sine_gen/i14512_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41283 \sine_gen.i1_2_lut_adj_26 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/state_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut41282 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41283 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2255 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41284 Mux_2543_i7_4_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41285 i23152_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41284 ( input A, B, C, D, output Z );

  LUT4 #("0xBDBD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41285 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2261 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41286 Mux_2609_i31_3_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41287 i23177_2_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41286 ( input A, B, C, D, output Z );

  LUT4 #("0xC30F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41287 ( input A, B, C, D, output Z );

  LUT4 #("0xBFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2272 ( input C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41288 i23243_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41289 i23151_2_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41288 ( input A, B, C, D, output Z );

  LUT4 #("0xA5A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41289 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2276 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41290 i17103_1_lut_2_lut_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41291 i10531_3_lut_3_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41290 ( input A, B, C, D, output Z );

  LUT4 #("0x11FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41291 ( input A, B, C, D, output Z );

  LUT4 #("0xB9B9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2282 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41292 i23083_2_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41293 i969_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41292 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41293 ( input A, B, C, D, output Z );

  LUT4 #("0xAFDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2286 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41209 i17186_2_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41294 i16946_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41294 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2289 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41295 i7421_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41296 i7494_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41295 ( input A, B, C, D, output Z );

  LUT4 #("0x5746") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41296 ( input A, B, C, D, output Z );

  LUT4 #("0xFC55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2304 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41297 i23088_2_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41298 i16898_1_lut_2_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41297 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41298 ( input A, B, C, D, output Z );

  LUT4 #("0x03FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2308 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41299 i1636_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41300 Mux_1475_i31_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41299 ( input A, B, C, D, output Z );

  LUT4 #("0x7F2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41300 ( input A, B, C, D, output Z );

  LUT4 #("0x8DDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2310 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41301 i2924_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41302 i1568_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41301 ( input A, B, C, D, output Z );

  LUT4 #("0xF544") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41302 ( input A, B, C, D, output Z );

  LUT4 #("0x0C5C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2312 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41303 i915_3_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41304 i17006_3_lut_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41303 ( input A, B, C, D, output Z );

  LUT4 #("0xBF9D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41304 ( input A, B, C, D, output Z );

  LUT4 #("0x11A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2313 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41305 i7422_3_lut_4_lut_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41306 i22329_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41305 ( input A, B, C, D, output Z );

  LUT4 #("0x2064") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41306 ( input A, B, C, D, output Z );

  LUT4 #("0x6E2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp2_SLICE_2318 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41307 \comp2/Vb_c_I_0_1_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41234 \comp2/tri_wave_11__I_0_3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41307 ( input A, B, C, D, output Z );

  LUT4 #("0x2B2B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2326 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41308 i1746_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40543 i916_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41308 ( input A, B, C, D, output Z );

  LUT4 #("0x222E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2338 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41309 \sine_gen/state[0]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41310 \sine_gen/i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41309 ( input A, B, C, D, output Z );

  LUT4 #("0xBC8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41310 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2339 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41311 \sine_gen/i2_3_lut_adj_27 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41312 \sine_gen.i23387_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41311 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41312 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp3_SLICE_2342 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41313 \comp3/Vc_c_I_0_1_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41176 \comp3/tri_wave_11__I_0_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41313 ( input A, B, C, D, output Z );

  LUT4 #("0x0CCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module triangular_gen_SLICE_2345 ( input DI1, C1, B1, A1, D0, C0, B0, A0, CE, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40114 \triangular_gen/mux_101_i11_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41314 \triangular_gen/i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \triangular_gen/count__i11 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut41314 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2346 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 i1663_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40210 i3155_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2355 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40002 i22737_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2361 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40498 i22438_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2366 ( input D1, C1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40036 i842_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41315 i17244_2_lut( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41315 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2384 ( input D1, C1, B1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut41316 i22077_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40895 i23146_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41316 ( input A, B, C, D, output Z );

  LUT4 #("0xC0CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2389 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 i1597_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41072 i2882_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2397 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41317 i1667_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40901 Mux_2388_i31_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41317 ( input A, B, C, D, output Z );

  LUT4 #("0x0CFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2410 ( input D1, C1, B1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40559 i1871_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41318 i23247_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41318 ( input A, B, C, D, output Z );

  LUT4 #("0x9999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2428 ( input D0, C0, B0, A0, output F0 );

  lut41319 i3808_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41319 ( input A, B, C, D, output Z );

  LUT4 #("0x8ADF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2429 ( input D0, C0, B0, A0, output F0 );

  lut41320 i2237_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41320 ( input A, B, C, D, output Z );

  LUT4 #("0x7430") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2457 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40044 i912_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40498 i22735_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2462 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut41321 \sine_gen.i14582_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41322 \sine_gen/i14580_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/Out2_i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41321 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41322 ( input A, B, C, D, output Z );

  LUT4 #("0xE2F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2466 ( input DI1, D1, C1, B1, A1, D0, A0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41323 \sine_gen/i12_4_lut_adj_4 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41324 \sine_gen/i12376_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/Out1_i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41323 ( input A, B, C, D, output Z );

  LUT4 #("0x8F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41324 ( input A, B, C, D, output Z );

  LUT4 #("0x00AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2467 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41325 \sine_gen/i23429_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40612 \sine_gen/state[0]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41325 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2469 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40217 \sine_gen/state[0]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40497 \sine_gen/state[0]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2474 ( input DI1, D1, C1, B1, A1, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41326 \sine_gen/i12_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40137 \sine_gen/i12402_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/Out3_i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41326 ( input A, B, C, D, output Z );

  LUT4 #("0xAC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2475 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40342 \sine_gen/state[0]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41327 \sine_gen/state[0]_bdd_4_lut_7 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41327 ( input A, B, C, D, output Z );

  LUT4 #("0xCFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2477 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41328 \sine_gen/state[0]_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40612 \sine_gen/state[0]_bdd_4_lut_8 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41328 ( input A, B, C, D, output Z );

  LUT4 #("0xBCB0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2479 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40242 \sine_gen/state[0]_bdd_4_lut_13 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40181 \sine_gen/state[0]_bdd_4_lut_9 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2483 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40275 \sine_gen/state[0]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40718 \sine_gen/state[0]_bdd_4_lut_10 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2485 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40671 \sine_gen/state[0]_bdd_4_lut_12 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40296 \sine_gen/state[0]_bdd_4_lut_11 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module triangular_gen_SLICE_2486 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut41329 \triangular_gen/i9_4_lut_adj_34 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41330 \triangular_gen/i16828_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41329 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41330 ( input A, B, C, D, output Z );

  LUT4 #("0xAEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module rst_gen_inst_SLICE_2487 ( input DI1, D1, C0, B0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41331 \rst_gen_inst.SLICE_2487_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41315 \rst_gen_inst/i1_2_lut_adj_2 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \en_gen_tri/en ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41331 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2501 ( input C1, B1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut41332 i23241_2_lut( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40905 i17212_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41332 ( input A, B, C, D, output Z );

  LUT4 #("0xC3C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2502 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40006 i22033_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2508 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40006 i22678_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2515 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40318 i21936_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2517 ( input D1, C1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40040 i22741_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41333 i16562_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41333 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2524 ( input B0, output F0 );
  wire   GNDI;

  lut40009 sine_wave1_11__I_0_1_lut( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2526 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40640 i22450_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2535 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40006 i22612_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2549 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40006 i22104_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2554 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40265 i22328_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2555 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40006 i22600_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2557 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40041 i22066_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2561 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40330 i21921_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2570 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40545 i2238_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2572 ( input C1, B1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41334 \sine_gen/i23168_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 \sine_gen/i23078_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41334 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2574 ( input B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41136 \sine_gen/i23041_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40781 \sine_gen/i23163_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2576 ( input C1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut41007 \sine_gen/i23028_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40895 \sine_gen/i23166_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2578 ( input B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41136 \sine_gen/i23148_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40357 \sine_gen/i23170_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2581 ( input C1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41335 \sine_gen/i23162_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 \sine_gen/i23081_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41335 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2583 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41336 \sine_gen/i23165_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40323 \sine_gen/i23171_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41336 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2586 ( input B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41200 \sine_gen/i23055_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41212 \sine_gen/i23169_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2642 ( output F0 );
  wire   GNDI;

  lut41337 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut41337 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module triangular_gen_SLICE_2643 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut41338 \triangular_gen/i14588_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41061 \triangular_gen/i7_4_lut_adj_33 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \triangular_gen/direction_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41338 ( input A, B, C, D, output Z );

  LUT4 #("0x7F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2644 ( input C0, output F0 );
  wire   GNDI;

  lut41339 sine_wave3_11__I_0_1_lut( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41339 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2645 ( input B0, output F0 );
  wire   GNDI;

  lut40009 sine_wave2_11__I_0_1_lut( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2647 ( output F0 );
  wire   GNDI;

  lut41340 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut41340 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Vb_p_i1 ( input DO0, CE, OUTCLK, output PADDO );
  wire   GNDI, DO0_dly, OUTCLK_dly, CE_dly;

  IOL_B_B Vb_p_i1( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), .CE(CE_dly), 
    .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_dly), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
    $setuphold (posedge OUTCLK, CE, 0:0:0, 0:0:0,,,, OUTCLK_dly, CE_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "LATCH_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module Va_p_i0 ( input DO0, CE, OUTCLK, output PADDO );
  wire   GNDI, DO0_dly, OUTCLK_dly, CE_dly;

  IOL_B_B Va_p_i0( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), .CE(CE_dly), 
    .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_dly), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
    $setuphold (posedge OUTCLK, CE, 0:0:0, 0:0:0,,,, OUTCLK_dly, CE_dly);
  endspecify

endmodule

module Vc_p_i2 ( input DO0, CE, OUTCLK, output PADDO );
  wire   GNDI, DO0_dly, OUTCLK_dly, CE_dly;

  IOL_B_B Vc_p_i2( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), .CE(CE_dly), 
    .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_dly), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
    $setuphold (posedge OUTCLK, CE, 0:0:0, 0:0:0,,,, OUTCLK_dly, CE_dly);
  endspecify

endmodule

module gpio_20 ( output PADDI, input gpio_20 );
  wire   GNDI;

  BB_B_B \clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(gpio_20));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (gpio_20 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module Vcn ( input PADDO, output Vcn );
  wire   VCCI;

  BB_B_B \Vcn_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vcn));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vcn) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vbn ( input PADDO, output Vbn );
  wire   VCCI;

  BB_B_B \Vbn_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vbn));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vbn) = (0:0:0,0:0:0);
  endspecify

endmodule

module Van ( input PADDO, output Van );
  wire   VCCI;

  BB_B_B \Van_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Van));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Van) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vc ( input PADDO, output Vc );
  wire   VCCI;

  BB_B_B \Vc_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vc));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vc) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vb ( input PADDO, output Vb );
  wire   VCCI;

  BB_B_B \Vb_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vb));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vb) = (0:0:0,0:0:0);
  endspecify

endmodule

module Va ( input PADDO, output Va );
  wire   VCCI;

  BB_B_B \Va_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Va));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Va) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vc_gnd ( input PADDO, output Vc_gnd );
  wire   VCCI;

  BB_B_B \Vc_gnd_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vc_gnd));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vc_gnd) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vc_p ( input PADDO, output Vc_p );
  wire   VCCI;

  BB_B_B \Vc_p_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vc_p));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vc_p) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vb_gnd ( input PADDO, output Vb_gnd );
  wire   VCCI;

  BB_B_B \Vb_gnd_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vb_gnd));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vb_gnd) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vb_p ( input PADDO, output Vb_p );
  wire   VCCI;

  BB_B_B \Vb_p_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vb_p));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vb_p) = (0:0:0,0:0:0);
  endspecify

endmodule

module Va_gnd ( input PADDO, output Va_gnd );
  wire   VCCI;

  BB_B_B \Va_gnd_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Va_gnd));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Va_gnd) = (0:0:0,0:0:0);
  endspecify

endmodule

module Va_p ( input PADDO, output Va_p );
  wire   VCCI;

  BB_B_B \Va_p_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Va_p));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Va_p) = (0:0:0,0:0:0);
  endspecify

endmodule

module gpio_36 ( input PADDO, output gpio_36 );
  wire   VCCI;

  BB_B_B \gpio_36_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(gpio_36));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => gpio_36) = (0:0:0,0:0:0);
  endspecify

endmodule

module gpio_28 ( input PADDO, output gpio_28 );
  wire   VCCI;

  BB_B_B \gpio_28_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(gpio_28));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => gpio_28) = (0:0:0,0:0:0);
  endspecify

endmodule
