
# 16-bit CORDIC GDSII Layout (IHP SG13G2)

This repository contains the **physical implementation (GDSII)** of a 16-bit CORDIC math accelerator. This layout was generated using the **Librelane** open-source flow targeting the **IHP SG13G2 (130nm)** Process Design Kit (PDK).

> **Note:** This repository contains the build artifacts and configuration.
> The Verilog source code (RTL) for this design can be found here:
> **[https://github.com/NavyStudent2893/16-bit-CORDIC-Circuit]** *(<-- Paste your other repo URL here)*

## ðŸ“‚ Repository Contents

| File | Description |
| :--- | :--- |
| **`cordic.gds`** | ðŸ›‘ **Final Layout:** The GDSII stream file ready for manufacturing. |
| **`cordic.lef`** | **Abstract View:** Defines pin locations and boundaries for integration. |
| **`config.json`** | **Build Config:** The Librelane configuration used to reproduce this run. |
| `stat.rpt` | **Area Report:** Resource usage (cell count and area breakdown). |
| `lvs.netgen.rpt` | **LVS Report:** Layout vs. Schematic check (Passed). |
| `drc_violations.magic.rpt` | **DRC Report:** Design Rule Check from Magic (Clean). |

## ðŸ“Š Implementation Specs

* **Technology:** IHP SG13G2 (130nm BiCMOS)
* **Flow Tool:** Librelane (OpenLane 2 based)
* **Clock Frequency:** 50 MHz (20ns period)
* **Core Area:** 13,276.68 $\mu m^2$ (Logic Area)
* **Total Die Area:** ~33,709 $\mu m^2$
* **Cell Count:** 937 Logic Cells (1,067 total incl. buffers)

## âœ… Sign-Off Results

| Metric | Status | Value |
| :--- | :--- | :--- |
| **DRC** | âœ… **PASS** | 0 Violations |
| **LVS** | âœ… **PASS** | Circuits match uniquely |
| **Timing** | âœ… **PASS** | WNS: +18.74 ns (Met 50MHz target) |
| **Antenna** | âœ… **PASS** | 0 Violations |

## ðŸ–¼ï¸ Physical Layout

Below is the final routed design generated by OpenROAD and viewed in KLayout. It shows the standard cell placement, power rings, and signal routing layers.

![GDSII Layout](https://raw.githubusercontent.com/NavyStudent2893/16-bit-Cordic-GDSII-runs-using-Librelane/refs/heads/main/Screenshot%202025-12-03%20170640.png)

## ðŸ› ï¸ How to Reproduce

To regenerate this GDSII file from the source RTL:

1.  **Environment:** Install [Librelane](https://github.com/The-OpenROAD-Project/OpenLane) and the [IHP-Open-PDK](https://github.com/IHP-GmbH/IHP-Open-PDK).
2.  **Setup:**
    * Clone this repository for the config.
    * Clone the RTL repository (linked above) for the Verilog files.
3.  **Run Flow:**
    Update the `config.json` to point to your local PDK path and RTL files, then run:
    ```bash
    librelane --manual-pdk --pdk-root /path/to/your/pdk config.json
    ```

---
*Author: [Your Name]*
*Competition: esim Hackathon 2025*
