
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.121714                       # Number of seconds simulated
sim_ticks                                121713529273                       # Number of ticks simulated
final_tick                               1179572350586                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 121820                       # Simulator instruction rate (inst/s)
host_op_rate                                   153811                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3356602                       # Simulator tick rate (ticks/s)
host_mem_usage                               16924368                       # Number of bytes of host memory used
host_seconds                                 36260.93                       # Real time elapsed on the host
sim_insts                                  4417301049                       # Number of instructions simulated
sim_ops                                    5577348093                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3114880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1098240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       771584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1601024                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6592640                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2688000                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2688000                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        24335                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8580                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         6028                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        12508                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 51505                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           21000                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                21000                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10516                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25591896                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14723                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9023155                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16826                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      6339345                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14723                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     13154035                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                54165219                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10516                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14723                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16826                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14723                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              56789                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          22084644                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               22084644                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          22084644                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10516                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25591896                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14723                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9023155                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16826                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      6339345                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14723                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     13154035                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               76249864                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               146114682                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23181794                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19089823                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932840                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9414012                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8670228                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438991                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87769                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104515014                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128052558                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23181794                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11109219                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27194234                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6263719                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6317732                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12108227                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573870                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    142325851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.096006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.538362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       115131617     80.89%     80.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2784935      1.96%     82.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365181      1.66%     84.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380984      1.67%     86.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2265048      1.59%     87.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1126831      0.79%     88.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          777635      0.55%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1977397      1.39%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13516223      9.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    142325851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.158655                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.876384                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103334070                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7743251                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26845868                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110232                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4292421                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3732876                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6451                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154464776                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51067                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4292421                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103850953                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4931544                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1635584                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26429950                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1185391                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153007762                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3234                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        403464                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       625765                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        30953                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214067940                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713170153                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713170153                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45808715                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33911                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17889                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3820362                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15192305                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901941                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310630                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1691637                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149143290                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33910                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139203227                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       109948                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25181270                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57167673                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1866                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    142325851                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.978060                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.579310                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84927990     59.67%     59.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23741021     16.68%     76.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11964361      8.41%     84.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7803656      5.48%     90.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6908940      4.85%     95.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2701460      1.90%     96.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3065109      2.15%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1117710      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95604      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    142325851                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976510     74.87%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156073     11.97%     86.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       171674     13.16%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114966537     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012455      1.45%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14364078     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844135      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139203227                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.952698                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1304257                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009369                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    422146510                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174359142                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135085820                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140507484                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201081                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2980176                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1098                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          682                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       160271                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          598                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4292421                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        4211132                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       260496                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149177200                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1164751                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15192305                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901941                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17888                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        208218                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13132                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          682                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148383                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085395                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2233778                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136827658                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14112922                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2375569                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21955364                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19295680                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842442                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.936440                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135091510                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135085820                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81521465                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221168900                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.924519                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368594                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26765438                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957868                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    138033430                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.886900                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.705597                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88928494     64.43%     64.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22510973     16.31%     80.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10811856      7.83%     88.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4817826      3.49%     92.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3763222      2.73%     94.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1535726      1.11%     95.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1562680      1.13%     97.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095069      0.79%     97.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3007584      2.18%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    138033430                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3007584                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           284213200                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302667333                       # The number of ROB writes
system.switch_cpus0.timesIdled                  57966                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3788831                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.461147                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.461147                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.684394                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.684394                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618300643                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186401440                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145824680                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               146114682                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24218906                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19642305                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2068887                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9932867                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9319486                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2605548                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95773                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    105803721                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             132425926                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24218906                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11925034                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29142688                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6735782                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3303428                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12359743                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1626268                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    142890347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.134289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.538818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       113747659     79.60%     79.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2049898      1.43%     81.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3755226      2.63%     83.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3408534      2.39%     86.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2167932      1.52%     87.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1777260      1.24%     88.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1031285      0.72%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1073163      0.75%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13879390      9.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    142890347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.165753                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.906315                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       104726992                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4709048                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28766708                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        49263                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4638330                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4187060                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2184                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     160248956                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        16927                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4638330                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       105571486                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1122629                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2384698                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27953093                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1220105                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     158452975                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        235394                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       525124                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    224152354                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    737839504                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    737839504                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    177430268                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46722036                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34940                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17470                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4373399                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15015412                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7452334                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        85154                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1667255                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         155447133                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34940                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        144463056                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       163257                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27253718                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     59778578                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    142890347                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.011006                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.558750                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82378782     57.65%     57.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24910436     17.43%     75.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13087080      9.16%     84.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7569713      5.30%     89.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8375741      5.86%     95.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3109375      2.18%     97.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2762794      1.93%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       528690      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       167736      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    142890347                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         579447     68.91%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        118925     14.14%     83.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       142482     16.94%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121655156     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2043815      1.41%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17470      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13332454      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7414161      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     144463056                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.988696                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             840854                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005821                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    432820567                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    182736004                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141286059                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     145303910                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       278928                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3448735                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          213                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       124944                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4638330                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         724281                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       112515                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    155482073                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        64837                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15015412                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7452334                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17470                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         97583                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          213                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1156220                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1155703                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2311923                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142074142                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12803526                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2388911                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20217328                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20217236                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7413802                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.972347                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141415938                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141286059                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82446493                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        231551019                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.966953                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356062                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103334885                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    127235397                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28247096                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34940                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2092913                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    138252017                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.920315                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.691806                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     85913773     62.14%     62.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24245119     17.54%     79.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12046072      8.71%     88.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4095065      2.96%     91.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5044884      3.65%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1767645      1.28%     96.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1245244      0.90%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1030006      0.75%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2864209      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    138252017                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103334885                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     127235397                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18894067                       # Number of memory references committed
system.switch_cpus1.commit.loads             11566677                       # Number of loads committed
system.switch_cpus1.commit.membars              17470                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18365079                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114629268                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2624194                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2864209                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           290870301                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          315603530                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44189                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3224335                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103334885                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            127235397                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103334885                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.413992                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.413992                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.707218                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.707218                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       639714782                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      197782428                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      149316545                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34940                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               146114682                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24480907                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20056673                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2075913                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9959126                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9671249                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2505908                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95415                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    108630464                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131408349                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24480907                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12177157                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28466244                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6216607                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4370858                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12709406                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1622837                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    145590386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.104427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.529667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       117124142     80.45%     80.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2297525      1.58%     82.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3899304      2.68%     84.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2269264      1.56%     86.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1773859      1.22%     87.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1564117      1.07%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          959722      0.66%     89.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2404016      1.65%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13298437      9.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    145590386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167546                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.899351                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       107941631                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5586802                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27865715                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        73691                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4122541                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4012721                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158397957                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4122541                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       108487834                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         618074                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4035573                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27375432                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       950927                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     157321934                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         96948                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       548451                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    222123991                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    731910543                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    731910543                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    177819897                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        44304086                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35382                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17718                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2764543                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14616877                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7470076                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        72482                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1699703                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         152165069                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35382                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142835959                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        91642                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22676042                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     50301306                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    145590386                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.981081                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.544817                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     87308141     59.97%     59.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22370821     15.37%     75.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12043054      8.27%     83.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8950646      6.15%     89.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8725022      5.99%     95.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3226524      2.22%     97.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2453477      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       328086      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       184615      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    145590386                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         127116     28.01%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        169825     37.42%     65.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       156866     34.57%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120558317     84.40%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1933742      1.35%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17664      0.01%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12881940      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7444296      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142835959                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.977561                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             453807                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003177                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    431807750                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    174876733                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139784705                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143289766                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       291744                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3062393                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       122565                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4122541                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         413523                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        55234                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    152200451                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       790060                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14616877                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7470076                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17718                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         44738                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1194442                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1104269                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2298711                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140608996                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12557777                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2226960                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20001851                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19898614                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7444074                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.962319                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139784768                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139784705                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82642706                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        228962540                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.956678                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360944                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103389159                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127441684                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24759002                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35328                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2093352                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    141467845                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.900853                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.711000                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     89925267     63.57%     63.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24842334     17.56%     81.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9713287      6.87%     87.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5110795      3.61%     91.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4349715      3.07%     94.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2093797      1.48%     96.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       981722      0.69%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1525210      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2925718      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    141467845                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103389159                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127441684                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18901995                       # Number of memory references committed
system.switch_cpus2.commit.loads             11554484                       # Number of loads committed
system.switch_cpus2.commit.membars              17664                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18490443                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114730283                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2635837                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2925718                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           290742813                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          308525657                       # The number of ROB writes
system.switch_cpus2.timesIdled                  24300                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 524296                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103389159                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127441684                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103389159                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.413250                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.413250                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.707589                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.707589                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       632308891                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      195173392                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147878992                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35328                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               146114682                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22310165                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18389927                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1992070                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9160055                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8558002                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2342359                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        88205                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108764605                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122554793                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22310165                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10900361                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25615934                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5892003                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4038666                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12616977                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1648517                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    142285940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.057700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.478128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       116670006     82.00%     82.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1330107      0.93%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1885960      1.33%     84.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2474391      1.74%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2777783      1.95%     87.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2064619      1.45%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1188176      0.84%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1751797      1.23%     91.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12143101      8.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    142285940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.152689                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.838758                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107563425                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5640283                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25157668                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58061                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3866502                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3565013                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147892382                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1310                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3866502                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       108305847                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1083349                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3221055                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24476143                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1333038                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146911222                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1151                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        268307                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       551702                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          919                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204864385                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    686346994                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    686346994                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    167448177                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37416208                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38850                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22504                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4025671                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13963418                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7257463                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       120270                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1584419                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142795334                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38810                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133653656                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27242                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20511079                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48388946                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6118                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    142285940                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.939331                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.502580                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     85725931     60.25%     60.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22784216     16.01%     76.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12620354      8.87%     85.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8133411      5.72%     90.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7471464      5.25%     96.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2976079      2.09%     98.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1808116      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       517400      0.36%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       248969      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    142285940                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          64562     22.84%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         94166     33.31%     56.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123969     43.85%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    112209395     83.96%     83.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2038440      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16346      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12189787      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7199688      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133653656                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.914717                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             282697                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002115                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    409903191                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    163345566                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    131103009                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133936353                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       326235                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2913598                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          159                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          343                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       174903                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           97                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3866502                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         822260                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       109812                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142834144                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1323079                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13963418                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7257463                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22464                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         84124                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          343                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1171819                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1123768                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2295587                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131847420                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12024241                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1806236                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19222321                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18475623                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7198080                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.902356                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             131103226                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            131103009                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76790994                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        208603254                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.897261                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368120                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     98066059                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120527388                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22316506                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32692                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2024663                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    138419438                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.870740                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.679459                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     89562374     64.70%     64.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23491056     16.97%     81.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9226661      6.67%     88.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4747025      3.43%     91.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4142335      2.99%     94.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1989372      1.44%     96.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1723720      1.25%     97.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       811745      0.59%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2725150      1.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    138419438                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     98066059                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120527388                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18132380                       # Number of memory references committed
system.switch_cpus3.commit.loads             11049820                       # Number of loads committed
system.switch_cpus3.commit.membars              16346                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17286422                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108639113                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2459271                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2725150                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           278538182                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          289554333                       # The number of ROB writes
system.switch_cpus3.timesIdled                  46286                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3828742                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           98066059                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120527388                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     98066059                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.489962                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.489962                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.671158                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.671158                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       594113422                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181894013                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      138536132                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32692                       # number of misc regfile writes
system.l20.replacements                         24345                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          552648                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28441                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.431384                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            1.602445                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.406942                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3127.312883                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           965.677730                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000391                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000343                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.763504                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.235761                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        73909                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  73909                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           16110                       # number of Writeback hits
system.l20.Writeback_hits::total                16110                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        73909                       # number of demand (read+write) hits
system.l20.demand_hits::total                   73909                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        73909                       # number of overall hits
system.l20.overall_hits::total                  73909                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        24335                       # number of ReadReq misses
system.l20.ReadReq_misses::total                24345                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        24335                       # number of demand (read+write) misses
system.l20.demand_misses::total                 24345                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        24335                       # number of overall misses
system.l20.overall_misses::total                24345                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2732173                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7378576476                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7381308649                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2732173                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7378576476                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7381308649                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2732173                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7378576476                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7381308649                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        98244                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              98254                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        16110                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            16110                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        98244                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               98254                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        98244                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              98254                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.247700                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.247776                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.247700                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.247776                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.247700                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.247776                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 273217.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 303208.402548                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 303196.083344                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 273217.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 303208.402548                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 303196.083344                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 273217.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 303208.402548                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 303196.083344                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4733                       # number of writebacks
system.l20.writebacks::total                     4733                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        24335                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           24345                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        24335                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            24345                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        24335                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           24345                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2092853                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   5824200105                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   5826292958                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2092853                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   5824200105                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   5826292958                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2092853                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   5824200105                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   5826292958                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.247700                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.247776                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.247700                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.247776                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.247700                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.247776                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 209285.300000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 239334.296487                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 239321.953502                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 209285.300000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 239334.296487                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 239321.953502                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 209285.300000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 239334.296487                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 239321.953502                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8597                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          293367                       # Total number of references to valid blocks.
system.l21.sampled_refs                         12693                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.112503                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           84.412523                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.116414                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2525.500907                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1481.970156                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.020609                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001005                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.616577                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.361809                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        31660                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  31660                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10096                       # number of Writeback hits
system.l21.Writeback_hits::total                10096                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        31660                       # number of demand (read+write) hits
system.l21.demand_hits::total                   31660                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        31660                       # number of overall hits
system.l21.overall_hits::total                  31660                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8580                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8594                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8580                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8594                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8580                       # number of overall misses
system.l21.overall_misses::total                 8594                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4309784                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2902943990                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2907253774                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4309784                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2902943990                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2907253774                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4309784                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2902943990                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2907253774                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40240                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              40254                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10096                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10096                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40240                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               40254                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40240                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              40254                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.213221                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.213494                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.213221                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.213494                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.213221                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.213494                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 307841.714286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 338338.460373                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 338288.779846                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 307841.714286                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 338338.460373                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 338288.779846                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 307841.714286                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 338338.460373                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 338288.779846                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4598                       # number of writebacks
system.l21.writebacks::total                     4598                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8580                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8594                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8580                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8594                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8580                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8594                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3414339                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2354248627                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2357662966                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3414339                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2354248627                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2357662966                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3414339                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2354248627                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2357662966                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.213221                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.213494                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.213221                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.213494                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.213221                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.213494                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 243881.357143                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 274387.951865                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 274338.255294                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 243881.357143                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 274387.951865                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 274338.255294                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 243881.357143                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 274387.951865                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 274338.255294                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          6044                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          271873                       # Total number of references to valid blocks.
system.l22.sampled_refs                         10140                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.811933                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                 112                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     6.803299                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2206.484820                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1770.711881                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.027344                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001661                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.538693                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.432303                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        27990                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  27990                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9146                       # number of Writeback hits
system.l22.Writeback_hits::total                 9146                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        27990                       # number of demand (read+write) hits
system.l22.demand_hits::total                   27990                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        27990                       # number of overall hits
system.l22.overall_hits::total                  27990                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         6028                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 6044                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         6028                       # number of demand (read+write) misses
system.l22.demand_misses::total                  6044                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         6028                       # number of overall misses
system.l22.overall_misses::total                 6044                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3796426                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1804436483                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1808232909                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3796426                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1804436483                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1808232909                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3796426                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1804436483                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1808232909                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        34018                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              34034                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9146                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9146                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        34018                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               34034                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        34018                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              34034                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.177200                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.177587                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.177200                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.177587                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.177200                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.177587                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 237276.625000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 299342.482250                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 299178.178193                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 237276.625000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 299342.482250                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 299178.178193                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 237276.625000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 299342.482250                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 299178.178193                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3646                       # number of writebacks
system.l22.writebacks::total                     3646                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         6028                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            6044                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         6028                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             6044                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         6028                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            6044                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2774351                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1419288341                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1422062692                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2774351                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1419288341                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1422062692                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2774351                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1419288341                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1422062692                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.177200                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.177587                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.177200                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.177587                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.177200                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.177587                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 173396.937500                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 235449.293464                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 235285.025149                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 173396.937500                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 235449.293464                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 235285.025149                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 173396.937500                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 235449.293464                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 235285.025149                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         12524                       # number of replacements
system.l23.tagsinuse                      4095.985008                       # Cycle average of tags in use
system.l23.total_refs                          390528                       # Total number of references to valid blocks.
system.l23.sampled_refs                         16620                       # Sample count of references to valid blocks.
system.l23.avg_refs                         23.497473                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           87.531058                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     3.197033                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2728.659190                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1276.597727                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.021370                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000781                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.666177                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.311669                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999996                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        38826                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  38826                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           22963                       # number of Writeback hits
system.l23.Writeback_hits::total                22963                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        38826                       # number of demand (read+write) hits
system.l23.demand_hits::total                   38826                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        38826                       # number of overall hits
system.l23.overall_hits::total                  38826                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        12505                       # number of ReadReq misses
system.l23.ReadReq_misses::total                12519                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        12508                       # number of demand (read+write) misses
system.l23.demand_misses::total                 12522                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        12508                       # number of overall misses
system.l23.overall_misses::total                12522                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3850639                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   4053958999                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     4057809638                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1255552                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1255552                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3850639                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   4055214551                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      4059065190                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3850639                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   4055214551                       # number of overall miss cycles
system.l23.overall_miss_latency::total     4059065190                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        51331                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              51345                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        22963                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            22963                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        51334                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               51348                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        51334                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              51348                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.243615                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.243821                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.243659                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.243865                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.243659                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.243865                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 275045.642857                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 324187.045102                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 324132.090263                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 418517.333333                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 418517.333333                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 275045.642857                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 324209.669891                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 324154.702923                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 275045.642857                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 324209.669891                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 324154.702923                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                8023                       # number of writebacks
system.l23.writebacks::total                     8023                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        12505                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           12519                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        12508                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            12522                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        12508                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           12522                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2955513                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   3254661964                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   3257617477                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      1064152                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      1064152                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2955513                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   3255726116                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   3258681629                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2955513                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   3255726116                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   3258681629                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.243615                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.243821                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.243659                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.243865                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.243659                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.243865                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 211108.071429                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 260268.849580                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 260213.873073                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 354717.333333                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 354717.333333                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 211108.071429                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 260291.502718                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 260236.514055                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 211108.071429                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 260291.502718                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 260236.514055                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.956933                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012115878                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840210.687273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.956933                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015957                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881341                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12108217                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12108217                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12108217                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12108217                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12108217                       # number of overall hits
system.cpu0.icache.overall_hits::total       12108217                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2920173                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2920173                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2920173                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2920173                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2920173                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2920173                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12108227                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12108227                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12108227                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12108227                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12108227                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12108227                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 292017.300000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 292017.300000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 292017.300000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 292017.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 292017.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 292017.300000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2815173                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2815173                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2815173                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2815173                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2815173                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2815173                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 281517.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 281517.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 281517.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 281517.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 281517.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 281517.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98244                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191220567                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98500                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1941.325553                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.513737                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.486263                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916069                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083931                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10955900                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10955900                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17403                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17403                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18665320                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18665320                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18665320                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18665320                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       411254                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       411254                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       411359                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        411359                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       411359                       # number of overall misses
system.cpu0.dcache.overall_misses::total       411359                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  52179300154                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  52179300154                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     12517354                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12517354                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  52191817508                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  52191817508                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  52191817508                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  52191817508                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11367154                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11367154                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17403                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17403                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19076679                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19076679                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19076679                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19076679                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036179                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036179                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021563                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021563                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021563                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021563                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 126878.523137                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 126878.523137                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 119212.895238                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 119212.895238                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 126876.566474                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 126876.566474                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 126876.566474                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 126876.566474                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16110                       # number of writebacks
system.cpu0.dcache.writebacks::total            16110                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       313010                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       313010                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       313115                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       313115                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       313115                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       313115                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98244                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98244                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98244                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98244                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98244                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98244                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  12458858377                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  12458858377                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  12458858377                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  12458858377                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  12458858377                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  12458858377                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008643                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008643                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005150                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005150                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005150                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005150                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 126815.463306                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 126815.463306                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 126815.463306                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 126815.463306                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 126815.463306                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 126815.463306                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996730                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015319600                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2192914.902808                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996730                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12359726                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12359726                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12359726                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12359726                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12359726                       # number of overall hits
system.cpu1.icache.overall_hits::total       12359726                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5423056                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5423056                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5423056                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5423056                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5423056                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5423056                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12359743                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12359743                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12359743                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12359743                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12359743                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12359743                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 319003.294118                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 319003.294118                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 319003.294118                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 319003.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 319003.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 319003.294118                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4425984                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4425984                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4425984                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4425984                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4425984                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4425984                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 316141.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 316141.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 316141.714286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 316141.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 316141.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 316141.714286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40240                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169057670                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40496                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4174.675770                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.892219                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.107781                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905829                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094171                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9629941                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9629941                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7293025                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7293025                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17470                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17470                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17470                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17470                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16922966                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16922966                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16922966                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16922966                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       121895                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       121895                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       121895                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        121895                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       121895                       # number of overall misses
system.cpu1.dcache.overall_misses::total       121895                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18358701030                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18358701030                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18358701030                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18358701030                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18358701030                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18358701030                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9751836                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9751836                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7293025                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7293025                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17470                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17470                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17044861                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17044861                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17044861                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17044861                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012500                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012500                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007151                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007151                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007151                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007151                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 150610.780016                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 150610.780016                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 150610.780016                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 150610.780016                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 150610.780016                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 150610.780016                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10096                       # number of writebacks
system.cpu1.dcache.writebacks::total            10096                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81655                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81655                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81655                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81655                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81655                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81655                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40240                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40240                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40240                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40240                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40240                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40240                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5032961578                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5032961578                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5032961578                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5032961578                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5032961578                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5032961578                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002361                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002361                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002361                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002361                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 125073.597863                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 125073.597863                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 125073.597863                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 125073.597863                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 125073.597863                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 125073.597863                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.027993                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1019059954                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2205757.476190                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.027993                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024083                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738827                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12709389                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12709389                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12709389                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12709389                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12709389                       # number of overall hits
system.cpu2.icache.overall_hits::total       12709389                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4203054                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4203054                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4203054                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4203054                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4203054                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4203054                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12709406                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12709406                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12709406                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12709406                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12709406                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12709406                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 247238.470588                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 247238.470588                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 247238.470588                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 247238.470588                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 247238.470588                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 247238.470588                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3929229                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3929229                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3929229                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3929229                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3929229                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3929229                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 245576.812500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 245576.812500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 245576.812500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 245576.812500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 245576.812500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 245576.812500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34018                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163854194                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34274                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4780.714069                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.046317                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.953683                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902525                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097475                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9365955                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9365955                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7312183                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7312183                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17690                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17690                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17664                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17664                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16678138                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16678138                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16678138                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16678138                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        87076                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        87076                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        87076                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         87076                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        87076                       # number of overall misses
system.cpu2.dcache.overall_misses::total        87076                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   9667401102                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9667401102                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   9667401102                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9667401102                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   9667401102                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9667401102                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9453031                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9453031                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7312183                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7312183                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17664                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17664                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16765214                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16765214                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16765214                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16765214                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009211                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009211                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005194                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005194                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005194                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005194                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 111022.567665                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 111022.567665                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 111022.567665                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 111022.567665                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 111022.567665                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 111022.567665                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9146                       # number of writebacks
system.cpu2.dcache.writebacks::total             9146                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        53058                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        53058                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        53058                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        53058                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        53058                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        53058                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34018                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34018                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34018                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34018                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34018                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34018                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3679663094                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3679663094                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3679663094                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3679663094                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3679663094                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3679663094                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003599                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003599                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002029                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002029                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002029                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002029                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 108168.119643                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 108168.119643                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 108168.119643                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 108168.119643                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 108168.119643                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 108168.119643                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995932                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015840381                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043944.428571                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995932                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12616960                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12616960                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12616960                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12616960                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12616960                       # number of overall hits
system.cpu3.icache.overall_hits::total       12616960                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4605008                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4605008                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4605008                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4605008                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4605008                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4605008                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12616977                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12616977                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12616977                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12616977                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12616977                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12616977                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 270882.823529                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 270882.823529                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 270882.823529                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 270882.823529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 270882.823529                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 270882.823529                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3966839                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3966839                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3966839                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3966839                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3966839                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3966839                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 283345.642857                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 283345.642857                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 283345.642857                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 283345.642857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 283345.642857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 283345.642857                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51334                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172502465                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51590                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3343.719035                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.237300                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.762700                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911083                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088917                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8953993                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8953993                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7045754                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7045754                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17211                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17211                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16346                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16346                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15999747                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15999747                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15999747                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15999747                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148709                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148709                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3125                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3125                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       151834                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        151834                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       151834                       # number of overall misses
system.cpu3.dcache.overall_misses::total       151834                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  23163278770                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  23163278770                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    821130688                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    821130688                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  23984409458                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  23984409458                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  23984409458                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  23984409458                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9102702                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9102702                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7048879                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7048879                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17211                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17211                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16346                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16346                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16151581                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16151581                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16151581                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16151581                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016337                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016337                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000443                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000443                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009401                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009401                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009401                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009401                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 155762.453987                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 155762.453987                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 262761.820160                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 262761.820160                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 157964.681547                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 157964.681547                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 157964.681547                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 157964.681547                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1428390                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 204055.714286                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        22963                       # number of writebacks
system.cpu3.dcache.writebacks::total            22963                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97378                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97378                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3122                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3122                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       100500                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       100500                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       100500                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       100500                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51331                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51331                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51334                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51334                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51334                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51334                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   6701341886                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6701341886                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1280452                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1280452                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   6702622338                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6702622338                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   6702622338                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6702622338                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005639                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005639                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003178                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003178                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003178                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003178                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 130551.555317                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 130551.555317                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 426817.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 426817.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 130568.869326                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 130568.869326                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 130568.869326                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 130568.869326                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
