{"id":"301723407_Temporal_Isolation_of_Hard_Real-Time_Applications_on_Many-Core_Processors","authors":["Quentin Perret","Pascal Maurere","Eric Noulard","Claire Pagetti"],"meta":["April 2016","DOI:10.1109/RTAS.2016.7461363","Conference: 2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)"],"references":["290009132_The_ROSACE_case_study_From_Simulink_specification_to_multimany-core_execution","286592702_Multi-core_Interference-Sensitive_WCET_Analysis_Leveraging_Runtime_Resource_Capacity_Enforcement","283479565_Software-enforced_Interconnect_Arbitration_for_COTS_Multicores","281965162_Deterministic_Platform_Software_for_Hard_Real-Time_systems_using_Multi-core_COTS","280852774_Static_Mapping_of_Real-Time_Applications_onto_Massively_Parallel_Processor_Arrays","280595897_On_the_Scalability_of_Constraint_Solving_for_StaticOff-Line_Real-Time_Scheduling","280302710_Off-line_mapping_of_multi-rate_dependent_task_sets_to_many-core_platforms","278632775_Bounding_Memory_Interference_Delay_in_COTS-based_Multi-Core_Systems","277313064_Mixed-criticality_scheduling_on_cluster-based_manycores_with_shared_communication_and_storage_resources","274713840_SMT-based_Task-_and_Network-level_Static_Schedule_Generation_for_Time-Triggered_Networked_Systems","269311250_Time-critical_computing_on_a_single-chip_massively_parallel_processor","262949378_Predictable_Flight_Management_System_Implementation_on_a_Multicore_Processor","261721328_Studying_co-running_avionic_real-time_applications_on_multi-core_COTS_architectures","261412157_MemGuard_Memory_bandwidth_reservation_system_for_efficient_performance_isolation_in_multi-core_platforms","261208996_Ensuring_robust_partitioning_in_multicore_platforms_for_IMA_systems","239723994_An_Optimization_Framework_for_Scheduling_of_Embedded_Real-Time_Systems","234780708_Network_Calculus_A_Theory_of_Deterministic_Queuing_Systems_for_the_Internet","228662547_Modeling_shared_cache_and_bus_in_multi-cores_for_timing_analysis","221656852_PRET_DRAM_controller_bank_privatization_for_predictability_and_temporal_isolation","221569268_A_Predictable_Execution_Model_for_COTS-Based_Embedded_Systems","221338889_Worst_case_delay_analysis_for_memory_interference_in_multicore_systems","220826690_Deterministic_Execution_Model_on_COTS_Hardware","3300273_A_General_Theory_for_Deadlock_Avoidance_in_Wormhole-Routed_Networks","308703558_Parallelism-Aware_Memory_Interference_Delay_Analysis_for_COTS_Multicore_Systems","286592985_A_Rank-Switching_Open-Row_DRAM_Controller_for_Time-Predictable_Systems","283793326_Global_Real-Time_Memory-Centric_Scheduling_for_Multicore_Systems","277621078_Towards_compositionality_in_execution_time_analysis","271473173_Argo_A_Time-Elastic_Time-Division-Multiplexed_NOC_Using_Asynchronous_Routers","269332294_Worst_Case_Analysis_of_DRAM_Latency_in_Multi-requestor_Systems","264312304_Parallelism-Aware_Memory_Interference_Delay_Analysis_for_COTS_Multicore_Systems","262159563_Impact_of_Resource_Sharing_on_Performance_and_Performance_Prediction_A_Survey","261462341_Embedded_systems_Many_cores_-_Many_problems","261208793_Ensuring_robust_partitioning_in_multicore_platforms_for_IMA_systems","257668638_Memory-centric_scheduling_for_multicore_hard_real-time_systems","254037646_Leveraging_Multi-Core_Computing_Architectures_in_Avionics","224263835_Real-time_IO_management_system_with_COTS_peripherals","224132814_Analysis_of_Worst-Case_Delay_Bounds_for_On-Chip_Packet-Switching_Networks","220650832_AEthereal_Network_on_Chip_Concepts_Architectures_and_Implementations","220413519_An_Analyzable_Memory_Controller_for_Hard_Real-Time_CMPs","220272148_Predator_A_predictable_SDRAM_memory_controller","3855501_Real-time_calculus_for_scheduling_hard_real-time_systems","3077714_A_calculus_for_network_delay_I_Network_elements_in_isolation"]}