

================================================================
== Vitis HLS Report for 'Filter_horizontal_HW_stream'
================================================================
* Date:           Sun Oct 30 18:48:42 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        HW7
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.063 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   130951|   130951|  0.873 ms|  0.873 ms|  130951|  130951|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_155_1   |   130950|   130950|       485|          -|          -|   270|        no|
        | + VITIS_LOOP_162_3  |      477|      477|         5|          1|          1|   474|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 13 10 
10 --> 11 
11 --> 12 
12 --> 8 
13 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_stream, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_stream, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_stream, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %temp_stream, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %temp_stream, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %temp_stream, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %temp_stream, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_stream, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%br_ln155 = br void" [Filter.cpp:155]   --->   Operation 22 'br' 'br_ln155' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 3.02>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%Y = phi i9 0, void %entry, i9 %Y_1, void"   --->   Operation 23 'phi' 'Y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.92ns)   --->   "%Y_1 = add i9 %Y, i9 1" [Filter.cpp:155]   --->   Operation 24 'add' 'Y_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.85ns)   --->   "%icmp_ln155 = icmp_eq  i9 %Y, i9 270" [Filter.cpp:155]   --->   Operation 25 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 270, i64 270, i64 270"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln155, void %.split2.i, void %Filter_horizontal_HW_stream.exit" [Filter.cpp:155]   --->   Operation 27 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.16ns)   --->   "%tmp = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %input_stream" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'read' 'tmp' <Predicate = (!icmp_ln155)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln155)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.16>
ST_3 : Operation 30 [1/1] (2.16ns)   --->   "%tmp_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %input_stream" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'read' 'tmp_1' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 2.16>
ST_4 : Operation 31 [1/1] (2.16ns)   --->   "%tmp_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %input_stream" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'read' 'tmp_2' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 2.16>
ST_5 : Operation 32 [1/1] (2.16ns)   --->   "%tmp_3 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %input_stream" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'read' 'tmp_3' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 2.16>
ST_6 : Operation 33 [1/1] (2.16ns)   --->   "%tmp_4 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %input_stream" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'read' 'tmp_4' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 7 <SV = 6> <Delay = 2.16>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln153 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [Filter.cpp:153]   --->   Operation 34 'specloopname' 'specloopname_ln153' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (2.16ns)   --->   "%tmp_5 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %input_stream" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'read' 'tmp_5' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 36 [1/1] (0.48ns)   --->   "%br_ln162 = br void" [Filter.cpp:162]   --->   Operation 36 'br' 'br_ln162' <Predicate = true> <Delay = 0.48>

State 8 <SV = 7> <Delay = 0.92>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%X = phi i9 0, void %.split2.i, i9 %X_1, void %.split.i"   --->   Operation 37 'phi' 'X' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.92ns)   --->   "%X_1 = add i9 %X, i9 1" [Filter.cpp:162]   --->   Operation 38 'add' 'X_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 39 [1/1] (0.85ns)   --->   "%icmp_ln162 = icmp_eq  i9 %X, i9 474" [Filter.cpp:162]   --->   Operation 39 'icmp' 'icmp_ln162' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln162 = br i1 %icmp_ln162, void %.split.i, void" [Filter.cpp:162]   --->   Operation 40 'br' 'br_ln162' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.06>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%temp_11 = phi i8 %tmp_5, void %.split2.i, i8 %tmp_6, void %.split.i"   --->   Operation 41 'phi' 'temp_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%temp_10 = phi i8 %tmp_4, void %.split2.i, i8 %temp_11, void %.split.i"   --->   Operation 42 'phi' 'temp_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%temp_9 = phi i8 %tmp_3, void %.split2.i, i8 %temp_10, void %.split.i"   --->   Operation 43 'phi' 'temp_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%temp_8 = phi i8 %tmp_2, void %.split2.i, i8 %temp_9, void %.split.i"   --->   Operation 44 'phi' 'temp_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%temp_7 = phi i8 %tmp_1, void %.split2.i, i8 %temp_8, void %.split.i"   --->   Operation 45 'phi' 'temp_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%temp_6 = phi i8 %tmp, void %.split2.i, i8 %temp_7, void %.split.i"   --->   Operation 46 'phi' 'temp_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 474, i64 474, i64 474"   --->   Operation 47 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (2.16ns)   --->   "%tmp_6 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %input_stream" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'read' 'tmp_6' <Predicate = (!icmp_ln162)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i8 %temp_7" [Filter.cpp:170]   --->   Operation 49 'zext' 'zext_ln170' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln170_1 = zext i8 %temp_8" [Filter.cpp:170]   --->   Operation 50 'zext' 'zext_ln170_1' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln170_2 = zext i8 %temp_9" [Filter.cpp:170]   --->   Operation 51 'zext' 'zext_ln170_2' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_9 : Operation 52 [3/3] (1.08ns) (grouped into DSP with root node add_ln170)   --->   "%mul_ln170 = mul i15 %zext_ln170_2, i15 98" [Filter.cpp:170]   --->   Operation 52 'mul' 'mul_ln170' <Predicate = (!icmp_ln162)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i8 %temp_10" [Filter.cpp:166]   --->   Operation 53 'zext' 'zext_ln166' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln166_1 = zext i8 %temp_11" [Filter.cpp:166]   --->   Operation 54 'zext' 'zext_ln166_1' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%temp_6_cast_i = zext i8 %temp_6" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'zext' 'temp_6_cast_i' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_7_cast_i = zext i8 %tmp_6" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'zext' 'tmp_7_cast_i' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.90ns)   --->   "%tmp6_i = add i9 %tmp_7_cast_i, i9 %temp_6_cast_i" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'add' 'tmp6_i' <Predicate = (!icmp_ln162)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%tmp1_i = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp6_i, i1 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'bitconcatenate' 'tmp1_i' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%tmp1_i_cast = zext i10 %tmp1_i" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'zext' 'tmp1_i_cast' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.90ns)   --->   "%tmp2_i = add i9 %zext_ln170_1, i9 %zext_ln166" [Filter.cpp:170]   --->   Operation 60 'add' 'tmp2_i' <Predicate = (!icmp_ln162)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [1/1] (0.90ns)   --->   "%tmp4_i = add i9 %zext_ln170, i9 %zext_ln166_1" [Filter.cpp:170]   --->   Operation 61 'add' 'tmp4_i' <Predicate = (!icmp_ln162)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%tmp4_cast9_i = zext i9 %tmp4_i" [Filter.cpp:170]   --->   Operation 62 'zext' 'tmp4_cast9_i' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%p_shl_i = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %tmp4_i, i4 0" [Filter.cpp:170]   --->   Operation 63 'bitconcatenate' 'p_shl_i' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%p_shl_cast_i = zext i13 %p_shl_i" [Filter.cpp:170]   --->   Operation 64 'zext' 'p_shl_cast_i' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.97ns)   --->   "%tmp5_i = sub i14 %p_shl_cast_i, i14 %tmp4_cast9_i" [Filter.cpp:170]   --->   Operation 65 'sub' 'tmp5_i' <Predicate = (!icmp_ln162)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln170 = sext i14 %tmp5_i" [Filter.cpp:170]   --->   Operation 66 'sext' 'sext_ln170' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.98ns)   --->   "%add_ln170_1 = add i15 %sext_ln170, i15 %tmp1_i_cast" [Filter.cpp:170]   --->   Operation 67 'add' 'add_ln170_1' <Predicate = (!icmp_ln162)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.08>
ST_10 : Operation 68 [2/3] (1.08ns) (grouped into DSP with root node add_ln170)   --->   "%mul_ln170 = mul i15 %zext_ln170_2, i15 98" [Filter.cpp:170]   --->   Operation 68 'mul' 'mul_ln170' <Predicate = (!icmp_ln162)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.83>
ST_11 : Operation 69 [1/3] (0.00ns) (grouped into DSP with root node add_ln170)   --->   "%mul_ln170 = mul i15 %zext_ln170_2, i15 98" [Filter.cpp:170]   --->   Operation 69 'mul' 'mul_ln170' <Predicate = (!icmp_ln162)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 70 [1/1] (0.00ns) (grouped into DSP with root node add_ln170)   --->   "%zext_ln170_3 = zext i15 %mul_ln170" [Filter.cpp:170]   --->   Operation 70 'zext' 'zext_ln170_3' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%p_shl1_i = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %tmp2_i, i6 0" [Filter.cpp:170]   --->   Operation 71 'bitconcatenate' 'p_shl1_i' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%p_shl1_cast_i = zext i15 %p_shl1_i" [Filter.cpp:170]   --->   Operation 72 'zext' 'p_shl1_cast_i' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%p_shl2_i = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp2_i, i1 0" [Filter.cpp:170]   --->   Operation 73 'bitconcatenate' 'p_shl2_i' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%p_shl2_cast_i = zext i10 %p_shl2_i" [Filter.cpp:170]   --->   Operation 74 'zext' 'p_shl2_cast_i' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (1.00ns)   --->   "%tmp3_i = sub i16 %p_shl1_cast_i, i16 %p_shl2_cast_i" [Filter.cpp:170]   --->   Operation 75 'sub' 'tmp3_i' <Predicate = (!icmp_ln162)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 76 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln170 = add i16 %tmp3_i, i16 %zext_ln170_3" [Filter.cpp:170]   --->   Operation 76 'add' 'add_ln170' <Predicate = (!icmp_ln162)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 4.01>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln152 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [Filter.cpp:152]   --->   Operation 77 'specpipeline' 'specpipeline_ln152' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln152 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [Filter.cpp:152]   --->   Operation 78 'specloopname' 'specloopname_ln152' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_12 : Operation 79 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln170 = add i16 %tmp3_i, i16 %zext_ln170_3" [Filter.cpp:170]   --->   Operation 79 'add' 'add_ln170' <Predicate = (!icmp_ln162)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln170_1 = sext i15 %add_ln170_1" [Filter.cpp:170]   --->   Operation 80 'sext' 'sext_ln170_1' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (1.01ns)   --->   "%Sum = add i16 %sext_ln170_1, i16 %add_ln170" [Filter.cpp:170]   --->   Operation 81 'add' 'Sum' <Predicate = (!icmp_ln162)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %Sum, i32 8, i32 15" [Filter.cpp:172]   --->   Operation 82 'partselect' 'trunc_ln' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (2.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %temp_stream, i8 %trunc_ln" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 83 'write' 'write_ln174' <Predicate = (!icmp_ln162)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 84 'br' 'br_ln0' <Predicate = (!icmp_ln162)> <Delay = 0.00>

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 85 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.67ns, clock uncertainty: 1.8ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('Y') with incoming values : ('Y', Filter.cpp:155) [14]  (0.489 ns)

 <State 2>: 3.02ns
The critical path consists of the following:
	fifo read on port 'input_stream' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [21]  (2.17 ns)
	blocking operation 0.857 ns on control path)

 <State 3>: 2.17ns
The critical path consists of the following:
	fifo read on port 'input_stream' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [22]  (2.17 ns)

 <State 4>: 2.17ns
The critical path consists of the following:
	fifo read on port 'input_stream' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [23]  (2.17 ns)

 <State 5>: 2.17ns
The critical path consists of the following:
	fifo read on port 'input_stream' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [24]  (2.17 ns)

 <State 6>: 2.17ns
The critical path consists of the following:
	fifo read on port 'input_stream' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [25]  (2.17 ns)

 <State 7>: 2.17ns
The critical path consists of the following:
	fifo read on port 'input_stream' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [26]  (2.17 ns)

 <State 8>: 0.921ns
The critical path consists of the following:
	'phi' operation ('X') with incoming values : ('X', Filter.cpp:162) [35]  (0 ns)
	'add' operation ('X', Filter.cpp:162) [36]  (0.921 ns)

 <State 9>: 4.06ns
The critical path consists of the following:
	fifo read on port 'input_stream' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [43]  (2.17 ns)
	'add' operation ('tmp6_i', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [53]  (0.907 ns)
	'add' operation ('add_ln170_1', Filter.cpp:170) [69]  (0.989 ns)

 <State 10>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[68] ('mul_ln170', Filter.cpp:170) [47]  (1.09 ns)

 <State 11>: 1.83ns
The critical path consists of the following:
	'sub' operation ('tmp3_i', Filter.cpp:170) [61]  (1 ns)
	'add' operation of DSP[68] ('add_ln170', Filter.cpp:170) [68]  (0.831 ns)

 <State 12>: 4.01ns
The critical path consists of the following:
	'add' operation of DSP[68] ('add_ln170', Filter.cpp:170) [68]  (0.831 ns)
	'add' operation ('Sum', Filter.cpp:170) [71]  (1.02 ns)
	fifo write on port 'temp_stream' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [73]  (2.17 ns)

 <State 13>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
