# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../processor.srcs/sources_1/new/Pipeline.vhd" \
"../../../../processor.srcs/sim_1/new/test_pipeline.vhd" \

# Do not sort compile order
nosort
