// Seed: 1231978013
module module_0 (
    output wand id_0
);
  logic [7:0][-1] id_2;
  assign module_1.id_6 = 0;
  initial $display;
  assign id_0 = id_2;
  assign id_0 = id_2;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    output supply0 id_2,
    output wand id_3,
    input wire id_4,
    input wire id_5,
    output supply1 id_6
);
  assign id_0 = 1;
  assign id_3 = -1;
  module_0 modCall_1 (id_3);
endmodule : SymbolIdentifier
module module_2 (
    id_1
);
  output wire id_1;
  assign {id_2} = id_2;
  parameter id_3 = id_3;
  tri0 id_4, id_5, id_6 = 1'b0, id_7;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
  module_2 modCall_1 (id_3);
  assign modCall_1.id_7 = 0;
endmodule
