
ECU-DMA-ADC-Auto-Characterization.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c2c  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08003e14  08003e14  00004e14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003ea4  08003ea4  0000505c  2**0
                  CONTENTS
  4 .ARM          00000000  08003ea4  08003ea4  0000505c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003ea4  08003ea4  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003ea4  08003ea4  00004ea4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003ea8  08003ea8  00004ea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003eac  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003bc  2000005c  08003f08  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000418  08003f08  00005418  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009108  00000000  00000000  00005085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d0d  00000000  00000000  0000e18d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000830  00000000  00000000  0000fea0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000636  00000000  00000000  000106d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a06f  00000000  00000000  00010d06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bca5  00000000  00000000  0002ad75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000966b2  00000000  00000000  00036a1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cd0cc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002594  00000000  00000000  000cd110  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  000cf6a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	2000005c 	.word	0x2000005c
 8000204:	00000000 	.word	0x00000000
 8000208:	08003dfc 	.word	0x08003dfc

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000060 	.word	0x20000060
 8000224:	08003dfc 	.word	0x08003dfc

08000228 <__aeabi_dmul>:
 8000228:	b570      	push	{r4, r5, r6, lr}
 800022a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800022e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000232:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000236:	bf1d      	ittte	ne
 8000238:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800023c:	ea94 0f0c 	teqne	r4, ip
 8000240:	ea95 0f0c 	teqne	r5, ip
 8000244:	f000 f8de 	bleq	8000404 <__aeabi_dmul+0x1dc>
 8000248:	442c      	add	r4, r5
 800024a:	ea81 0603 	eor.w	r6, r1, r3
 800024e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000252:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000256:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800025a:	bf18      	it	ne
 800025c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000260:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000264:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000268:	d038      	beq.n	80002dc <__aeabi_dmul+0xb4>
 800026a:	fba0 ce02 	umull	ip, lr, r0, r2
 800026e:	f04f 0500 	mov.w	r5, #0
 8000272:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000276:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800027a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800027e:	f04f 0600 	mov.w	r6, #0
 8000282:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000286:	f09c 0f00 	teq	ip, #0
 800028a:	bf18      	it	ne
 800028c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000290:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000294:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000298:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800029c:	d204      	bcs.n	80002a8 <__aeabi_dmul+0x80>
 800029e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002a2:	416d      	adcs	r5, r5
 80002a4:	eb46 0606 	adc.w	r6, r6, r6
 80002a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80002c0:	bf88      	it	hi
 80002c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80002c6:	d81e      	bhi.n	8000306 <__aeabi_dmul+0xde>
 80002c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80002cc:	bf08      	it	eq
 80002ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002d2:	f150 0000 	adcs.w	r0, r0, #0
 80002d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002da:	bd70      	pop	{r4, r5, r6, pc}
 80002dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80002e0:	ea46 0101 	orr.w	r1, r6, r1
 80002e4:	ea40 0002 	orr.w	r0, r0, r2
 80002e8:	ea81 0103 	eor.w	r1, r1, r3
 80002ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002f0:	bfc2      	ittt	gt
 80002f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002fa:	bd70      	popgt	{r4, r5, r6, pc}
 80002fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000300:	f04f 0e00 	mov.w	lr, #0
 8000304:	3c01      	subs	r4, #1
 8000306:	f300 80ab 	bgt.w	8000460 <__aeabi_dmul+0x238>
 800030a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800030e:	bfde      	ittt	le
 8000310:	2000      	movle	r0, #0
 8000312:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000316:	bd70      	pople	{r4, r5, r6, pc}
 8000318:	f1c4 0400 	rsb	r4, r4, #0
 800031c:	3c20      	subs	r4, #32
 800031e:	da35      	bge.n	800038c <__aeabi_dmul+0x164>
 8000320:	340c      	adds	r4, #12
 8000322:	dc1b      	bgt.n	800035c <__aeabi_dmul+0x134>
 8000324:	f104 0414 	add.w	r4, r4, #20
 8000328:	f1c4 0520 	rsb	r5, r4, #32
 800032c:	fa00 f305 	lsl.w	r3, r0, r5
 8000330:	fa20 f004 	lsr.w	r0, r0, r4
 8000334:	fa01 f205 	lsl.w	r2, r1, r5
 8000338:	ea40 0002 	orr.w	r0, r0, r2
 800033c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000340:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000344:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000348:	fa21 f604 	lsr.w	r6, r1, r4
 800034c:	eb42 0106 	adc.w	r1, r2, r6
 8000350:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000354:	bf08      	it	eq
 8000356:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800035a:	bd70      	pop	{r4, r5, r6, pc}
 800035c:	f1c4 040c 	rsb	r4, r4, #12
 8000360:	f1c4 0520 	rsb	r5, r4, #32
 8000364:	fa00 f304 	lsl.w	r3, r0, r4
 8000368:	fa20 f005 	lsr.w	r0, r0, r5
 800036c:	fa01 f204 	lsl.w	r2, r1, r4
 8000370:	ea40 0002 	orr.w	r0, r0, r2
 8000374:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000378:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000384:	bf08      	it	eq
 8000386:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800038a:	bd70      	pop	{r4, r5, r6, pc}
 800038c:	f1c4 0520 	rsb	r5, r4, #32
 8000390:	fa00 f205 	lsl.w	r2, r0, r5
 8000394:	ea4e 0e02 	orr.w	lr, lr, r2
 8000398:	fa20 f304 	lsr.w	r3, r0, r4
 800039c:	fa01 f205 	lsl.w	r2, r1, r5
 80003a0:	ea43 0302 	orr.w	r3, r3, r2
 80003a4:	fa21 f004 	lsr.w	r0, r1, r4
 80003a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003ac:	fa21 f204 	lsr.w	r2, r1, r4
 80003b0:	ea20 0002 	bic.w	r0, r0, r2
 80003b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003bc:	bf08      	it	eq
 80003be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003c2:	bd70      	pop	{r4, r5, r6, pc}
 80003c4:	f094 0f00 	teq	r4, #0
 80003c8:	d10f      	bne.n	80003ea <__aeabi_dmul+0x1c2>
 80003ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80003ce:	0040      	lsls	r0, r0, #1
 80003d0:	eb41 0101 	adc.w	r1, r1, r1
 80003d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80003d8:	bf08      	it	eq
 80003da:	3c01      	subeq	r4, #1
 80003dc:	d0f7      	beq.n	80003ce <__aeabi_dmul+0x1a6>
 80003de:	ea41 0106 	orr.w	r1, r1, r6
 80003e2:	f095 0f00 	teq	r5, #0
 80003e6:	bf18      	it	ne
 80003e8:	4770      	bxne	lr
 80003ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80003ee:	0052      	lsls	r2, r2, #1
 80003f0:	eb43 0303 	adc.w	r3, r3, r3
 80003f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80003f8:	bf08      	it	eq
 80003fa:	3d01      	subeq	r5, #1
 80003fc:	d0f7      	beq.n	80003ee <__aeabi_dmul+0x1c6>
 80003fe:	ea43 0306 	orr.w	r3, r3, r6
 8000402:	4770      	bx	lr
 8000404:	ea94 0f0c 	teq	r4, ip
 8000408:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800040c:	bf18      	it	ne
 800040e:	ea95 0f0c 	teqne	r5, ip
 8000412:	d00c      	beq.n	800042e <__aeabi_dmul+0x206>
 8000414:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000418:	bf18      	it	ne
 800041a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800041e:	d1d1      	bne.n	80003c4 <__aeabi_dmul+0x19c>
 8000420:	ea81 0103 	eor.w	r1, r1, r3
 8000424:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000428:	f04f 0000 	mov.w	r0, #0
 800042c:	bd70      	pop	{r4, r5, r6, pc}
 800042e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000432:	bf06      	itte	eq
 8000434:	4610      	moveq	r0, r2
 8000436:	4619      	moveq	r1, r3
 8000438:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800043c:	d019      	beq.n	8000472 <__aeabi_dmul+0x24a>
 800043e:	ea94 0f0c 	teq	r4, ip
 8000442:	d102      	bne.n	800044a <__aeabi_dmul+0x222>
 8000444:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000448:	d113      	bne.n	8000472 <__aeabi_dmul+0x24a>
 800044a:	ea95 0f0c 	teq	r5, ip
 800044e:	d105      	bne.n	800045c <__aeabi_dmul+0x234>
 8000450:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000454:	bf1c      	itt	ne
 8000456:	4610      	movne	r0, r2
 8000458:	4619      	movne	r1, r3
 800045a:	d10a      	bne.n	8000472 <__aeabi_dmul+0x24a>
 800045c:	ea81 0103 	eor.w	r1, r1, r3
 8000460:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000464:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd70      	pop	{r4, r5, r6, pc}
 8000472:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000476:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800047a:	bd70      	pop	{r4, r5, r6, pc}

0800047c <__aeabi_drsub>:
 800047c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000480:	e002      	b.n	8000488 <__adddf3>
 8000482:	bf00      	nop

08000484 <__aeabi_dsub>:
 8000484:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000488 <__adddf3>:
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800048e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000492:	ea94 0f05 	teq	r4, r5
 8000496:	bf08      	it	eq
 8000498:	ea90 0f02 	teqeq	r0, r2
 800049c:	bf1f      	itttt	ne
 800049e:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004a2:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004a6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004aa:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004ae:	f000 80e2 	beq.w	8000676 <__adddf3+0x1ee>
 80004b2:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004b6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004ba:	bfb8      	it	lt
 80004bc:	426d      	neglt	r5, r5
 80004be:	dd0c      	ble.n	80004da <__adddf3+0x52>
 80004c0:	442c      	add	r4, r5
 80004c2:	ea80 0202 	eor.w	r2, r0, r2
 80004c6:	ea81 0303 	eor.w	r3, r1, r3
 80004ca:	ea82 0000 	eor.w	r0, r2, r0
 80004ce:	ea83 0101 	eor.w	r1, r3, r1
 80004d2:	ea80 0202 	eor.w	r2, r0, r2
 80004d6:	ea81 0303 	eor.w	r3, r1, r3
 80004da:	2d36      	cmp	r5, #54	@ 0x36
 80004dc:	bf88      	it	hi
 80004de:	bd30      	pophi	{r4, r5, pc}
 80004e0:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004e4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004e8:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004ec:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004f0:	d002      	beq.n	80004f8 <__adddf3+0x70>
 80004f2:	4240      	negs	r0, r0
 80004f4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f8:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004fc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000500:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000504:	d002      	beq.n	800050c <__adddf3+0x84>
 8000506:	4252      	negs	r2, r2
 8000508:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800050c:	ea94 0f05 	teq	r4, r5
 8000510:	f000 80a7 	beq.w	8000662 <__adddf3+0x1da>
 8000514:	f1a4 0401 	sub.w	r4, r4, #1
 8000518:	f1d5 0e20 	rsbs	lr, r5, #32
 800051c:	db0d      	blt.n	800053a <__adddf3+0xb2>
 800051e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000522:	fa22 f205 	lsr.w	r2, r2, r5
 8000526:	1880      	adds	r0, r0, r2
 8000528:	f141 0100 	adc.w	r1, r1, #0
 800052c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000530:	1880      	adds	r0, r0, r2
 8000532:	fa43 f305 	asr.w	r3, r3, r5
 8000536:	4159      	adcs	r1, r3
 8000538:	e00e      	b.n	8000558 <__adddf3+0xd0>
 800053a:	f1a5 0520 	sub.w	r5, r5, #32
 800053e:	f10e 0e20 	add.w	lr, lr, #32
 8000542:	2a01      	cmp	r2, #1
 8000544:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000548:	bf28      	it	cs
 800054a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800054e:	fa43 f305 	asr.w	r3, r3, r5
 8000552:	18c0      	adds	r0, r0, r3
 8000554:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000558:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800055c:	d507      	bpl.n	800056e <__adddf3+0xe6>
 800055e:	f04f 0e00 	mov.w	lr, #0
 8000562:	f1dc 0c00 	rsbs	ip, ip, #0
 8000566:	eb7e 0000 	sbcs.w	r0, lr, r0
 800056a:	eb6e 0101 	sbc.w	r1, lr, r1
 800056e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000572:	d31b      	bcc.n	80005ac <__adddf3+0x124>
 8000574:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000578:	d30c      	bcc.n	8000594 <__adddf3+0x10c>
 800057a:	0849      	lsrs	r1, r1, #1
 800057c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000580:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000584:	f104 0401 	add.w	r4, r4, #1
 8000588:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800058c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000590:	f080 809a 	bcs.w	80006c8 <__adddf3+0x240>
 8000594:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000598:	bf08      	it	eq
 800059a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800059e:	f150 0000 	adcs.w	r0, r0, #0
 80005a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005a6:	ea41 0105 	orr.w	r1, r1, r5
 80005aa:	bd30      	pop	{r4, r5, pc}
 80005ac:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005b0:	4140      	adcs	r0, r0
 80005b2:	eb41 0101 	adc.w	r1, r1, r1
 80005b6:	3c01      	subs	r4, #1
 80005b8:	bf28      	it	cs
 80005ba:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80005be:	d2e9      	bcs.n	8000594 <__adddf3+0x10c>
 80005c0:	f091 0f00 	teq	r1, #0
 80005c4:	bf04      	itt	eq
 80005c6:	4601      	moveq	r1, r0
 80005c8:	2000      	moveq	r0, #0
 80005ca:	fab1 f381 	clz	r3, r1
 80005ce:	bf08      	it	eq
 80005d0:	3320      	addeq	r3, #32
 80005d2:	f1a3 030b 	sub.w	r3, r3, #11
 80005d6:	f1b3 0220 	subs.w	r2, r3, #32
 80005da:	da0c      	bge.n	80005f6 <__adddf3+0x16e>
 80005dc:	320c      	adds	r2, #12
 80005de:	dd08      	ble.n	80005f2 <__adddf3+0x16a>
 80005e0:	f102 0c14 	add.w	ip, r2, #20
 80005e4:	f1c2 020c 	rsb	r2, r2, #12
 80005e8:	fa01 f00c 	lsl.w	r0, r1, ip
 80005ec:	fa21 f102 	lsr.w	r1, r1, r2
 80005f0:	e00c      	b.n	800060c <__adddf3+0x184>
 80005f2:	f102 0214 	add.w	r2, r2, #20
 80005f6:	bfd8      	it	le
 80005f8:	f1c2 0c20 	rsble	ip, r2, #32
 80005fc:	fa01 f102 	lsl.w	r1, r1, r2
 8000600:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000604:	bfdc      	itt	le
 8000606:	ea41 010c 	orrle.w	r1, r1, ip
 800060a:	4090      	lslle	r0, r2
 800060c:	1ae4      	subs	r4, r4, r3
 800060e:	bfa2      	ittt	ge
 8000610:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000614:	4329      	orrge	r1, r5
 8000616:	bd30      	popge	{r4, r5, pc}
 8000618:	ea6f 0404 	mvn.w	r4, r4
 800061c:	3c1f      	subs	r4, #31
 800061e:	da1c      	bge.n	800065a <__adddf3+0x1d2>
 8000620:	340c      	adds	r4, #12
 8000622:	dc0e      	bgt.n	8000642 <__adddf3+0x1ba>
 8000624:	f104 0414 	add.w	r4, r4, #20
 8000628:	f1c4 0220 	rsb	r2, r4, #32
 800062c:	fa20 f004 	lsr.w	r0, r0, r4
 8000630:	fa01 f302 	lsl.w	r3, r1, r2
 8000634:	ea40 0003 	orr.w	r0, r0, r3
 8000638:	fa21 f304 	lsr.w	r3, r1, r4
 800063c:	ea45 0103 	orr.w	r1, r5, r3
 8000640:	bd30      	pop	{r4, r5, pc}
 8000642:	f1c4 040c 	rsb	r4, r4, #12
 8000646:	f1c4 0220 	rsb	r2, r4, #32
 800064a:	fa20 f002 	lsr.w	r0, r0, r2
 800064e:	fa01 f304 	lsl.w	r3, r1, r4
 8000652:	ea40 0003 	orr.w	r0, r0, r3
 8000656:	4629      	mov	r1, r5
 8000658:	bd30      	pop	{r4, r5, pc}
 800065a:	fa21 f004 	lsr.w	r0, r1, r4
 800065e:	4629      	mov	r1, r5
 8000660:	bd30      	pop	{r4, r5, pc}
 8000662:	f094 0f00 	teq	r4, #0
 8000666:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800066a:	bf06      	itte	eq
 800066c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000670:	3401      	addeq	r4, #1
 8000672:	3d01      	subne	r5, #1
 8000674:	e74e      	b.n	8000514 <__adddf3+0x8c>
 8000676:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800067a:	bf18      	it	ne
 800067c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000680:	d029      	beq.n	80006d6 <__adddf3+0x24e>
 8000682:	ea94 0f05 	teq	r4, r5
 8000686:	bf08      	it	eq
 8000688:	ea90 0f02 	teqeq	r0, r2
 800068c:	d005      	beq.n	800069a <__adddf3+0x212>
 800068e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000692:	bf04      	itt	eq
 8000694:	4619      	moveq	r1, r3
 8000696:	4610      	moveq	r0, r2
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	ea91 0f03 	teq	r1, r3
 800069e:	bf1e      	ittt	ne
 80006a0:	2100      	movne	r1, #0
 80006a2:	2000      	movne	r0, #0
 80006a4:	bd30      	popne	{r4, r5, pc}
 80006a6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006aa:	d105      	bne.n	80006b8 <__adddf3+0x230>
 80006ac:	0040      	lsls	r0, r0, #1
 80006ae:	4149      	adcs	r1, r1
 80006b0:	bf28      	it	cs
 80006b2:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006b6:	bd30      	pop	{r4, r5, pc}
 80006b8:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80006bc:	bf3c      	itt	cc
 80006be:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80006c2:	bd30      	popcc	{r4, r5, pc}
 80006c4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006c8:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80006cc:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80006d0:	f04f 0000 	mov.w	r0, #0
 80006d4:	bd30      	pop	{r4, r5, pc}
 80006d6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006da:	bf1a      	itte	ne
 80006dc:	4619      	movne	r1, r3
 80006de:	4610      	movne	r0, r2
 80006e0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006e4:	bf1c      	itt	ne
 80006e6:	460b      	movne	r3, r1
 80006e8:	4602      	movne	r2, r0
 80006ea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006ee:	bf06      	itte	eq
 80006f0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006f4:	ea91 0f03 	teqeq	r1, r3
 80006f8:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006fc:	bd30      	pop	{r4, r5, pc}
 80006fe:	bf00      	nop

08000700 <__aeabi_ui2d>:
 8000700:	f090 0f00 	teq	r0, #0
 8000704:	bf04      	itt	eq
 8000706:	2100      	moveq	r1, #0
 8000708:	4770      	bxeq	lr
 800070a:	b530      	push	{r4, r5, lr}
 800070c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000710:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000714:	f04f 0500 	mov.w	r5, #0
 8000718:	f04f 0100 	mov.w	r1, #0
 800071c:	e750      	b.n	80005c0 <__adddf3+0x138>
 800071e:	bf00      	nop

08000720 <__aeabi_i2d>:
 8000720:	f090 0f00 	teq	r0, #0
 8000724:	bf04      	itt	eq
 8000726:	2100      	moveq	r1, #0
 8000728:	4770      	bxeq	lr
 800072a:	b530      	push	{r4, r5, lr}
 800072c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000730:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000734:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000738:	bf48      	it	mi
 800073a:	4240      	negmi	r0, r0
 800073c:	f04f 0100 	mov.w	r1, #0
 8000740:	e73e      	b.n	80005c0 <__adddf3+0x138>
 8000742:	bf00      	nop

08000744 <__aeabi_f2d>:
 8000744:	0042      	lsls	r2, r0, #1
 8000746:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800074a:	ea4f 0131 	mov.w	r1, r1, rrx
 800074e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000752:	bf1f      	itttt	ne
 8000754:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000758:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800075c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000760:	4770      	bxne	lr
 8000762:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000766:	bf08      	it	eq
 8000768:	4770      	bxeq	lr
 800076a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800076e:	bf04      	itt	eq
 8000770:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000774:	4770      	bxeq	lr
 8000776:	b530      	push	{r4, r5, lr}
 8000778:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800077c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	e71c      	b.n	80005c0 <__adddf3+0x138>
 8000786:	bf00      	nop

08000788 <__aeabi_ul2d>:
 8000788:	ea50 0201 	orrs.w	r2, r0, r1
 800078c:	bf08      	it	eq
 800078e:	4770      	bxeq	lr
 8000790:	b530      	push	{r4, r5, lr}
 8000792:	f04f 0500 	mov.w	r5, #0
 8000796:	e00a      	b.n	80007ae <__aeabi_l2d+0x16>

08000798 <__aeabi_l2d>:
 8000798:	ea50 0201 	orrs.w	r2, r0, r1
 800079c:	bf08      	it	eq
 800079e:	4770      	bxeq	lr
 80007a0:	b530      	push	{r4, r5, lr}
 80007a2:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007a6:	d502      	bpl.n	80007ae <__aeabi_l2d+0x16>
 80007a8:	4240      	negs	r0, r0
 80007aa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007ae:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007b2:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007b6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007ba:	f43f aed8 	beq.w	800056e <__adddf3+0xe6>
 80007be:	f04f 0203 	mov.w	r2, #3
 80007c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007c6:	bf18      	it	ne
 80007c8:	3203      	addne	r2, #3
 80007ca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007ce:	bf18      	it	ne
 80007d0:	3203      	addne	r2, #3
 80007d2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007d6:	f1c2 0320 	rsb	r3, r2, #32
 80007da:	fa00 fc03 	lsl.w	ip, r0, r3
 80007de:	fa20 f002 	lsr.w	r0, r0, r2
 80007e2:	fa01 fe03 	lsl.w	lr, r1, r3
 80007e6:	ea40 000e 	orr.w	r0, r0, lr
 80007ea:	fa21 f102 	lsr.w	r1, r1, r2
 80007ee:	4414      	add	r4, r2
 80007f0:	e6bd      	b.n	800056e <__adddf3+0xe6>
 80007f2:	bf00      	nop

080007f4 <__aeabi_d2iz>:
 80007f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007f8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80007fc:	d215      	bcs.n	800082a <__aeabi_d2iz+0x36>
 80007fe:	d511      	bpl.n	8000824 <__aeabi_d2iz+0x30>
 8000800:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000804:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000808:	d912      	bls.n	8000830 <__aeabi_d2iz+0x3c>
 800080a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800080e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000812:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000816:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800081a:	fa23 f002 	lsr.w	r0, r3, r2
 800081e:	bf18      	it	ne
 8000820:	4240      	negne	r0, r0
 8000822:	4770      	bx	lr
 8000824:	f04f 0000 	mov.w	r0, #0
 8000828:	4770      	bx	lr
 800082a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800082e:	d105      	bne.n	800083c <__aeabi_d2iz+0x48>
 8000830:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000834:	bf08      	it	eq
 8000836:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800083a:	4770      	bx	lr
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	0000      	movs	r0, r0
	...

08000848 <Get_Averaged_ADC_Values>:
  * @brief Take numSamples ADC values, average them, then return both raw and error adjusted values
  * @param adcValuesAveraged: Pointer to the averaged ADC value
  * @param adcValuesAdjusted: Pointer to the averaged ADC value, adjusted for error
  * @retval None
  */
void Get_Averaged_ADC_Values(int* adcValuesAveraged, int* adcValuesADCAdjusted, int* adcValuesCurrentAdjusted){
 8000848:	b580      	push	{r7, lr}
 800084a:	b086      	sub	sp, #24
 800084c:	af00      	add	r7, sp, #0
 800084e:	60f8      	str	r0, [r7, #12]
 8000850:	60b9      	str	r1, [r7, #8]
 8000852:	607a      	str	r2, [r7, #4]
  *adcValuesAveraged = adcAveragedValue; // Set the pointer output
 8000854:	4b2e      	ldr	r3, [pc, #184]	@ (8000910 <Get_Averaged_ADC_Values+0xc8>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	461a      	mov	r2, r3
 800085a:	68fb      	ldr	r3, [r7, #12]
 800085c:	601a      	str	r2, [r3, #0]

  // ADC Error Polynomial: -75.8 + 0.0222x
  // Current Sensor ADC Error Polynomial: 72 - 0.0325x + 19.6 - 8.82E-3x = 91.6 - 0.04132x

  int adcError = -75.8 + 0.0222 * (*adcValuesAveraged); // This is a predetermined error polynomial
 800085e:	68fb      	ldr	r3, [r7, #12]
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	4618      	mov	r0, r3
 8000864:	f7ff ff5c 	bl	8000720 <__aeabi_i2d>
 8000868:	a321      	add	r3, pc, #132	@ (adr r3, 80008f0 <Get_Averaged_ADC_Values+0xa8>)
 800086a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800086e:	f7ff fcdb 	bl	8000228 <__aeabi_dmul>
 8000872:	4602      	mov	r2, r0
 8000874:	460b      	mov	r3, r1
 8000876:	4610      	mov	r0, r2
 8000878:	4619      	mov	r1, r3
 800087a:	a31f      	add	r3, pc, #124	@ (adr r3, 80008f8 <Get_Averaged_ADC_Values+0xb0>)
 800087c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000880:	f7ff fe00 	bl	8000484 <__aeabi_dsub>
 8000884:	4602      	mov	r2, r0
 8000886:	460b      	mov	r3, r1
 8000888:	4610      	mov	r0, r2
 800088a:	4619      	mov	r1, r3
 800088c:	f7ff ffb2 	bl	80007f4 <__aeabi_d2iz>
 8000890:	4603      	mov	r3, r0
 8000892:	617b      	str	r3, [r7, #20]
  int currentSensorADCError = 91.6 - 0.04132 * (*adcValuesAveraged); // This is the predetermined erroy polynomial for the current sensor
 8000894:	68fb      	ldr	r3, [r7, #12]
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	4618      	mov	r0, r3
 800089a:	f7ff ff41 	bl	8000720 <__aeabi_i2d>
 800089e:	a318      	add	r3, pc, #96	@ (adr r3, 8000900 <Get_Averaged_ADC_Values+0xb8>)
 80008a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80008a4:	f7ff fcc0 	bl	8000228 <__aeabi_dmul>
 80008a8:	4602      	mov	r2, r0
 80008aa:	460b      	mov	r3, r1
 80008ac:	a116      	add	r1, pc, #88	@ (adr r1, 8000908 <Get_Averaged_ADC_Values+0xc0>)
 80008ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80008b2:	f7ff fde7 	bl	8000484 <__aeabi_dsub>
 80008b6:	4602      	mov	r2, r0
 80008b8:	460b      	mov	r3, r1
 80008ba:	4610      	mov	r0, r2
 80008bc:	4619      	mov	r1, r3
 80008be:	f7ff ff99 	bl	80007f4 <__aeabi_d2iz>
 80008c2:	4603      	mov	r3, r0
 80008c4:	613b      	str	r3, [r7, #16]

  *adcValuesADCAdjusted = *adcValuesAveraged - adcError; // Set the other pointer output
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	681a      	ldr	r2, [r3, #0]
 80008ca:	697b      	ldr	r3, [r7, #20]
 80008cc:	1ad2      	subs	r2, r2, r3
 80008ce:	68bb      	ldr	r3, [r7, #8]
 80008d0:	601a      	str	r2, [r3, #0]
  *adcValuesCurrentAdjusted = *adcValuesAveraged - adcError - currentSensorADCError; // Set the other pointer output
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	681a      	ldr	r2, [r3, #0]
 80008d6:	697b      	ldr	r3, [r7, #20]
 80008d8:	1ad2      	subs	r2, r2, r3
 80008da:	693b      	ldr	r3, [r7, #16]
 80008dc:	1ad2      	subs	r2, r2, r3
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	601a      	str	r2, [r3, #0]
}
 80008e2:	bf00      	nop
 80008e4:	3718      	adds	r7, #24
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	f3af 8000 	nop.w
 80008f0:	c7e28241 	.word	0xc7e28241
 80008f4:	3f96bb98 	.word	0x3f96bb98
 80008f8:	33333333 	.word	0x33333333
 80008fc:	4052f333 	.word	0x4052f333
 8000900:	2157689d 	.word	0x2157689d
 8000904:	3fa527e5 	.word	0x3fa527e5
 8000908:	66666666 	.word	0x66666666
 800090c:	4056e666 	.word	0x4056e666
 8000910:	20000140 	.word	0x20000140

08000914 <Continue_On_UART_Receive>:
/**
  * @brief Wait for 's' character to be received over UART to continue the program
  * @param uart: UART_HandleTypeDef object
  * @retval None
  */
void Continue_On_UART_Receive(UART_HandleTypeDef uart){
 8000914:	b084      	sub	sp, #16
 8000916:	b580      	push	{r7, lr}
 8000918:	af00      	add	r7, sp, #0
 800091a:	f107 0c08 	add.w	ip, r7, #8
 800091e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  // The 's' character here is arbitrary
  // We just pause the program until we see 's\n' received over uart
  memset(rx_buff, 0, sizeof(rx_buff));
 8000922:	2264      	movs	r2, #100	@ 0x64
 8000924:	2100      	movs	r1, #0
 8000926:	480f      	ldr	r0, [pc, #60]	@ (8000964 <Continue_On_UART_Receive+0x50>)
 8000928:	f002 fdd8 	bl	80034dc <memset>
  while (rx_buff[0] != 's'){
 800092c:	e00f      	b.n	800094e <Continue_On_UART_Receive+0x3a>
    memset(rx_buff, 0, sizeof(rx_buff));
 800092e:	2264      	movs	r2, #100	@ 0x64
 8000930:	2100      	movs	r1, #0
 8000932:	480c      	ldr	r0, [pc, #48]	@ (8000964 <Continue_On_UART_Receive+0x50>)
 8000934:	f002 fdd2 	bl	80034dc <memset>
    HAL_UART_Receive(&uart, (uint8_t*)rx_buff, sizeof(rx_buff), 1000); // HAL_UART_Receive waits until '\n' to continue the program
 8000938:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800093c:	2264      	movs	r2, #100	@ 0x64
 800093e:	4909      	ldr	r1, [pc, #36]	@ (8000964 <Continue_On_UART_Receive+0x50>)
 8000940:	f107 0008 	add.w	r0, r7, #8
 8000944:	f002 fbc9 	bl	80030da <HAL_UART_Receive>
    HAL_Delay(1); // Wait a ms because why not
 8000948:	2001      	movs	r0, #1
 800094a:	f000 fc21 	bl	8001190 <HAL_Delay>
  while (rx_buff[0] != 's'){
 800094e:	4b05      	ldr	r3, [pc, #20]	@ (8000964 <Continue_On_UART_Receive+0x50>)
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	2b73      	cmp	r3, #115	@ 0x73
 8000954:	d1eb      	bne.n	800092e <Continue_On_UART_Receive+0x1a>
  }
}
 8000956:	bf00      	nop
 8000958:	bf00      	nop
 800095a:	46bd      	mov	sp, r7
 800095c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000960:	b004      	add	sp, #16
 8000962:	4770      	bx	lr
 8000964:	200001a8 	.word	0x200001a8

08000968 <Send_ADC_Values_Over_UART>:
/**
  * @brief Send ADC values over UART to the Python script
  * @param uart: UART_HandleTypeDef object
  * @retval None
  */
void Send_ADC_Values_Over_UART(UART_HandleTypeDef uart, int adcValuesAveraged, int adcValuesADCAdjusted, int adcValuesCurrentAdjusted){
 8000968:	b084      	sub	sp, #16
 800096a:	b580      	push	{r7, lr}
 800096c:	b082      	sub	sp, #8
 800096e:	af02      	add	r7, sp, #8
 8000970:	f107 0c08 	add.w	ip, r7, #8
 8000974:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  memset(tx_buff, 0, sizeof(tx_buff));
 8000978:	2264      	movs	r2, #100	@ 0x64
 800097a:	2100      	movs	r1, #0
 800097c:	480c      	ldr	r0, [pc, #48]	@ (80009b0 <Send_ADC_Values_Over_UART+0x48>)
 800097e:	f002 fdad 	bl	80034dc <memset>
  sprintf(tx_buff, "%d, %d, %d\n\r", adcValuesAveraged, adcValuesADCAdjusted, adcValuesCurrentAdjusted);
 8000982:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000984:	9300      	str	r3, [sp, #0]
 8000986:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000988:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800098a:	490a      	ldr	r1, [pc, #40]	@ (80009b4 <Send_ADC_Values_Over_UART+0x4c>)
 800098c:	4808      	ldr	r0, [pc, #32]	@ (80009b0 <Send_ADC_Values_Over_UART+0x48>)
 800098e:	f002 fd85 	bl	800349c <siprintf>
  HAL_UART_Transmit(&uart, (uint8_t*)tx_buff, sizeof(tx_buff), 1000);
 8000992:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000996:	2264      	movs	r2, #100	@ 0x64
 8000998:	4905      	ldr	r1, [pc, #20]	@ (80009b0 <Send_ADC_Values_Over_UART+0x48>)
 800099a:	f107 0008 	add.w	r0, r7, #8
 800099e:	f002 fb11 	bl	8002fc4 <HAL_UART_Transmit>
}
 80009a2:	bf00      	nop
 80009a4:	46bd      	mov	sp, r7
 80009a6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80009aa:	b004      	add	sp, #16
 80009ac:	4770      	bx	lr
 80009ae:	bf00      	nop
 80009b0:	20000144 	.word	0x20000144
 80009b4:	08003e14 	.word	0x08003e14

080009b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009ba:	b097      	sub	sp, #92	@ 0x5c
 80009bc:	af12      	add	r7, sp, #72	@ 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009be:	f000 fb85 	bl	80010cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009c2:	f000 f857 	bl	8000a74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009c6:	f000 f92d 	bl	8000c24 <MX_GPIO_Init>
  MX_DMA_Init();
 80009ca:	f000 f90d 	bl	8000be8 <MX_DMA_Init>
  MX_UART5_Init();
 80009ce:	f000 f8e1 	bl	8000b94 <MX_UART5_Init>
  MX_ADC1_Init();
 80009d2:	f000 f8a1 	bl	8000b18 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcBuffer, sizeof(ADC_BUFFER_LENGTH));
 80009d6:	2204      	movs	r2, #4
 80009d8:	4922      	ldr	r1, [pc, #136]	@ (8000a64 <main+0xac>)
 80009da:	4823      	ldr	r0, [pc, #140]	@ (8000a68 <main+0xb0>)
 80009dc:	f000 fce6 	bl	80013ac <HAL_ADC_Start_DMA>

    /* USER CODE BEGIN 3 */

    // This function waits until 's' is received on UART to continue
    // This way, from the Python script we can command the STM32 chip operate only when we tell it to
    Continue_On_UART_Receive(huart5);
 80009e0:	4e22      	ldr	r6, [pc, #136]	@ (8000a6c <main+0xb4>)
 80009e2:	466d      	mov	r5, sp
 80009e4:	f106 0410 	add.w	r4, r6, #16
 80009e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80009ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80009ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80009ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80009f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80009f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80009f4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80009f8:	e885 0003 	stmia.w	r5, {r0, r1}
 80009fc:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000a00:	f7ff ff88 	bl	8000914 <Continue_On_UART_Receive>

	  HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin); // Toggle the LED high when we're collecting or sending values
 8000a04:	2104      	movs	r1, #4
 8000a06:	481a      	ldr	r0, [pc, #104]	@ (8000a70 <main+0xb8>)
 8000a08:	f001 fdac 	bl	8002564 <HAL_GPIO_TogglePin>

    int adcValuesAveraged = 0;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	60fb      	str	r3, [r7, #12]
    int adcValuesADCAdjusted = 0;
 8000a10:	2300      	movs	r3, #0
 8000a12:	60bb      	str	r3, [r7, #8]
    int adcValuesCurrentAdjusted = 0;
 8000a14:	2300      	movs	r3, #0
 8000a16:	607b      	str	r3, [r7, #4]
    Get_Averaged_ADC_Values(&adcValuesAveraged, &adcValuesADCAdjusted, &adcValuesCurrentAdjusted);
 8000a18:	1d3a      	adds	r2, r7, #4
 8000a1a:	f107 0108 	add.w	r1, r7, #8
 8000a1e:	f107 030c 	add.w	r3, r7, #12
 8000a22:	4618      	mov	r0, r3
 8000a24:	f7ff ff10 	bl	8000848 <Get_Averaged_ADC_Values>

    Send_ADC_Values_Over_UART(huart5, adcValuesAveraged, adcValuesADCAdjusted, adcValuesCurrentAdjusted);
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	68ba      	ldr	r2, [r7, #8]
 8000a2c:	6879      	ldr	r1, [r7, #4]
 8000a2e:	4e0f      	ldr	r6, [pc, #60]	@ (8000a6c <main+0xb4>)
 8000a30:	9110      	str	r1, [sp, #64]	@ 0x40
 8000a32:	920f      	str	r2, [sp, #60]	@ 0x3c
 8000a34:	930e      	str	r3, [sp, #56]	@ 0x38
 8000a36:	466d      	mov	r5, sp
 8000a38:	f106 0410 	add.w	r4, r6, #16
 8000a3c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a3e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000a40:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a42:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000a44:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a46:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000a48:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000a4c:	e885 0003 	stmia.w	r5, {r0, r1}
 8000a50:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000a54:	f7ff ff88 	bl	8000968 <Send_ADC_Values_Over_UART>

	  HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8000a58:	2104      	movs	r1, #4
 8000a5a:	4805      	ldr	r0, [pc, #20]	@ (8000a70 <main+0xb8>)
 8000a5c:	f001 fd82 	bl	8002564 <HAL_GPIO_TogglePin>
  {
 8000a60:	bf00      	nop
 8000a62:	e7bd      	b.n	80009e0 <main+0x28>
 8000a64:	20000078 	.word	0x20000078
 8000a68:	2000020c 	.word	0x2000020c
 8000a6c:	20000280 	.word	0x20000280
 8000a70:	40010800 	.word	0x40010800

08000a74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b096      	sub	sp, #88	@ 0x58
 8000a78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a7a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000a7e:	2228      	movs	r2, #40	@ 0x28
 8000a80:	2100      	movs	r1, #0
 8000a82:	4618      	mov	r0, r3
 8000a84:	f002 fd2a 	bl	80034dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a88:	f107 031c 	add.w	r3, r7, #28
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	601a      	str	r2, [r3, #0]
 8000a90:	605a      	str	r2, [r3, #4]
 8000a92:	609a      	str	r2, [r3, #8]
 8000a94:	60da      	str	r2, [r3, #12]
 8000a96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a98:	1d3b      	adds	r3, r7, #4
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	601a      	str	r2, [r3, #0]
 8000a9e:	605a      	str	r2, [r3, #4]
 8000aa0:	609a      	str	r2, [r3, #8]
 8000aa2:	60da      	str	r2, [r3, #12]
 8000aa4:	611a      	str	r2, [r3, #16]
 8000aa6:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000aa8:	2302      	movs	r3, #2
 8000aaa:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000aac:	2301      	movs	r3, #1
 8000aae:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ab0:	2310      	movs	r3, #16
 8000ab2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ab8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000abc:	4618      	mov	r0, r3
 8000abe:	f001 fd6b 	bl	8002598 <HAL_RCC_OscConfig>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000ac8:	f000 f96e 	bl	8000da8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000acc:	230f      	movs	r3, #15
 8000ace:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000adc:	2300      	movs	r3, #0
 8000ade:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ae0:	f107 031c 	add.w	r3, r7, #28
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f001 ffd8 	bl	8002a9c <HAL_RCC_ClockConfig>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d001      	beq.n	8000af6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000af2:	f000 f959 	bl	8000da8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000af6:	2302      	movs	r3, #2
 8000af8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000afa:	2300      	movs	r3, #0
 8000afc:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000afe:	1d3b      	adds	r3, r7, #4
 8000b00:	4618      	mov	r0, r3
 8000b02:	f002 f959 	bl	8002db8 <HAL_RCCEx_PeriphCLKConfig>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d001      	beq.n	8000b10 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000b0c:	f000 f94c 	bl	8000da8 <Error_Handler>
  }
}
 8000b10:	bf00      	nop
 8000b12:	3758      	adds	r7, #88	@ 0x58
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}

08000b18 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b084      	sub	sp, #16
 8000b1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b1e:	1d3b      	adds	r3, r7, #4
 8000b20:	2200      	movs	r2, #0
 8000b22:	601a      	str	r2, [r3, #0]
 8000b24:	605a      	str	r2, [r3, #4]
 8000b26:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b28:	4b18      	ldr	r3, [pc, #96]	@ (8000b8c <MX_ADC1_Init+0x74>)
 8000b2a:	4a19      	ldr	r2, [pc, #100]	@ (8000b90 <MX_ADC1_Init+0x78>)
 8000b2c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b2e:	4b17      	ldr	r3, [pc, #92]	@ (8000b8c <MX_ADC1_Init+0x74>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000b34:	4b15      	ldr	r3, [pc, #84]	@ (8000b8c <MX_ADC1_Init+0x74>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b3a:	4b14      	ldr	r3, [pc, #80]	@ (8000b8c <MX_ADC1_Init+0x74>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b40:	4b12      	ldr	r3, [pc, #72]	@ (8000b8c <MX_ADC1_Init+0x74>)
 8000b42:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000b46:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b48:	4b10      	ldr	r3, [pc, #64]	@ (8000b8c <MX_ADC1_Init+0x74>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000b4e:	4b0f      	ldr	r3, [pc, #60]	@ (8000b8c <MX_ADC1_Init+0x74>)
 8000b50:	2201      	movs	r2, #1
 8000b52:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b54:	480d      	ldr	r0, [pc, #52]	@ (8000b8c <MX_ADC1_Init+0x74>)
 8000b56:	f000 fb3f 	bl	80011d8 <HAL_ADC_Init>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d001      	beq.n	8000b64 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000b60:	f000 f922 	bl	8000da8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000b64:	230e      	movs	r3, #14
 8000b66:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b68:	2301      	movs	r3, #1
 8000b6a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b70:	1d3b      	adds	r3, r7, #4
 8000b72:	4619      	mov	r1, r3
 8000b74:	4805      	ldr	r0, [pc, #20]	@ (8000b8c <MX_ADC1_Init+0x74>)
 8000b76:	f000 fd01 	bl	800157c <HAL_ADC_ConfigChannel>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d001      	beq.n	8000b84 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000b80:	f000 f912 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000b84:	bf00      	nop
 8000b86:	3710      	adds	r7, #16
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	2000020c 	.word	0x2000020c
 8000b90:	40012400 	.word	0x40012400

08000b94 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8000b98:	4b11      	ldr	r3, [pc, #68]	@ (8000be0 <MX_UART5_Init+0x4c>)
 8000b9a:	4a12      	ldr	r2, [pc, #72]	@ (8000be4 <MX_UART5_Init+0x50>)
 8000b9c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8000b9e:	4b10      	ldr	r3, [pc, #64]	@ (8000be0 <MX_UART5_Init+0x4c>)
 8000ba0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ba4:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8000ba6:	4b0e      	ldr	r3, [pc, #56]	@ (8000be0 <MX_UART5_Init+0x4c>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8000bac:	4b0c      	ldr	r3, [pc, #48]	@ (8000be0 <MX_UART5_Init+0x4c>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8000bb2:	4b0b      	ldr	r3, [pc, #44]	@ (8000be0 <MX_UART5_Init+0x4c>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8000bb8:	4b09      	ldr	r3, [pc, #36]	@ (8000be0 <MX_UART5_Init+0x4c>)
 8000bba:	220c      	movs	r2, #12
 8000bbc:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bbe:	4b08      	ldr	r3, [pc, #32]	@ (8000be0 <MX_UART5_Init+0x4c>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bc4:	4b06      	ldr	r3, [pc, #24]	@ (8000be0 <MX_UART5_Init+0x4c>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8000bca:	4805      	ldr	r0, [pc, #20]	@ (8000be0 <MX_UART5_Init+0x4c>)
 8000bcc:	f002 f9aa 	bl	8002f24 <HAL_UART_Init>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8000bd6:	f000 f8e7 	bl	8000da8 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8000bda:	bf00      	nop
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	20000280 	.word	0x20000280
 8000be4:	40005000 	.word	0x40005000

08000be8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000bee:	4b0c      	ldr	r3, [pc, #48]	@ (8000c20 <MX_DMA_Init+0x38>)
 8000bf0:	695b      	ldr	r3, [r3, #20]
 8000bf2:	4a0b      	ldr	r2, [pc, #44]	@ (8000c20 <MX_DMA_Init+0x38>)
 8000bf4:	f043 0301 	orr.w	r3, r3, #1
 8000bf8:	6153      	str	r3, [r2, #20]
 8000bfa:	4b09      	ldr	r3, [pc, #36]	@ (8000c20 <MX_DMA_Init+0x38>)
 8000bfc:	695b      	ldr	r3, [r3, #20]
 8000bfe:	f003 0301 	and.w	r3, r3, #1
 8000c02:	607b      	str	r3, [r7, #4]
 8000c04:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000c06:	2200      	movs	r2, #0
 8000c08:	2100      	movs	r1, #0
 8000c0a:	200b      	movs	r0, #11
 8000c0c:	f000 ff87 	bl	8001b1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000c10:	200b      	movs	r0, #11
 8000c12:	f000 ffa0 	bl	8001b56 <HAL_NVIC_EnableIRQ>

}
 8000c16:	bf00      	nop
 8000c18:	3708      	adds	r7, #8
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	40021000 	.word	0x40021000

08000c24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b088      	sub	sp, #32
 8000c28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c2a:	f107 0310 	add.w	r3, r7, #16
 8000c2e:	2200      	movs	r2, #0
 8000c30:	601a      	str	r2, [r3, #0]
 8000c32:	605a      	str	r2, [r3, #4]
 8000c34:	609a      	str	r2, [r3, #8]
 8000c36:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c38:	4b1d      	ldr	r3, [pc, #116]	@ (8000cb0 <MX_GPIO_Init+0x8c>)
 8000c3a:	699b      	ldr	r3, [r3, #24]
 8000c3c:	4a1c      	ldr	r2, [pc, #112]	@ (8000cb0 <MX_GPIO_Init+0x8c>)
 8000c3e:	f043 0304 	orr.w	r3, r3, #4
 8000c42:	6193      	str	r3, [r2, #24]
 8000c44:	4b1a      	ldr	r3, [pc, #104]	@ (8000cb0 <MX_GPIO_Init+0x8c>)
 8000c46:	699b      	ldr	r3, [r3, #24]
 8000c48:	f003 0304 	and.w	r3, r3, #4
 8000c4c:	60fb      	str	r3, [r7, #12]
 8000c4e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c50:	4b17      	ldr	r3, [pc, #92]	@ (8000cb0 <MX_GPIO_Init+0x8c>)
 8000c52:	699b      	ldr	r3, [r3, #24]
 8000c54:	4a16      	ldr	r2, [pc, #88]	@ (8000cb0 <MX_GPIO_Init+0x8c>)
 8000c56:	f043 0310 	orr.w	r3, r3, #16
 8000c5a:	6193      	str	r3, [r2, #24]
 8000c5c:	4b14      	ldr	r3, [pc, #80]	@ (8000cb0 <MX_GPIO_Init+0x8c>)
 8000c5e:	699b      	ldr	r3, [r3, #24]
 8000c60:	f003 0310 	and.w	r3, r3, #16
 8000c64:	60bb      	str	r3, [r7, #8]
 8000c66:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c68:	4b11      	ldr	r3, [pc, #68]	@ (8000cb0 <MX_GPIO_Init+0x8c>)
 8000c6a:	699b      	ldr	r3, [r3, #24]
 8000c6c:	4a10      	ldr	r2, [pc, #64]	@ (8000cb0 <MX_GPIO_Init+0x8c>)
 8000c6e:	f043 0320 	orr.w	r3, r3, #32
 8000c72:	6193      	str	r3, [r2, #24]
 8000c74:	4b0e      	ldr	r3, [pc, #56]	@ (8000cb0 <MX_GPIO_Init+0x8c>)
 8000c76:	699b      	ldr	r3, [r3, #24]
 8000c78:	f003 0320 	and.w	r3, r3, #32
 8000c7c:	607b      	str	r3, [r7, #4]
 8000c7e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000c80:	2200      	movs	r2, #0
 8000c82:	2104      	movs	r1, #4
 8000c84:	480b      	ldr	r0, [pc, #44]	@ (8000cb4 <MX_GPIO_Init+0x90>)
 8000c86:	f001 fc55 	bl	8002534 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8000c8a:	2304      	movs	r3, #4
 8000c8c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c92:	2300      	movs	r3, #0
 8000c94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c96:	2302      	movs	r3, #2
 8000c98:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8000c9a:	f107 0310 	add.w	r3, r7, #16
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	4804      	ldr	r0, [pc, #16]	@ (8000cb4 <MX_GPIO_Init+0x90>)
 8000ca2:	f001 fab3 	bl	800220c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000ca6:	bf00      	nop
 8000ca8:	3720      	adds	r7, #32
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	40021000 	.word	0x40021000
 8000cb4:	40010800 	.word	0x40010800

08000cb8 <HAL_ADC_ConvHalfCpltCallback>:
/* USER CODE BEGIN 4 */

// adc dma half complete callback
// We can't sum in the Get_Averaged_ADC_Values function because DMA would to writing into some part of the buffer at the same time
// REMEMBER!!!! This function might not be allowed to be outside of main.c, so if you run into issues during testing, that's probably it
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc){
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b084      	sub	sp, #16
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  // send message over uart
  HAL_UART_Transmit(&huart5, (uint8_t*)"Half complete\n", 14, 1000);
 8000cc0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cc4:	220e      	movs	r2, #14
 8000cc6:	4914      	ldr	r1, [pc, #80]	@ (8000d18 <HAL_ADC_ConvHalfCpltCallback+0x60>)
 8000cc8:	4814      	ldr	r0, [pc, #80]	@ (8000d1c <HAL_ADC_ConvHalfCpltCallback+0x64>)
 8000cca:	f002 f97b 	bl	8002fc4 <HAL_UART_Transmit>

  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 8000cce:	2201      	movs	r2, #1
 8000cd0:	2104      	movs	r1, #4
 8000cd2:	4813      	ldr	r0, [pc, #76]	@ (8000d20 <HAL_ADC_ConvHalfCpltCallback+0x68>)
 8000cd4:	f001 fc2e 	bl	8002534 <HAL_GPIO_WritePin>
  int adcValuesSum = 0;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < ADC_BUFFER_LENGTH / 2; i++){
 8000cdc:	2300      	movs	r3, #0
 8000cde:	60bb      	str	r3, [r7, #8]
 8000ce0:	e009      	b.n	8000cf6 <HAL_ADC_ConvHalfCpltCallback+0x3e>
    adcValuesSum += adcBuffer[i];
 8000ce2:	4a10      	ldr	r2, [pc, #64]	@ (8000d24 <HAL_ADC_ConvHalfCpltCallback+0x6c>)
 8000ce4:	68bb      	ldr	r3, [r7, #8]
 8000ce6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	4413      	add	r3, r2
 8000cee:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < ADC_BUFFER_LENGTH / 2; i++){
 8000cf0:	68bb      	ldr	r3, [r7, #8]
 8000cf2:	3301      	adds	r3, #1
 8000cf4:	60bb      	str	r3, [r7, #8]
 8000cf6:	68bb      	ldr	r3, [r7, #8]
 8000cf8:	2b18      	cmp	r3, #24
 8000cfa:	ddf2      	ble.n	8000ce2 <HAL_ADC_ConvHalfCpltCallback+0x2a>
  }
  adcAveragedValue = adcValuesSum / (ADC_BUFFER_LENGTH / 2);
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	4a0a      	ldr	r2, [pc, #40]	@ (8000d28 <HAL_ADC_ConvHalfCpltCallback+0x70>)
 8000d00:	fb82 1203 	smull	r1, r2, r2, r3
 8000d04:	10d2      	asrs	r2, r2, #3
 8000d06:	17db      	asrs	r3, r3, #31
 8000d08:	1ad3      	subs	r3, r2, r3
 8000d0a:	461a      	mov	r2, r3
 8000d0c:	4b07      	ldr	r3, [pc, #28]	@ (8000d2c <HAL_ADC_ConvHalfCpltCallback+0x74>)
 8000d0e:	601a      	str	r2, [r3, #0]
}
 8000d10:	bf00      	nop
 8000d12:	3710      	adds	r7, #16
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	08003e24 	.word	0x08003e24
 8000d1c:	20000280 	.word	0x20000280
 8000d20:	40010800 	.word	0x40010800
 8000d24:	20000078 	.word	0x20000078
 8000d28:	51eb851f 	.word	0x51eb851f
 8000d2c:	20000140 	.word	0x20000140

08000d30 <HAL_ADC_ConvCpltCallback>:

// adc dma full complete callback
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b084      	sub	sp, #16
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart5, (uint8_t*)"Comp complete\n", 14, 1000);
 8000d38:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d3c:	220e      	movs	r2, #14
 8000d3e:	4914      	ldr	r1, [pc, #80]	@ (8000d90 <HAL_ADC_ConvCpltCallback+0x60>)
 8000d40:	4814      	ldr	r0, [pc, #80]	@ (8000d94 <HAL_ADC_ConvCpltCallback+0x64>)
 8000d42:	f002 f93f 	bl	8002fc4 <HAL_UART_Transmit>

  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 8000d46:	2201      	movs	r2, #1
 8000d48:	2104      	movs	r1, #4
 8000d4a:	4813      	ldr	r0, [pc, #76]	@ (8000d98 <HAL_ADC_ConvCpltCallback+0x68>)
 8000d4c:	f001 fbf2 	bl	8002534 <HAL_GPIO_WritePin>
  int adcValuesSum = 0;
 8000d50:	2300      	movs	r3, #0
 8000d52:	60fb      	str	r3, [r7, #12]
  for (int i = ADC_BUFFER_LENGTH/2; i < ADC_BUFFER_LENGTH; i++){
 8000d54:	2319      	movs	r3, #25
 8000d56:	60bb      	str	r3, [r7, #8]
 8000d58:	e009      	b.n	8000d6e <HAL_ADC_ConvCpltCallback+0x3e>
    adcValuesSum += adcBuffer[i];
 8000d5a:	4a10      	ldr	r2, [pc, #64]	@ (8000d9c <HAL_ADC_ConvCpltCallback+0x6c>)
 8000d5c:	68bb      	ldr	r3, [r7, #8]
 8000d5e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	4413      	add	r3, r2
 8000d66:	60fb      	str	r3, [r7, #12]
  for (int i = ADC_BUFFER_LENGTH/2; i < ADC_BUFFER_LENGTH; i++){
 8000d68:	68bb      	ldr	r3, [r7, #8]
 8000d6a:	3301      	adds	r3, #1
 8000d6c:	60bb      	str	r3, [r7, #8]
 8000d6e:	68bb      	ldr	r3, [r7, #8]
 8000d70:	2b31      	cmp	r3, #49	@ 0x31
 8000d72:	ddf2      	ble.n	8000d5a <HAL_ADC_ConvCpltCallback+0x2a>
  }
  adcAveragedValue = adcValuesSum / (ADC_BUFFER_LENGTH / 2);
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	4a0a      	ldr	r2, [pc, #40]	@ (8000da0 <HAL_ADC_ConvCpltCallback+0x70>)
 8000d78:	fb82 1203 	smull	r1, r2, r2, r3
 8000d7c:	10d2      	asrs	r2, r2, #3
 8000d7e:	17db      	asrs	r3, r3, #31
 8000d80:	1ad3      	subs	r3, r2, r3
 8000d82:	461a      	mov	r2, r3
 8000d84:	4b07      	ldr	r3, [pc, #28]	@ (8000da4 <HAL_ADC_ConvCpltCallback+0x74>)
 8000d86:	601a      	str	r2, [r3, #0]
}
 8000d88:	bf00      	nop
 8000d8a:	3710      	adds	r7, #16
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	08003e34 	.word	0x08003e34
 8000d94:	20000280 	.word	0x20000280
 8000d98:	40010800 	.word	0x40010800
 8000d9c:	20000078 	.word	0x20000078
 8000da0:	51eb851f 	.word	0x51eb851f
 8000da4:	20000140 	.word	0x20000140

08000da8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dac:	b672      	cpsid	i
}
 8000dae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000db0:	bf00      	nop
 8000db2:	e7fd      	b.n	8000db0 <Error_Handler+0x8>

08000db4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	b085      	sub	sp, #20
 8000db8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000dba:	4b15      	ldr	r3, [pc, #84]	@ (8000e10 <HAL_MspInit+0x5c>)
 8000dbc:	699b      	ldr	r3, [r3, #24]
 8000dbe:	4a14      	ldr	r2, [pc, #80]	@ (8000e10 <HAL_MspInit+0x5c>)
 8000dc0:	f043 0301 	orr.w	r3, r3, #1
 8000dc4:	6193      	str	r3, [r2, #24]
 8000dc6:	4b12      	ldr	r3, [pc, #72]	@ (8000e10 <HAL_MspInit+0x5c>)
 8000dc8:	699b      	ldr	r3, [r3, #24]
 8000dca:	f003 0301 	and.w	r3, r3, #1
 8000dce:	60bb      	str	r3, [r7, #8]
 8000dd0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dd2:	4b0f      	ldr	r3, [pc, #60]	@ (8000e10 <HAL_MspInit+0x5c>)
 8000dd4:	69db      	ldr	r3, [r3, #28]
 8000dd6:	4a0e      	ldr	r2, [pc, #56]	@ (8000e10 <HAL_MspInit+0x5c>)
 8000dd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ddc:	61d3      	str	r3, [r2, #28]
 8000dde:	4b0c      	ldr	r3, [pc, #48]	@ (8000e10 <HAL_MspInit+0x5c>)
 8000de0:	69db      	ldr	r3, [r3, #28]
 8000de2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000de6:	607b      	str	r3, [r7, #4]
 8000de8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000dea:	4b0a      	ldr	r3, [pc, #40]	@ (8000e14 <HAL_MspInit+0x60>)
 8000dec:	685b      	ldr	r3, [r3, #4]
 8000dee:	60fb      	str	r3, [r7, #12]
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000df6:	60fb      	str	r3, [r7, #12]
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000dfe:	60fb      	str	r3, [r7, #12]
 8000e00:	4a04      	ldr	r2, [pc, #16]	@ (8000e14 <HAL_MspInit+0x60>)
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e06:	bf00      	nop
 8000e08:	3714      	adds	r7, #20
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bc80      	pop	{r7}
 8000e0e:	4770      	bx	lr
 8000e10:	40021000 	.word	0x40021000
 8000e14:	40010000 	.word	0x40010000

08000e18 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b088      	sub	sp, #32
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e20:	f107 0310 	add.w	r3, r7, #16
 8000e24:	2200      	movs	r2, #0
 8000e26:	601a      	str	r2, [r3, #0]
 8000e28:	605a      	str	r2, [r3, #4]
 8000e2a:	609a      	str	r2, [r3, #8]
 8000e2c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	4a28      	ldr	r2, [pc, #160]	@ (8000ed4 <HAL_ADC_MspInit+0xbc>)
 8000e34:	4293      	cmp	r3, r2
 8000e36:	d149      	bne.n	8000ecc <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000e38:	4b27      	ldr	r3, [pc, #156]	@ (8000ed8 <HAL_ADC_MspInit+0xc0>)
 8000e3a:	699b      	ldr	r3, [r3, #24]
 8000e3c:	4a26      	ldr	r2, [pc, #152]	@ (8000ed8 <HAL_ADC_MspInit+0xc0>)
 8000e3e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e42:	6193      	str	r3, [r2, #24]
 8000e44:	4b24      	ldr	r3, [pc, #144]	@ (8000ed8 <HAL_ADC_MspInit+0xc0>)
 8000e46:	699b      	ldr	r3, [r3, #24]
 8000e48:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000e4c:	60fb      	str	r3, [r7, #12]
 8000e4e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e50:	4b21      	ldr	r3, [pc, #132]	@ (8000ed8 <HAL_ADC_MspInit+0xc0>)
 8000e52:	699b      	ldr	r3, [r3, #24]
 8000e54:	4a20      	ldr	r2, [pc, #128]	@ (8000ed8 <HAL_ADC_MspInit+0xc0>)
 8000e56:	f043 0310 	orr.w	r3, r3, #16
 8000e5a:	6193      	str	r3, [r2, #24]
 8000e5c:	4b1e      	ldr	r3, [pc, #120]	@ (8000ed8 <HAL_ADC_MspInit+0xc0>)
 8000e5e:	699b      	ldr	r3, [r3, #24]
 8000e60:	f003 0310 	and.w	r3, r3, #16
 8000e64:	60bb      	str	r3, [r7, #8]
 8000e66:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000e68:	2310      	movs	r3, #16
 8000e6a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e6c:	2303      	movs	r3, #3
 8000e6e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e70:	f107 0310 	add.w	r3, r7, #16
 8000e74:	4619      	mov	r1, r3
 8000e76:	4819      	ldr	r0, [pc, #100]	@ (8000edc <HAL_ADC_MspInit+0xc4>)
 8000e78:	f001 f9c8 	bl	800220c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000e7c:	4b18      	ldr	r3, [pc, #96]	@ (8000ee0 <HAL_ADC_MspInit+0xc8>)
 8000e7e:	4a19      	ldr	r2, [pc, #100]	@ (8000ee4 <HAL_ADC_MspInit+0xcc>)
 8000e80:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e82:	4b17      	ldr	r3, [pc, #92]	@ (8000ee0 <HAL_ADC_MspInit+0xc8>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e88:	4b15      	ldr	r3, [pc, #84]	@ (8000ee0 <HAL_ADC_MspInit+0xc8>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000e8e:	4b14      	ldr	r3, [pc, #80]	@ (8000ee0 <HAL_ADC_MspInit+0xc8>)
 8000e90:	2280      	movs	r2, #128	@ 0x80
 8000e92:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000e94:	4b12      	ldr	r3, [pc, #72]	@ (8000ee0 <HAL_ADC_MspInit+0xc8>)
 8000e96:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000e9a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000e9c:	4b10      	ldr	r3, [pc, #64]	@ (8000ee0 <HAL_ADC_MspInit+0xc8>)
 8000e9e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ea2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000ea4:	4b0e      	ldr	r3, [pc, #56]	@ (8000ee0 <HAL_ADC_MspInit+0xc8>)
 8000ea6:	2220      	movs	r2, #32
 8000ea8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000eaa:	4b0d      	ldr	r3, [pc, #52]	@ (8000ee0 <HAL_ADC_MspInit+0xc8>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000eb0:	480b      	ldr	r0, [pc, #44]	@ (8000ee0 <HAL_ADC_MspInit+0xc8>)
 8000eb2:	f000 fe6b 	bl	8001b8c <HAL_DMA_Init>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d001      	beq.n	8000ec0 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000ebc:	f7ff ff74 	bl	8000da8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	4a07      	ldr	r2, [pc, #28]	@ (8000ee0 <HAL_ADC_MspInit+0xc8>)
 8000ec4:	621a      	str	r2, [r3, #32]
 8000ec6:	4a06      	ldr	r2, [pc, #24]	@ (8000ee0 <HAL_ADC_MspInit+0xc8>)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000ecc:	bf00      	nop
 8000ece:	3720      	adds	r7, #32
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	40012400 	.word	0x40012400
 8000ed8:	40021000 	.word	0x40021000
 8000edc:	40011000 	.word	0x40011000
 8000ee0:	2000023c 	.word	0x2000023c
 8000ee4:	40020008 	.word	0x40020008

08000ee8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b08a      	sub	sp, #40	@ 0x28
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef0:	f107 0318 	add.w	r3, r7, #24
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	601a      	str	r2, [r3, #0]
 8000ef8:	605a      	str	r2, [r3, #4]
 8000efa:	609a      	str	r2, [r3, #8]
 8000efc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==UART5)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	4a22      	ldr	r2, [pc, #136]	@ (8000f8c <HAL_UART_MspInit+0xa4>)
 8000f04:	4293      	cmp	r3, r2
 8000f06:	d13c      	bne.n	8000f82 <HAL_UART_MspInit+0x9a>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8000f08:	4b21      	ldr	r3, [pc, #132]	@ (8000f90 <HAL_UART_MspInit+0xa8>)
 8000f0a:	69db      	ldr	r3, [r3, #28]
 8000f0c:	4a20      	ldr	r2, [pc, #128]	@ (8000f90 <HAL_UART_MspInit+0xa8>)
 8000f0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000f12:	61d3      	str	r3, [r2, #28]
 8000f14:	4b1e      	ldr	r3, [pc, #120]	@ (8000f90 <HAL_UART_MspInit+0xa8>)
 8000f16:	69db      	ldr	r3, [r3, #28]
 8000f18:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000f1c:	617b      	str	r3, [r7, #20]
 8000f1e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f20:	4b1b      	ldr	r3, [pc, #108]	@ (8000f90 <HAL_UART_MspInit+0xa8>)
 8000f22:	699b      	ldr	r3, [r3, #24]
 8000f24:	4a1a      	ldr	r2, [pc, #104]	@ (8000f90 <HAL_UART_MspInit+0xa8>)
 8000f26:	f043 0310 	orr.w	r3, r3, #16
 8000f2a:	6193      	str	r3, [r2, #24]
 8000f2c:	4b18      	ldr	r3, [pc, #96]	@ (8000f90 <HAL_UART_MspInit+0xa8>)
 8000f2e:	699b      	ldr	r3, [r3, #24]
 8000f30:	f003 0310 	and.w	r3, r3, #16
 8000f34:	613b      	str	r3, [r7, #16]
 8000f36:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f38:	4b15      	ldr	r3, [pc, #84]	@ (8000f90 <HAL_UART_MspInit+0xa8>)
 8000f3a:	699b      	ldr	r3, [r3, #24]
 8000f3c:	4a14      	ldr	r2, [pc, #80]	@ (8000f90 <HAL_UART_MspInit+0xa8>)
 8000f3e:	f043 0320 	orr.w	r3, r3, #32
 8000f42:	6193      	str	r3, [r2, #24]
 8000f44:	4b12      	ldr	r3, [pc, #72]	@ (8000f90 <HAL_UART_MspInit+0xa8>)
 8000f46:	699b      	ldr	r3, [r3, #24]
 8000f48:	f003 0320 	and.w	r3, r3, #32
 8000f4c:	60fb      	str	r3, [r7, #12]
 8000f4e:	68fb      	ldr	r3, [r7, #12]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000f50:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f56:	2302      	movs	r3, #2
 8000f58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f5a:	2303      	movs	r3, #3
 8000f5c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f5e:	f107 0318 	add.w	r3, r7, #24
 8000f62:	4619      	mov	r1, r3
 8000f64:	480b      	ldr	r0, [pc, #44]	@ (8000f94 <HAL_UART_MspInit+0xac>)
 8000f66:	f001 f951 	bl	800220c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000f6a:	2304      	movs	r3, #4
 8000f6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f72:	2300      	movs	r3, #0
 8000f74:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f76:	f107 0318 	add.w	r3, r7, #24
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	4806      	ldr	r0, [pc, #24]	@ (8000f98 <HAL_UART_MspInit+0xb0>)
 8000f7e:	f001 f945 	bl	800220c <HAL_GPIO_Init>

  /* USER CODE END UART5_MspInit 1 */

  }

}
 8000f82:	bf00      	nop
 8000f84:	3728      	adds	r7, #40	@ 0x28
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	40005000 	.word	0x40005000
 8000f90:	40021000 	.word	0x40021000
 8000f94:	40011000 	.word	0x40011000
 8000f98:	40011400 	.word	0x40011400

08000f9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fa0:	bf00      	nop
 8000fa2:	e7fd      	b.n	8000fa0 <NMI_Handler+0x4>

08000fa4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fa8:	bf00      	nop
 8000faa:	e7fd      	b.n	8000fa8 <HardFault_Handler+0x4>

08000fac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fb0:	bf00      	nop
 8000fb2:	e7fd      	b.n	8000fb0 <MemManage_Handler+0x4>

08000fb4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fb8:	bf00      	nop
 8000fba:	e7fd      	b.n	8000fb8 <BusFault_Handler+0x4>

08000fbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fc0:	bf00      	nop
 8000fc2:	e7fd      	b.n	8000fc0 <UsageFault_Handler+0x4>

08000fc4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fc8:	bf00      	nop
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bc80      	pop	{r7}
 8000fce:	4770      	bx	lr

08000fd0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fd4:	bf00      	nop
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bc80      	pop	{r7}
 8000fda:	4770      	bx	lr

08000fdc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fe0:	bf00      	nop
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bc80      	pop	{r7}
 8000fe6:	4770      	bx	lr

08000fe8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fec:	f000 f8b4 	bl	8001158 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ff0:	bf00      	nop
 8000ff2:	bd80      	pop	{r7, pc}

08000ff4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000ff8:	4802      	ldr	r0, [pc, #8]	@ (8001004 <DMA1_Channel1_IRQHandler+0x10>)
 8000ffa:	f000 fe9d 	bl	8001d38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000ffe:	bf00      	nop
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	2000023c 	.word	0x2000023c

08001008 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b086      	sub	sp, #24
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001010:	4a14      	ldr	r2, [pc, #80]	@ (8001064 <_sbrk+0x5c>)
 8001012:	4b15      	ldr	r3, [pc, #84]	@ (8001068 <_sbrk+0x60>)
 8001014:	1ad3      	subs	r3, r2, r3
 8001016:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001018:	697b      	ldr	r3, [r7, #20]
 800101a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800101c:	4b13      	ldr	r3, [pc, #76]	@ (800106c <_sbrk+0x64>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d102      	bne.n	800102a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001024:	4b11      	ldr	r3, [pc, #68]	@ (800106c <_sbrk+0x64>)
 8001026:	4a12      	ldr	r2, [pc, #72]	@ (8001070 <_sbrk+0x68>)
 8001028:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800102a:	4b10      	ldr	r3, [pc, #64]	@ (800106c <_sbrk+0x64>)
 800102c:	681a      	ldr	r2, [r3, #0]
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	4413      	add	r3, r2
 8001032:	693a      	ldr	r2, [r7, #16]
 8001034:	429a      	cmp	r2, r3
 8001036:	d207      	bcs.n	8001048 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001038:	f002 fa58 	bl	80034ec <__errno>
 800103c:	4603      	mov	r3, r0
 800103e:	220c      	movs	r2, #12
 8001040:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001042:	f04f 33ff 	mov.w	r3, #4294967295
 8001046:	e009      	b.n	800105c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001048:	4b08      	ldr	r3, [pc, #32]	@ (800106c <_sbrk+0x64>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800104e:	4b07      	ldr	r3, [pc, #28]	@ (800106c <_sbrk+0x64>)
 8001050:	681a      	ldr	r2, [r3, #0]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	4413      	add	r3, r2
 8001056:	4a05      	ldr	r2, [pc, #20]	@ (800106c <_sbrk+0x64>)
 8001058:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800105a:	68fb      	ldr	r3, [r7, #12]
}
 800105c:	4618      	mov	r0, r3
 800105e:	3718      	adds	r7, #24
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	2000c000 	.word	0x2000c000
 8001068:	00000400 	.word	0x00000400
 800106c:	200002c8 	.word	0x200002c8
 8001070:	20000418 	.word	0x20000418

08001074 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001078:	bf00      	nop
 800107a:	46bd      	mov	sp, r7
 800107c:	bc80      	pop	{r7}
 800107e:	4770      	bx	lr

08001080 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001080:	f7ff fff8 	bl	8001074 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001084:	480b      	ldr	r0, [pc, #44]	@ (80010b4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001086:	490c      	ldr	r1, [pc, #48]	@ (80010b8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001088:	4a0c      	ldr	r2, [pc, #48]	@ (80010bc <LoopFillZerobss+0x16>)
  movs r3, #0
 800108a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800108c:	e002      	b.n	8001094 <LoopCopyDataInit>

0800108e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800108e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001090:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001092:	3304      	adds	r3, #4

08001094 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001094:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001096:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001098:	d3f9      	bcc.n	800108e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800109a:	4a09      	ldr	r2, [pc, #36]	@ (80010c0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800109c:	4c09      	ldr	r4, [pc, #36]	@ (80010c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800109e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010a0:	e001      	b.n	80010a6 <LoopFillZerobss>

080010a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010a4:	3204      	adds	r2, #4

080010a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010a8:	d3fb      	bcc.n	80010a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010aa:	f002 fa25 	bl	80034f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80010ae:	f7ff fc83 	bl	80009b8 <main>
  bx lr
 80010b2:	4770      	bx	lr
  ldr r0, =_sdata
 80010b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010b8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80010bc:	08003eac 	.word	0x08003eac
  ldr r2, =_sbss
 80010c0:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80010c4:	20000418 	.word	0x20000418

080010c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010c8:	e7fe      	b.n	80010c8 <ADC1_2_IRQHandler>
	...

080010cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010d0:	4b08      	ldr	r3, [pc, #32]	@ (80010f4 <HAL_Init+0x28>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	4a07      	ldr	r2, [pc, #28]	@ (80010f4 <HAL_Init+0x28>)
 80010d6:	f043 0310 	orr.w	r3, r3, #16
 80010da:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010dc:	2003      	movs	r0, #3
 80010de:	f000 fd13 	bl	8001b08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010e2:	200f      	movs	r0, #15
 80010e4:	f000 f808 	bl	80010f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010e8:	f7ff fe64 	bl	8000db4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010ec:	2300      	movs	r3, #0
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	40022000 	.word	0x40022000

080010f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001100:	4b12      	ldr	r3, [pc, #72]	@ (800114c <HAL_InitTick+0x54>)
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	4b12      	ldr	r3, [pc, #72]	@ (8001150 <HAL_InitTick+0x58>)
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	4619      	mov	r1, r3
 800110a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800110e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001112:	fbb2 f3f3 	udiv	r3, r2, r3
 8001116:	4618      	mov	r0, r3
 8001118:	f000 fd2b 	bl	8001b72 <HAL_SYSTICK_Config>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001122:	2301      	movs	r3, #1
 8001124:	e00e      	b.n	8001144 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	2b0f      	cmp	r3, #15
 800112a:	d80a      	bhi.n	8001142 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800112c:	2200      	movs	r2, #0
 800112e:	6879      	ldr	r1, [r7, #4]
 8001130:	f04f 30ff 	mov.w	r0, #4294967295
 8001134:	f000 fcf3 	bl	8001b1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001138:	4a06      	ldr	r2, [pc, #24]	@ (8001154 <HAL_InitTick+0x5c>)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800113e:	2300      	movs	r3, #0
 8001140:	e000      	b.n	8001144 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001142:	2301      	movs	r3, #1
}
 8001144:	4618      	mov	r0, r3
 8001146:	3708      	adds	r7, #8
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	20000000 	.word	0x20000000
 8001150:	20000008 	.word	0x20000008
 8001154:	20000004 	.word	0x20000004

08001158 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800115c:	4b05      	ldr	r3, [pc, #20]	@ (8001174 <HAL_IncTick+0x1c>)
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	461a      	mov	r2, r3
 8001162:	4b05      	ldr	r3, [pc, #20]	@ (8001178 <HAL_IncTick+0x20>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	4413      	add	r3, r2
 8001168:	4a03      	ldr	r2, [pc, #12]	@ (8001178 <HAL_IncTick+0x20>)
 800116a:	6013      	str	r3, [r2, #0]
}
 800116c:	bf00      	nop
 800116e:	46bd      	mov	sp, r7
 8001170:	bc80      	pop	{r7}
 8001172:	4770      	bx	lr
 8001174:	20000008 	.word	0x20000008
 8001178:	200002cc 	.word	0x200002cc

0800117c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  return uwTick;
 8001180:	4b02      	ldr	r3, [pc, #8]	@ (800118c <HAL_GetTick+0x10>)
 8001182:	681b      	ldr	r3, [r3, #0]
}
 8001184:	4618      	mov	r0, r3
 8001186:	46bd      	mov	sp, r7
 8001188:	bc80      	pop	{r7}
 800118a:	4770      	bx	lr
 800118c:	200002cc 	.word	0x200002cc

08001190 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001198:	f7ff fff0 	bl	800117c <HAL_GetTick>
 800119c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011a8:	d005      	beq.n	80011b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011aa:	4b0a      	ldr	r3, [pc, #40]	@ (80011d4 <HAL_Delay+0x44>)
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	461a      	mov	r2, r3
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	4413      	add	r3, r2
 80011b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80011b6:	bf00      	nop
 80011b8:	f7ff ffe0 	bl	800117c <HAL_GetTick>
 80011bc:	4602      	mov	r2, r0
 80011be:	68bb      	ldr	r3, [r7, #8]
 80011c0:	1ad3      	subs	r3, r2, r3
 80011c2:	68fa      	ldr	r2, [r7, #12]
 80011c4:	429a      	cmp	r2, r3
 80011c6:	d8f7      	bhi.n	80011b8 <HAL_Delay+0x28>
  {
  }
}
 80011c8:	bf00      	nop
 80011ca:	bf00      	nop
 80011cc:	3710      	adds	r7, #16
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	20000008 	.word	0x20000008

080011d8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b086      	sub	sp, #24
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011e0:	2300      	movs	r3, #0
 80011e2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80011e4:	2300      	movs	r3, #0
 80011e6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80011e8:	2300      	movs	r3, #0
 80011ea:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80011ec:	2300      	movs	r3, #0
 80011ee:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d101      	bne.n	80011fa <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80011f6:	2301      	movs	r3, #1
 80011f8:	e0ce      	b.n	8001398 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	689b      	ldr	r3, [r3, #8]
 80011fe:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001204:	2b00      	cmp	r3, #0
 8001206:	d109      	bne.n	800121c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	2200      	movs	r2, #0
 800120c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	2200      	movs	r2, #0
 8001212:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001216:	6878      	ldr	r0, [r7, #4]
 8001218:	f7ff fdfe 	bl	8000e18 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800121c:	6878      	ldr	r0, [r7, #4]
 800121e:	f000 faff 	bl	8001820 <ADC_ConversionStop_Disable>
 8001222:	4603      	mov	r3, r0
 8001224:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800122a:	f003 0310 	and.w	r3, r3, #16
 800122e:	2b00      	cmp	r3, #0
 8001230:	f040 80a9 	bne.w	8001386 <HAL_ADC_Init+0x1ae>
 8001234:	7dfb      	ldrb	r3, [r7, #23]
 8001236:	2b00      	cmp	r3, #0
 8001238:	f040 80a5 	bne.w	8001386 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001240:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001244:	f023 0302 	bic.w	r3, r3, #2
 8001248:	f043 0202 	orr.w	r2, r3, #2
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4951      	ldr	r1, [pc, #324]	@ (80013a0 <HAL_ADC_Init+0x1c8>)
 800125a:	428b      	cmp	r3, r1
 800125c:	d10a      	bne.n	8001274 <HAL_ADC_Init+0x9c>
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	69db      	ldr	r3, [r3, #28]
 8001262:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001266:	d002      	beq.n	800126e <HAL_ADC_Init+0x96>
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	69db      	ldr	r3, [r3, #28]
 800126c:	e004      	b.n	8001278 <HAL_ADC_Init+0xa0>
 800126e:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8001272:	e001      	b.n	8001278 <HAL_ADC_Init+0xa0>
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001278:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	7b1b      	ldrb	r3, [r3, #12]
 800127e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001280:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001282:	68ba      	ldr	r2, [r7, #8]
 8001284:	4313      	orrs	r3, r2
 8001286:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	689b      	ldr	r3, [r3, #8]
 800128c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001290:	d003      	beq.n	800129a <HAL_ADC_Init+0xc2>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	689b      	ldr	r3, [r3, #8]
 8001296:	2b01      	cmp	r3, #1
 8001298:	d102      	bne.n	80012a0 <HAL_ADC_Init+0xc8>
 800129a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800129e:	e000      	b.n	80012a2 <HAL_ADC_Init+0xca>
 80012a0:	2300      	movs	r3, #0
 80012a2:	693a      	ldr	r2, [r7, #16]
 80012a4:	4313      	orrs	r3, r2
 80012a6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	7d1b      	ldrb	r3, [r3, #20]
 80012ac:	2b01      	cmp	r3, #1
 80012ae:	d119      	bne.n	80012e4 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	7b1b      	ldrb	r3, [r3, #12]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d109      	bne.n	80012cc <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	699b      	ldr	r3, [r3, #24]
 80012bc:	3b01      	subs	r3, #1
 80012be:	035a      	lsls	r2, r3, #13
 80012c0:	693b      	ldr	r3, [r7, #16]
 80012c2:	4313      	orrs	r3, r2
 80012c4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80012c8:	613b      	str	r3, [r7, #16]
 80012ca:	e00b      	b.n	80012e4 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012d0:	f043 0220 	orr.w	r2, r3, #32
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012dc:	f043 0201 	orr.w	r2, r3, #1
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	693a      	ldr	r2, [r7, #16]
 80012f4:	430a      	orrs	r2, r1
 80012f6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	689a      	ldr	r2, [r3, #8]
 80012fe:	4b29      	ldr	r3, [pc, #164]	@ (80013a4 <HAL_ADC_Init+0x1cc>)
 8001300:	4013      	ands	r3, r2
 8001302:	687a      	ldr	r2, [r7, #4]
 8001304:	6812      	ldr	r2, [r2, #0]
 8001306:	68b9      	ldr	r1, [r7, #8]
 8001308:	430b      	orrs	r3, r1
 800130a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	689b      	ldr	r3, [r3, #8]
 8001310:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001314:	d003      	beq.n	800131e <HAL_ADC_Init+0x146>
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	689b      	ldr	r3, [r3, #8]
 800131a:	2b01      	cmp	r3, #1
 800131c:	d104      	bne.n	8001328 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	691b      	ldr	r3, [r3, #16]
 8001322:	3b01      	subs	r3, #1
 8001324:	051b      	lsls	r3, r3, #20
 8001326:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800132e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	68fa      	ldr	r2, [r7, #12]
 8001338:	430a      	orrs	r2, r1
 800133a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	689a      	ldr	r2, [r3, #8]
 8001342:	4b19      	ldr	r3, [pc, #100]	@ (80013a8 <HAL_ADC_Init+0x1d0>)
 8001344:	4013      	ands	r3, r2
 8001346:	68ba      	ldr	r2, [r7, #8]
 8001348:	429a      	cmp	r2, r3
 800134a:	d10b      	bne.n	8001364 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2200      	movs	r2, #0
 8001350:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001356:	f023 0303 	bic.w	r3, r3, #3
 800135a:	f043 0201 	orr.w	r2, r3, #1
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001362:	e018      	b.n	8001396 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001368:	f023 0312 	bic.w	r3, r3, #18
 800136c:	f043 0210 	orr.w	r2, r3, #16
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001378:	f043 0201 	orr.w	r2, r3, #1
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001380:	2301      	movs	r3, #1
 8001382:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001384:	e007      	b.n	8001396 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800138a:	f043 0210 	orr.w	r2, r3, #16
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001392:	2301      	movs	r3, #1
 8001394:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001396:	7dfb      	ldrb	r3, [r7, #23]
}
 8001398:	4618      	mov	r0, r3
 800139a:	3718      	adds	r7, #24
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	40013c00 	.word	0x40013c00
 80013a4:	ffe1f7fd 	.word	0xffe1f7fd
 80013a8:	ff1f0efe 	.word	0xff1f0efe

080013ac <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b086      	sub	sp, #24
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	60f8      	str	r0, [r7, #12]
 80013b4:	60b9      	str	r1, [r7, #8]
 80013b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013b8:	2300      	movs	r3, #0
 80013ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a64      	ldr	r2, [pc, #400]	@ (8001554 <HAL_ADC_Start_DMA+0x1a8>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d004      	beq.n	80013d0 <HAL_ADC_Start_DMA+0x24>
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4a63      	ldr	r2, [pc, #396]	@ (8001558 <HAL_ADC_Start_DMA+0x1ac>)
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d106      	bne.n	80013de <HAL_ADC_Start_DMA+0x32>
 80013d0:	4b60      	ldr	r3, [pc, #384]	@ (8001554 <HAL_ADC_Start_DMA+0x1a8>)
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80013d8:	2b00      	cmp	r3, #0
 80013da:	f040 80b3 	bne.w	8001544 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80013e4:	2b01      	cmp	r3, #1
 80013e6:	d101      	bne.n	80013ec <HAL_ADC_Start_DMA+0x40>
 80013e8:	2302      	movs	r3, #2
 80013ea:	e0ae      	b.n	800154a <HAL_ADC_Start_DMA+0x19e>
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	2201      	movs	r2, #1
 80013f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80013f4:	68f8      	ldr	r0, [r7, #12]
 80013f6:	f000 f9b9 	bl	800176c <ADC_Enable>
 80013fa:	4603      	mov	r3, r0
 80013fc:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80013fe:	7dfb      	ldrb	r3, [r7, #23]
 8001400:	2b00      	cmp	r3, #0
 8001402:	f040 809a 	bne.w	800153a <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800140a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800140e:	f023 0301 	bic.w	r3, r3, #1
 8001412:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4a4e      	ldr	r2, [pc, #312]	@ (8001558 <HAL_ADC_Start_DMA+0x1ac>)
 8001420:	4293      	cmp	r3, r2
 8001422:	d105      	bne.n	8001430 <HAL_ADC_Start_DMA+0x84>
 8001424:	4b4b      	ldr	r3, [pc, #300]	@ (8001554 <HAL_ADC_Start_DMA+0x1a8>)
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800142c:	2b00      	cmp	r3, #0
 800142e:	d115      	bne.n	800145c <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001434:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001446:	2b00      	cmp	r3, #0
 8001448:	d026      	beq.n	8001498 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800144e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001452:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800145a:	e01d      	b.n	8001498 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001460:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a39      	ldr	r2, [pc, #228]	@ (8001554 <HAL_ADC_Start_DMA+0x1a8>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d004      	beq.n	800147c <HAL_ADC_Start_DMA+0xd0>
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4a38      	ldr	r2, [pc, #224]	@ (8001558 <HAL_ADC_Start_DMA+0x1ac>)
 8001478:	4293      	cmp	r3, r2
 800147a:	d10d      	bne.n	8001498 <HAL_ADC_Start_DMA+0xec>
 800147c:	4b35      	ldr	r3, [pc, #212]	@ (8001554 <HAL_ADC_Start_DMA+0x1a8>)
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001484:	2b00      	cmp	r3, #0
 8001486:	d007      	beq.n	8001498 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800148c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001490:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800149c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d006      	beq.n	80014b2 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014a8:	f023 0206 	bic.w	r2, r3, #6
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	62da      	str	r2, [r3, #44]	@ 0x2c
 80014b0:	e002      	b.n	80014b8 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	2200      	movs	r2, #0
 80014b6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	2200      	movs	r2, #0
 80014bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	6a1b      	ldr	r3, [r3, #32]
 80014c4:	4a25      	ldr	r2, [pc, #148]	@ (800155c <HAL_ADC_Start_DMA+0x1b0>)
 80014c6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	6a1b      	ldr	r3, [r3, #32]
 80014cc:	4a24      	ldr	r2, [pc, #144]	@ (8001560 <HAL_ADC_Start_DMA+0x1b4>)
 80014ce:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	6a1b      	ldr	r3, [r3, #32]
 80014d4:	4a23      	ldr	r2, [pc, #140]	@ (8001564 <HAL_ADC_Start_DMA+0x1b8>)
 80014d6:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f06f 0202 	mvn.w	r2, #2
 80014e0:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	689a      	ldr	r2, [r3, #8]
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80014f0:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	6a18      	ldr	r0, [r3, #32]
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	334c      	adds	r3, #76	@ 0x4c
 80014fc:	4619      	mov	r1, r3
 80014fe:	68ba      	ldr	r2, [r7, #8]
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	f000 fbb9 	bl	8001c78 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	689b      	ldr	r3, [r3, #8]
 800150c:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001510:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001514:	d108      	bne.n	8001528 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	689a      	ldr	r2, [r3, #8]
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001524:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001526:	e00f      	b.n	8001548 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	689a      	ldr	r2, [r3, #8]
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001536:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001538:	e006      	b.n	8001548 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	2200      	movs	r2, #0
 800153e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8001542:	e001      	b.n	8001548 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001544:	2301      	movs	r3, #1
 8001546:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001548:	7dfb      	ldrb	r3, [r7, #23]
}
 800154a:	4618      	mov	r0, r3
 800154c:	3718      	adds	r7, #24
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	40012400 	.word	0x40012400
 8001558:	40012800 	.word	0x40012800
 800155c:	080018a3 	.word	0x080018a3
 8001560:	0800191f 	.word	0x0800191f
 8001564:	0800193b 	.word	0x0800193b

08001568 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001570:	bf00      	nop
 8001572:	370c      	adds	r7, #12
 8001574:	46bd      	mov	sp, r7
 8001576:	bc80      	pop	{r7}
 8001578:	4770      	bx	lr
	...

0800157c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800157c:	b480      	push	{r7}
 800157e:	b085      	sub	sp, #20
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
 8001584:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001586:	2300      	movs	r3, #0
 8001588:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800158a:	2300      	movs	r3, #0
 800158c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001594:	2b01      	cmp	r3, #1
 8001596:	d101      	bne.n	800159c <HAL_ADC_ConfigChannel+0x20>
 8001598:	2302      	movs	r3, #2
 800159a:	e0dc      	b.n	8001756 <HAL_ADC_ConfigChannel+0x1da>
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2201      	movs	r2, #1
 80015a0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	2b06      	cmp	r3, #6
 80015aa:	d81c      	bhi.n	80015e6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	685a      	ldr	r2, [r3, #4]
 80015b6:	4613      	mov	r3, r2
 80015b8:	009b      	lsls	r3, r3, #2
 80015ba:	4413      	add	r3, r2
 80015bc:	3b05      	subs	r3, #5
 80015be:	221f      	movs	r2, #31
 80015c0:	fa02 f303 	lsl.w	r3, r2, r3
 80015c4:	43db      	mvns	r3, r3
 80015c6:	4019      	ands	r1, r3
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	6818      	ldr	r0, [r3, #0]
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	685a      	ldr	r2, [r3, #4]
 80015d0:	4613      	mov	r3, r2
 80015d2:	009b      	lsls	r3, r3, #2
 80015d4:	4413      	add	r3, r2
 80015d6:	3b05      	subs	r3, #5
 80015d8:	fa00 f203 	lsl.w	r2, r0, r3
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	430a      	orrs	r2, r1
 80015e2:	635a      	str	r2, [r3, #52]	@ 0x34
 80015e4:	e03c      	b.n	8001660 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	2b0c      	cmp	r3, #12
 80015ec:	d81c      	bhi.n	8001628 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	685a      	ldr	r2, [r3, #4]
 80015f8:	4613      	mov	r3, r2
 80015fa:	009b      	lsls	r3, r3, #2
 80015fc:	4413      	add	r3, r2
 80015fe:	3b23      	subs	r3, #35	@ 0x23
 8001600:	221f      	movs	r2, #31
 8001602:	fa02 f303 	lsl.w	r3, r2, r3
 8001606:	43db      	mvns	r3, r3
 8001608:	4019      	ands	r1, r3
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	6818      	ldr	r0, [r3, #0]
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	685a      	ldr	r2, [r3, #4]
 8001612:	4613      	mov	r3, r2
 8001614:	009b      	lsls	r3, r3, #2
 8001616:	4413      	add	r3, r2
 8001618:	3b23      	subs	r3, #35	@ 0x23
 800161a:	fa00 f203 	lsl.w	r2, r0, r3
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	430a      	orrs	r2, r1
 8001624:	631a      	str	r2, [r3, #48]	@ 0x30
 8001626:	e01b      	b.n	8001660 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	685a      	ldr	r2, [r3, #4]
 8001632:	4613      	mov	r3, r2
 8001634:	009b      	lsls	r3, r3, #2
 8001636:	4413      	add	r3, r2
 8001638:	3b41      	subs	r3, #65	@ 0x41
 800163a:	221f      	movs	r2, #31
 800163c:	fa02 f303 	lsl.w	r3, r2, r3
 8001640:	43db      	mvns	r3, r3
 8001642:	4019      	ands	r1, r3
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	6818      	ldr	r0, [r3, #0]
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	685a      	ldr	r2, [r3, #4]
 800164c:	4613      	mov	r3, r2
 800164e:	009b      	lsls	r3, r3, #2
 8001650:	4413      	add	r3, r2
 8001652:	3b41      	subs	r3, #65	@ 0x41
 8001654:	fa00 f203 	lsl.w	r2, r0, r3
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	430a      	orrs	r2, r1
 800165e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	2b09      	cmp	r3, #9
 8001666:	d91c      	bls.n	80016a2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	68d9      	ldr	r1, [r3, #12]
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	681a      	ldr	r2, [r3, #0]
 8001672:	4613      	mov	r3, r2
 8001674:	005b      	lsls	r3, r3, #1
 8001676:	4413      	add	r3, r2
 8001678:	3b1e      	subs	r3, #30
 800167a:	2207      	movs	r2, #7
 800167c:	fa02 f303 	lsl.w	r3, r2, r3
 8001680:	43db      	mvns	r3, r3
 8001682:	4019      	ands	r1, r3
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	6898      	ldr	r0, [r3, #8]
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	4613      	mov	r3, r2
 800168e:	005b      	lsls	r3, r3, #1
 8001690:	4413      	add	r3, r2
 8001692:	3b1e      	subs	r3, #30
 8001694:	fa00 f203 	lsl.w	r2, r0, r3
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	430a      	orrs	r2, r1
 800169e:	60da      	str	r2, [r3, #12]
 80016a0:	e019      	b.n	80016d6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	6919      	ldr	r1, [r3, #16]
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	4613      	mov	r3, r2
 80016ae:	005b      	lsls	r3, r3, #1
 80016b0:	4413      	add	r3, r2
 80016b2:	2207      	movs	r2, #7
 80016b4:	fa02 f303 	lsl.w	r3, r2, r3
 80016b8:	43db      	mvns	r3, r3
 80016ba:	4019      	ands	r1, r3
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	6898      	ldr	r0, [r3, #8]
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	681a      	ldr	r2, [r3, #0]
 80016c4:	4613      	mov	r3, r2
 80016c6:	005b      	lsls	r3, r3, #1
 80016c8:	4413      	add	r3, r2
 80016ca:	fa00 f203 	lsl.w	r2, r0, r3
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	430a      	orrs	r2, r1
 80016d4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	2b10      	cmp	r3, #16
 80016dc:	d003      	beq.n	80016e6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80016e2:	2b11      	cmp	r3, #17
 80016e4:	d132      	bne.n	800174c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4a1d      	ldr	r2, [pc, #116]	@ (8001760 <HAL_ADC_ConfigChannel+0x1e4>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d125      	bne.n	800173c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	689b      	ldr	r3, [r3, #8]
 80016f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d126      	bne.n	800174c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	689a      	ldr	r2, [r3, #8]
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800170c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	2b10      	cmp	r3, #16
 8001714:	d11a      	bne.n	800174c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001716:	4b13      	ldr	r3, [pc, #76]	@ (8001764 <HAL_ADC_ConfigChannel+0x1e8>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4a13      	ldr	r2, [pc, #76]	@ (8001768 <HAL_ADC_ConfigChannel+0x1ec>)
 800171c:	fba2 2303 	umull	r2, r3, r2, r3
 8001720:	0c9a      	lsrs	r2, r3, #18
 8001722:	4613      	mov	r3, r2
 8001724:	009b      	lsls	r3, r3, #2
 8001726:	4413      	add	r3, r2
 8001728:	005b      	lsls	r3, r3, #1
 800172a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800172c:	e002      	b.n	8001734 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800172e:	68bb      	ldr	r3, [r7, #8]
 8001730:	3b01      	subs	r3, #1
 8001732:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d1f9      	bne.n	800172e <HAL_ADC_ConfigChannel+0x1b2>
 800173a:	e007      	b.n	800174c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001740:	f043 0220 	orr.w	r2, r3, #32
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001748:	2301      	movs	r3, #1
 800174a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2200      	movs	r2, #0
 8001750:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001754:	7bfb      	ldrb	r3, [r7, #15]
}
 8001756:	4618      	mov	r0, r3
 8001758:	3714      	adds	r7, #20
 800175a:	46bd      	mov	sp, r7
 800175c:	bc80      	pop	{r7}
 800175e:	4770      	bx	lr
 8001760:	40012400 	.word	0x40012400
 8001764:	20000000 	.word	0x20000000
 8001768:	431bde83 	.word	0x431bde83

0800176c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b084      	sub	sp, #16
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001774:	2300      	movs	r3, #0
 8001776:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001778:	2300      	movs	r3, #0
 800177a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	689b      	ldr	r3, [r3, #8]
 8001782:	f003 0301 	and.w	r3, r3, #1
 8001786:	2b01      	cmp	r3, #1
 8001788:	d040      	beq.n	800180c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	689a      	ldr	r2, [r3, #8]
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f042 0201 	orr.w	r2, r2, #1
 8001798:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800179a:	4b1f      	ldr	r3, [pc, #124]	@ (8001818 <ADC_Enable+0xac>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4a1f      	ldr	r2, [pc, #124]	@ (800181c <ADC_Enable+0xb0>)
 80017a0:	fba2 2303 	umull	r2, r3, r2, r3
 80017a4:	0c9b      	lsrs	r3, r3, #18
 80017a6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80017a8:	e002      	b.n	80017b0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80017aa:	68bb      	ldr	r3, [r7, #8]
 80017ac:	3b01      	subs	r3, #1
 80017ae:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80017b0:	68bb      	ldr	r3, [r7, #8]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d1f9      	bne.n	80017aa <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80017b6:	f7ff fce1 	bl	800117c <HAL_GetTick>
 80017ba:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80017bc:	e01f      	b.n	80017fe <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80017be:	f7ff fcdd 	bl	800117c <HAL_GetTick>
 80017c2:	4602      	mov	r2, r0
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	1ad3      	subs	r3, r2, r3
 80017c8:	2b02      	cmp	r3, #2
 80017ca:	d918      	bls.n	80017fe <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	689b      	ldr	r3, [r3, #8]
 80017d2:	f003 0301 	and.w	r3, r3, #1
 80017d6:	2b01      	cmp	r3, #1
 80017d8:	d011      	beq.n	80017fe <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017de:	f043 0210 	orr.w	r2, r3, #16
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017ea:	f043 0201 	orr.w	r2, r3, #1
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2200      	movs	r2, #0
 80017f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80017fa:	2301      	movs	r3, #1
 80017fc:	e007      	b.n	800180e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	689b      	ldr	r3, [r3, #8]
 8001804:	f003 0301 	and.w	r3, r3, #1
 8001808:	2b01      	cmp	r3, #1
 800180a:	d1d8      	bne.n	80017be <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800180c:	2300      	movs	r3, #0
}
 800180e:	4618      	mov	r0, r3
 8001810:	3710      	adds	r7, #16
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	20000000 	.word	0x20000000
 800181c:	431bde83 	.word	0x431bde83

08001820 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001828:	2300      	movs	r3, #0
 800182a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	f003 0301 	and.w	r3, r3, #1
 8001836:	2b01      	cmp	r3, #1
 8001838:	d12e      	bne.n	8001898 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	689a      	ldr	r2, [r3, #8]
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f022 0201 	bic.w	r2, r2, #1
 8001848:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800184a:	f7ff fc97 	bl	800117c <HAL_GetTick>
 800184e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001850:	e01b      	b.n	800188a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001852:	f7ff fc93 	bl	800117c <HAL_GetTick>
 8001856:	4602      	mov	r2, r0
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	1ad3      	subs	r3, r2, r3
 800185c:	2b02      	cmp	r3, #2
 800185e:	d914      	bls.n	800188a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	689b      	ldr	r3, [r3, #8]
 8001866:	f003 0301 	and.w	r3, r3, #1
 800186a:	2b01      	cmp	r3, #1
 800186c:	d10d      	bne.n	800188a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001872:	f043 0210 	orr.w	r2, r3, #16
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800187e:	f043 0201 	orr.w	r2, r3, #1
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8001886:	2301      	movs	r3, #1
 8001888:	e007      	b.n	800189a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	f003 0301 	and.w	r3, r3, #1
 8001894:	2b01      	cmp	r3, #1
 8001896:	d0dc      	beq.n	8001852 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001898:	2300      	movs	r3, #0
}
 800189a:	4618      	mov	r0, r3
 800189c:	3710      	adds	r7, #16
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}

080018a2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80018a2:	b580      	push	{r7, lr}
 80018a4:	b084      	sub	sp, #16
 80018a6:	af00      	add	r7, sp, #0
 80018a8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018ae:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018b4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d127      	bne.n	800190c <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018c0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	689b      	ldr	r3, [r3, #8]
 80018ce:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80018d2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80018d6:	d115      	bne.n	8001904 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d111      	bne.n	8001904 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018e4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018f0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d105      	bne.n	8001904 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018fc:	f043 0201 	orr.w	r2, r3, #1
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001904:	68f8      	ldr	r0, [r7, #12]
 8001906:	f7ff fa13 	bl	8000d30 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800190a:	e004      	b.n	8001916 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	6a1b      	ldr	r3, [r3, #32]
 8001910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001912:	6878      	ldr	r0, [r7, #4]
 8001914:	4798      	blx	r3
}
 8001916:	bf00      	nop
 8001918:	3710      	adds	r7, #16
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}

0800191e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800191e:	b580      	push	{r7, lr}
 8001920:	b084      	sub	sp, #16
 8001922:	af00      	add	r7, sp, #0
 8001924:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800192a:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800192c:	68f8      	ldr	r0, [r7, #12]
 800192e:	f7ff f9c3 	bl	8000cb8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001932:	bf00      	nop
 8001934:	3710      	adds	r7, #16
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}

0800193a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800193a:	b580      	push	{r7, lr}
 800193c:	b084      	sub	sp, #16
 800193e:	af00      	add	r7, sp, #0
 8001940:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001946:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800194c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001958:	f043 0204 	orr.w	r2, r3, #4
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001960:	68f8      	ldr	r0, [r7, #12]
 8001962:	f7ff fe01 	bl	8001568 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001966:	bf00      	nop
 8001968:	3710      	adds	r7, #16
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
	...

08001970 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001970:	b480      	push	{r7}
 8001972:	b085      	sub	sp, #20
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	f003 0307 	and.w	r3, r3, #7
 800197e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001980:	4b0c      	ldr	r3, [pc, #48]	@ (80019b4 <__NVIC_SetPriorityGrouping+0x44>)
 8001982:	68db      	ldr	r3, [r3, #12]
 8001984:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001986:	68ba      	ldr	r2, [r7, #8]
 8001988:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800198c:	4013      	ands	r3, r2
 800198e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001998:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800199c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019a2:	4a04      	ldr	r2, [pc, #16]	@ (80019b4 <__NVIC_SetPriorityGrouping+0x44>)
 80019a4:	68bb      	ldr	r3, [r7, #8]
 80019a6:	60d3      	str	r3, [r2, #12]
}
 80019a8:	bf00      	nop
 80019aa:	3714      	adds	r7, #20
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bc80      	pop	{r7}
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop
 80019b4:	e000ed00 	.word	0xe000ed00

080019b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019bc:	4b04      	ldr	r3, [pc, #16]	@ (80019d0 <__NVIC_GetPriorityGrouping+0x18>)
 80019be:	68db      	ldr	r3, [r3, #12]
 80019c0:	0a1b      	lsrs	r3, r3, #8
 80019c2:	f003 0307 	and.w	r3, r3, #7
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bc80      	pop	{r7}
 80019cc:	4770      	bx	lr
 80019ce:	bf00      	nop
 80019d0:	e000ed00 	.word	0xe000ed00

080019d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	4603      	mov	r3, r0
 80019dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	db0b      	blt.n	80019fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019e6:	79fb      	ldrb	r3, [r7, #7]
 80019e8:	f003 021f 	and.w	r2, r3, #31
 80019ec:	4906      	ldr	r1, [pc, #24]	@ (8001a08 <__NVIC_EnableIRQ+0x34>)
 80019ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019f2:	095b      	lsrs	r3, r3, #5
 80019f4:	2001      	movs	r0, #1
 80019f6:	fa00 f202 	lsl.w	r2, r0, r2
 80019fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80019fe:	bf00      	nop
 8001a00:	370c      	adds	r7, #12
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bc80      	pop	{r7}
 8001a06:	4770      	bx	lr
 8001a08:	e000e100 	.word	0xe000e100

08001a0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	4603      	mov	r3, r0
 8001a14:	6039      	str	r1, [r7, #0]
 8001a16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	db0a      	blt.n	8001a36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	b2da      	uxtb	r2, r3
 8001a24:	490c      	ldr	r1, [pc, #48]	@ (8001a58 <__NVIC_SetPriority+0x4c>)
 8001a26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a2a:	0112      	lsls	r2, r2, #4
 8001a2c:	b2d2      	uxtb	r2, r2
 8001a2e:	440b      	add	r3, r1
 8001a30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a34:	e00a      	b.n	8001a4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	b2da      	uxtb	r2, r3
 8001a3a:	4908      	ldr	r1, [pc, #32]	@ (8001a5c <__NVIC_SetPriority+0x50>)
 8001a3c:	79fb      	ldrb	r3, [r7, #7]
 8001a3e:	f003 030f 	and.w	r3, r3, #15
 8001a42:	3b04      	subs	r3, #4
 8001a44:	0112      	lsls	r2, r2, #4
 8001a46:	b2d2      	uxtb	r2, r2
 8001a48:	440b      	add	r3, r1
 8001a4a:	761a      	strb	r2, [r3, #24]
}
 8001a4c:	bf00      	nop
 8001a4e:	370c      	adds	r7, #12
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bc80      	pop	{r7}
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop
 8001a58:	e000e100 	.word	0xe000e100
 8001a5c:	e000ed00 	.word	0xe000ed00

08001a60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b089      	sub	sp, #36	@ 0x24
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	60f8      	str	r0, [r7, #12]
 8001a68:	60b9      	str	r1, [r7, #8]
 8001a6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	f003 0307 	and.w	r3, r3, #7
 8001a72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a74:	69fb      	ldr	r3, [r7, #28]
 8001a76:	f1c3 0307 	rsb	r3, r3, #7
 8001a7a:	2b04      	cmp	r3, #4
 8001a7c:	bf28      	it	cs
 8001a7e:	2304      	movcs	r3, #4
 8001a80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a82:	69fb      	ldr	r3, [r7, #28]
 8001a84:	3304      	adds	r3, #4
 8001a86:	2b06      	cmp	r3, #6
 8001a88:	d902      	bls.n	8001a90 <NVIC_EncodePriority+0x30>
 8001a8a:	69fb      	ldr	r3, [r7, #28]
 8001a8c:	3b03      	subs	r3, #3
 8001a8e:	e000      	b.n	8001a92 <NVIC_EncodePriority+0x32>
 8001a90:	2300      	movs	r3, #0
 8001a92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a94:	f04f 32ff 	mov.w	r2, #4294967295
 8001a98:	69bb      	ldr	r3, [r7, #24]
 8001a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9e:	43da      	mvns	r2, r3
 8001aa0:	68bb      	ldr	r3, [r7, #8]
 8001aa2:	401a      	ands	r2, r3
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001aa8:	f04f 31ff 	mov.w	r1, #4294967295
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	fa01 f303 	lsl.w	r3, r1, r3
 8001ab2:	43d9      	mvns	r1, r3
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ab8:	4313      	orrs	r3, r2
         );
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	3724      	adds	r7, #36	@ 0x24
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bc80      	pop	{r7}
 8001ac2:	4770      	bx	lr

08001ac4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	3b01      	subs	r3, #1
 8001ad0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ad4:	d301      	bcc.n	8001ada <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	e00f      	b.n	8001afa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ada:	4a0a      	ldr	r2, [pc, #40]	@ (8001b04 <SysTick_Config+0x40>)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	3b01      	subs	r3, #1
 8001ae0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ae2:	210f      	movs	r1, #15
 8001ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ae8:	f7ff ff90 	bl	8001a0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001aec:	4b05      	ldr	r3, [pc, #20]	@ (8001b04 <SysTick_Config+0x40>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001af2:	4b04      	ldr	r3, [pc, #16]	@ (8001b04 <SysTick_Config+0x40>)
 8001af4:	2207      	movs	r2, #7
 8001af6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001af8:	2300      	movs	r3, #0
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	3708      	adds	r7, #8
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	e000e010 	.word	0xe000e010

08001b08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b10:	6878      	ldr	r0, [r7, #4]
 8001b12:	f7ff ff2d 	bl	8001970 <__NVIC_SetPriorityGrouping>
}
 8001b16:	bf00      	nop
 8001b18:	3708      	adds	r7, #8
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}

08001b1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b1e:	b580      	push	{r7, lr}
 8001b20:	b086      	sub	sp, #24
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	4603      	mov	r3, r0
 8001b26:	60b9      	str	r1, [r7, #8]
 8001b28:	607a      	str	r2, [r7, #4]
 8001b2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b30:	f7ff ff42 	bl	80019b8 <__NVIC_GetPriorityGrouping>
 8001b34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b36:	687a      	ldr	r2, [r7, #4]
 8001b38:	68b9      	ldr	r1, [r7, #8]
 8001b3a:	6978      	ldr	r0, [r7, #20]
 8001b3c:	f7ff ff90 	bl	8001a60 <NVIC_EncodePriority>
 8001b40:	4602      	mov	r2, r0
 8001b42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b46:	4611      	mov	r1, r2
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f7ff ff5f 	bl	8001a0c <__NVIC_SetPriority>
}
 8001b4e:	bf00      	nop
 8001b50:	3718      	adds	r7, #24
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}

08001b56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b56:	b580      	push	{r7, lr}
 8001b58:	b082      	sub	sp, #8
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b64:	4618      	mov	r0, r3
 8001b66:	f7ff ff35 	bl	80019d4 <__NVIC_EnableIRQ>
}
 8001b6a:	bf00      	nop
 8001b6c:	3708      	adds	r7, #8
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}

08001b72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b72:	b580      	push	{r7, lr}
 8001b74:	b082      	sub	sp, #8
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b7a:	6878      	ldr	r0, [r7, #4]
 8001b7c:	f7ff ffa2 	bl	8001ac4 <SysTick_Config>
 8001b80:	4603      	mov	r3, r0
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	3708      	adds	r7, #8
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
	...

08001b8c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b085      	sub	sp, #20
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001b94:	2300      	movs	r3, #0
 8001b96:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d101      	bne.n	8001ba2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	e059      	b.n	8001c56 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	461a      	mov	r2, r3
 8001ba8:	4b2d      	ldr	r3, [pc, #180]	@ (8001c60 <HAL_DMA_Init+0xd4>)
 8001baa:	429a      	cmp	r2, r3
 8001bac:	d80f      	bhi.n	8001bce <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	461a      	mov	r2, r3
 8001bb4:	4b2b      	ldr	r3, [pc, #172]	@ (8001c64 <HAL_DMA_Init+0xd8>)
 8001bb6:	4413      	add	r3, r2
 8001bb8:	4a2b      	ldr	r2, [pc, #172]	@ (8001c68 <HAL_DMA_Init+0xdc>)
 8001bba:	fba2 2303 	umull	r2, r3, r2, r3
 8001bbe:	091b      	lsrs	r3, r3, #4
 8001bc0:	009a      	lsls	r2, r3, #2
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4a28      	ldr	r2, [pc, #160]	@ (8001c6c <HAL_DMA_Init+0xe0>)
 8001bca:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001bcc:	e00e      	b.n	8001bec <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	461a      	mov	r2, r3
 8001bd4:	4b26      	ldr	r3, [pc, #152]	@ (8001c70 <HAL_DMA_Init+0xe4>)
 8001bd6:	4413      	add	r3, r2
 8001bd8:	4a23      	ldr	r2, [pc, #140]	@ (8001c68 <HAL_DMA_Init+0xdc>)
 8001bda:	fba2 2303 	umull	r2, r3, r2, r3
 8001bde:	091b      	lsrs	r3, r3, #4
 8001be0:	009a      	lsls	r2, r3, #2
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	4a22      	ldr	r2, [pc, #136]	@ (8001c74 <HAL_DMA_Init+0xe8>)
 8001bea:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2202      	movs	r2, #2
 8001bf0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001c02:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001c06:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001c10:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	68db      	ldr	r3, [r3, #12]
 8001c16:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	695b      	ldr	r3, [r3, #20]
 8001c22:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c28:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	69db      	ldr	r3, [r3, #28]
 8001c2e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001c30:	68fa      	ldr	r2, [r7, #12]
 8001c32:	4313      	orrs	r3, r2
 8001c34:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	68fa      	ldr	r2, [r7, #12]
 8001c3c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2200      	movs	r2, #0
 8001c42:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2201      	movs	r2, #1
 8001c48:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2200      	movs	r2, #0
 8001c50:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001c54:	2300      	movs	r3, #0
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3714      	adds	r7, #20
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bc80      	pop	{r7}
 8001c5e:	4770      	bx	lr
 8001c60:	40020407 	.word	0x40020407
 8001c64:	bffdfff8 	.word	0xbffdfff8
 8001c68:	cccccccd 	.word	0xcccccccd
 8001c6c:	40020000 	.word	0x40020000
 8001c70:	bffdfbf8 	.word	0xbffdfbf8
 8001c74:	40020400 	.word	0x40020400

08001c78 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b086      	sub	sp, #24
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	60f8      	str	r0, [r7, #12]
 8001c80:	60b9      	str	r1, [r7, #8]
 8001c82:	607a      	str	r2, [r7, #4]
 8001c84:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c86:	2300      	movs	r3, #0
 8001c88:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c90:	2b01      	cmp	r3, #1
 8001c92:	d101      	bne.n	8001c98 <HAL_DMA_Start_IT+0x20>
 8001c94:	2302      	movs	r3, #2
 8001c96:	e04b      	b.n	8001d30 <HAL_DMA_Start_IT+0xb8>
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	d13a      	bne.n	8001d22 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	2202      	movs	r2, #2
 8001cb0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f022 0201 	bic.w	r2, r2, #1
 8001cc8:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	687a      	ldr	r2, [r7, #4]
 8001cce:	68b9      	ldr	r1, [r7, #8]
 8001cd0:	68f8      	ldr	r0, [r7, #12]
 8001cd2:	f000 fa6d 	bl	80021b0 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d008      	beq.n	8001cf0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f042 020e 	orr.w	r2, r2, #14
 8001cec:	601a      	str	r2, [r3, #0]
 8001cee:	e00f      	b.n	8001d10 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f022 0204 	bic.w	r2, r2, #4
 8001cfe:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	681a      	ldr	r2, [r3, #0]
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f042 020a 	orr.w	r2, r2, #10
 8001d0e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f042 0201 	orr.w	r2, r2, #1
 8001d1e:	601a      	str	r2, [r3, #0]
 8001d20:	e005      	b.n	8001d2e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	2200      	movs	r2, #0
 8001d26:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001d2a:	2302      	movs	r3, #2
 8001d2c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001d2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	3718      	adds	r7, #24
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}

08001d38 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b084      	sub	sp, #16
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d54:	2204      	movs	r2, #4
 8001d56:	409a      	lsls	r2, r3
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	f000 80f1 	beq.w	8001f44 <HAL_DMA_IRQHandler+0x20c>
 8001d62:	68bb      	ldr	r3, [r7, #8]
 8001d64:	f003 0304 	and.w	r3, r3, #4
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	f000 80eb 	beq.w	8001f44 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f003 0320 	and.w	r3, r3, #32
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d107      	bne.n	8001d8c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	681a      	ldr	r2, [r3, #0]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f022 0204 	bic.w	r2, r2, #4
 8001d8a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	461a      	mov	r2, r3
 8001d92:	4b5f      	ldr	r3, [pc, #380]	@ (8001f10 <HAL_DMA_IRQHandler+0x1d8>)
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d958      	bls.n	8001e4a <HAL_DMA_IRQHandler+0x112>
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a5d      	ldr	r2, [pc, #372]	@ (8001f14 <HAL_DMA_IRQHandler+0x1dc>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d04f      	beq.n	8001e42 <HAL_DMA_IRQHandler+0x10a>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a5c      	ldr	r2, [pc, #368]	@ (8001f18 <HAL_DMA_IRQHandler+0x1e0>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d048      	beq.n	8001e3e <HAL_DMA_IRQHandler+0x106>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a5a      	ldr	r2, [pc, #360]	@ (8001f1c <HAL_DMA_IRQHandler+0x1e4>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d040      	beq.n	8001e38 <HAL_DMA_IRQHandler+0x100>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a59      	ldr	r2, [pc, #356]	@ (8001f20 <HAL_DMA_IRQHandler+0x1e8>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d038      	beq.n	8001e32 <HAL_DMA_IRQHandler+0xfa>
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a57      	ldr	r2, [pc, #348]	@ (8001f24 <HAL_DMA_IRQHandler+0x1ec>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d030      	beq.n	8001e2c <HAL_DMA_IRQHandler+0xf4>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a56      	ldr	r2, [pc, #344]	@ (8001f28 <HAL_DMA_IRQHandler+0x1f0>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d028      	beq.n	8001e26 <HAL_DMA_IRQHandler+0xee>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a4d      	ldr	r2, [pc, #308]	@ (8001f10 <HAL_DMA_IRQHandler+0x1d8>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d020      	beq.n	8001e20 <HAL_DMA_IRQHandler+0xe8>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a52      	ldr	r2, [pc, #328]	@ (8001f2c <HAL_DMA_IRQHandler+0x1f4>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d019      	beq.n	8001e1c <HAL_DMA_IRQHandler+0xe4>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a50      	ldr	r2, [pc, #320]	@ (8001f30 <HAL_DMA_IRQHandler+0x1f8>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d012      	beq.n	8001e18 <HAL_DMA_IRQHandler+0xe0>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a4f      	ldr	r2, [pc, #316]	@ (8001f34 <HAL_DMA_IRQHandler+0x1fc>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d00a      	beq.n	8001e12 <HAL_DMA_IRQHandler+0xda>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a4d      	ldr	r2, [pc, #308]	@ (8001f38 <HAL_DMA_IRQHandler+0x200>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d102      	bne.n	8001e0c <HAL_DMA_IRQHandler+0xd4>
 8001e06:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001e0a:	e01b      	b.n	8001e44 <HAL_DMA_IRQHandler+0x10c>
 8001e0c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001e10:	e018      	b.n	8001e44 <HAL_DMA_IRQHandler+0x10c>
 8001e12:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e16:	e015      	b.n	8001e44 <HAL_DMA_IRQHandler+0x10c>
 8001e18:	2340      	movs	r3, #64	@ 0x40
 8001e1a:	e013      	b.n	8001e44 <HAL_DMA_IRQHandler+0x10c>
 8001e1c:	2304      	movs	r3, #4
 8001e1e:	e011      	b.n	8001e44 <HAL_DMA_IRQHandler+0x10c>
 8001e20:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001e24:	e00e      	b.n	8001e44 <HAL_DMA_IRQHandler+0x10c>
 8001e26:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001e2a:	e00b      	b.n	8001e44 <HAL_DMA_IRQHandler+0x10c>
 8001e2c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001e30:	e008      	b.n	8001e44 <HAL_DMA_IRQHandler+0x10c>
 8001e32:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001e36:	e005      	b.n	8001e44 <HAL_DMA_IRQHandler+0x10c>
 8001e38:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e3c:	e002      	b.n	8001e44 <HAL_DMA_IRQHandler+0x10c>
 8001e3e:	2340      	movs	r3, #64	@ 0x40
 8001e40:	e000      	b.n	8001e44 <HAL_DMA_IRQHandler+0x10c>
 8001e42:	2304      	movs	r3, #4
 8001e44:	4a3d      	ldr	r2, [pc, #244]	@ (8001f3c <HAL_DMA_IRQHandler+0x204>)
 8001e46:	6053      	str	r3, [r2, #4]
 8001e48:	e057      	b.n	8001efa <HAL_DMA_IRQHandler+0x1c2>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a31      	ldr	r2, [pc, #196]	@ (8001f14 <HAL_DMA_IRQHandler+0x1dc>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d04f      	beq.n	8001ef4 <HAL_DMA_IRQHandler+0x1bc>
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a2f      	ldr	r2, [pc, #188]	@ (8001f18 <HAL_DMA_IRQHandler+0x1e0>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d048      	beq.n	8001ef0 <HAL_DMA_IRQHandler+0x1b8>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4a2e      	ldr	r2, [pc, #184]	@ (8001f1c <HAL_DMA_IRQHandler+0x1e4>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d040      	beq.n	8001eea <HAL_DMA_IRQHandler+0x1b2>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a2c      	ldr	r2, [pc, #176]	@ (8001f20 <HAL_DMA_IRQHandler+0x1e8>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d038      	beq.n	8001ee4 <HAL_DMA_IRQHandler+0x1ac>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a2b      	ldr	r2, [pc, #172]	@ (8001f24 <HAL_DMA_IRQHandler+0x1ec>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d030      	beq.n	8001ede <HAL_DMA_IRQHandler+0x1a6>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a29      	ldr	r2, [pc, #164]	@ (8001f28 <HAL_DMA_IRQHandler+0x1f0>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d028      	beq.n	8001ed8 <HAL_DMA_IRQHandler+0x1a0>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a21      	ldr	r2, [pc, #132]	@ (8001f10 <HAL_DMA_IRQHandler+0x1d8>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d020      	beq.n	8001ed2 <HAL_DMA_IRQHandler+0x19a>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a25      	ldr	r2, [pc, #148]	@ (8001f2c <HAL_DMA_IRQHandler+0x1f4>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d019      	beq.n	8001ece <HAL_DMA_IRQHandler+0x196>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4a24      	ldr	r2, [pc, #144]	@ (8001f30 <HAL_DMA_IRQHandler+0x1f8>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d012      	beq.n	8001eca <HAL_DMA_IRQHandler+0x192>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a22      	ldr	r2, [pc, #136]	@ (8001f34 <HAL_DMA_IRQHandler+0x1fc>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d00a      	beq.n	8001ec4 <HAL_DMA_IRQHandler+0x18c>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a21      	ldr	r2, [pc, #132]	@ (8001f38 <HAL_DMA_IRQHandler+0x200>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d102      	bne.n	8001ebe <HAL_DMA_IRQHandler+0x186>
 8001eb8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001ebc:	e01b      	b.n	8001ef6 <HAL_DMA_IRQHandler+0x1be>
 8001ebe:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001ec2:	e018      	b.n	8001ef6 <HAL_DMA_IRQHandler+0x1be>
 8001ec4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ec8:	e015      	b.n	8001ef6 <HAL_DMA_IRQHandler+0x1be>
 8001eca:	2340      	movs	r3, #64	@ 0x40
 8001ecc:	e013      	b.n	8001ef6 <HAL_DMA_IRQHandler+0x1be>
 8001ece:	2304      	movs	r3, #4
 8001ed0:	e011      	b.n	8001ef6 <HAL_DMA_IRQHandler+0x1be>
 8001ed2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001ed6:	e00e      	b.n	8001ef6 <HAL_DMA_IRQHandler+0x1be>
 8001ed8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001edc:	e00b      	b.n	8001ef6 <HAL_DMA_IRQHandler+0x1be>
 8001ede:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001ee2:	e008      	b.n	8001ef6 <HAL_DMA_IRQHandler+0x1be>
 8001ee4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001ee8:	e005      	b.n	8001ef6 <HAL_DMA_IRQHandler+0x1be>
 8001eea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001eee:	e002      	b.n	8001ef6 <HAL_DMA_IRQHandler+0x1be>
 8001ef0:	2340      	movs	r3, #64	@ 0x40
 8001ef2:	e000      	b.n	8001ef6 <HAL_DMA_IRQHandler+0x1be>
 8001ef4:	2304      	movs	r3, #4
 8001ef6:	4a12      	ldr	r2, [pc, #72]	@ (8001f40 <HAL_DMA_IRQHandler+0x208>)
 8001ef8:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	f000 8136 	beq.w	8002170 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f08:	6878      	ldr	r0, [r7, #4]
 8001f0a:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001f0c:	e130      	b.n	8002170 <HAL_DMA_IRQHandler+0x438>
 8001f0e:	bf00      	nop
 8001f10:	40020080 	.word	0x40020080
 8001f14:	40020008 	.word	0x40020008
 8001f18:	4002001c 	.word	0x4002001c
 8001f1c:	40020030 	.word	0x40020030
 8001f20:	40020044 	.word	0x40020044
 8001f24:	40020058 	.word	0x40020058
 8001f28:	4002006c 	.word	0x4002006c
 8001f2c:	40020408 	.word	0x40020408
 8001f30:	4002041c 	.word	0x4002041c
 8001f34:	40020430 	.word	0x40020430
 8001f38:	40020444 	.word	0x40020444
 8001f3c:	40020400 	.word	0x40020400
 8001f40:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f48:	2202      	movs	r2, #2
 8001f4a:	409a      	lsls	r2, r3
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	4013      	ands	r3, r2
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	f000 80dd 	beq.w	8002110 <HAL_DMA_IRQHandler+0x3d8>
 8001f56:	68bb      	ldr	r3, [r7, #8]
 8001f58:	f003 0302 	and.w	r3, r3, #2
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	f000 80d7 	beq.w	8002110 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f003 0320 	and.w	r3, r3, #32
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d10b      	bne.n	8001f88 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f022 020a 	bic.w	r2, r2, #10
 8001f7e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2201      	movs	r2, #1
 8001f84:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	461a      	mov	r2, r3
 8001f8e:	4b7b      	ldr	r3, [pc, #492]	@ (800217c <HAL_DMA_IRQHandler+0x444>)
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d958      	bls.n	8002046 <HAL_DMA_IRQHandler+0x30e>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a79      	ldr	r2, [pc, #484]	@ (8002180 <HAL_DMA_IRQHandler+0x448>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d04f      	beq.n	800203e <HAL_DMA_IRQHandler+0x306>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a78      	ldr	r2, [pc, #480]	@ (8002184 <HAL_DMA_IRQHandler+0x44c>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d048      	beq.n	800203a <HAL_DMA_IRQHandler+0x302>
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a76      	ldr	r2, [pc, #472]	@ (8002188 <HAL_DMA_IRQHandler+0x450>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d040      	beq.n	8002034 <HAL_DMA_IRQHandler+0x2fc>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a75      	ldr	r2, [pc, #468]	@ (800218c <HAL_DMA_IRQHandler+0x454>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d038      	beq.n	800202e <HAL_DMA_IRQHandler+0x2f6>
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a73      	ldr	r2, [pc, #460]	@ (8002190 <HAL_DMA_IRQHandler+0x458>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d030      	beq.n	8002028 <HAL_DMA_IRQHandler+0x2f0>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a72      	ldr	r2, [pc, #456]	@ (8002194 <HAL_DMA_IRQHandler+0x45c>)
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d028      	beq.n	8002022 <HAL_DMA_IRQHandler+0x2ea>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a69      	ldr	r2, [pc, #420]	@ (800217c <HAL_DMA_IRQHandler+0x444>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d020      	beq.n	800201c <HAL_DMA_IRQHandler+0x2e4>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a6e      	ldr	r2, [pc, #440]	@ (8002198 <HAL_DMA_IRQHandler+0x460>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d019      	beq.n	8002018 <HAL_DMA_IRQHandler+0x2e0>
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a6c      	ldr	r2, [pc, #432]	@ (800219c <HAL_DMA_IRQHandler+0x464>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d012      	beq.n	8002014 <HAL_DMA_IRQHandler+0x2dc>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a6b      	ldr	r2, [pc, #428]	@ (80021a0 <HAL_DMA_IRQHandler+0x468>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d00a      	beq.n	800200e <HAL_DMA_IRQHandler+0x2d6>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a69      	ldr	r2, [pc, #420]	@ (80021a4 <HAL_DMA_IRQHandler+0x46c>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d102      	bne.n	8002008 <HAL_DMA_IRQHandler+0x2d0>
 8002002:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002006:	e01b      	b.n	8002040 <HAL_DMA_IRQHandler+0x308>
 8002008:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800200c:	e018      	b.n	8002040 <HAL_DMA_IRQHandler+0x308>
 800200e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002012:	e015      	b.n	8002040 <HAL_DMA_IRQHandler+0x308>
 8002014:	2320      	movs	r3, #32
 8002016:	e013      	b.n	8002040 <HAL_DMA_IRQHandler+0x308>
 8002018:	2302      	movs	r3, #2
 800201a:	e011      	b.n	8002040 <HAL_DMA_IRQHandler+0x308>
 800201c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002020:	e00e      	b.n	8002040 <HAL_DMA_IRQHandler+0x308>
 8002022:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002026:	e00b      	b.n	8002040 <HAL_DMA_IRQHandler+0x308>
 8002028:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800202c:	e008      	b.n	8002040 <HAL_DMA_IRQHandler+0x308>
 800202e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002032:	e005      	b.n	8002040 <HAL_DMA_IRQHandler+0x308>
 8002034:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002038:	e002      	b.n	8002040 <HAL_DMA_IRQHandler+0x308>
 800203a:	2320      	movs	r3, #32
 800203c:	e000      	b.n	8002040 <HAL_DMA_IRQHandler+0x308>
 800203e:	2302      	movs	r3, #2
 8002040:	4a59      	ldr	r2, [pc, #356]	@ (80021a8 <HAL_DMA_IRQHandler+0x470>)
 8002042:	6053      	str	r3, [r2, #4]
 8002044:	e057      	b.n	80020f6 <HAL_DMA_IRQHandler+0x3be>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a4d      	ldr	r2, [pc, #308]	@ (8002180 <HAL_DMA_IRQHandler+0x448>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d04f      	beq.n	80020f0 <HAL_DMA_IRQHandler+0x3b8>
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a4b      	ldr	r2, [pc, #300]	@ (8002184 <HAL_DMA_IRQHandler+0x44c>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d048      	beq.n	80020ec <HAL_DMA_IRQHandler+0x3b4>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a4a      	ldr	r2, [pc, #296]	@ (8002188 <HAL_DMA_IRQHandler+0x450>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d040      	beq.n	80020e6 <HAL_DMA_IRQHandler+0x3ae>
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a48      	ldr	r2, [pc, #288]	@ (800218c <HAL_DMA_IRQHandler+0x454>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d038      	beq.n	80020e0 <HAL_DMA_IRQHandler+0x3a8>
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a47      	ldr	r2, [pc, #284]	@ (8002190 <HAL_DMA_IRQHandler+0x458>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d030      	beq.n	80020da <HAL_DMA_IRQHandler+0x3a2>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a45      	ldr	r2, [pc, #276]	@ (8002194 <HAL_DMA_IRQHandler+0x45c>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d028      	beq.n	80020d4 <HAL_DMA_IRQHandler+0x39c>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a3d      	ldr	r2, [pc, #244]	@ (800217c <HAL_DMA_IRQHandler+0x444>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d020      	beq.n	80020ce <HAL_DMA_IRQHandler+0x396>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a41      	ldr	r2, [pc, #260]	@ (8002198 <HAL_DMA_IRQHandler+0x460>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d019      	beq.n	80020ca <HAL_DMA_IRQHandler+0x392>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a40      	ldr	r2, [pc, #256]	@ (800219c <HAL_DMA_IRQHandler+0x464>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d012      	beq.n	80020c6 <HAL_DMA_IRQHandler+0x38e>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a3e      	ldr	r2, [pc, #248]	@ (80021a0 <HAL_DMA_IRQHandler+0x468>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d00a      	beq.n	80020c0 <HAL_DMA_IRQHandler+0x388>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4a3d      	ldr	r2, [pc, #244]	@ (80021a4 <HAL_DMA_IRQHandler+0x46c>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d102      	bne.n	80020ba <HAL_DMA_IRQHandler+0x382>
 80020b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020b8:	e01b      	b.n	80020f2 <HAL_DMA_IRQHandler+0x3ba>
 80020ba:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80020be:	e018      	b.n	80020f2 <HAL_DMA_IRQHandler+0x3ba>
 80020c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80020c4:	e015      	b.n	80020f2 <HAL_DMA_IRQHandler+0x3ba>
 80020c6:	2320      	movs	r3, #32
 80020c8:	e013      	b.n	80020f2 <HAL_DMA_IRQHandler+0x3ba>
 80020ca:	2302      	movs	r3, #2
 80020cc:	e011      	b.n	80020f2 <HAL_DMA_IRQHandler+0x3ba>
 80020ce:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80020d2:	e00e      	b.n	80020f2 <HAL_DMA_IRQHandler+0x3ba>
 80020d4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80020d8:	e00b      	b.n	80020f2 <HAL_DMA_IRQHandler+0x3ba>
 80020da:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80020de:	e008      	b.n	80020f2 <HAL_DMA_IRQHandler+0x3ba>
 80020e0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020e4:	e005      	b.n	80020f2 <HAL_DMA_IRQHandler+0x3ba>
 80020e6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80020ea:	e002      	b.n	80020f2 <HAL_DMA_IRQHandler+0x3ba>
 80020ec:	2320      	movs	r3, #32
 80020ee:	e000      	b.n	80020f2 <HAL_DMA_IRQHandler+0x3ba>
 80020f0:	2302      	movs	r3, #2
 80020f2:	4a2e      	ldr	r2, [pc, #184]	@ (80021ac <HAL_DMA_IRQHandler+0x474>)
 80020f4:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2200      	movs	r2, #0
 80020fa:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002102:	2b00      	cmp	r3, #0
 8002104:	d034      	beq.n	8002170 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800210e:	e02f      	b.n	8002170 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002114:	2208      	movs	r2, #8
 8002116:	409a      	lsls	r2, r3
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	4013      	ands	r3, r2
 800211c:	2b00      	cmp	r3, #0
 800211e:	d028      	beq.n	8002172 <HAL_DMA_IRQHandler+0x43a>
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	f003 0308 	and.w	r3, r3, #8
 8002126:	2b00      	cmp	r3, #0
 8002128:	d023      	beq.n	8002172 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	681a      	ldr	r2, [r3, #0]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f022 020e 	bic.w	r2, r2, #14
 8002138:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002142:	2101      	movs	r1, #1
 8002144:	fa01 f202 	lsl.w	r2, r1, r2
 8002148:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2201      	movs	r2, #1
 800214e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2201      	movs	r2, #1
 8002154:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2200      	movs	r2, #0
 800215c:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002164:	2b00      	cmp	r3, #0
 8002166:	d004      	beq.n	8002172 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800216c:	6878      	ldr	r0, [r7, #4]
 800216e:	4798      	blx	r3
    }
  }
  return;
 8002170:	bf00      	nop
 8002172:	bf00      	nop
}
 8002174:	3710      	adds	r7, #16
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	40020080 	.word	0x40020080
 8002180:	40020008 	.word	0x40020008
 8002184:	4002001c 	.word	0x4002001c
 8002188:	40020030 	.word	0x40020030
 800218c:	40020044 	.word	0x40020044
 8002190:	40020058 	.word	0x40020058
 8002194:	4002006c 	.word	0x4002006c
 8002198:	40020408 	.word	0x40020408
 800219c:	4002041c 	.word	0x4002041c
 80021a0:	40020430 	.word	0x40020430
 80021a4:	40020444 	.word	0x40020444
 80021a8:	40020400 	.word	0x40020400
 80021ac:	40020000 	.word	0x40020000

080021b0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b085      	sub	sp, #20
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	60f8      	str	r0, [r7, #12]
 80021b8:	60b9      	str	r1, [r7, #8]
 80021ba:	607a      	str	r2, [r7, #4]
 80021bc:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021c6:	2101      	movs	r1, #1
 80021c8:	fa01 f202 	lsl.w	r2, r1, r2
 80021cc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	683a      	ldr	r2, [r7, #0]
 80021d4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	2b10      	cmp	r3, #16
 80021dc:	d108      	bne.n	80021f0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	687a      	ldr	r2, [r7, #4]
 80021e4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	68ba      	ldr	r2, [r7, #8]
 80021ec:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80021ee:	e007      	b.n	8002200 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	68ba      	ldr	r2, [r7, #8]
 80021f6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	687a      	ldr	r2, [r7, #4]
 80021fe:	60da      	str	r2, [r3, #12]
}
 8002200:	bf00      	nop
 8002202:	3714      	adds	r7, #20
 8002204:	46bd      	mov	sp, r7
 8002206:	bc80      	pop	{r7}
 8002208:	4770      	bx	lr
	...

0800220c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800220c:	b480      	push	{r7}
 800220e:	b08b      	sub	sp, #44	@ 0x2c
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002216:	2300      	movs	r3, #0
 8002218:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800221a:	2300      	movs	r3, #0
 800221c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800221e:	e179      	b.n	8002514 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002220:	2201      	movs	r2, #1
 8002222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002224:	fa02 f303 	lsl.w	r3, r2, r3
 8002228:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	69fa      	ldr	r2, [r7, #28]
 8002230:	4013      	ands	r3, r2
 8002232:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002234:	69ba      	ldr	r2, [r7, #24]
 8002236:	69fb      	ldr	r3, [r7, #28]
 8002238:	429a      	cmp	r2, r3
 800223a:	f040 8168 	bne.w	800250e <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	4a96      	ldr	r2, [pc, #600]	@ (800249c <HAL_GPIO_Init+0x290>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d05e      	beq.n	8002306 <HAL_GPIO_Init+0xfa>
 8002248:	4a94      	ldr	r2, [pc, #592]	@ (800249c <HAL_GPIO_Init+0x290>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d875      	bhi.n	800233a <HAL_GPIO_Init+0x12e>
 800224e:	4a94      	ldr	r2, [pc, #592]	@ (80024a0 <HAL_GPIO_Init+0x294>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d058      	beq.n	8002306 <HAL_GPIO_Init+0xfa>
 8002254:	4a92      	ldr	r2, [pc, #584]	@ (80024a0 <HAL_GPIO_Init+0x294>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d86f      	bhi.n	800233a <HAL_GPIO_Init+0x12e>
 800225a:	4a92      	ldr	r2, [pc, #584]	@ (80024a4 <HAL_GPIO_Init+0x298>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d052      	beq.n	8002306 <HAL_GPIO_Init+0xfa>
 8002260:	4a90      	ldr	r2, [pc, #576]	@ (80024a4 <HAL_GPIO_Init+0x298>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d869      	bhi.n	800233a <HAL_GPIO_Init+0x12e>
 8002266:	4a90      	ldr	r2, [pc, #576]	@ (80024a8 <HAL_GPIO_Init+0x29c>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d04c      	beq.n	8002306 <HAL_GPIO_Init+0xfa>
 800226c:	4a8e      	ldr	r2, [pc, #568]	@ (80024a8 <HAL_GPIO_Init+0x29c>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d863      	bhi.n	800233a <HAL_GPIO_Init+0x12e>
 8002272:	4a8e      	ldr	r2, [pc, #568]	@ (80024ac <HAL_GPIO_Init+0x2a0>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d046      	beq.n	8002306 <HAL_GPIO_Init+0xfa>
 8002278:	4a8c      	ldr	r2, [pc, #560]	@ (80024ac <HAL_GPIO_Init+0x2a0>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d85d      	bhi.n	800233a <HAL_GPIO_Init+0x12e>
 800227e:	2b12      	cmp	r3, #18
 8002280:	d82a      	bhi.n	80022d8 <HAL_GPIO_Init+0xcc>
 8002282:	2b12      	cmp	r3, #18
 8002284:	d859      	bhi.n	800233a <HAL_GPIO_Init+0x12e>
 8002286:	a201      	add	r2, pc, #4	@ (adr r2, 800228c <HAL_GPIO_Init+0x80>)
 8002288:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800228c:	08002307 	.word	0x08002307
 8002290:	080022e1 	.word	0x080022e1
 8002294:	080022f3 	.word	0x080022f3
 8002298:	08002335 	.word	0x08002335
 800229c:	0800233b 	.word	0x0800233b
 80022a0:	0800233b 	.word	0x0800233b
 80022a4:	0800233b 	.word	0x0800233b
 80022a8:	0800233b 	.word	0x0800233b
 80022ac:	0800233b 	.word	0x0800233b
 80022b0:	0800233b 	.word	0x0800233b
 80022b4:	0800233b 	.word	0x0800233b
 80022b8:	0800233b 	.word	0x0800233b
 80022bc:	0800233b 	.word	0x0800233b
 80022c0:	0800233b 	.word	0x0800233b
 80022c4:	0800233b 	.word	0x0800233b
 80022c8:	0800233b 	.word	0x0800233b
 80022cc:	0800233b 	.word	0x0800233b
 80022d0:	080022e9 	.word	0x080022e9
 80022d4:	080022fd 	.word	0x080022fd
 80022d8:	4a75      	ldr	r2, [pc, #468]	@ (80024b0 <HAL_GPIO_Init+0x2a4>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d013      	beq.n	8002306 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80022de:	e02c      	b.n	800233a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	68db      	ldr	r3, [r3, #12]
 80022e4:	623b      	str	r3, [r7, #32]
          break;
 80022e6:	e029      	b.n	800233c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	68db      	ldr	r3, [r3, #12]
 80022ec:	3304      	adds	r3, #4
 80022ee:	623b      	str	r3, [r7, #32]
          break;
 80022f0:	e024      	b.n	800233c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	68db      	ldr	r3, [r3, #12]
 80022f6:	3308      	adds	r3, #8
 80022f8:	623b      	str	r3, [r7, #32]
          break;
 80022fa:	e01f      	b.n	800233c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	68db      	ldr	r3, [r3, #12]
 8002300:	330c      	adds	r3, #12
 8002302:	623b      	str	r3, [r7, #32]
          break;
 8002304:	e01a      	b.n	800233c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d102      	bne.n	8002314 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800230e:	2304      	movs	r3, #4
 8002310:	623b      	str	r3, [r7, #32]
          break;
 8002312:	e013      	b.n	800233c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	2b01      	cmp	r3, #1
 800231a:	d105      	bne.n	8002328 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800231c:	2308      	movs	r3, #8
 800231e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	69fa      	ldr	r2, [r7, #28]
 8002324:	611a      	str	r2, [r3, #16]
          break;
 8002326:	e009      	b.n	800233c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002328:	2308      	movs	r3, #8
 800232a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	69fa      	ldr	r2, [r7, #28]
 8002330:	615a      	str	r2, [r3, #20]
          break;
 8002332:	e003      	b.n	800233c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002334:	2300      	movs	r3, #0
 8002336:	623b      	str	r3, [r7, #32]
          break;
 8002338:	e000      	b.n	800233c <HAL_GPIO_Init+0x130>
          break;
 800233a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800233c:	69bb      	ldr	r3, [r7, #24]
 800233e:	2bff      	cmp	r3, #255	@ 0xff
 8002340:	d801      	bhi.n	8002346 <HAL_GPIO_Init+0x13a>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	e001      	b.n	800234a <HAL_GPIO_Init+0x13e>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	3304      	adds	r3, #4
 800234a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800234c:	69bb      	ldr	r3, [r7, #24]
 800234e:	2bff      	cmp	r3, #255	@ 0xff
 8002350:	d802      	bhi.n	8002358 <HAL_GPIO_Init+0x14c>
 8002352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002354:	009b      	lsls	r3, r3, #2
 8002356:	e002      	b.n	800235e <HAL_GPIO_Init+0x152>
 8002358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800235a:	3b08      	subs	r3, #8
 800235c:	009b      	lsls	r3, r3, #2
 800235e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	210f      	movs	r1, #15
 8002366:	693b      	ldr	r3, [r7, #16]
 8002368:	fa01 f303 	lsl.w	r3, r1, r3
 800236c:	43db      	mvns	r3, r3
 800236e:	401a      	ands	r2, r3
 8002370:	6a39      	ldr	r1, [r7, #32]
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	fa01 f303 	lsl.w	r3, r1, r3
 8002378:	431a      	orrs	r2, r3
 800237a:	697b      	ldr	r3, [r7, #20]
 800237c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002386:	2b00      	cmp	r3, #0
 8002388:	f000 80c1 	beq.w	800250e <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800238c:	4b49      	ldr	r3, [pc, #292]	@ (80024b4 <HAL_GPIO_Init+0x2a8>)
 800238e:	699b      	ldr	r3, [r3, #24]
 8002390:	4a48      	ldr	r2, [pc, #288]	@ (80024b4 <HAL_GPIO_Init+0x2a8>)
 8002392:	f043 0301 	orr.w	r3, r3, #1
 8002396:	6193      	str	r3, [r2, #24]
 8002398:	4b46      	ldr	r3, [pc, #280]	@ (80024b4 <HAL_GPIO_Init+0x2a8>)
 800239a:	699b      	ldr	r3, [r3, #24]
 800239c:	f003 0301 	and.w	r3, r3, #1
 80023a0:	60bb      	str	r3, [r7, #8]
 80023a2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80023a4:	4a44      	ldr	r2, [pc, #272]	@ (80024b8 <HAL_GPIO_Init+0x2ac>)
 80023a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023a8:	089b      	lsrs	r3, r3, #2
 80023aa:	3302      	adds	r3, #2
 80023ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023b0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80023b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023b4:	f003 0303 	and.w	r3, r3, #3
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	220f      	movs	r2, #15
 80023bc:	fa02 f303 	lsl.w	r3, r2, r3
 80023c0:	43db      	mvns	r3, r3
 80023c2:	68fa      	ldr	r2, [r7, #12]
 80023c4:	4013      	ands	r3, r2
 80023c6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	4a3c      	ldr	r2, [pc, #240]	@ (80024bc <HAL_GPIO_Init+0x2b0>)
 80023cc:	4293      	cmp	r3, r2
 80023ce:	d01f      	beq.n	8002410 <HAL_GPIO_Init+0x204>
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	4a3b      	ldr	r2, [pc, #236]	@ (80024c0 <HAL_GPIO_Init+0x2b4>)
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d019      	beq.n	800240c <HAL_GPIO_Init+0x200>
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	4a3a      	ldr	r2, [pc, #232]	@ (80024c4 <HAL_GPIO_Init+0x2b8>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d013      	beq.n	8002408 <HAL_GPIO_Init+0x1fc>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	4a39      	ldr	r2, [pc, #228]	@ (80024c8 <HAL_GPIO_Init+0x2bc>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d00d      	beq.n	8002404 <HAL_GPIO_Init+0x1f8>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	4a38      	ldr	r2, [pc, #224]	@ (80024cc <HAL_GPIO_Init+0x2c0>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d007      	beq.n	8002400 <HAL_GPIO_Init+0x1f4>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	4a37      	ldr	r2, [pc, #220]	@ (80024d0 <HAL_GPIO_Init+0x2c4>)
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d101      	bne.n	80023fc <HAL_GPIO_Init+0x1f0>
 80023f8:	2305      	movs	r3, #5
 80023fa:	e00a      	b.n	8002412 <HAL_GPIO_Init+0x206>
 80023fc:	2306      	movs	r3, #6
 80023fe:	e008      	b.n	8002412 <HAL_GPIO_Init+0x206>
 8002400:	2304      	movs	r3, #4
 8002402:	e006      	b.n	8002412 <HAL_GPIO_Init+0x206>
 8002404:	2303      	movs	r3, #3
 8002406:	e004      	b.n	8002412 <HAL_GPIO_Init+0x206>
 8002408:	2302      	movs	r3, #2
 800240a:	e002      	b.n	8002412 <HAL_GPIO_Init+0x206>
 800240c:	2301      	movs	r3, #1
 800240e:	e000      	b.n	8002412 <HAL_GPIO_Init+0x206>
 8002410:	2300      	movs	r3, #0
 8002412:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002414:	f002 0203 	and.w	r2, r2, #3
 8002418:	0092      	lsls	r2, r2, #2
 800241a:	4093      	lsls	r3, r2
 800241c:	68fa      	ldr	r2, [r7, #12]
 800241e:	4313      	orrs	r3, r2
 8002420:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002422:	4925      	ldr	r1, [pc, #148]	@ (80024b8 <HAL_GPIO_Init+0x2ac>)
 8002424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002426:	089b      	lsrs	r3, r3, #2
 8002428:	3302      	adds	r3, #2
 800242a:	68fa      	ldr	r2, [r7, #12]
 800242c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002438:	2b00      	cmp	r3, #0
 800243a:	d006      	beq.n	800244a <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800243c:	4b25      	ldr	r3, [pc, #148]	@ (80024d4 <HAL_GPIO_Init+0x2c8>)
 800243e:	689a      	ldr	r2, [r3, #8]
 8002440:	4924      	ldr	r1, [pc, #144]	@ (80024d4 <HAL_GPIO_Init+0x2c8>)
 8002442:	69bb      	ldr	r3, [r7, #24]
 8002444:	4313      	orrs	r3, r2
 8002446:	608b      	str	r3, [r1, #8]
 8002448:	e006      	b.n	8002458 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800244a:	4b22      	ldr	r3, [pc, #136]	@ (80024d4 <HAL_GPIO_Init+0x2c8>)
 800244c:	689a      	ldr	r2, [r3, #8]
 800244e:	69bb      	ldr	r3, [r7, #24]
 8002450:	43db      	mvns	r3, r3
 8002452:	4920      	ldr	r1, [pc, #128]	@ (80024d4 <HAL_GPIO_Init+0x2c8>)
 8002454:	4013      	ands	r3, r2
 8002456:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002460:	2b00      	cmp	r3, #0
 8002462:	d006      	beq.n	8002472 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002464:	4b1b      	ldr	r3, [pc, #108]	@ (80024d4 <HAL_GPIO_Init+0x2c8>)
 8002466:	68da      	ldr	r2, [r3, #12]
 8002468:	491a      	ldr	r1, [pc, #104]	@ (80024d4 <HAL_GPIO_Init+0x2c8>)
 800246a:	69bb      	ldr	r3, [r7, #24]
 800246c:	4313      	orrs	r3, r2
 800246e:	60cb      	str	r3, [r1, #12]
 8002470:	e006      	b.n	8002480 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002472:	4b18      	ldr	r3, [pc, #96]	@ (80024d4 <HAL_GPIO_Init+0x2c8>)
 8002474:	68da      	ldr	r2, [r3, #12]
 8002476:	69bb      	ldr	r3, [r7, #24]
 8002478:	43db      	mvns	r3, r3
 800247a:	4916      	ldr	r1, [pc, #88]	@ (80024d4 <HAL_GPIO_Init+0x2c8>)
 800247c:	4013      	ands	r3, r2
 800247e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002488:	2b00      	cmp	r3, #0
 800248a:	d025      	beq.n	80024d8 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800248c:	4b11      	ldr	r3, [pc, #68]	@ (80024d4 <HAL_GPIO_Init+0x2c8>)
 800248e:	685a      	ldr	r2, [r3, #4]
 8002490:	4910      	ldr	r1, [pc, #64]	@ (80024d4 <HAL_GPIO_Init+0x2c8>)
 8002492:	69bb      	ldr	r3, [r7, #24]
 8002494:	4313      	orrs	r3, r2
 8002496:	604b      	str	r3, [r1, #4]
 8002498:	e025      	b.n	80024e6 <HAL_GPIO_Init+0x2da>
 800249a:	bf00      	nop
 800249c:	10320000 	.word	0x10320000
 80024a0:	10310000 	.word	0x10310000
 80024a4:	10220000 	.word	0x10220000
 80024a8:	10210000 	.word	0x10210000
 80024ac:	10120000 	.word	0x10120000
 80024b0:	10110000 	.word	0x10110000
 80024b4:	40021000 	.word	0x40021000
 80024b8:	40010000 	.word	0x40010000
 80024bc:	40010800 	.word	0x40010800
 80024c0:	40010c00 	.word	0x40010c00
 80024c4:	40011000 	.word	0x40011000
 80024c8:	40011400 	.word	0x40011400
 80024cc:	40011800 	.word	0x40011800
 80024d0:	40011c00 	.word	0x40011c00
 80024d4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80024d8:	4b15      	ldr	r3, [pc, #84]	@ (8002530 <HAL_GPIO_Init+0x324>)
 80024da:	685a      	ldr	r2, [r3, #4]
 80024dc:	69bb      	ldr	r3, [r7, #24]
 80024de:	43db      	mvns	r3, r3
 80024e0:	4913      	ldr	r1, [pc, #76]	@ (8002530 <HAL_GPIO_Init+0x324>)
 80024e2:	4013      	ands	r3, r2
 80024e4:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d006      	beq.n	8002500 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80024f2:	4b0f      	ldr	r3, [pc, #60]	@ (8002530 <HAL_GPIO_Init+0x324>)
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	490e      	ldr	r1, [pc, #56]	@ (8002530 <HAL_GPIO_Init+0x324>)
 80024f8:	69bb      	ldr	r3, [r7, #24]
 80024fa:	4313      	orrs	r3, r2
 80024fc:	600b      	str	r3, [r1, #0]
 80024fe:	e006      	b.n	800250e <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002500:	4b0b      	ldr	r3, [pc, #44]	@ (8002530 <HAL_GPIO_Init+0x324>)
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	69bb      	ldr	r3, [r7, #24]
 8002506:	43db      	mvns	r3, r3
 8002508:	4909      	ldr	r1, [pc, #36]	@ (8002530 <HAL_GPIO_Init+0x324>)
 800250a:	4013      	ands	r3, r2
 800250c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800250e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002510:	3301      	adds	r3, #1
 8002512:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800251a:	fa22 f303 	lsr.w	r3, r2, r3
 800251e:	2b00      	cmp	r3, #0
 8002520:	f47f ae7e 	bne.w	8002220 <HAL_GPIO_Init+0x14>
  }
}
 8002524:	bf00      	nop
 8002526:	bf00      	nop
 8002528:	372c      	adds	r7, #44	@ 0x2c
 800252a:	46bd      	mov	sp, r7
 800252c:	bc80      	pop	{r7}
 800252e:	4770      	bx	lr
 8002530:	40010400 	.word	0x40010400

08002534 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002534:	b480      	push	{r7}
 8002536:	b083      	sub	sp, #12
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
 800253c:	460b      	mov	r3, r1
 800253e:	807b      	strh	r3, [r7, #2]
 8002540:	4613      	mov	r3, r2
 8002542:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002544:	787b      	ldrb	r3, [r7, #1]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d003      	beq.n	8002552 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800254a:	887a      	ldrh	r2, [r7, #2]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002550:	e003      	b.n	800255a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002552:	887b      	ldrh	r3, [r7, #2]
 8002554:	041a      	lsls	r2, r3, #16
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	611a      	str	r2, [r3, #16]
}
 800255a:	bf00      	nop
 800255c:	370c      	adds	r7, #12
 800255e:	46bd      	mov	sp, r7
 8002560:	bc80      	pop	{r7}
 8002562:	4770      	bx	lr

08002564 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002564:	b480      	push	{r7}
 8002566:	b085      	sub	sp, #20
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
 800256c:	460b      	mov	r3, r1
 800256e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	68db      	ldr	r3, [r3, #12]
 8002574:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002576:	887a      	ldrh	r2, [r7, #2]
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	4013      	ands	r3, r2
 800257c:	041a      	lsls	r2, r3, #16
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	43d9      	mvns	r1, r3
 8002582:	887b      	ldrh	r3, [r7, #2]
 8002584:	400b      	ands	r3, r1
 8002586:	431a      	orrs	r2, r3
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	611a      	str	r2, [r3, #16]
}
 800258c:	bf00      	nop
 800258e:	3714      	adds	r7, #20
 8002590:	46bd      	mov	sp, r7
 8002592:	bc80      	pop	{r7}
 8002594:	4770      	bx	lr
	...

08002598 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b086      	sub	sp, #24
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d101      	bne.n	80025aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e272      	b.n	8002a90 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f003 0301 	and.w	r3, r3, #1
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	f000 8087 	beq.w	80026c6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80025b8:	4b92      	ldr	r3, [pc, #584]	@ (8002804 <HAL_RCC_OscConfig+0x26c>)
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	f003 030c 	and.w	r3, r3, #12
 80025c0:	2b04      	cmp	r3, #4
 80025c2:	d00c      	beq.n	80025de <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80025c4:	4b8f      	ldr	r3, [pc, #572]	@ (8002804 <HAL_RCC_OscConfig+0x26c>)
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	f003 030c 	and.w	r3, r3, #12
 80025cc:	2b08      	cmp	r3, #8
 80025ce:	d112      	bne.n	80025f6 <HAL_RCC_OscConfig+0x5e>
 80025d0:	4b8c      	ldr	r3, [pc, #560]	@ (8002804 <HAL_RCC_OscConfig+0x26c>)
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025dc:	d10b      	bne.n	80025f6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025de:	4b89      	ldr	r3, [pc, #548]	@ (8002804 <HAL_RCC_OscConfig+0x26c>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d06c      	beq.n	80026c4 <HAL_RCC_OscConfig+0x12c>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d168      	bne.n	80026c4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e24c      	b.n	8002a90 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025fe:	d106      	bne.n	800260e <HAL_RCC_OscConfig+0x76>
 8002600:	4b80      	ldr	r3, [pc, #512]	@ (8002804 <HAL_RCC_OscConfig+0x26c>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a7f      	ldr	r2, [pc, #508]	@ (8002804 <HAL_RCC_OscConfig+0x26c>)
 8002606:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800260a:	6013      	str	r3, [r2, #0]
 800260c:	e02e      	b.n	800266c <HAL_RCC_OscConfig+0xd4>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d10c      	bne.n	8002630 <HAL_RCC_OscConfig+0x98>
 8002616:	4b7b      	ldr	r3, [pc, #492]	@ (8002804 <HAL_RCC_OscConfig+0x26c>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a7a      	ldr	r2, [pc, #488]	@ (8002804 <HAL_RCC_OscConfig+0x26c>)
 800261c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002620:	6013      	str	r3, [r2, #0]
 8002622:	4b78      	ldr	r3, [pc, #480]	@ (8002804 <HAL_RCC_OscConfig+0x26c>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a77      	ldr	r2, [pc, #476]	@ (8002804 <HAL_RCC_OscConfig+0x26c>)
 8002628:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800262c:	6013      	str	r3, [r2, #0]
 800262e:	e01d      	b.n	800266c <HAL_RCC_OscConfig+0xd4>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002638:	d10c      	bne.n	8002654 <HAL_RCC_OscConfig+0xbc>
 800263a:	4b72      	ldr	r3, [pc, #456]	@ (8002804 <HAL_RCC_OscConfig+0x26c>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a71      	ldr	r2, [pc, #452]	@ (8002804 <HAL_RCC_OscConfig+0x26c>)
 8002640:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002644:	6013      	str	r3, [r2, #0]
 8002646:	4b6f      	ldr	r3, [pc, #444]	@ (8002804 <HAL_RCC_OscConfig+0x26c>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a6e      	ldr	r2, [pc, #440]	@ (8002804 <HAL_RCC_OscConfig+0x26c>)
 800264c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002650:	6013      	str	r3, [r2, #0]
 8002652:	e00b      	b.n	800266c <HAL_RCC_OscConfig+0xd4>
 8002654:	4b6b      	ldr	r3, [pc, #428]	@ (8002804 <HAL_RCC_OscConfig+0x26c>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a6a      	ldr	r2, [pc, #424]	@ (8002804 <HAL_RCC_OscConfig+0x26c>)
 800265a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800265e:	6013      	str	r3, [r2, #0]
 8002660:	4b68      	ldr	r3, [pc, #416]	@ (8002804 <HAL_RCC_OscConfig+0x26c>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a67      	ldr	r2, [pc, #412]	@ (8002804 <HAL_RCC_OscConfig+0x26c>)
 8002666:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800266a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d013      	beq.n	800269c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002674:	f7fe fd82 	bl	800117c <HAL_GetTick>
 8002678:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800267a:	e008      	b.n	800268e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800267c:	f7fe fd7e 	bl	800117c <HAL_GetTick>
 8002680:	4602      	mov	r2, r0
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	1ad3      	subs	r3, r2, r3
 8002686:	2b64      	cmp	r3, #100	@ 0x64
 8002688:	d901      	bls.n	800268e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800268a:	2303      	movs	r3, #3
 800268c:	e200      	b.n	8002a90 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800268e:	4b5d      	ldr	r3, [pc, #372]	@ (8002804 <HAL_RCC_OscConfig+0x26c>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002696:	2b00      	cmp	r3, #0
 8002698:	d0f0      	beq.n	800267c <HAL_RCC_OscConfig+0xe4>
 800269a:	e014      	b.n	80026c6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800269c:	f7fe fd6e 	bl	800117c <HAL_GetTick>
 80026a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026a2:	e008      	b.n	80026b6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026a4:	f7fe fd6a 	bl	800117c <HAL_GetTick>
 80026a8:	4602      	mov	r2, r0
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	2b64      	cmp	r3, #100	@ 0x64
 80026b0:	d901      	bls.n	80026b6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80026b2:	2303      	movs	r3, #3
 80026b4:	e1ec      	b.n	8002a90 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026b6:	4b53      	ldr	r3, [pc, #332]	@ (8002804 <HAL_RCC_OscConfig+0x26c>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d1f0      	bne.n	80026a4 <HAL_RCC_OscConfig+0x10c>
 80026c2:	e000      	b.n	80026c6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f003 0302 	and.w	r3, r3, #2
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d063      	beq.n	800279a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80026d2:	4b4c      	ldr	r3, [pc, #304]	@ (8002804 <HAL_RCC_OscConfig+0x26c>)
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	f003 030c 	and.w	r3, r3, #12
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d00b      	beq.n	80026f6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80026de:	4b49      	ldr	r3, [pc, #292]	@ (8002804 <HAL_RCC_OscConfig+0x26c>)
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	f003 030c 	and.w	r3, r3, #12
 80026e6:	2b08      	cmp	r3, #8
 80026e8:	d11c      	bne.n	8002724 <HAL_RCC_OscConfig+0x18c>
 80026ea:	4b46      	ldr	r3, [pc, #280]	@ (8002804 <HAL_RCC_OscConfig+0x26c>)
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d116      	bne.n	8002724 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026f6:	4b43      	ldr	r3, [pc, #268]	@ (8002804 <HAL_RCC_OscConfig+0x26c>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f003 0302 	and.w	r3, r3, #2
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d005      	beq.n	800270e <HAL_RCC_OscConfig+0x176>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	691b      	ldr	r3, [r3, #16]
 8002706:	2b01      	cmp	r3, #1
 8002708:	d001      	beq.n	800270e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	e1c0      	b.n	8002a90 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800270e:	4b3d      	ldr	r3, [pc, #244]	@ (8002804 <HAL_RCC_OscConfig+0x26c>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	695b      	ldr	r3, [r3, #20]
 800271a:	00db      	lsls	r3, r3, #3
 800271c:	4939      	ldr	r1, [pc, #228]	@ (8002804 <HAL_RCC_OscConfig+0x26c>)
 800271e:	4313      	orrs	r3, r2
 8002720:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002722:	e03a      	b.n	800279a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	691b      	ldr	r3, [r3, #16]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d020      	beq.n	800276e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800272c:	4b36      	ldr	r3, [pc, #216]	@ (8002808 <HAL_RCC_OscConfig+0x270>)
 800272e:	2201      	movs	r2, #1
 8002730:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002732:	f7fe fd23 	bl	800117c <HAL_GetTick>
 8002736:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002738:	e008      	b.n	800274c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800273a:	f7fe fd1f 	bl	800117c <HAL_GetTick>
 800273e:	4602      	mov	r2, r0
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	1ad3      	subs	r3, r2, r3
 8002744:	2b02      	cmp	r3, #2
 8002746:	d901      	bls.n	800274c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002748:	2303      	movs	r3, #3
 800274a:	e1a1      	b.n	8002a90 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800274c:	4b2d      	ldr	r3, [pc, #180]	@ (8002804 <HAL_RCC_OscConfig+0x26c>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f003 0302 	and.w	r3, r3, #2
 8002754:	2b00      	cmp	r3, #0
 8002756:	d0f0      	beq.n	800273a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002758:	4b2a      	ldr	r3, [pc, #168]	@ (8002804 <HAL_RCC_OscConfig+0x26c>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	695b      	ldr	r3, [r3, #20]
 8002764:	00db      	lsls	r3, r3, #3
 8002766:	4927      	ldr	r1, [pc, #156]	@ (8002804 <HAL_RCC_OscConfig+0x26c>)
 8002768:	4313      	orrs	r3, r2
 800276a:	600b      	str	r3, [r1, #0]
 800276c:	e015      	b.n	800279a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800276e:	4b26      	ldr	r3, [pc, #152]	@ (8002808 <HAL_RCC_OscConfig+0x270>)
 8002770:	2200      	movs	r2, #0
 8002772:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002774:	f7fe fd02 	bl	800117c <HAL_GetTick>
 8002778:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800277a:	e008      	b.n	800278e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800277c:	f7fe fcfe 	bl	800117c <HAL_GetTick>
 8002780:	4602      	mov	r2, r0
 8002782:	693b      	ldr	r3, [r7, #16]
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	2b02      	cmp	r3, #2
 8002788:	d901      	bls.n	800278e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800278a:	2303      	movs	r3, #3
 800278c:	e180      	b.n	8002a90 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800278e:	4b1d      	ldr	r3, [pc, #116]	@ (8002804 <HAL_RCC_OscConfig+0x26c>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f003 0302 	and.w	r3, r3, #2
 8002796:	2b00      	cmp	r3, #0
 8002798:	d1f0      	bne.n	800277c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f003 0308 	and.w	r3, r3, #8
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d03a      	beq.n	800281c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	699b      	ldr	r3, [r3, #24]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d019      	beq.n	80027e2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027ae:	4b17      	ldr	r3, [pc, #92]	@ (800280c <HAL_RCC_OscConfig+0x274>)
 80027b0:	2201      	movs	r2, #1
 80027b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027b4:	f7fe fce2 	bl	800117c <HAL_GetTick>
 80027b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027ba:	e008      	b.n	80027ce <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027bc:	f7fe fcde 	bl	800117c <HAL_GetTick>
 80027c0:	4602      	mov	r2, r0
 80027c2:	693b      	ldr	r3, [r7, #16]
 80027c4:	1ad3      	subs	r3, r2, r3
 80027c6:	2b02      	cmp	r3, #2
 80027c8:	d901      	bls.n	80027ce <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80027ca:	2303      	movs	r3, #3
 80027cc:	e160      	b.n	8002a90 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027ce:	4b0d      	ldr	r3, [pc, #52]	@ (8002804 <HAL_RCC_OscConfig+0x26c>)
 80027d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027d2:	f003 0302 	and.w	r3, r3, #2
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d0f0      	beq.n	80027bc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80027da:	2001      	movs	r0, #1
 80027dc:	f000 face 	bl	8002d7c <RCC_Delay>
 80027e0:	e01c      	b.n	800281c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027e2:	4b0a      	ldr	r3, [pc, #40]	@ (800280c <HAL_RCC_OscConfig+0x274>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027e8:	f7fe fcc8 	bl	800117c <HAL_GetTick>
 80027ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027ee:	e00f      	b.n	8002810 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027f0:	f7fe fcc4 	bl	800117c <HAL_GetTick>
 80027f4:	4602      	mov	r2, r0
 80027f6:	693b      	ldr	r3, [r7, #16]
 80027f8:	1ad3      	subs	r3, r2, r3
 80027fa:	2b02      	cmp	r3, #2
 80027fc:	d908      	bls.n	8002810 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80027fe:	2303      	movs	r3, #3
 8002800:	e146      	b.n	8002a90 <HAL_RCC_OscConfig+0x4f8>
 8002802:	bf00      	nop
 8002804:	40021000 	.word	0x40021000
 8002808:	42420000 	.word	0x42420000
 800280c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002810:	4b92      	ldr	r3, [pc, #584]	@ (8002a5c <HAL_RCC_OscConfig+0x4c4>)
 8002812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002814:	f003 0302 	and.w	r3, r3, #2
 8002818:	2b00      	cmp	r3, #0
 800281a:	d1e9      	bne.n	80027f0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f003 0304 	and.w	r3, r3, #4
 8002824:	2b00      	cmp	r3, #0
 8002826:	f000 80a6 	beq.w	8002976 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800282a:	2300      	movs	r3, #0
 800282c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800282e:	4b8b      	ldr	r3, [pc, #556]	@ (8002a5c <HAL_RCC_OscConfig+0x4c4>)
 8002830:	69db      	ldr	r3, [r3, #28]
 8002832:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002836:	2b00      	cmp	r3, #0
 8002838:	d10d      	bne.n	8002856 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800283a:	4b88      	ldr	r3, [pc, #544]	@ (8002a5c <HAL_RCC_OscConfig+0x4c4>)
 800283c:	69db      	ldr	r3, [r3, #28]
 800283e:	4a87      	ldr	r2, [pc, #540]	@ (8002a5c <HAL_RCC_OscConfig+0x4c4>)
 8002840:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002844:	61d3      	str	r3, [r2, #28]
 8002846:	4b85      	ldr	r3, [pc, #532]	@ (8002a5c <HAL_RCC_OscConfig+0x4c4>)
 8002848:	69db      	ldr	r3, [r3, #28]
 800284a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800284e:	60bb      	str	r3, [r7, #8]
 8002850:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002852:	2301      	movs	r3, #1
 8002854:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002856:	4b82      	ldr	r3, [pc, #520]	@ (8002a60 <HAL_RCC_OscConfig+0x4c8>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800285e:	2b00      	cmp	r3, #0
 8002860:	d118      	bne.n	8002894 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002862:	4b7f      	ldr	r3, [pc, #508]	@ (8002a60 <HAL_RCC_OscConfig+0x4c8>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a7e      	ldr	r2, [pc, #504]	@ (8002a60 <HAL_RCC_OscConfig+0x4c8>)
 8002868:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800286c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800286e:	f7fe fc85 	bl	800117c <HAL_GetTick>
 8002872:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002874:	e008      	b.n	8002888 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002876:	f7fe fc81 	bl	800117c <HAL_GetTick>
 800287a:	4602      	mov	r2, r0
 800287c:	693b      	ldr	r3, [r7, #16]
 800287e:	1ad3      	subs	r3, r2, r3
 8002880:	2b64      	cmp	r3, #100	@ 0x64
 8002882:	d901      	bls.n	8002888 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002884:	2303      	movs	r3, #3
 8002886:	e103      	b.n	8002a90 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002888:	4b75      	ldr	r3, [pc, #468]	@ (8002a60 <HAL_RCC_OscConfig+0x4c8>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002890:	2b00      	cmp	r3, #0
 8002892:	d0f0      	beq.n	8002876 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	68db      	ldr	r3, [r3, #12]
 8002898:	2b01      	cmp	r3, #1
 800289a:	d106      	bne.n	80028aa <HAL_RCC_OscConfig+0x312>
 800289c:	4b6f      	ldr	r3, [pc, #444]	@ (8002a5c <HAL_RCC_OscConfig+0x4c4>)
 800289e:	6a1b      	ldr	r3, [r3, #32]
 80028a0:	4a6e      	ldr	r2, [pc, #440]	@ (8002a5c <HAL_RCC_OscConfig+0x4c4>)
 80028a2:	f043 0301 	orr.w	r3, r3, #1
 80028a6:	6213      	str	r3, [r2, #32]
 80028a8:	e02d      	b.n	8002906 <HAL_RCC_OscConfig+0x36e>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	68db      	ldr	r3, [r3, #12]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d10c      	bne.n	80028cc <HAL_RCC_OscConfig+0x334>
 80028b2:	4b6a      	ldr	r3, [pc, #424]	@ (8002a5c <HAL_RCC_OscConfig+0x4c4>)
 80028b4:	6a1b      	ldr	r3, [r3, #32]
 80028b6:	4a69      	ldr	r2, [pc, #420]	@ (8002a5c <HAL_RCC_OscConfig+0x4c4>)
 80028b8:	f023 0301 	bic.w	r3, r3, #1
 80028bc:	6213      	str	r3, [r2, #32]
 80028be:	4b67      	ldr	r3, [pc, #412]	@ (8002a5c <HAL_RCC_OscConfig+0x4c4>)
 80028c0:	6a1b      	ldr	r3, [r3, #32]
 80028c2:	4a66      	ldr	r2, [pc, #408]	@ (8002a5c <HAL_RCC_OscConfig+0x4c4>)
 80028c4:	f023 0304 	bic.w	r3, r3, #4
 80028c8:	6213      	str	r3, [r2, #32]
 80028ca:	e01c      	b.n	8002906 <HAL_RCC_OscConfig+0x36e>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	68db      	ldr	r3, [r3, #12]
 80028d0:	2b05      	cmp	r3, #5
 80028d2:	d10c      	bne.n	80028ee <HAL_RCC_OscConfig+0x356>
 80028d4:	4b61      	ldr	r3, [pc, #388]	@ (8002a5c <HAL_RCC_OscConfig+0x4c4>)
 80028d6:	6a1b      	ldr	r3, [r3, #32]
 80028d8:	4a60      	ldr	r2, [pc, #384]	@ (8002a5c <HAL_RCC_OscConfig+0x4c4>)
 80028da:	f043 0304 	orr.w	r3, r3, #4
 80028de:	6213      	str	r3, [r2, #32]
 80028e0:	4b5e      	ldr	r3, [pc, #376]	@ (8002a5c <HAL_RCC_OscConfig+0x4c4>)
 80028e2:	6a1b      	ldr	r3, [r3, #32]
 80028e4:	4a5d      	ldr	r2, [pc, #372]	@ (8002a5c <HAL_RCC_OscConfig+0x4c4>)
 80028e6:	f043 0301 	orr.w	r3, r3, #1
 80028ea:	6213      	str	r3, [r2, #32]
 80028ec:	e00b      	b.n	8002906 <HAL_RCC_OscConfig+0x36e>
 80028ee:	4b5b      	ldr	r3, [pc, #364]	@ (8002a5c <HAL_RCC_OscConfig+0x4c4>)
 80028f0:	6a1b      	ldr	r3, [r3, #32]
 80028f2:	4a5a      	ldr	r2, [pc, #360]	@ (8002a5c <HAL_RCC_OscConfig+0x4c4>)
 80028f4:	f023 0301 	bic.w	r3, r3, #1
 80028f8:	6213      	str	r3, [r2, #32]
 80028fa:	4b58      	ldr	r3, [pc, #352]	@ (8002a5c <HAL_RCC_OscConfig+0x4c4>)
 80028fc:	6a1b      	ldr	r3, [r3, #32]
 80028fe:	4a57      	ldr	r2, [pc, #348]	@ (8002a5c <HAL_RCC_OscConfig+0x4c4>)
 8002900:	f023 0304 	bic.w	r3, r3, #4
 8002904:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	68db      	ldr	r3, [r3, #12]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d015      	beq.n	800293a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800290e:	f7fe fc35 	bl	800117c <HAL_GetTick>
 8002912:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002914:	e00a      	b.n	800292c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002916:	f7fe fc31 	bl	800117c <HAL_GetTick>
 800291a:	4602      	mov	r2, r0
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	1ad3      	subs	r3, r2, r3
 8002920:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002924:	4293      	cmp	r3, r2
 8002926:	d901      	bls.n	800292c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002928:	2303      	movs	r3, #3
 800292a:	e0b1      	b.n	8002a90 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800292c:	4b4b      	ldr	r3, [pc, #300]	@ (8002a5c <HAL_RCC_OscConfig+0x4c4>)
 800292e:	6a1b      	ldr	r3, [r3, #32]
 8002930:	f003 0302 	and.w	r3, r3, #2
 8002934:	2b00      	cmp	r3, #0
 8002936:	d0ee      	beq.n	8002916 <HAL_RCC_OscConfig+0x37e>
 8002938:	e014      	b.n	8002964 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800293a:	f7fe fc1f 	bl	800117c <HAL_GetTick>
 800293e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002940:	e00a      	b.n	8002958 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002942:	f7fe fc1b 	bl	800117c <HAL_GetTick>
 8002946:	4602      	mov	r2, r0
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	1ad3      	subs	r3, r2, r3
 800294c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002950:	4293      	cmp	r3, r2
 8002952:	d901      	bls.n	8002958 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002954:	2303      	movs	r3, #3
 8002956:	e09b      	b.n	8002a90 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002958:	4b40      	ldr	r3, [pc, #256]	@ (8002a5c <HAL_RCC_OscConfig+0x4c4>)
 800295a:	6a1b      	ldr	r3, [r3, #32]
 800295c:	f003 0302 	and.w	r3, r3, #2
 8002960:	2b00      	cmp	r3, #0
 8002962:	d1ee      	bne.n	8002942 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002964:	7dfb      	ldrb	r3, [r7, #23]
 8002966:	2b01      	cmp	r3, #1
 8002968:	d105      	bne.n	8002976 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800296a:	4b3c      	ldr	r3, [pc, #240]	@ (8002a5c <HAL_RCC_OscConfig+0x4c4>)
 800296c:	69db      	ldr	r3, [r3, #28]
 800296e:	4a3b      	ldr	r2, [pc, #236]	@ (8002a5c <HAL_RCC_OscConfig+0x4c4>)
 8002970:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002974:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	69db      	ldr	r3, [r3, #28]
 800297a:	2b00      	cmp	r3, #0
 800297c:	f000 8087 	beq.w	8002a8e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002980:	4b36      	ldr	r3, [pc, #216]	@ (8002a5c <HAL_RCC_OscConfig+0x4c4>)
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	f003 030c 	and.w	r3, r3, #12
 8002988:	2b08      	cmp	r3, #8
 800298a:	d061      	beq.n	8002a50 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	69db      	ldr	r3, [r3, #28]
 8002990:	2b02      	cmp	r3, #2
 8002992:	d146      	bne.n	8002a22 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002994:	4b33      	ldr	r3, [pc, #204]	@ (8002a64 <HAL_RCC_OscConfig+0x4cc>)
 8002996:	2200      	movs	r2, #0
 8002998:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800299a:	f7fe fbef 	bl	800117c <HAL_GetTick>
 800299e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029a0:	e008      	b.n	80029b4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029a2:	f7fe fbeb 	bl	800117c <HAL_GetTick>
 80029a6:	4602      	mov	r2, r0
 80029a8:	693b      	ldr	r3, [r7, #16]
 80029aa:	1ad3      	subs	r3, r2, r3
 80029ac:	2b02      	cmp	r3, #2
 80029ae:	d901      	bls.n	80029b4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80029b0:	2303      	movs	r3, #3
 80029b2:	e06d      	b.n	8002a90 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029b4:	4b29      	ldr	r3, [pc, #164]	@ (8002a5c <HAL_RCC_OscConfig+0x4c4>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d1f0      	bne.n	80029a2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6a1b      	ldr	r3, [r3, #32]
 80029c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029c8:	d108      	bne.n	80029dc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80029ca:	4b24      	ldr	r3, [pc, #144]	@ (8002a5c <HAL_RCC_OscConfig+0x4c4>)
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	4921      	ldr	r1, [pc, #132]	@ (8002a5c <HAL_RCC_OscConfig+0x4c4>)
 80029d8:	4313      	orrs	r3, r2
 80029da:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029dc:	4b1f      	ldr	r3, [pc, #124]	@ (8002a5c <HAL_RCC_OscConfig+0x4c4>)
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6a19      	ldr	r1, [r3, #32]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ec:	430b      	orrs	r3, r1
 80029ee:	491b      	ldr	r1, [pc, #108]	@ (8002a5c <HAL_RCC_OscConfig+0x4c4>)
 80029f0:	4313      	orrs	r3, r2
 80029f2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029f4:	4b1b      	ldr	r3, [pc, #108]	@ (8002a64 <HAL_RCC_OscConfig+0x4cc>)
 80029f6:	2201      	movs	r2, #1
 80029f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029fa:	f7fe fbbf 	bl	800117c <HAL_GetTick>
 80029fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a00:	e008      	b.n	8002a14 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a02:	f7fe fbbb 	bl	800117c <HAL_GetTick>
 8002a06:	4602      	mov	r2, r0
 8002a08:	693b      	ldr	r3, [r7, #16]
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	2b02      	cmp	r3, #2
 8002a0e:	d901      	bls.n	8002a14 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002a10:	2303      	movs	r3, #3
 8002a12:	e03d      	b.n	8002a90 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a14:	4b11      	ldr	r3, [pc, #68]	@ (8002a5c <HAL_RCC_OscConfig+0x4c4>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d0f0      	beq.n	8002a02 <HAL_RCC_OscConfig+0x46a>
 8002a20:	e035      	b.n	8002a8e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a22:	4b10      	ldr	r3, [pc, #64]	@ (8002a64 <HAL_RCC_OscConfig+0x4cc>)
 8002a24:	2200      	movs	r2, #0
 8002a26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a28:	f7fe fba8 	bl	800117c <HAL_GetTick>
 8002a2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a2e:	e008      	b.n	8002a42 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a30:	f7fe fba4 	bl	800117c <HAL_GetTick>
 8002a34:	4602      	mov	r2, r0
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	1ad3      	subs	r3, r2, r3
 8002a3a:	2b02      	cmp	r3, #2
 8002a3c:	d901      	bls.n	8002a42 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002a3e:	2303      	movs	r3, #3
 8002a40:	e026      	b.n	8002a90 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a42:	4b06      	ldr	r3, [pc, #24]	@ (8002a5c <HAL_RCC_OscConfig+0x4c4>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d1f0      	bne.n	8002a30 <HAL_RCC_OscConfig+0x498>
 8002a4e:	e01e      	b.n	8002a8e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	69db      	ldr	r3, [r3, #28]
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d107      	bne.n	8002a68 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e019      	b.n	8002a90 <HAL_RCC_OscConfig+0x4f8>
 8002a5c:	40021000 	.word	0x40021000
 8002a60:	40007000 	.word	0x40007000
 8002a64:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002a68:	4b0b      	ldr	r3, [pc, #44]	@ (8002a98 <HAL_RCC_OscConfig+0x500>)
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6a1b      	ldr	r3, [r3, #32]
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d106      	bne.n	8002a8a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a86:	429a      	cmp	r2, r3
 8002a88:	d001      	beq.n	8002a8e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e000      	b.n	8002a90 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002a8e:	2300      	movs	r3, #0
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	3718      	adds	r7, #24
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	40021000 	.word	0x40021000

08002a9c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b084      	sub	sp, #16
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
 8002aa4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d101      	bne.n	8002ab0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002aac:	2301      	movs	r3, #1
 8002aae:	e0d0      	b.n	8002c52 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ab0:	4b6a      	ldr	r3, [pc, #424]	@ (8002c5c <HAL_RCC_ClockConfig+0x1c0>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f003 0307 	and.w	r3, r3, #7
 8002ab8:	683a      	ldr	r2, [r7, #0]
 8002aba:	429a      	cmp	r2, r3
 8002abc:	d910      	bls.n	8002ae0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002abe:	4b67      	ldr	r3, [pc, #412]	@ (8002c5c <HAL_RCC_ClockConfig+0x1c0>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f023 0207 	bic.w	r2, r3, #7
 8002ac6:	4965      	ldr	r1, [pc, #404]	@ (8002c5c <HAL_RCC_ClockConfig+0x1c0>)
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	4313      	orrs	r3, r2
 8002acc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ace:	4b63      	ldr	r3, [pc, #396]	@ (8002c5c <HAL_RCC_ClockConfig+0x1c0>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0307 	and.w	r3, r3, #7
 8002ad6:	683a      	ldr	r2, [r7, #0]
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	d001      	beq.n	8002ae0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e0b8      	b.n	8002c52 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 0302 	and.w	r3, r3, #2
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d020      	beq.n	8002b2e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f003 0304 	and.w	r3, r3, #4
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d005      	beq.n	8002b04 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002af8:	4b59      	ldr	r3, [pc, #356]	@ (8002c60 <HAL_RCC_ClockConfig+0x1c4>)
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	4a58      	ldr	r2, [pc, #352]	@ (8002c60 <HAL_RCC_ClockConfig+0x1c4>)
 8002afe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002b02:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 0308 	and.w	r3, r3, #8
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d005      	beq.n	8002b1c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b10:	4b53      	ldr	r3, [pc, #332]	@ (8002c60 <HAL_RCC_ClockConfig+0x1c4>)
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	4a52      	ldr	r2, [pc, #328]	@ (8002c60 <HAL_RCC_ClockConfig+0x1c4>)
 8002b16:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002b1a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b1c:	4b50      	ldr	r3, [pc, #320]	@ (8002c60 <HAL_RCC_ClockConfig+0x1c4>)
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	494d      	ldr	r1, [pc, #308]	@ (8002c60 <HAL_RCC_ClockConfig+0x1c4>)
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 0301 	and.w	r3, r3, #1
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d040      	beq.n	8002bbc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	2b01      	cmp	r3, #1
 8002b40:	d107      	bne.n	8002b52 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b42:	4b47      	ldr	r3, [pc, #284]	@ (8002c60 <HAL_RCC_ClockConfig+0x1c4>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d115      	bne.n	8002b7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e07f      	b.n	8002c52 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	2b02      	cmp	r3, #2
 8002b58:	d107      	bne.n	8002b6a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b5a:	4b41      	ldr	r3, [pc, #260]	@ (8002c60 <HAL_RCC_ClockConfig+0x1c4>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d109      	bne.n	8002b7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	e073      	b.n	8002c52 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b6a:	4b3d      	ldr	r3, [pc, #244]	@ (8002c60 <HAL_RCC_ClockConfig+0x1c4>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 0302 	and.w	r3, r3, #2
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d101      	bne.n	8002b7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	e06b      	b.n	8002c52 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b7a:	4b39      	ldr	r3, [pc, #228]	@ (8002c60 <HAL_RCC_ClockConfig+0x1c4>)
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	f023 0203 	bic.w	r2, r3, #3
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	4936      	ldr	r1, [pc, #216]	@ (8002c60 <HAL_RCC_ClockConfig+0x1c4>)
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b8c:	f7fe faf6 	bl	800117c <HAL_GetTick>
 8002b90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b92:	e00a      	b.n	8002baa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b94:	f7fe faf2 	bl	800117c <HAL_GetTick>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	1ad3      	subs	r3, r2, r3
 8002b9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d901      	bls.n	8002baa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002ba6:	2303      	movs	r3, #3
 8002ba8:	e053      	b.n	8002c52 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002baa:	4b2d      	ldr	r3, [pc, #180]	@ (8002c60 <HAL_RCC_ClockConfig+0x1c4>)
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	f003 020c 	and.w	r2, r3, #12
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	d1eb      	bne.n	8002b94 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002bbc:	4b27      	ldr	r3, [pc, #156]	@ (8002c5c <HAL_RCC_ClockConfig+0x1c0>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0307 	and.w	r3, r3, #7
 8002bc4:	683a      	ldr	r2, [r7, #0]
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d210      	bcs.n	8002bec <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bca:	4b24      	ldr	r3, [pc, #144]	@ (8002c5c <HAL_RCC_ClockConfig+0x1c0>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f023 0207 	bic.w	r2, r3, #7
 8002bd2:	4922      	ldr	r1, [pc, #136]	@ (8002c5c <HAL_RCC_ClockConfig+0x1c0>)
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bda:	4b20      	ldr	r3, [pc, #128]	@ (8002c5c <HAL_RCC_ClockConfig+0x1c0>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 0307 	and.w	r3, r3, #7
 8002be2:	683a      	ldr	r2, [r7, #0]
 8002be4:	429a      	cmp	r2, r3
 8002be6:	d001      	beq.n	8002bec <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002be8:	2301      	movs	r3, #1
 8002bea:	e032      	b.n	8002c52 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f003 0304 	and.w	r3, r3, #4
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d008      	beq.n	8002c0a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002bf8:	4b19      	ldr	r3, [pc, #100]	@ (8002c60 <HAL_RCC_ClockConfig+0x1c4>)
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	4916      	ldr	r1, [pc, #88]	@ (8002c60 <HAL_RCC_ClockConfig+0x1c4>)
 8002c06:	4313      	orrs	r3, r2
 8002c08:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 0308 	and.w	r3, r3, #8
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d009      	beq.n	8002c2a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002c16:	4b12      	ldr	r3, [pc, #72]	@ (8002c60 <HAL_RCC_ClockConfig+0x1c4>)
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	691b      	ldr	r3, [r3, #16]
 8002c22:	00db      	lsls	r3, r3, #3
 8002c24:	490e      	ldr	r1, [pc, #56]	@ (8002c60 <HAL_RCC_ClockConfig+0x1c4>)
 8002c26:	4313      	orrs	r3, r2
 8002c28:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c2a:	f000 f821 	bl	8002c70 <HAL_RCC_GetSysClockFreq>
 8002c2e:	4602      	mov	r2, r0
 8002c30:	4b0b      	ldr	r3, [pc, #44]	@ (8002c60 <HAL_RCC_ClockConfig+0x1c4>)
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	091b      	lsrs	r3, r3, #4
 8002c36:	f003 030f 	and.w	r3, r3, #15
 8002c3a:	490a      	ldr	r1, [pc, #40]	@ (8002c64 <HAL_RCC_ClockConfig+0x1c8>)
 8002c3c:	5ccb      	ldrb	r3, [r1, r3]
 8002c3e:	fa22 f303 	lsr.w	r3, r2, r3
 8002c42:	4a09      	ldr	r2, [pc, #36]	@ (8002c68 <HAL_RCC_ClockConfig+0x1cc>)
 8002c44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002c46:	4b09      	ldr	r3, [pc, #36]	@ (8002c6c <HAL_RCC_ClockConfig+0x1d0>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f7fe fa54 	bl	80010f8 <HAL_InitTick>

  return HAL_OK;
 8002c50:	2300      	movs	r3, #0
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	3710      	adds	r7, #16
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	bf00      	nop
 8002c5c:	40022000 	.word	0x40022000
 8002c60:	40021000 	.word	0x40021000
 8002c64:	08003e44 	.word	0x08003e44
 8002c68:	20000000 	.word	0x20000000
 8002c6c:	20000004 	.word	0x20000004

08002c70 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b087      	sub	sp, #28
 8002c74:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002c76:	2300      	movs	r3, #0
 8002c78:	60fb      	str	r3, [r7, #12]
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	60bb      	str	r3, [r7, #8]
 8002c7e:	2300      	movs	r3, #0
 8002c80:	617b      	str	r3, [r7, #20]
 8002c82:	2300      	movs	r3, #0
 8002c84:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002c86:	2300      	movs	r3, #0
 8002c88:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002c8a:	4b1e      	ldr	r3, [pc, #120]	@ (8002d04 <HAL_RCC_GetSysClockFreq+0x94>)
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	f003 030c 	and.w	r3, r3, #12
 8002c96:	2b04      	cmp	r3, #4
 8002c98:	d002      	beq.n	8002ca0 <HAL_RCC_GetSysClockFreq+0x30>
 8002c9a:	2b08      	cmp	r3, #8
 8002c9c:	d003      	beq.n	8002ca6 <HAL_RCC_GetSysClockFreq+0x36>
 8002c9e:	e027      	b.n	8002cf0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002ca0:	4b19      	ldr	r3, [pc, #100]	@ (8002d08 <HAL_RCC_GetSysClockFreq+0x98>)
 8002ca2:	613b      	str	r3, [r7, #16]
      break;
 8002ca4:	e027      	b.n	8002cf6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	0c9b      	lsrs	r3, r3, #18
 8002caa:	f003 030f 	and.w	r3, r3, #15
 8002cae:	4a17      	ldr	r2, [pc, #92]	@ (8002d0c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002cb0:	5cd3      	ldrb	r3, [r2, r3]
 8002cb2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d010      	beq.n	8002ce0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002cbe:	4b11      	ldr	r3, [pc, #68]	@ (8002d04 <HAL_RCC_GetSysClockFreq+0x94>)
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	0c5b      	lsrs	r3, r3, #17
 8002cc4:	f003 0301 	and.w	r3, r3, #1
 8002cc8:	4a11      	ldr	r2, [pc, #68]	@ (8002d10 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002cca:	5cd3      	ldrb	r3, [r2, r3]
 8002ccc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	4a0d      	ldr	r2, [pc, #52]	@ (8002d08 <HAL_RCC_GetSysClockFreq+0x98>)
 8002cd2:	fb03 f202 	mul.w	r2, r3, r2
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cdc:	617b      	str	r3, [r7, #20]
 8002cde:	e004      	b.n	8002cea <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	4a0c      	ldr	r2, [pc, #48]	@ (8002d14 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002ce4:	fb02 f303 	mul.w	r3, r2, r3
 8002ce8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	613b      	str	r3, [r7, #16]
      break;
 8002cee:	e002      	b.n	8002cf6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002cf0:	4b05      	ldr	r3, [pc, #20]	@ (8002d08 <HAL_RCC_GetSysClockFreq+0x98>)
 8002cf2:	613b      	str	r3, [r7, #16]
      break;
 8002cf4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002cf6:	693b      	ldr	r3, [r7, #16]
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	371c      	adds	r7, #28
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bc80      	pop	{r7}
 8002d00:	4770      	bx	lr
 8002d02:	bf00      	nop
 8002d04:	40021000 	.word	0x40021000
 8002d08:	007a1200 	.word	0x007a1200
 8002d0c:	08003e5c 	.word	0x08003e5c
 8002d10:	08003e6c 	.word	0x08003e6c
 8002d14:	003d0900 	.word	0x003d0900

08002d18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d1c:	4b02      	ldr	r3, [pc, #8]	@ (8002d28 <HAL_RCC_GetHCLKFreq+0x10>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bc80      	pop	{r7}
 8002d26:	4770      	bx	lr
 8002d28:	20000000 	.word	0x20000000

08002d2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d30:	f7ff fff2 	bl	8002d18 <HAL_RCC_GetHCLKFreq>
 8002d34:	4602      	mov	r2, r0
 8002d36:	4b05      	ldr	r3, [pc, #20]	@ (8002d4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	0a1b      	lsrs	r3, r3, #8
 8002d3c:	f003 0307 	and.w	r3, r3, #7
 8002d40:	4903      	ldr	r1, [pc, #12]	@ (8002d50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d42:	5ccb      	ldrb	r3, [r1, r3]
 8002d44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	bd80      	pop	{r7, pc}
 8002d4c:	40021000 	.word	0x40021000
 8002d50:	08003e54 	.word	0x08003e54

08002d54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d58:	f7ff ffde 	bl	8002d18 <HAL_RCC_GetHCLKFreq>
 8002d5c:	4602      	mov	r2, r0
 8002d5e:	4b05      	ldr	r3, [pc, #20]	@ (8002d74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	0adb      	lsrs	r3, r3, #11
 8002d64:	f003 0307 	and.w	r3, r3, #7
 8002d68:	4903      	ldr	r1, [pc, #12]	@ (8002d78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d6a:	5ccb      	ldrb	r3, [r1, r3]
 8002d6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	40021000 	.word	0x40021000
 8002d78:	08003e54 	.word	0x08003e54

08002d7c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b085      	sub	sp, #20
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002d84:	4b0a      	ldr	r3, [pc, #40]	@ (8002db0 <RCC_Delay+0x34>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a0a      	ldr	r2, [pc, #40]	@ (8002db4 <RCC_Delay+0x38>)
 8002d8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d8e:	0a5b      	lsrs	r3, r3, #9
 8002d90:	687a      	ldr	r2, [r7, #4]
 8002d92:	fb02 f303 	mul.w	r3, r2, r3
 8002d96:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002d98:	bf00      	nop
  }
  while (Delay --);
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	1e5a      	subs	r2, r3, #1
 8002d9e:	60fa      	str	r2, [r7, #12]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d1f9      	bne.n	8002d98 <RCC_Delay+0x1c>
}
 8002da4:	bf00      	nop
 8002da6:	bf00      	nop
 8002da8:	3714      	adds	r7, #20
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bc80      	pop	{r7}
 8002dae:	4770      	bx	lr
 8002db0:	20000000 	.word	0x20000000
 8002db4:	10624dd3 	.word	0x10624dd3

08002db8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b086      	sub	sp, #24
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	613b      	str	r3, [r7, #16]
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f003 0301 	and.w	r3, r3, #1
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d07d      	beq.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002dd8:	4b4f      	ldr	r3, [pc, #316]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dda:	69db      	ldr	r3, [r3, #28]
 8002ddc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d10d      	bne.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002de4:	4b4c      	ldr	r3, [pc, #304]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002de6:	69db      	ldr	r3, [r3, #28]
 8002de8:	4a4b      	ldr	r2, [pc, #300]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002dea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002dee:	61d3      	str	r3, [r2, #28]
 8002df0:	4b49      	ldr	r3, [pc, #292]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002df2:	69db      	ldr	r3, [r3, #28]
 8002df4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002df8:	60bb      	str	r3, [r7, #8]
 8002dfa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e00:	4b46      	ldr	r3, [pc, #280]	@ (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d118      	bne.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e0c:	4b43      	ldr	r3, [pc, #268]	@ (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a42      	ldr	r2, [pc, #264]	@ (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002e12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e16:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e18:	f7fe f9b0 	bl	800117c <HAL_GetTick>
 8002e1c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e1e:	e008      	b.n	8002e32 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e20:	f7fe f9ac 	bl	800117c <HAL_GetTick>
 8002e24:	4602      	mov	r2, r0
 8002e26:	693b      	ldr	r3, [r7, #16]
 8002e28:	1ad3      	subs	r3, r2, r3
 8002e2a:	2b64      	cmp	r3, #100	@ 0x64
 8002e2c:	d901      	bls.n	8002e32 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002e2e:	2303      	movs	r3, #3
 8002e30:	e06d      	b.n	8002f0e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e32:	4b3a      	ldr	r3, [pc, #232]	@ (8002f1c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d0f0      	beq.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002e3e:	4b36      	ldr	r3, [pc, #216]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e40:	6a1b      	ldr	r3, [r3, #32]
 8002e42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e46:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d02e      	beq.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e56:	68fa      	ldr	r2, [r7, #12]
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	d027      	beq.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002e5c:	4b2e      	ldr	r3, [pc, #184]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e5e:	6a1b      	ldr	r3, [r3, #32]
 8002e60:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e64:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002e66:	4b2e      	ldr	r3, [pc, #184]	@ (8002f20 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002e68:	2201      	movs	r2, #1
 8002e6a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002e6c:	4b2c      	ldr	r3, [pc, #176]	@ (8002f20 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002e6e:	2200      	movs	r2, #0
 8002e70:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002e72:	4a29      	ldr	r2, [pc, #164]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	f003 0301 	and.w	r3, r3, #1
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d014      	beq.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e82:	f7fe f97b 	bl	800117c <HAL_GetTick>
 8002e86:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e88:	e00a      	b.n	8002ea0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e8a:	f7fe f977 	bl	800117c <HAL_GetTick>
 8002e8e:	4602      	mov	r2, r0
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	1ad3      	subs	r3, r2, r3
 8002e94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d901      	bls.n	8002ea0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002e9c:	2303      	movs	r3, #3
 8002e9e:	e036      	b.n	8002f0e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ea0:	4b1d      	ldr	r3, [pc, #116]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ea2:	6a1b      	ldr	r3, [r3, #32]
 8002ea4:	f003 0302 	and.w	r3, r3, #2
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d0ee      	beq.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002eac:	4b1a      	ldr	r3, [pc, #104]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002eae:	6a1b      	ldr	r3, [r3, #32]
 8002eb0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	4917      	ldr	r1, [pc, #92]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002ebe:	7dfb      	ldrb	r3, [r7, #23]
 8002ec0:	2b01      	cmp	r3, #1
 8002ec2:	d105      	bne.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ec4:	4b14      	ldr	r3, [pc, #80]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ec6:	69db      	ldr	r3, [r3, #28]
 8002ec8:	4a13      	ldr	r2, [pc, #76]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002eca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ece:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f003 0302 	and.w	r3, r3, #2
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d008      	beq.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002edc:	4b0e      	ldr	r3, [pc, #56]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	490b      	ldr	r1, [pc, #44]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002eea:	4313      	orrs	r3, r2
 8002eec:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f003 0310 	and.w	r3, r3, #16
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d008      	beq.n	8002f0c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002efa:	4b07      	ldr	r3, [pc, #28]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	695b      	ldr	r3, [r3, #20]
 8002f06:	4904      	ldr	r1, [pc, #16]	@ (8002f18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002f0c:	2300      	movs	r3, #0
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	3718      	adds	r7, #24
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	40021000 	.word	0x40021000
 8002f1c:	40007000 	.word	0x40007000
 8002f20:	42420440 	.word	0x42420440

08002f24 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b082      	sub	sp, #8
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d101      	bne.n	8002f36 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e042      	b.n	8002fbc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d106      	bne.n	8002f50 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2200      	movs	r2, #0
 8002f46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f4a:	6878      	ldr	r0, [r7, #4]
 8002f4c:	f7fd ffcc 	bl	8000ee8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2224      	movs	r2, #36	@ 0x24
 8002f54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	68da      	ldr	r2, [r3, #12]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002f66:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002f68:	6878      	ldr	r0, [r7, #4]
 8002f6a:	f000 fa09 	bl	8003380 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	691a      	ldr	r2, [r3, #16]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002f7c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	695a      	ldr	r2, [r3, #20]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002f8c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	68da      	ldr	r2, [r3, #12]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002f9c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2220      	movs	r2, #32
 8002fa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2220      	movs	r2, #32
 8002fb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002fba:	2300      	movs	r3, #0
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	3708      	adds	r7, #8
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}

08002fc4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b08a      	sub	sp, #40	@ 0x28
 8002fc8:	af02      	add	r7, sp, #8
 8002fca:	60f8      	str	r0, [r7, #12]
 8002fcc:	60b9      	str	r1, [r7, #8]
 8002fce:	603b      	str	r3, [r7, #0]
 8002fd0:	4613      	mov	r3, r2
 8002fd2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fde:	b2db      	uxtb	r3, r3
 8002fe0:	2b20      	cmp	r3, #32
 8002fe2:	d175      	bne.n	80030d0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002fe4:	68bb      	ldr	r3, [r7, #8]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d002      	beq.n	8002ff0 <HAL_UART_Transmit+0x2c>
 8002fea:	88fb      	ldrh	r3, [r7, #6]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d101      	bne.n	8002ff4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e06e      	b.n	80030d2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	2221      	movs	r2, #33	@ 0x21
 8002ffe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003002:	f7fe f8bb 	bl	800117c <HAL_GetTick>
 8003006:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	88fa      	ldrh	r2, [r7, #6]
 800300c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	88fa      	ldrh	r2, [r7, #6]
 8003012:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	689b      	ldr	r3, [r3, #8]
 8003018:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800301c:	d108      	bne.n	8003030 <HAL_UART_Transmit+0x6c>
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	691b      	ldr	r3, [r3, #16]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d104      	bne.n	8003030 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003026:	2300      	movs	r3, #0
 8003028:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	61bb      	str	r3, [r7, #24]
 800302e:	e003      	b.n	8003038 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003034:	2300      	movs	r3, #0
 8003036:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003038:	e02e      	b.n	8003098 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	9300      	str	r3, [sp, #0]
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	2200      	movs	r2, #0
 8003042:	2180      	movs	r1, #128	@ 0x80
 8003044:	68f8      	ldr	r0, [r7, #12]
 8003046:	f000 f8df 	bl	8003208 <UART_WaitOnFlagUntilTimeout>
 800304a:	4603      	mov	r3, r0
 800304c:	2b00      	cmp	r3, #0
 800304e:	d005      	beq.n	800305c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2220      	movs	r2, #32
 8003054:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003058:	2303      	movs	r3, #3
 800305a:	e03a      	b.n	80030d2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800305c:	69fb      	ldr	r3, [r7, #28]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d10b      	bne.n	800307a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003062:	69bb      	ldr	r3, [r7, #24]
 8003064:	881b      	ldrh	r3, [r3, #0]
 8003066:	461a      	mov	r2, r3
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003070:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003072:	69bb      	ldr	r3, [r7, #24]
 8003074:	3302      	adds	r3, #2
 8003076:	61bb      	str	r3, [r7, #24]
 8003078:	e007      	b.n	800308a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800307a:	69fb      	ldr	r3, [r7, #28]
 800307c:	781a      	ldrb	r2, [r3, #0]
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003084:	69fb      	ldr	r3, [r7, #28]
 8003086:	3301      	adds	r3, #1
 8003088:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800308e:	b29b      	uxth	r3, r3
 8003090:	3b01      	subs	r3, #1
 8003092:	b29a      	uxth	r2, r3
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800309c:	b29b      	uxth	r3, r3
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d1cb      	bne.n	800303a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	9300      	str	r3, [sp, #0]
 80030a6:	697b      	ldr	r3, [r7, #20]
 80030a8:	2200      	movs	r2, #0
 80030aa:	2140      	movs	r1, #64	@ 0x40
 80030ac:	68f8      	ldr	r0, [r7, #12]
 80030ae:	f000 f8ab 	bl	8003208 <UART_WaitOnFlagUntilTimeout>
 80030b2:	4603      	mov	r3, r0
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d005      	beq.n	80030c4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2220      	movs	r2, #32
 80030bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80030c0:	2303      	movs	r3, #3
 80030c2:	e006      	b.n	80030d2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	2220      	movs	r2, #32
 80030c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80030cc:	2300      	movs	r3, #0
 80030ce:	e000      	b.n	80030d2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80030d0:	2302      	movs	r3, #2
  }
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	3720      	adds	r7, #32
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}

080030da <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030da:	b580      	push	{r7, lr}
 80030dc:	b08a      	sub	sp, #40	@ 0x28
 80030de:	af02      	add	r7, sp, #8
 80030e0:	60f8      	str	r0, [r7, #12]
 80030e2:	60b9      	str	r1, [r7, #8]
 80030e4:	603b      	str	r3, [r7, #0]
 80030e6:	4613      	mov	r3, r2
 80030e8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80030ea:	2300      	movs	r3, #0
 80030ec:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	2b20      	cmp	r3, #32
 80030f8:	f040 8081 	bne.w	80031fe <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d002      	beq.n	8003108 <HAL_UART_Receive+0x2e>
 8003102:	88fb      	ldrh	r3, [r7, #6]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d101      	bne.n	800310c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	e079      	b.n	8003200 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2200      	movs	r2, #0
 8003110:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	2222      	movs	r2, #34	@ 0x22
 8003116:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	2200      	movs	r2, #0
 800311e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003120:	f7fe f82c 	bl	800117c <HAL_GetTick>
 8003124:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	88fa      	ldrh	r2, [r7, #6]
 800312a:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	88fa      	ldrh	r2, [r7, #6]
 8003130:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800313a:	d108      	bne.n	800314e <HAL_UART_Receive+0x74>
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	691b      	ldr	r3, [r3, #16]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d104      	bne.n	800314e <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8003144:	2300      	movs	r3, #0
 8003146:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003148:	68bb      	ldr	r3, [r7, #8]
 800314a:	61bb      	str	r3, [r7, #24]
 800314c:	e003      	b.n	8003156 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003152:	2300      	movs	r3, #0
 8003154:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003156:	e047      	b.n	80031e8 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	9300      	str	r3, [sp, #0]
 800315c:	697b      	ldr	r3, [r7, #20]
 800315e:	2200      	movs	r2, #0
 8003160:	2120      	movs	r1, #32
 8003162:	68f8      	ldr	r0, [r7, #12]
 8003164:	f000 f850 	bl	8003208 <UART_WaitOnFlagUntilTimeout>
 8003168:	4603      	mov	r3, r0
 800316a:	2b00      	cmp	r3, #0
 800316c:	d005      	beq.n	800317a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	2220      	movs	r2, #32
 8003172:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8003176:	2303      	movs	r3, #3
 8003178:	e042      	b.n	8003200 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800317a:	69fb      	ldr	r3, [r7, #28]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d10c      	bne.n	800319a <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	b29b      	uxth	r3, r3
 8003188:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800318c:	b29a      	uxth	r2, r3
 800318e:	69bb      	ldr	r3, [r7, #24]
 8003190:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003192:	69bb      	ldr	r3, [r7, #24]
 8003194:	3302      	adds	r3, #2
 8003196:	61bb      	str	r3, [r7, #24]
 8003198:	e01f      	b.n	80031da <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031a2:	d007      	beq.n	80031b4 <HAL_UART_Receive+0xda>
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	689b      	ldr	r3, [r3, #8]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d10a      	bne.n	80031c2 <HAL_UART_Receive+0xe8>
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	691b      	ldr	r3, [r3, #16]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d106      	bne.n	80031c2 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	b2da      	uxtb	r2, r3
 80031bc:	69fb      	ldr	r3, [r7, #28]
 80031be:	701a      	strb	r2, [r3, #0]
 80031c0:	e008      	b.n	80031d4 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	b2db      	uxtb	r3, r3
 80031ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80031ce:	b2da      	uxtb	r2, r3
 80031d0:	69fb      	ldr	r3, [r7, #28]
 80031d2:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80031d4:	69fb      	ldr	r3, [r7, #28]
 80031d6:	3301      	adds	r3, #1
 80031d8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80031de:	b29b      	uxth	r3, r3
 80031e0:	3b01      	subs	r3, #1
 80031e2:	b29a      	uxth	r2, r3
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80031ec:	b29b      	uxth	r3, r3
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d1b2      	bne.n	8003158 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2220      	movs	r2, #32
 80031f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80031fa:	2300      	movs	r3, #0
 80031fc:	e000      	b.n	8003200 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80031fe:	2302      	movs	r3, #2
  }
}
 8003200:	4618      	mov	r0, r3
 8003202:	3720      	adds	r7, #32
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}

08003208 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b086      	sub	sp, #24
 800320c:	af00      	add	r7, sp, #0
 800320e:	60f8      	str	r0, [r7, #12]
 8003210:	60b9      	str	r1, [r7, #8]
 8003212:	603b      	str	r3, [r7, #0]
 8003214:	4613      	mov	r3, r2
 8003216:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003218:	e03b      	b.n	8003292 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800321a:	6a3b      	ldr	r3, [r7, #32]
 800321c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003220:	d037      	beq.n	8003292 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003222:	f7fd ffab 	bl	800117c <HAL_GetTick>
 8003226:	4602      	mov	r2, r0
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	1ad3      	subs	r3, r2, r3
 800322c:	6a3a      	ldr	r2, [r7, #32]
 800322e:	429a      	cmp	r2, r3
 8003230:	d302      	bcc.n	8003238 <UART_WaitOnFlagUntilTimeout+0x30>
 8003232:	6a3b      	ldr	r3, [r7, #32]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d101      	bne.n	800323c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003238:	2303      	movs	r3, #3
 800323a:	e03a      	b.n	80032b2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	68db      	ldr	r3, [r3, #12]
 8003242:	f003 0304 	and.w	r3, r3, #4
 8003246:	2b00      	cmp	r3, #0
 8003248:	d023      	beq.n	8003292 <UART_WaitOnFlagUntilTimeout+0x8a>
 800324a:	68bb      	ldr	r3, [r7, #8]
 800324c:	2b80      	cmp	r3, #128	@ 0x80
 800324e:	d020      	beq.n	8003292 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	2b40      	cmp	r3, #64	@ 0x40
 8003254:	d01d      	beq.n	8003292 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f003 0308 	and.w	r3, r3, #8
 8003260:	2b08      	cmp	r3, #8
 8003262:	d116      	bne.n	8003292 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003264:	2300      	movs	r3, #0
 8003266:	617b      	str	r3, [r7, #20]
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	617b      	str	r3, [r7, #20]
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	617b      	str	r3, [r7, #20]
 8003278:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800327a:	68f8      	ldr	r0, [r7, #12]
 800327c:	f000 f81d 	bl	80032ba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2208      	movs	r2, #8
 8003284:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2200      	movs	r2, #0
 800328a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e00f      	b.n	80032b2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	68bb      	ldr	r3, [r7, #8]
 800329a:	4013      	ands	r3, r2
 800329c:	68ba      	ldr	r2, [r7, #8]
 800329e:	429a      	cmp	r2, r3
 80032a0:	bf0c      	ite	eq
 80032a2:	2301      	moveq	r3, #1
 80032a4:	2300      	movne	r3, #0
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	461a      	mov	r2, r3
 80032aa:	79fb      	ldrb	r3, [r7, #7]
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d0b4      	beq.n	800321a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80032b0:	2300      	movs	r3, #0
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	3718      	adds	r7, #24
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}

080032ba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80032ba:	b480      	push	{r7}
 80032bc:	b095      	sub	sp, #84	@ 0x54
 80032be:	af00      	add	r7, sp, #0
 80032c0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	330c      	adds	r3, #12
 80032c8:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032cc:	e853 3f00 	ldrex	r3, [r3]
 80032d0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80032d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80032d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	330c      	adds	r3, #12
 80032e0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80032e2:	643a      	str	r2, [r7, #64]	@ 0x40
 80032e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032e6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80032e8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80032ea:	e841 2300 	strex	r3, r2, [r1]
 80032ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80032f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d1e5      	bne.n	80032c2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	3314      	adds	r3, #20
 80032fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032fe:	6a3b      	ldr	r3, [r7, #32]
 8003300:	e853 3f00 	ldrex	r3, [r3]
 8003304:	61fb      	str	r3, [r7, #28]
   return(result);
 8003306:	69fb      	ldr	r3, [r7, #28]
 8003308:	f023 0301 	bic.w	r3, r3, #1
 800330c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	3314      	adds	r3, #20
 8003314:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003316:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003318:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800331a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800331c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800331e:	e841 2300 	strex	r3, r2, [r1]
 8003322:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003326:	2b00      	cmp	r3, #0
 8003328:	d1e5      	bne.n	80032f6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800332e:	2b01      	cmp	r3, #1
 8003330:	d119      	bne.n	8003366 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	330c      	adds	r3, #12
 8003338:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	e853 3f00 	ldrex	r3, [r3]
 8003340:	60bb      	str	r3, [r7, #8]
   return(result);
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	f023 0310 	bic.w	r3, r3, #16
 8003348:	647b      	str	r3, [r7, #68]	@ 0x44
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	330c      	adds	r3, #12
 8003350:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003352:	61ba      	str	r2, [r7, #24]
 8003354:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003356:	6979      	ldr	r1, [r7, #20]
 8003358:	69ba      	ldr	r2, [r7, #24]
 800335a:	e841 2300 	strex	r3, r2, [r1]
 800335e:	613b      	str	r3, [r7, #16]
   return(result);
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d1e5      	bne.n	8003332 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2220      	movs	r2, #32
 800336a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2200      	movs	r2, #0
 8003372:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003374:	bf00      	nop
 8003376:	3754      	adds	r7, #84	@ 0x54
 8003378:	46bd      	mov	sp, r7
 800337a:	bc80      	pop	{r7}
 800337c:	4770      	bx	lr
	...

08003380 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b084      	sub	sp, #16
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	691b      	ldr	r3, [r3, #16]
 800338e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	68da      	ldr	r2, [r3, #12]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	430a      	orrs	r2, r1
 800339c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	689a      	ldr	r2, [r3, #8]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	691b      	ldr	r3, [r3, #16]
 80033a6:	431a      	orrs	r2, r3
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	695b      	ldr	r3, [r3, #20]
 80033ac:	4313      	orrs	r3, r2
 80033ae:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	68db      	ldr	r3, [r3, #12]
 80033b6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80033ba:	f023 030c 	bic.w	r3, r3, #12
 80033be:	687a      	ldr	r2, [r7, #4]
 80033c0:	6812      	ldr	r2, [r2, #0]
 80033c2:	68b9      	ldr	r1, [r7, #8]
 80033c4:	430b      	orrs	r3, r1
 80033c6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	695b      	ldr	r3, [r3, #20]
 80033ce:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	699a      	ldr	r2, [r3, #24]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	430a      	orrs	r2, r1
 80033dc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a2c      	ldr	r2, [pc, #176]	@ (8003494 <UART_SetConfig+0x114>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d103      	bne.n	80033f0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80033e8:	f7ff fcb4 	bl	8002d54 <HAL_RCC_GetPCLK2Freq>
 80033ec:	60f8      	str	r0, [r7, #12]
 80033ee:	e002      	b.n	80033f6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80033f0:	f7ff fc9c 	bl	8002d2c <HAL_RCC_GetPCLK1Freq>
 80033f4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80033f6:	68fa      	ldr	r2, [r7, #12]
 80033f8:	4613      	mov	r3, r2
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	4413      	add	r3, r2
 80033fe:	009a      	lsls	r2, r3, #2
 8003400:	441a      	add	r2, r3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	fbb2 f3f3 	udiv	r3, r2, r3
 800340c:	4a22      	ldr	r2, [pc, #136]	@ (8003498 <UART_SetConfig+0x118>)
 800340e:	fba2 2303 	umull	r2, r3, r2, r3
 8003412:	095b      	lsrs	r3, r3, #5
 8003414:	0119      	lsls	r1, r3, #4
 8003416:	68fa      	ldr	r2, [r7, #12]
 8003418:	4613      	mov	r3, r2
 800341a:	009b      	lsls	r3, r3, #2
 800341c:	4413      	add	r3, r2
 800341e:	009a      	lsls	r2, r3, #2
 8003420:	441a      	add	r2, r3
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	009b      	lsls	r3, r3, #2
 8003428:	fbb2 f2f3 	udiv	r2, r2, r3
 800342c:	4b1a      	ldr	r3, [pc, #104]	@ (8003498 <UART_SetConfig+0x118>)
 800342e:	fba3 0302 	umull	r0, r3, r3, r2
 8003432:	095b      	lsrs	r3, r3, #5
 8003434:	2064      	movs	r0, #100	@ 0x64
 8003436:	fb00 f303 	mul.w	r3, r0, r3
 800343a:	1ad3      	subs	r3, r2, r3
 800343c:	011b      	lsls	r3, r3, #4
 800343e:	3332      	adds	r3, #50	@ 0x32
 8003440:	4a15      	ldr	r2, [pc, #84]	@ (8003498 <UART_SetConfig+0x118>)
 8003442:	fba2 2303 	umull	r2, r3, r2, r3
 8003446:	095b      	lsrs	r3, r3, #5
 8003448:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800344c:	4419      	add	r1, r3
 800344e:	68fa      	ldr	r2, [r7, #12]
 8003450:	4613      	mov	r3, r2
 8003452:	009b      	lsls	r3, r3, #2
 8003454:	4413      	add	r3, r2
 8003456:	009a      	lsls	r2, r3, #2
 8003458:	441a      	add	r2, r3
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	009b      	lsls	r3, r3, #2
 8003460:	fbb2 f2f3 	udiv	r2, r2, r3
 8003464:	4b0c      	ldr	r3, [pc, #48]	@ (8003498 <UART_SetConfig+0x118>)
 8003466:	fba3 0302 	umull	r0, r3, r3, r2
 800346a:	095b      	lsrs	r3, r3, #5
 800346c:	2064      	movs	r0, #100	@ 0x64
 800346e:	fb00 f303 	mul.w	r3, r0, r3
 8003472:	1ad3      	subs	r3, r2, r3
 8003474:	011b      	lsls	r3, r3, #4
 8003476:	3332      	adds	r3, #50	@ 0x32
 8003478:	4a07      	ldr	r2, [pc, #28]	@ (8003498 <UART_SetConfig+0x118>)
 800347a:	fba2 2303 	umull	r2, r3, r2, r3
 800347e:	095b      	lsrs	r3, r3, #5
 8003480:	f003 020f 	and.w	r2, r3, #15
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	440a      	add	r2, r1
 800348a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800348c:	bf00      	nop
 800348e:	3710      	adds	r7, #16
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}
 8003494:	40013800 	.word	0x40013800
 8003498:	51eb851f 	.word	0x51eb851f

0800349c <siprintf>:
 800349c:	b40e      	push	{r1, r2, r3}
 800349e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80034a2:	b500      	push	{lr}
 80034a4:	b09c      	sub	sp, #112	@ 0x70
 80034a6:	ab1d      	add	r3, sp, #116	@ 0x74
 80034a8:	9002      	str	r0, [sp, #8]
 80034aa:	9006      	str	r0, [sp, #24]
 80034ac:	9107      	str	r1, [sp, #28]
 80034ae:	9104      	str	r1, [sp, #16]
 80034b0:	4808      	ldr	r0, [pc, #32]	@ (80034d4 <siprintf+0x38>)
 80034b2:	4909      	ldr	r1, [pc, #36]	@ (80034d8 <siprintf+0x3c>)
 80034b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80034b8:	9105      	str	r1, [sp, #20]
 80034ba:	6800      	ldr	r0, [r0, #0]
 80034bc:	a902      	add	r1, sp, #8
 80034be:	9301      	str	r3, [sp, #4]
 80034c0:	f000 f992 	bl	80037e8 <_svfiprintf_r>
 80034c4:	2200      	movs	r2, #0
 80034c6:	9b02      	ldr	r3, [sp, #8]
 80034c8:	701a      	strb	r2, [r3, #0]
 80034ca:	b01c      	add	sp, #112	@ 0x70
 80034cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80034d0:	b003      	add	sp, #12
 80034d2:	4770      	bx	lr
 80034d4:	2000000c 	.word	0x2000000c
 80034d8:	ffff0208 	.word	0xffff0208

080034dc <memset>:
 80034dc:	4603      	mov	r3, r0
 80034de:	4402      	add	r2, r0
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d100      	bne.n	80034e6 <memset+0xa>
 80034e4:	4770      	bx	lr
 80034e6:	f803 1b01 	strb.w	r1, [r3], #1
 80034ea:	e7f9      	b.n	80034e0 <memset+0x4>

080034ec <__errno>:
 80034ec:	4b01      	ldr	r3, [pc, #4]	@ (80034f4 <__errno+0x8>)
 80034ee:	6818      	ldr	r0, [r3, #0]
 80034f0:	4770      	bx	lr
 80034f2:	bf00      	nop
 80034f4:	2000000c 	.word	0x2000000c

080034f8 <__libc_init_array>:
 80034f8:	b570      	push	{r4, r5, r6, lr}
 80034fa:	2600      	movs	r6, #0
 80034fc:	4d0c      	ldr	r5, [pc, #48]	@ (8003530 <__libc_init_array+0x38>)
 80034fe:	4c0d      	ldr	r4, [pc, #52]	@ (8003534 <__libc_init_array+0x3c>)
 8003500:	1b64      	subs	r4, r4, r5
 8003502:	10a4      	asrs	r4, r4, #2
 8003504:	42a6      	cmp	r6, r4
 8003506:	d109      	bne.n	800351c <__libc_init_array+0x24>
 8003508:	f000 fc78 	bl	8003dfc <_init>
 800350c:	2600      	movs	r6, #0
 800350e:	4d0a      	ldr	r5, [pc, #40]	@ (8003538 <__libc_init_array+0x40>)
 8003510:	4c0a      	ldr	r4, [pc, #40]	@ (800353c <__libc_init_array+0x44>)
 8003512:	1b64      	subs	r4, r4, r5
 8003514:	10a4      	asrs	r4, r4, #2
 8003516:	42a6      	cmp	r6, r4
 8003518:	d105      	bne.n	8003526 <__libc_init_array+0x2e>
 800351a:	bd70      	pop	{r4, r5, r6, pc}
 800351c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003520:	4798      	blx	r3
 8003522:	3601      	adds	r6, #1
 8003524:	e7ee      	b.n	8003504 <__libc_init_array+0xc>
 8003526:	f855 3b04 	ldr.w	r3, [r5], #4
 800352a:	4798      	blx	r3
 800352c:	3601      	adds	r6, #1
 800352e:	e7f2      	b.n	8003516 <__libc_init_array+0x1e>
 8003530:	08003ea4 	.word	0x08003ea4
 8003534:	08003ea4 	.word	0x08003ea4
 8003538:	08003ea4 	.word	0x08003ea4
 800353c:	08003ea8 	.word	0x08003ea8

08003540 <__retarget_lock_acquire_recursive>:
 8003540:	4770      	bx	lr

08003542 <__retarget_lock_release_recursive>:
 8003542:	4770      	bx	lr

08003544 <_free_r>:
 8003544:	b538      	push	{r3, r4, r5, lr}
 8003546:	4605      	mov	r5, r0
 8003548:	2900      	cmp	r1, #0
 800354a:	d040      	beq.n	80035ce <_free_r+0x8a>
 800354c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003550:	1f0c      	subs	r4, r1, #4
 8003552:	2b00      	cmp	r3, #0
 8003554:	bfb8      	it	lt
 8003556:	18e4      	addlt	r4, r4, r3
 8003558:	f000 f8de 	bl	8003718 <__malloc_lock>
 800355c:	4a1c      	ldr	r2, [pc, #112]	@ (80035d0 <_free_r+0x8c>)
 800355e:	6813      	ldr	r3, [r2, #0]
 8003560:	b933      	cbnz	r3, 8003570 <_free_r+0x2c>
 8003562:	6063      	str	r3, [r4, #4]
 8003564:	6014      	str	r4, [r2, #0]
 8003566:	4628      	mov	r0, r5
 8003568:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800356c:	f000 b8da 	b.w	8003724 <__malloc_unlock>
 8003570:	42a3      	cmp	r3, r4
 8003572:	d908      	bls.n	8003586 <_free_r+0x42>
 8003574:	6820      	ldr	r0, [r4, #0]
 8003576:	1821      	adds	r1, r4, r0
 8003578:	428b      	cmp	r3, r1
 800357a:	bf01      	itttt	eq
 800357c:	6819      	ldreq	r1, [r3, #0]
 800357e:	685b      	ldreq	r3, [r3, #4]
 8003580:	1809      	addeq	r1, r1, r0
 8003582:	6021      	streq	r1, [r4, #0]
 8003584:	e7ed      	b.n	8003562 <_free_r+0x1e>
 8003586:	461a      	mov	r2, r3
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	b10b      	cbz	r3, 8003590 <_free_r+0x4c>
 800358c:	42a3      	cmp	r3, r4
 800358e:	d9fa      	bls.n	8003586 <_free_r+0x42>
 8003590:	6811      	ldr	r1, [r2, #0]
 8003592:	1850      	adds	r0, r2, r1
 8003594:	42a0      	cmp	r0, r4
 8003596:	d10b      	bne.n	80035b0 <_free_r+0x6c>
 8003598:	6820      	ldr	r0, [r4, #0]
 800359a:	4401      	add	r1, r0
 800359c:	1850      	adds	r0, r2, r1
 800359e:	4283      	cmp	r3, r0
 80035a0:	6011      	str	r1, [r2, #0]
 80035a2:	d1e0      	bne.n	8003566 <_free_r+0x22>
 80035a4:	6818      	ldr	r0, [r3, #0]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	4408      	add	r0, r1
 80035aa:	6010      	str	r0, [r2, #0]
 80035ac:	6053      	str	r3, [r2, #4]
 80035ae:	e7da      	b.n	8003566 <_free_r+0x22>
 80035b0:	d902      	bls.n	80035b8 <_free_r+0x74>
 80035b2:	230c      	movs	r3, #12
 80035b4:	602b      	str	r3, [r5, #0]
 80035b6:	e7d6      	b.n	8003566 <_free_r+0x22>
 80035b8:	6820      	ldr	r0, [r4, #0]
 80035ba:	1821      	adds	r1, r4, r0
 80035bc:	428b      	cmp	r3, r1
 80035be:	bf01      	itttt	eq
 80035c0:	6819      	ldreq	r1, [r3, #0]
 80035c2:	685b      	ldreq	r3, [r3, #4]
 80035c4:	1809      	addeq	r1, r1, r0
 80035c6:	6021      	streq	r1, [r4, #0]
 80035c8:	6063      	str	r3, [r4, #4]
 80035ca:	6054      	str	r4, [r2, #4]
 80035cc:	e7cb      	b.n	8003566 <_free_r+0x22>
 80035ce:	bd38      	pop	{r3, r4, r5, pc}
 80035d0:	20000414 	.word	0x20000414

080035d4 <sbrk_aligned>:
 80035d4:	b570      	push	{r4, r5, r6, lr}
 80035d6:	4e0f      	ldr	r6, [pc, #60]	@ (8003614 <sbrk_aligned+0x40>)
 80035d8:	460c      	mov	r4, r1
 80035da:	6831      	ldr	r1, [r6, #0]
 80035dc:	4605      	mov	r5, r0
 80035de:	b911      	cbnz	r1, 80035e6 <sbrk_aligned+0x12>
 80035e0:	f000 fbaa 	bl	8003d38 <_sbrk_r>
 80035e4:	6030      	str	r0, [r6, #0]
 80035e6:	4621      	mov	r1, r4
 80035e8:	4628      	mov	r0, r5
 80035ea:	f000 fba5 	bl	8003d38 <_sbrk_r>
 80035ee:	1c43      	adds	r3, r0, #1
 80035f0:	d103      	bne.n	80035fa <sbrk_aligned+0x26>
 80035f2:	f04f 34ff 	mov.w	r4, #4294967295
 80035f6:	4620      	mov	r0, r4
 80035f8:	bd70      	pop	{r4, r5, r6, pc}
 80035fa:	1cc4      	adds	r4, r0, #3
 80035fc:	f024 0403 	bic.w	r4, r4, #3
 8003600:	42a0      	cmp	r0, r4
 8003602:	d0f8      	beq.n	80035f6 <sbrk_aligned+0x22>
 8003604:	1a21      	subs	r1, r4, r0
 8003606:	4628      	mov	r0, r5
 8003608:	f000 fb96 	bl	8003d38 <_sbrk_r>
 800360c:	3001      	adds	r0, #1
 800360e:	d1f2      	bne.n	80035f6 <sbrk_aligned+0x22>
 8003610:	e7ef      	b.n	80035f2 <sbrk_aligned+0x1e>
 8003612:	bf00      	nop
 8003614:	20000410 	.word	0x20000410

08003618 <_malloc_r>:
 8003618:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800361c:	1ccd      	adds	r5, r1, #3
 800361e:	f025 0503 	bic.w	r5, r5, #3
 8003622:	3508      	adds	r5, #8
 8003624:	2d0c      	cmp	r5, #12
 8003626:	bf38      	it	cc
 8003628:	250c      	movcc	r5, #12
 800362a:	2d00      	cmp	r5, #0
 800362c:	4606      	mov	r6, r0
 800362e:	db01      	blt.n	8003634 <_malloc_r+0x1c>
 8003630:	42a9      	cmp	r1, r5
 8003632:	d904      	bls.n	800363e <_malloc_r+0x26>
 8003634:	230c      	movs	r3, #12
 8003636:	6033      	str	r3, [r6, #0]
 8003638:	2000      	movs	r0, #0
 800363a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800363e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003714 <_malloc_r+0xfc>
 8003642:	f000 f869 	bl	8003718 <__malloc_lock>
 8003646:	f8d8 3000 	ldr.w	r3, [r8]
 800364a:	461c      	mov	r4, r3
 800364c:	bb44      	cbnz	r4, 80036a0 <_malloc_r+0x88>
 800364e:	4629      	mov	r1, r5
 8003650:	4630      	mov	r0, r6
 8003652:	f7ff ffbf 	bl	80035d4 <sbrk_aligned>
 8003656:	1c43      	adds	r3, r0, #1
 8003658:	4604      	mov	r4, r0
 800365a:	d158      	bne.n	800370e <_malloc_r+0xf6>
 800365c:	f8d8 4000 	ldr.w	r4, [r8]
 8003660:	4627      	mov	r7, r4
 8003662:	2f00      	cmp	r7, #0
 8003664:	d143      	bne.n	80036ee <_malloc_r+0xd6>
 8003666:	2c00      	cmp	r4, #0
 8003668:	d04b      	beq.n	8003702 <_malloc_r+0xea>
 800366a:	6823      	ldr	r3, [r4, #0]
 800366c:	4639      	mov	r1, r7
 800366e:	4630      	mov	r0, r6
 8003670:	eb04 0903 	add.w	r9, r4, r3
 8003674:	f000 fb60 	bl	8003d38 <_sbrk_r>
 8003678:	4581      	cmp	r9, r0
 800367a:	d142      	bne.n	8003702 <_malloc_r+0xea>
 800367c:	6821      	ldr	r1, [r4, #0]
 800367e:	4630      	mov	r0, r6
 8003680:	1a6d      	subs	r5, r5, r1
 8003682:	4629      	mov	r1, r5
 8003684:	f7ff ffa6 	bl	80035d4 <sbrk_aligned>
 8003688:	3001      	adds	r0, #1
 800368a:	d03a      	beq.n	8003702 <_malloc_r+0xea>
 800368c:	6823      	ldr	r3, [r4, #0]
 800368e:	442b      	add	r3, r5
 8003690:	6023      	str	r3, [r4, #0]
 8003692:	f8d8 3000 	ldr.w	r3, [r8]
 8003696:	685a      	ldr	r2, [r3, #4]
 8003698:	bb62      	cbnz	r2, 80036f4 <_malloc_r+0xdc>
 800369a:	f8c8 7000 	str.w	r7, [r8]
 800369e:	e00f      	b.n	80036c0 <_malloc_r+0xa8>
 80036a0:	6822      	ldr	r2, [r4, #0]
 80036a2:	1b52      	subs	r2, r2, r5
 80036a4:	d420      	bmi.n	80036e8 <_malloc_r+0xd0>
 80036a6:	2a0b      	cmp	r2, #11
 80036a8:	d917      	bls.n	80036da <_malloc_r+0xc2>
 80036aa:	1961      	adds	r1, r4, r5
 80036ac:	42a3      	cmp	r3, r4
 80036ae:	6025      	str	r5, [r4, #0]
 80036b0:	bf18      	it	ne
 80036b2:	6059      	strne	r1, [r3, #4]
 80036b4:	6863      	ldr	r3, [r4, #4]
 80036b6:	bf08      	it	eq
 80036b8:	f8c8 1000 	streq.w	r1, [r8]
 80036bc:	5162      	str	r2, [r4, r5]
 80036be:	604b      	str	r3, [r1, #4]
 80036c0:	4630      	mov	r0, r6
 80036c2:	f000 f82f 	bl	8003724 <__malloc_unlock>
 80036c6:	f104 000b 	add.w	r0, r4, #11
 80036ca:	1d23      	adds	r3, r4, #4
 80036cc:	f020 0007 	bic.w	r0, r0, #7
 80036d0:	1ac2      	subs	r2, r0, r3
 80036d2:	bf1c      	itt	ne
 80036d4:	1a1b      	subne	r3, r3, r0
 80036d6:	50a3      	strne	r3, [r4, r2]
 80036d8:	e7af      	b.n	800363a <_malloc_r+0x22>
 80036da:	6862      	ldr	r2, [r4, #4]
 80036dc:	42a3      	cmp	r3, r4
 80036de:	bf0c      	ite	eq
 80036e0:	f8c8 2000 	streq.w	r2, [r8]
 80036e4:	605a      	strne	r2, [r3, #4]
 80036e6:	e7eb      	b.n	80036c0 <_malloc_r+0xa8>
 80036e8:	4623      	mov	r3, r4
 80036ea:	6864      	ldr	r4, [r4, #4]
 80036ec:	e7ae      	b.n	800364c <_malloc_r+0x34>
 80036ee:	463c      	mov	r4, r7
 80036f0:	687f      	ldr	r7, [r7, #4]
 80036f2:	e7b6      	b.n	8003662 <_malloc_r+0x4a>
 80036f4:	461a      	mov	r2, r3
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	42a3      	cmp	r3, r4
 80036fa:	d1fb      	bne.n	80036f4 <_malloc_r+0xdc>
 80036fc:	2300      	movs	r3, #0
 80036fe:	6053      	str	r3, [r2, #4]
 8003700:	e7de      	b.n	80036c0 <_malloc_r+0xa8>
 8003702:	230c      	movs	r3, #12
 8003704:	4630      	mov	r0, r6
 8003706:	6033      	str	r3, [r6, #0]
 8003708:	f000 f80c 	bl	8003724 <__malloc_unlock>
 800370c:	e794      	b.n	8003638 <_malloc_r+0x20>
 800370e:	6005      	str	r5, [r0, #0]
 8003710:	e7d6      	b.n	80036c0 <_malloc_r+0xa8>
 8003712:	bf00      	nop
 8003714:	20000414 	.word	0x20000414

08003718 <__malloc_lock>:
 8003718:	4801      	ldr	r0, [pc, #4]	@ (8003720 <__malloc_lock+0x8>)
 800371a:	f7ff bf11 	b.w	8003540 <__retarget_lock_acquire_recursive>
 800371e:	bf00      	nop
 8003720:	2000040c 	.word	0x2000040c

08003724 <__malloc_unlock>:
 8003724:	4801      	ldr	r0, [pc, #4]	@ (800372c <__malloc_unlock+0x8>)
 8003726:	f7ff bf0c 	b.w	8003542 <__retarget_lock_release_recursive>
 800372a:	bf00      	nop
 800372c:	2000040c 	.word	0x2000040c

08003730 <__ssputs_r>:
 8003730:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003734:	461f      	mov	r7, r3
 8003736:	688e      	ldr	r6, [r1, #8]
 8003738:	4682      	mov	sl, r0
 800373a:	42be      	cmp	r6, r7
 800373c:	460c      	mov	r4, r1
 800373e:	4690      	mov	r8, r2
 8003740:	680b      	ldr	r3, [r1, #0]
 8003742:	d82d      	bhi.n	80037a0 <__ssputs_r+0x70>
 8003744:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003748:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800374c:	d026      	beq.n	800379c <__ssputs_r+0x6c>
 800374e:	6965      	ldr	r5, [r4, #20]
 8003750:	6909      	ldr	r1, [r1, #16]
 8003752:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003756:	eba3 0901 	sub.w	r9, r3, r1
 800375a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800375e:	1c7b      	adds	r3, r7, #1
 8003760:	444b      	add	r3, r9
 8003762:	106d      	asrs	r5, r5, #1
 8003764:	429d      	cmp	r5, r3
 8003766:	bf38      	it	cc
 8003768:	461d      	movcc	r5, r3
 800376a:	0553      	lsls	r3, r2, #21
 800376c:	d527      	bpl.n	80037be <__ssputs_r+0x8e>
 800376e:	4629      	mov	r1, r5
 8003770:	f7ff ff52 	bl	8003618 <_malloc_r>
 8003774:	4606      	mov	r6, r0
 8003776:	b360      	cbz	r0, 80037d2 <__ssputs_r+0xa2>
 8003778:	464a      	mov	r2, r9
 800377a:	6921      	ldr	r1, [r4, #16]
 800377c:	f000 fafa 	bl	8003d74 <memcpy>
 8003780:	89a3      	ldrh	r3, [r4, #12]
 8003782:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003786:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800378a:	81a3      	strh	r3, [r4, #12]
 800378c:	6126      	str	r6, [r4, #16]
 800378e:	444e      	add	r6, r9
 8003790:	6026      	str	r6, [r4, #0]
 8003792:	463e      	mov	r6, r7
 8003794:	6165      	str	r5, [r4, #20]
 8003796:	eba5 0509 	sub.w	r5, r5, r9
 800379a:	60a5      	str	r5, [r4, #8]
 800379c:	42be      	cmp	r6, r7
 800379e:	d900      	bls.n	80037a2 <__ssputs_r+0x72>
 80037a0:	463e      	mov	r6, r7
 80037a2:	4632      	mov	r2, r6
 80037a4:	4641      	mov	r1, r8
 80037a6:	6820      	ldr	r0, [r4, #0]
 80037a8:	f000 faac 	bl	8003d04 <memmove>
 80037ac:	2000      	movs	r0, #0
 80037ae:	68a3      	ldr	r3, [r4, #8]
 80037b0:	1b9b      	subs	r3, r3, r6
 80037b2:	60a3      	str	r3, [r4, #8]
 80037b4:	6823      	ldr	r3, [r4, #0]
 80037b6:	4433      	add	r3, r6
 80037b8:	6023      	str	r3, [r4, #0]
 80037ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037be:	462a      	mov	r2, r5
 80037c0:	f000 fae6 	bl	8003d90 <_realloc_r>
 80037c4:	4606      	mov	r6, r0
 80037c6:	2800      	cmp	r0, #0
 80037c8:	d1e0      	bne.n	800378c <__ssputs_r+0x5c>
 80037ca:	4650      	mov	r0, sl
 80037cc:	6921      	ldr	r1, [r4, #16]
 80037ce:	f7ff feb9 	bl	8003544 <_free_r>
 80037d2:	230c      	movs	r3, #12
 80037d4:	f8ca 3000 	str.w	r3, [sl]
 80037d8:	89a3      	ldrh	r3, [r4, #12]
 80037da:	f04f 30ff 	mov.w	r0, #4294967295
 80037de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80037e2:	81a3      	strh	r3, [r4, #12]
 80037e4:	e7e9      	b.n	80037ba <__ssputs_r+0x8a>
	...

080037e8 <_svfiprintf_r>:
 80037e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037ec:	4698      	mov	r8, r3
 80037ee:	898b      	ldrh	r3, [r1, #12]
 80037f0:	4607      	mov	r7, r0
 80037f2:	061b      	lsls	r3, r3, #24
 80037f4:	460d      	mov	r5, r1
 80037f6:	4614      	mov	r4, r2
 80037f8:	b09d      	sub	sp, #116	@ 0x74
 80037fa:	d510      	bpl.n	800381e <_svfiprintf_r+0x36>
 80037fc:	690b      	ldr	r3, [r1, #16]
 80037fe:	b973      	cbnz	r3, 800381e <_svfiprintf_r+0x36>
 8003800:	2140      	movs	r1, #64	@ 0x40
 8003802:	f7ff ff09 	bl	8003618 <_malloc_r>
 8003806:	6028      	str	r0, [r5, #0]
 8003808:	6128      	str	r0, [r5, #16]
 800380a:	b930      	cbnz	r0, 800381a <_svfiprintf_r+0x32>
 800380c:	230c      	movs	r3, #12
 800380e:	603b      	str	r3, [r7, #0]
 8003810:	f04f 30ff 	mov.w	r0, #4294967295
 8003814:	b01d      	add	sp, #116	@ 0x74
 8003816:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800381a:	2340      	movs	r3, #64	@ 0x40
 800381c:	616b      	str	r3, [r5, #20]
 800381e:	2300      	movs	r3, #0
 8003820:	9309      	str	r3, [sp, #36]	@ 0x24
 8003822:	2320      	movs	r3, #32
 8003824:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003828:	2330      	movs	r3, #48	@ 0x30
 800382a:	f04f 0901 	mov.w	r9, #1
 800382e:	f8cd 800c 	str.w	r8, [sp, #12]
 8003832:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80039cc <_svfiprintf_r+0x1e4>
 8003836:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800383a:	4623      	mov	r3, r4
 800383c:	469a      	mov	sl, r3
 800383e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003842:	b10a      	cbz	r2, 8003848 <_svfiprintf_r+0x60>
 8003844:	2a25      	cmp	r2, #37	@ 0x25
 8003846:	d1f9      	bne.n	800383c <_svfiprintf_r+0x54>
 8003848:	ebba 0b04 	subs.w	fp, sl, r4
 800384c:	d00b      	beq.n	8003866 <_svfiprintf_r+0x7e>
 800384e:	465b      	mov	r3, fp
 8003850:	4622      	mov	r2, r4
 8003852:	4629      	mov	r1, r5
 8003854:	4638      	mov	r0, r7
 8003856:	f7ff ff6b 	bl	8003730 <__ssputs_r>
 800385a:	3001      	adds	r0, #1
 800385c:	f000 80a7 	beq.w	80039ae <_svfiprintf_r+0x1c6>
 8003860:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003862:	445a      	add	r2, fp
 8003864:	9209      	str	r2, [sp, #36]	@ 0x24
 8003866:	f89a 3000 	ldrb.w	r3, [sl]
 800386a:	2b00      	cmp	r3, #0
 800386c:	f000 809f 	beq.w	80039ae <_svfiprintf_r+0x1c6>
 8003870:	2300      	movs	r3, #0
 8003872:	f04f 32ff 	mov.w	r2, #4294967295
 8003876:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800387a:	f10a 0a01 	add.w	sl, sl, #1
 800387e:	9304      	str	r3, [sp, #16]
 8003880:	9307      	str	r3, [sp, #28]
 8003882:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003886:	931a      	str	r3, [sp, #104]	@ 0x68
 8003888:	4654      	mov	r4, sl
 800388a:	2205      	movs	r2, #5
 800388c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003890:	484e      	ldr	r0, [pc, #312]	@ (80039cc <_svfiprintf_r+0x1e4>)
 8003892:	f000 fa61 	bl	8003d58 <memchr>
 8003896:	9a04      	ldr	r2, [sp, #16]
 8003898:	b9d8      	cbnz	r0, 80038d2 <_svfiprintf_r+0xea>
 800389a:	06d0      	lsls	r0, r2, #27
 800389c:	bf44      	itt	mi
 800389e:	2320      	movmi	r3, #32
 80038a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80038a4:	0711      	lsls	r1, r2, #28
 80038a6:	bf44      	itt	mi
 80038a8:	232b      	movmi	r3, #43	@ 0x2b
 80038aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80038ae:	f89a 3000 	ldrb.w	r3, [sl]
 80038b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80038b4:	d015      	beq.n	80038e2 <_svfiprintf_r+0xfa>
 80038b6:	4654      	mov	r4, sl
 80038b8:	2000      	movs	r0, #0
 80038ba:	f04f 0c0a 	mov.w	ip, #10
 80038be:	9a07      	ldr	r2, [sp, #28]
 80038c0:	4621      	mov	r1, r4
 80038c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80038c6:	3b30      	subs	r3, #48	@ 0x30
 80038c8:	2b09      	cmp	r3, #9
 80038ca:	d94b      	bls.n	8003964 <_svfiprintf_r+0x17c>
 80038cc:	b1b0      	cbz	r0, 80038fc <_svfiprintf_r+0x114>
 80038ce:	9207      	str	r2, [sp, #28]
 80038d0:	e014      	b.n	80038fc <_svfiprintf_r+0x114>
 80038d2:	eba0 0308 	sub.w	r3, r0, r8
 80038d6:	fa09 f303 	lsl.w	r3, r9, r3
 80038da:	4313      	orrs	r3, r2
 80038dc:	46a2      	mov	sl, r4
 80038de:	9304      	str	r3, [sp, #16]
 80038e0:	e7d2      	b.n	8003888 <_svfiprintf_r+0xa0>
 80038e2:	9b03      	ldr	r3, [sp, #12]
 80038e4:	1d19      	adds	r1, r3, #4
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	9103      	str	r1, [sp, #12]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	bfbb      	ittet	lt
 80038ee:	425b      	neglt	r3, r3
 80038f0:	f042 0202 	orrlt.w	r2, r2, #2
 80038f4:	9307      	strge	r3, [sp, #28]
 80038f6:	9307      	strlt	r3, [sp, #28]
 80038f8:	bfb8      	it	lt
 80038fa:	9204      	strlt	r2, [sp, #16]
 80038fc:	7823      	ldrb	r3, [r4, #0]
 80038fe:	2b2e      	cmp	r3, #46	@ 0x2e
 8003900:	d10a      	bne.n	8003918 <_svfiprintf_r+0x130>
 8003902:	7863      	ldrb	r3, [r4, #1]
 8003904:	2b2a      	cmp	r3, #42	@ 0x2a
 8003906:	d132      	bne.n	800396e <_svfiprintf_r+0x186>
 8003908:	9b03      	ldr	r3, [sp, #12]
 800390a:	3402      	adds	r4, #2
 800390c:	1d1a      	adds	r2, r3, #4
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	9203      	str	r2, [sp, #12]
 8003912:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003916:	9305      	str	r3, [sp, #20]
 8003918:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80039d0 <_svfiprintf_r+0x1e8>
 800391c:	2203      	movs	r2, #3
 800391e:	4650      	mov	r0, sl
 8003920:	7821      	ldrb	r1, [r4, #0]
 8003922:	f000 fa19 	bl	8003d58 <memchr>
 8003926:	b138      	cbz	r0, 8003938 <_svfiprintf_r+0x150>
 8003928:	2240      	movs	r2, #64	@ 0x40
 800392a:	9b04      	ldr	r3, [sp, #16]
 800392c:	eba0 000a 	sub.w	r0, r0, sl
 8003930:	4082      	lsls	r2, r0
 8003932:	4313      	orrs	r3, r2
 8003934:	3401      	adds	r4, #1
 8003936:	9304      	str	r3, [sp, #16]
 8003938:	f814 1b01 	ldrb.w	r1, [r4], #1
 800393c:	2206      	movs	r2, #6
 800393e:	4825      	ldr	r0, [pc, #148]	@ (80039d4 <_svfiprintf_r+0x1ec>)
 8003940:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003944:	f000 fa08 	bl	8003d58 <memchr>
 8003948:	2800      	cmp	r0, #0
 800394a:	d036      	beq.n	80039ba <_svfiprintf_r+0x1d2>
 800394c:	4b22      	ldr	r3, [pc, #136]	@ (80039d8 <_svfiprintf_r+0x1f0>)
 800394e:	bb1b      	cbnz	r3, 8003998 <_svfiprintf_r+0x1b0>
 8003950:	9b03      	ldr	r3, [sp, #12]
 8003952:	3307      	adds	r3, #7
 8003954:	f023 0307 	bic.w	r3, r3, #7
 8003958:	3308      	adds	r3, #8
 800395a:	9303      	str	r3, [sp, #12]
 800395c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800395e:	4433      	add	r3, r6
 8003960:	9309      	str	r3, [sp, #36]	@ 0x24
 8003962:	e76a      	b.n	800383a <_svfiprintf_r+0x52>
 8003964:	460c      	mov	r4, r1
 8003966:	2001      	movs	r0, #1
 8003968:	fb0c 3202 	mla	r2, ip, r2, r3
 800396c:	e7a8      	b.n	80038c0 <_svfiprintf_r+0xd8>
 800396e:	2300      	movs	r3, #0
 8003970:	f04f 0c0a 	mov.w	ip, #10
 8003974:	4619      	mov	r1, r3
 8003976:	3401      	adds	r4, #1
 8003978:	9305      	str	r3, [sp, #20]
 800397a:	4620      	mov	r0, r4
 800397c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003980:	3a30      	subs	r2, #48	@ 0x30
 8003982:	2a09      	cmp	r2, #9
 8003984:	d903      	bls.n	800398e <_svfiprintf_r+0x1a6>
 8003986:	2b00      	cmp	r3, #0
 8003988:	d0c6      	beq.n	8003918 <_svfiprintf_r+0x130>
 800398a:	9105      	str	r1, [sp, #20]
 800398c:	e7c4      	b.n	8003918 <_svfiprintf_r+0x130>
 800398e:	4604      	mov	r4, r0
 8003990:	2301      	movs	r3, #1
 8003992:	fb0c 2101 	mla	r1, ip, r1, r2
 8003996:	e7f0      	b.n	800397a <_svfiprintf_r+0x192>
 8003998:	ab03      	add	r3, sp, #12
 800399a:	9300      	str	r3, [sp, #0]
 800399c:	462a      	mov	r2, r5
 800399e:	4638      	mov	r0, r7
 80039a0:	4b0e      	ldr	r3, [pc, #56]	@ (80039dc <_svfiprintf_r+0x1f4>)
 80039a2:	a904      	add	r1, sp, #16
 80039a4:	f3af 8000 	nop.w
 80039a8:	1c42      	adds	r2, r0, #1
 80039aa:	4606      	mov	r6, r0
 80039ac:	d1d6      	bne.n	800395c <_svfiprintf_r+0x174>
 80039ae:	89ab      	ldrh	r3, [r5, #12]
 80039b0:	065b      	lsls	r3, r3, #25
 80039b2:	f53f af2d 	bmi.w	8003810 <_svfiprintf_r+0x28>
 80039b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80039b8:	e72c      	b.n	8003814 <_svfiprintf_r+0x2c>
 80039ba:	ab03      	add	r3, sp, #12
 80039bc:	9300      	str	r3, [sp, #0]
 80039be:	462a      	mov	r2, r5
 80039c0:	4638      	mov	r0, r7
 80039c2:	4b06      	ldr	r3, [pc, #24]	@ (80039dc <_svfiprintf_r+0x1f4>)
 80039c4:	a904      	add	r1, sp, #16
 80039c6:	f000 f87d 	bl	8003ac4 <_printf_i>
 80039ca:	e7ed      	b.n	80039a8 <_svfiprintf_r+0x1c0>
 80039cc:	08003e6e 	.word	0x08003e6e
 80039d0:	08003e74 	.word	0x08003e74
 80039d4:	08003e78 	.word	0x08003e78
 80039d8:	00000000 	.word	0x00000000
 80039dc:	08003731 	.word	0x08003731

080039e0 <_printf_common>:
 80039e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80039e4:	4616      	mov	r6, r2
 80039e6:	4698      	mov	r8, r3
 80039e8:	688a      	ldr	r2, [r1, #8]
 80039ea:	690b      	ldr	r3, [r1, #16]
 80039ec:	4607      	mov	r7, r0
 80039ee:	4293      	cmp	r3, r2
 80039f0:	bfb8      	it	lt
 80039f2:	4613      	movlt	r3, r2
 80039f4:	6033      	str	r3, [r6, #0]
 80039f6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80039fa:	460c      	mov	r4, r1
 80039fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003a00:	b10a      	cbz	r2, 8003a06 <_printf_common+0x26>
 8003a02:	3301      	adds	r3, #1
 8003a04:	6033      	str	r3, [r6, #0]
 8003a06:	6823      	ldr	r3, [r4, #0]
 8003a08:	0699      	lsls	r1, r3, #26
 8003a0a:	bf42      	ittt	mi
 8003a0c:	6833      	ldrmi	r3, [r6, #0]
 8003a0e:	3302      	addmi	r3, #2
 8003a10:	6033      	strmi	r3, [r6, #0]
 8003a12:	6825      	ldr	r5, [r4, #0]
 8003a14:	f015 0506 	ands.w	r5, r5, #6
 8003a18:	d106      	bne.n	8003a28 <_printf_common+0x48>
 8003a1a:	f104 0a19 	add.w	sl, r4, #25
 8003a1e:	68e3      	ldr	r3, [r4, #12]
 8003a20:	6832      	ldr	r2, [r6, #0]
 8003a22:	1a9b      	subs	r3, r3, r2
 8003a24:	42ab      	cmp	r3, r5
 8003a26:	dc2b      	bgt.n	8003a80 <_printf_common+0xa0>
 8003a28:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003a2c:	6822      	ldr	r2, [r4, #0]
 8003a2e:	3b00      	subs	r3, #0
 8003a30:	bf18      	it	ne
 8003a32:	2301      	movne	r3, #1
 8003a34:	0692      	lsls	r2, r2, #26
 8003a36:	d430      	bmi.n	8003a9a <_printf_common+0xba>
 8003a38:	4641      	mov	r1, r8
 8003a3a:	4638      	mov	r0, r7
 8003a3c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003a40:	47c8      	blx	r9
 8003a42:	3001      	adds	r0, #1
 8003a44:	d023      	beq.n	8003a8e <_printf_common+0xae>
 8003a46:	6823      	ldr	r3, [r4, #0]
 8003a48:	6922      	ldr	r2, [r4, #16]
 8003a4a:	f003 0306 	and.w	r3, r3, #6
 8003a4e:	2b04      	cmp	r3, #4
 8003a50:	bf14      	ite	ne
 8003a52:	2500      	movne	r5, #0
 8003a54:	6833      	ldreq	r3, [r6, #0]
 8003a56:	f04f 0600 	mov.w	r6, #0
 8003a5a:	bf08      	it	eq
 8003a5c:	68e5      	ldreq	r5, [r4, #12]
 8003a5e:	f104 041a 	add.w	r4, r4, #26
 8003a62:	bf08      	it	eq
 8003a64:	1aed      	subeq	r5, r5, r3
 8003a66:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003a6a:	bf08      	it	eq
 8003a6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003a70:	4293      	cmp	r3, r2
 8003a72:	bfc4      	itt	gt
 8003a74:	1a9b      	subgt	r3, r3, r2
 8003a76:	18ed      	addgt	r5, r5, r3
 8003a78:	42b5      	cmp	r5, r6
 8003a7a:	d11a      	bne.n	8003ab2 <_printf_common+0xd2>
 8003a7c:	2000      	movs	r0, #0
 8003a7e:	e008      	b.n	8003a92 <_printf_common+0xb2>
 8003a80:	2301      	movs	r3, #1
 8003a82:	4652      	mov	r2, sl
 8003a84:	4641      	mov	r1, r8
 8003a86:	4638      	mov	r0, r7
 8003a88:	47c8      	blx	r9
 8003a8a:	3001      	adds	r0, #1
 8003a8c:	d103      	bne.n	8003a96 <_printf_common+0xb6>
 8003a8e:	f04f 30ff 	mov.w	r0, #4294967295
 8003a92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a96:	3501      	adds	r5, #1
 8003a98:	e7c1      	b.n	8003a1e <_printf_common+0x3e>
 8003a9a:	2030      	movs	r0, #48	@ 0x30
 8003a9c:	18e1      	adds	r1, r4, r3
 8003a9e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003aa2:	1c5a      	adds	r2, r3, #1
 8003aa4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003aa8:	4422      	add	r2, r4
 8003aaa:	3302      	adds	r3, #2
 8003aac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003ab0:	e7c2      	b.n	8003a38 <_printf_common+0x58>
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	4622      	mov	r2, r4
 8003ab6:	4641      	mov	r1, r8
 8003ab8:	4638      	mov	r0, r7
 8003aba:	47c8      	blx	r9
 8003abc:	3001      	adds	r0, #1
 8003abe:	d0e6      	beq.n	8003a8e <_printf_common+0xae>
 8003ac0:	3601      	adds	r6, #1
 8003ac2:	e7d9      	b.n	8003a78 <_printf_common+0x98>

08003ac4 <_printf_i>:
 8003ac4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003ac8:	7e0f      	ldrb	r7, [r1, #24]
 8003aca:	4691      	mov	r9, r2
 8003acc:	2f78      	cmp	r7, #120	@ 0x78
 8003ace:	4680      	mov	r8, r0
 8003ad0:	460c      	mov	r4, r1
 8003ad2:	469a      	mov	sl, r3
 8003ad4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003ad6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003ada:	d807      	bhi.n	8003aec <_printf_i+0x28>
 8003adc:	2f62      	cmp	r7, #98	@ 0x62
 8003ade:	d80a      	bhi.n	8003af6 <_printf_i+0x32>
 8003ae0:	2f00      	cmp	r7, #0
 8003ae2:	f000 80d3 	beq.w	8003c8c <_printf_i+0x1c8>
 8003ae6:	2f58      	cmp	r7, #88	@ 0x58
 8003ae8:	f000 80ba 	beq.w	8003c60 <_printf_i+0x19c>
 8003aec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003af0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003af4:	e03a      	b.n	8003b6c <_printf_i+0xa8>
 8003af6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003afa:	2b15      	cmp	r3, #21
 8003afc:	d8f6      	bhi.n	8003aec <_printf_i+0x28>
 8003afe:	a101      	add	r1, pc, #4	@ (adr r1, 8003b04 <_printf_i+0x40>)
 8003b00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003b04:	08003b5d 	.word	0x08003b5d
 8003b08:	08003b71 	.word	0x08003b71
 8003b0c:	08003aed 	.word	0x08003aed
 8003b10:	08003aed 	.word	0x08003aed
 8003b14:	08003aed 	.word	0x08003aed
 8003b18:	08003aed 	.word	0x08003aed
 8003b1c:	08003b71 	.word	0x08003b71
 8003b20:	08003aed 	.word	0x08003aed
 8003b24:	08003aed 	.word	0x08003aed
 8003b28:	08003aed 	.word	0x08003aed
 8003b2c:	08003aed 	.word	0x08003aed
 8003b30:	08003c73 	.word	0x08003c73
 8003b34:	08003b9b 	.word	0x08003b9b
 8003b38:	08003c2d 	.word	0x08003c2d
 8003b3c:	08003aed 	.word	0x08003aed
 8003b40:	08003aed 	.word	0x08003aed
 8003b44:	08003c95 	.word	0x08003c95
 8003b48:	08003aed 	.word	0x08003aed
 8003b4c:	08003b9b 	.word	0x08003b9b
 8003b50:	08003aed 	.word	0x08003aed
 8003b54:	08003aed 	.word	0x08003aed
 8003b58:	08003c35 	.word	0x08003c35
 8003b5c:	6833      	ldr	r3, [r6, #0]
 8003b5e:	1d1a      	adds	r2, r3, #4
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	6032      	str	r2, [r6, #0]
 8003b64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003b68:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	e09e      	b.n	8003cae <_printf_i+0x1ea>
 8003b70:	6833      	ldr	r3, [r6, #0]
 8003b72:	6820      	ldr	r0, [r4, #0]
 8003b74:	1d19      	adds	r1, r3, #4
 8003b76:	6031      	str	r1, [r6, #0]
 8003b78:	0606      	lsls	r6, r0, #24
 8003b7a:	d501      	bpl.n	8003b80 <_printf_i+0xbc>
 8003b7c:	681d      	ldr	r5, [r3, #0]
 8003b7e:	e003      	b.n	8003b88 <_printf_i+0xc4>
 8003b80:	0645      	lsls	r5, r0, #25
 8003b82:	d5fb      	bpl.n	8003b7c <_printf_i+0xb8>
 8003b84:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003b88:	2d00      	cmp	r5, #0
 8003b8a:	da03      	bge.n	8003b94 <_printf_i+0xd0>
 8003b8c:	232d      	movs	r3, #45	@ 0x2d
 8003b8e:	426d      	negs	r5, r5
 8003b90:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003b94:	230a      	movs	r3, #10
 8003b96:	4859      	ldr	r0, [pc, #356]	@ (8003cfc <_printf_i+0x238>)
 8003b98:	e011      	b.n	8003bbe <_printf_i+0xfa>
 8003b9a:	6821      	ldr	r1, [r4, #0]
 8003b9c:	6833      	ldr	r3, [r6, #0]
 8003b9e:	0608      	lsls	r0, r1, #24
 8003ba0:	f853 5b04 	ldr.w	r5, [r3], #4
 8003ba4:	d402      	bmi.n	8003bac <_printf_i+0xe8>
 8003ba6:	0649      	lsls	r1, r1, #25
 8003ba8:	bf48      	it	mi
 8003baa:	b2ad      	uxthmi	r5, r5
 8003bac:	2f6f      	cmp	r7, #111	@ 0x6f
 8003bae:	6033      	str	r3, [r6, #0]
 8003bb0:	bf14      	ite	ne
 8003bb2:	230a      	movne	r3, #10
 8003bb4:	2308      	moveq	r3, #8
 8003bb6:	4851      	ldr	r0, [pc, #324]	@ (8003cfc <_printf_i+0x238>)
 8003bb8:	2100      	movs	r1, #0
 8003bba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003bbe:	6866      	ldr	r6, [r4, #4]
 8003bc0:	2e00      	cmp	r6, #0
 8003bc2:	bfa8      	it	ge
 8003bc4:	6821      	ldrge	r1, [r4, #0]
 8003bc6:	60a6      	str	r6, [r4, #8]
 8003bc8:	bfa4      	itt	ge
 8003bca:	f021 0104 	bicge.w	r1, r1, #4
 8003bce:	6021      	strge	r1, [r4, #0]
 8003bd0:	b90d      	cbnz	r5, 8003bd6 <_printf_i+0x112>
 8003bd2:	2e00      	cmp	r6, #0
 8003bd4:	d04b      	beq.n	8003c6e <_printf_i+0x1aa>
 8003bd6:	4616      	mov	r6, r2
 8003bd8:	fbb5 f1f3 	udiv	r1, r5, r3
 8003bdc:	fb03 5711 	mls	r7, r3, r1, r5
 8003be0:	5dc7      	ldrb	r7, [r0, r7]
 8003be2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003be6:	462f      	mov	r7, r5
 8003be8:	42bb      	cmp	r3, r7
 8003bea:	460d      	mov	r5, r1
 8003bec:	d9f4      	bls.n	8003bd8 <_printf_i+0x114>
 8003bee:	2b08      	cmp	r3, #8
 8003bf0:	d10b      	bne.n	8003c0a <_printf_i+0x146>
 8003bf2:	6823      	ldr	r3, [r4, #0]
 8003bf4:	07df      	lsls	r7, r3, #31
 8003bf6:	d508      	bpl.n	8003c0a <_printf_i+0x146>
 8003bf8:	6923      	ldr	r3, [r4, #16]
 8003bfa:	6861      	ldr	r1, [r4, #4]
 8003bfc:	4299      	cmp	r1, r3
 8003bfe:	bfde      	ittt	le
 8003c00:	2330      	movle	r3, #48	@ 0x30
 8003c02:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003c06:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003c0a:	1b92      	subs	r2, r2, r6
 8003c0c:	6122      	str	r2, [r4, #16]
 8003c0e:	464b      	mov	r3, r9
 8003c10:	4621      	mov	r1, r4
 8003c12:	4640      	mov	r0, r8
 8003c14:	f8cd a000 	str.w	sl, [sp]
 8003c18:	aa03      	add	r2, sp, #12
 8003c1a:	f7ff fee1 	bl	80039e0 <_printf_common>
 8003c1e:	3001      	adds	r0, #1
 8003c20:	d14a      	bne.n	8003cb8 <_printf_i+0x1f4>
 8003c22:	f04f 30ff 	mov.w	r0, #4294967295
 8003c26:	b004      	add	sp, #16
 8003c28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c2c:	6823      	ldr	r3, [r4, #0]
 8003c2e:	f043 0320 	orr.w	r3, r3, #32
 8003c32:	6023      	str	r3, [r4, #0]
 8003c34:	2778      	movs	r7, #120	@ 0x78
 8003c36:	4832      	ldr	r0, [pc, #200]	@ (8003d00 <_printf_i+0x23c>)
 8003c38:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003c3c:	6823      	ldr	r3, [r4, #0]
 8003c3e:	6831      	ldr	r1, [r6, #0]
 8003c40:	061f      	lsls	r7, r3, #24
 8003c42:	f851 5b04 	ldr.w	r5, [r1], #4
 8003c46:	d402      	bmi.n	8003c4e <_printf_i+0x18a>
 8003c48:	065f      	lsls	r7, r3, #25
 8003c4a:	bf48      	it	mi
 8003c4c:	b2ad      	uxthmi	r5, r5
 8003c4e:	6031      	str	r1, [r6, #0]
 8003c50:	07d9      	lsls	r1, r3, #31
 8003c52:	bf44      	itt	mi
 8003c54:	f043 0320 	orrmi.w	r3, r3, #32
 8003c58:	6023      	strmi	r3, [r4, #0]
 8003c5a:	b11d      	cbz	r5, 8003c64 <_printf_i+0x1a0>
 8003c5c:	2310      	movs	r3, #16
 8003c5e:	e7ab      	b.n	8003bb8 <_printf_i+0xf4>
 8003c60:	4826      	ldr	r0, [pc, #152]	@ (8003cfc <_printf_i+0x238>)
 8003c62:	e7e9      	b.n	8003c38 <_printf_i+0x174>
 8003c64:	6823      	ldr	r3, [r4, #0]
 8003c66:	f023 0320 	bic.w	r3, r3, #32
 8003c6a:	6023      	str	r3, [r4, #0]
 8003c6c:	e7f6      	b.n	8003c5c <_printf_i+0x198>
 8003c6e:	4616      	mov	r6, r2
 8003c70:	e7bd      	b.n	8003bee <_printf_i+0x12a>
 8003c72:	6833      	ldr	r3, [r6, #0]
 8003c74:	6825      	ldr	r5, [r4, #0]
 8003c76:	1d18      	adds	r0, r3, #4
 8003c78:	6961      	ldr	r1, [r4, #20]
 8003c7a:	6030      	str	r0, [r6, #0]
 8003c7c:	062e      	lsls	r6, r5, #24
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	d501      	bpl.n	8003c86 <_printf_i+0x1c2>
 8003c82:	6019      	str	r1, [r3, #0]
 8003c84:	e002      	b.n	8003c8c <_printf_i+0x1c8>
 8003c86:	0668      	lsls	r0, r5, #25
 8003c88:	d5fb      	bpl.n	8003c82 <_printf_i+0x1be>
 8003c8a:	8019      	strh	r1, [r3, #0]
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	4616      	mov	r6, r2
 8003c90:	6123      	str	r3, [r4, #16]
 8003c92:	e7bc      	b.n	8003c0e <_printf_i+0x14a>
 8003c94:	6833      	ldr	r3, [r6, #0]
 8003c96:	2100      	movs	r1, #0
 8003c98:	1d1a      	adds	r2, r3, #4
 8003c9a:	6032      	str	r2, [r6, #0]
 8003c9c:	681e      	ldr	r6, [r3, #0]
 8003c9e:	6862      	ldr	r2, [r4, #4]
 8003ca0:	4630      	mov	r0, r6
 8003ca2:	f000 f859 	bl	8003d58 <memchr>
 8003ca6:	b108      	cbz	r0, 8003cac <_printf_i+0x1e8>
 8003ca8:	1b80      	subs	r0, r0, r6
 8003caa:	6060      	str	r0, [r4, #4]
 8003cac:	6863      	ldr	r3, [r4, #4]
 8003cae:	6123      	str	r3, [r4, #16]
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003cb6:	e7aa      	b.n	8003c0e <_printf_i+0x14a>
 8003cb8:	4632      	mov	r2, r6
 8003cba:	4649      	mov	r1, r9
 8003cbc:	4640      	mov	r0, r8
 8003cbe:	6923      	ldr	r3, [r4, #16]
 8003cc0:	47d0      	blx	sl
 8003cc2:	3001      	adds	r0, #1
 8003cc4:	d0ad      	beq.n	8003c22 <_printf_i+0x15e>
 8003cc6:	6823      	ldr	r3, [r4, #0]
 8003cc8:	079b      	lsls	r3, r3, #30
 8003cca:	d413      	bmi.n	8003cf4 <_printf_i+0x230>
 8003ccc:	68e0      	ldr	r0, [r4, #12]
 8003cce:	9b03      	ldr	r3, [sp, #12]
 8003cd0:	4298      	cmp	r0, r3
 8003cd2:	bfb8      	it	lt
 8003cd4:	4618      	movlt	r0, r3
 8003cd6:	e7a6      	b.n	8003c26 <_printf_i+0x162>
 8003cd8:	2301      	movs	r3, #1
 8003cda:	4632      	mov	r2, r6
 8003cdc:	4649      	mov	r1, r9
 8003cde:	4640      	mov	r0, r8
 8003ce0:	47d0      	blx	sl
 8003ce2:	3001      	adds	r0, #1
 8003ce4:	d09d      	beq.n	8003c22 <_printf_i+0x15e>
 8003ce6:	3501      	adds	r5, #1
 8003ce8:	68e3      	ldr	r3, [r4, #12]
 8003cea:	9903      	ldr	r1, [sp, #12]
 8003cec:	1a5b      	subs	r3, r3, r1
 8003cee:	42ab      	cmp	r3, r5
 8003cf0:	dcf2      	bgt.n	8003cd8 <_printf_i+0x214>
 8003cf2:	e7eb      	b.n	8003ccc <_printf_i+0x208>
 8003cf4:	2500      	movs	r5, #0
 8003cf6:	f104 0619 	add.w	r6, r4, #25
 8003cfa:	e7f5      	b.n	8003ce8 <_printf_i+0x224>
 8003cfc:	08003e7f 	.word	0x08003e7f
 8003d00:	08003e90 	.word	0x08003e90

08003d04 <memmove>:
 8003d04:	4288      	cmp	r0, r1
 8003d06:	b510      	push	{r4, lr}
 8003d08:	eb01 0402 	add.w	r4, r1, r2
 8003d0c:	d902      	bls.n	8003d14 <memmove+0x10>
 8003d0e:	4284      	cmp	r4, r0
 8003d10:	4623      	mov	r3, r4
 8003d12:	d807      	bhi.n	8003d24 <memmove+0x20>
 8003d14:	1e43      	subs	r3, r0, #1
 8003d16:	42a1      	cmp	r1, r4
 8003d18:	d008      	beq.n	8003d2c <memmove+0x28>
 8003d1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003d1e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003d22:	e7f8      	b.n	8003d16 <memmove+0x12>
 8003d24:	4601      	mov	r1, r0
 8003d26:	4402      	add	r2, r0
 8003d28:	428a      	cmp	r2, r1
 8003d2a:	d100      	bne.n	8003d2e <memmove+0x2a>
 8003d2c:	bd10      	pop	{r4, pc}
 8003d2e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003d32:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003d36:	e7f7      	b.n	8003d28 <memmove+0x24>

08003d38 <_sbrk_r>:
 8003d38:	b538      	push	{r3, r4, r5, lr}
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	4d05      	ldr	r5, [pc, #20]	@ (8003d54 <_sbrk_r+0x1c>)
 8003d3e:	4604      	mov	r4, r0
 8003d40:	4608      	mov	r0, r1
 8003d42:	602b      	str	r3, [r5, #0]
 8003d44:	f7fd f960 	bl	8001008 <_sbrk>
 8003d48:	1c43      	adds	r3, r0, #1
 8003d4a:	d102      	bne.n	8003d52 <_sbrk_r+0x1a>
 8003d4c:	682b      	ldr	r3, [r5, #0]
 8003d4e:	b103      	cbz	r3, 8003d52 <_sbrk_r+0x1a>
 8003d50:	6023      	str	r3, [r4, #0]
 8003d52:	bd38      	pop	{r3, r4, r5, pc}
 8003d54:	20000408 	.word	0x20000408

08003d58 <memchr>:
 8003d58:	4603      	mov	r3, r0
 8003d5a:	b510      	push	{r4, lr}
 8003d5c:	b2c9      	uxtb	r1, r1
 8003d5e:	4402      	add	r2, r0
 8003d60:	4293      	cmp	r3, r2
 8003d62:	4618      	mov	r0, r3
 8003d64:	d101      	bne.n	8003d6a <memchr+0x12>
 8003d66:	2000      	movs	r0, #0
 8003d68:	e003      	b.n	8003d72 <memchr+0x1a>
 8003d6a:	7804      	ldrb	r4, [r0, #0]
 8003d6c:	3301      	adds	r3, #1
 8003d6e:	428c      	cmp	r4, r1
 8003d70:	d1f6      	bne.n	8003d60 <memchr+0x8>
 8003d72:	bd10      	pop	{r4, pc}

08003d74 <memcpy>:
 8003d74:	440a      	add	r2, r1
 8003d76:	4291      	cmp	r1, r2
 8003d78:	f100 33ff 	add.w	r3, r0, #4294967295
 8003d7c:	d100      	bne.n	8003d80 <memcpy+0xc>
 8003d7e:	4770      	bx	lr
 8003d80:	b510      	push	{r4, lr}
 8003d82:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003d86:	4291      	cmp	r1, r2
 8003d88:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003d8c:	d1f9      	bne.n	8003d82 <memcpy+0xe>
 8003d8e:	bd10      	pop	{r4, pc}

08003d90 <_realloc_r>:
 8003d90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d94:	4680      	mov	r8, r0
 8003d96:	4615      	mov	r5, r2
 8003d98:	460c      	mov	r4, r1
 8003d9a:	b921      	cbnz	r1, 8003da6 <_realloc_r+0x16>
 8003d9c:	4611      	mov	r1, r2
 8003d9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003da2:	f7ff bc39 	b.w	8003618 <_malloc_r>
 8003da6:	b92a      	cbnz	r2, 8003db4 <_realloc_r+0x24>
 8003da8:	f7ff fbcc 	bl	8003544 <_free_r>
 8003dac:	2400      	movs	r4, #0
 8003dae:	4620      	mov	r0, r4
 8003db0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003db4:	f000 f81a 	bl	8003dec <_malloc_usable_size_r>
 8003db8:	4285      	cmp	r5, r0
 8003dba:	4606      	mov	r6, r0
 8003dbc:	d802      	bhi.n	8003dc4 <_realloc_r+0x34>
 8003dbe:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003dc2:	d8f4      	bhi.n	8003dae <_realloc_r+0x1e>
 8003dc4:	4629      	mov	r1, r5
 8003dc6:	4640      	mov	r0, r8
 8003dc8:	f7ff fc26 	bl	8003618 <_malloc_r>
 8003dcc:	4607      	mov	r7, r0
 8003dce:	2800      	cmp	r0, #0
 8003dd0:	d0ec      	beq.n	8003dac <_realloc_r+0x1c>
 8003dd2:	42b5      	cmp	r5, r6
 8003dd4:	462a      	mov	r2, r5
 8003dd6:	4621      	mov	r1, r4
 8003dd8:	bf28      	it	cs
 8003dda:	4632      	movcs	r2, r6
 8003ddc:	f7ff ffca 	bl	8003d74 <memcpy>
 8003de0:	4621      	mov	r1, r4
 8003de2:	4640      	mov	r0, r8
 8003de4:	f7ff fbae 	bl	8003544 <_free_r>
 8003de8:	463c      	mov	r4, r7
 8003dea:	e7e0      	b.n	8003dae <_realloc_r+0x1e>

08003dec <_malloc_usable_size_r>:
 8003dec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003df0:	1f18      	subs	r0, r3, #4
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	bfbc      	itt	lt
 8003df6:	580b      	ldrlt	r3, [r1, r0]
 8003df8:	18c0      	addlt	r0, r0, r3
 8003dfa:	4770      	bx	lr

08003dfc <_init>:
 8003dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dfe:	bf00      	nop
 8003e00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e02:	bc08      	pop	{r3}
 8003e04:	469e      	mov	lr, r3
 8003e06:	4770      	bx	lr

08003e08 <_fini>:
 8003e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e0a:	bf00      	nop
 8003e0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e0e:	bc08      	pop	{r3}
 8003e10:	469e      	mov	lr, r3
 8003e12:	4770      	bx	lr
