/* Generated by Yosys 0.62+55 (git sha1 29a270c4b, g++ 11.5.0 -fPIC -O3) */

module DFF1(clk, d, ar, q);
  input clk;
  wire clk;
  input d;
  wire d;
  input ar;
  wire ar;
  output q;
  reg q;
  always @(posedge clk, posedge ar)
    if (ar) q <= 1'h0;
    else q <= d;
endmodule
