# Behavioral Models

## Description
This step build memories, including *RAM* (random-access memory) and *ROM* (read-only memory to store all instructions/programs).

The design is in ``embark-rv/src/00_memory/rtl/``.Testbench is provided in ``embark-rv/src/00_memory/test/``

## Verilog Behavioral Models

> Download Link: XXX

## Chisel Behavioral Models

## C++ Behavioral Models

