module a;
reg [31:0] result;
result <= {1,0,0,0};
endmodule