<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/  http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><id>840</id>
	<dc:title xml:lang="en-US">Rhythmic Keccak: SCA Security and Low Latency in HW</dc:title>
	<dc:creator>Arribas, Victor</dc:creator>
	<dc:creator>Bilgin, Begül</dc:creator>
	<dc:creator>Petrides, George</dc:creator>
	<dc:creator>Nikova, Svetla</dc:creator>
	<dc:creator>Rijmen, Vincent</dc:creator>
	<dc:subject xml:lang="en-US">Glitch</dc:subject>
	<dc:subject xml:lang="en-US">non-completeness</dc:subject>
	<dc:subject xml:lang="en-US">threshold implementation</dc:subject>
	<dc:subject xml:lang="en-US">consolidated masking scheme</dc:subject>
	<dc:subject xml:lang="en-US">domain-oriented masking</dc:subject>
	<dc:description xml:lang="en-US">Glitches entail a great issue when securing a cryptographic implementation in hardware. Several masking schemes have been proposed in the literature that provide security even in the presence of glitches. The key property that allows this protection was introduced in threshold implementations as non-completeness. We address crucial points to ensure the right compliance of this property especially for low-latency implementations. Specifically, we first discuss the existence of a flaw in DSD 2017 implementation of Keccak by Gross et al. in violation of the non-completeness property and propose a solution. We perform a side-channel evaluation on the first-order and second-order implementations of the proposed design where no leakage is detected with up to 55 million traces. Then, we present a method to ensure a non-complete scheme of an unrolled implementation applicable to any order of security or algebraic degree of the shared function. By using this method we design a two-rounds unrolled first-order Keccak-</dc:description>
	<dc:publisher xml:lang="en-US">Ruhr-Universität Bochum</dc:publisher>
	<dc:date>2018-02-14</dc:date>
	<dc:type>info:eu-repo/semantics/article</dc:type>
	<dc:type>info:eu-repo/semantics/publishedVersion</dc:type>
	<dc:format>application/pdf</dc:format>
	<dc:format>application/pdf</dc:format>
	<dc:identifier>https://tches.iacr.org/index.php/TCHES/article/view/840</dc:identifier>
	<dc:identifier>10.13154/tches.v2018.i1.269-290</dc:identifier>
	<dc:source xml:lang="en-US">IACR Transactions on Cryptographic Hardware and Embedded Systems; Volume 2018, Issue 1; 269-290</dc:source>
	<dc:source>2569-2925</dc:source>
	<dc:language>eng</dc:language>
	<dc:relation>https://tches.iacr.org/index.php/TCHES/article/view/840/792</dc:relation>
	<dc:relation>https://tches.iacr.org/index.php/TCHES/article/view/840/8016</dc:relation>
	<dc:relation>https://tches.iacr.org/index.php/TCHES/article/view/840/8017</dc:relation>
	<dc:rights xml:lang="en-US">Copyright (c) 2018 Victor Arribas, Begül Bilgin, George Petrides, Svetla Nikova, Vincent Rijmen</dc:rights>
	<dc:rights xml:lang="en-US">https://creativecommons.org/licenses/by/4.0</dc:rights>
</oai_dc:dc>