vendor_name = ModelSim
source_file = 1, C:/Users/ASUS/Documents/VHDL/Tercer_corte_ALU/display7segmentos/display7seg_hex.vhd
source_file = 1, C:/Users/ASUS/Documents/VHDL/Tercer_corte_ALU/ALU/ALU.vhd
source_file = 1, C:/Users/ASUS/Documents/VHDL/Tercer_corte_ALU/ALU_TEST/ALU_TEST.vhd
source_file = 1, C:/Users/ASUS/Documents/VHDL/Tercer_corte_ALU/ALU_TEST/db/ALU_TEST.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = ALU_TEST
instance = comp, \segments_0[0]~output\, segments_0[0]~output, ALU_TEST, 1
instance = comp, \segments_0[1]~output\, segments_0[1]~output, ALU_TEST, 1
instance = comp, \segments_0[2]~output\, segments_0[2]~output, ALU_TEST, 1
instance = comp, \segments_0[3]~output\, segments_0[3]~output, ALU_TEST, 1
instance = comp, \segments_0[4]~output\, segments_0[4]~output, ALU_TEST, 1
instance = comp, \segments_0[5]~output\, segments_0[5]~output, ALU_TEST, 1
instance = comp, \segments_0[6]~output\, segments_0[6]~output, ALU_TEST, 1
instance = comp, \segments_1[0]~output\, segments_1[0]~output, ALU_TEST, 1
instance = comp, \segments_1[1]~output\, segments_1[1]~output, ALU_TEST, 1
instance = comp, \segments_1[2]~output\, segments_1[2]~output, ALU_TEST, 1
instance = comp, \segments_1[3]~output\, segments_1[3]~output, ALU_TEST, 1
instance = comp, \segments_1[4]~output\, segments_1[4]~output, ALU_TEST, 1
instance = comp, \segments_1[5]~output\, segments_1[5]~output, ALU_TEST, 1
instance = comp, \segments_1[6]~output\, segments_1[6]~output, ALU_TEST, 1
instance = comp, \NZVC[0]~output\, NZVC[0]~output, ALU_TEST, 1
instance = comp, \NZVC[1]~output\, NZVC[1]~output, ALU_TEST, 1
instance = comp, \NZVC[2]~output\, NZVC[2]~output, ALU_TEST, 1
instance = comp, \NZVC[3]~output\, NZVC[3]~output, ALU_TEST, 1
instance = comp, \ALU_Sel[0]~input\, ALU_Sel[0]~input, ALU_TEST, 1
instance = comp, \B[0]~input\, B[0]~input, ALU_TEST, 1
instance = comp, \A[0]~input\, A[0]~input, ALU_TEST, 1
instance = comp, \ALU_inst|Add0~0\, ALU_inst|Add0~0, ALU_TEST, 1
instance = comp, \ALU_inst|Add1~0\, ALU_inst|Add1~0, ALU_TEST, 1
instance = comp, \ALU_inst|Result[0]~0\, ALU_inst|Result[0]~0, ALU_TEST, 1
instance = comp, \ALU_Sel[1]~input\, ALU_Sel[1]~input, ALU_TEST, 1
instance = comp, \ALU_inst|Result[0]\, ALU_inst|Result[0], ALU_TEST, 1
instance = comp, \B[1]~input\, B[1]~input, ALU_TEST, 1
instance = comp, \A[1]~input\, A[1]~input, ALU_TEST, 1
instance = comp, \ALU_inst|Add1~2\, ALU_inst|Add1~2, ALU_TEST, 1
instance = comp, \ALU_inst|Add0~2\, ALU_inst|Add0~2, ALU_TEST, 1
instance = comp, \ALU_inst|Result[1]~1\, ALU_inst|Result[1]~1, ALU_TEST, 1
instance = comp, \ALU_inst|Result[1]\, ALU_inst|Result[1], ALU_TEST, 1
instance = comp, \A[3]~input\, A[3]~input, ALU_TEST, 1
instance = comp, \B[3]~input\, B[3]~input, ALU_TEST, 1
instance = comp, \B[2]~input\, B[2]~input, ALU_TEST, 1
instance = comp, \A[2]~input\, A[2]~input, ALU_TEST, 1
instance = comp, \ALU_inst|Add1~4\, ALU_inst|Add1~4, ALU_TEST, 1
instance = comp, \ALU_inst|Add1~6\, ALU_inst|Add1~6, ALU_TEST, 1
instance = comp, \ALU_inst|Add0~4\, ALU_inst|Add0~4, ALU_TEST, 1
instance = comp, \ALU_inst|Add0~6\, ALU_inst|Add0~6, ALU_TEST, 1
instance = comp, \ALU_inst|Result[3]~3\, ALU_inst|Result[3]~3, ALU_TEST, 1
instance = comp, \ALU_inst|Result[3]\, ALU_inst|Result[3], ALU_TEST, 1
instance = comp, \ALU_inst|Result[2]~2\, ALU_inst|Result[2]~2, ALU_TEST, 1
instance = comp, \ALU_inst|Result[2]\, ALU_inst|Result[2], ALU_TEST, 1
instance = comp, \display_lower|Mux6~0\, display_lower|Mux6~0, ALU_TEST, 1
instance = comp, \display_lower|Mux5~0\, display_lower|Mux5~0, ALU_TEST, 1
instance = comp, \display_lower|Mux4~0\, display_lower|Mux4~0, ALU_TEST, 1
instance = comp, \display_lower|Mux3~0\, display_lower|Mux3~0, ALU_TEST, 1
instance = comp, \display_lower|Mux2~0\, display_lower|Mux2~0, ALU_TEST, 1
instance = comp, \display_lower|Mux1~0\, display_lower|Mux1~0, ALU_TEST, 1
instance = comp, \display_lower|Mux0~0\, display_lower|Mux0~0, ALU_TEST, 1
instance = comp, \A[6]~input\, A[6]~input, ALU_TEST, 1
instance = comp, \B[6]~input\, B[6]~input, ALU_TEST, 1
instance = comp, \B[5]~input\, B[5]~input, ALU_TEST, 1
instance = comp, \A[5]~input\, A[5]~input, ALU_TEST, 1
instance = comp, \A[4]~input\, A[4]~input, ALU_TEST, 1
instance = comp, \B[4]~input\, B[4]~input, ALU_TEST, 1
instance = comp, \ALU_inst|Add1~8\, ALU_inst|Add1~8, ALU_TEST, 1
instance = comp, \ALU_inst|Add1~10\, ALU_inst|Add1~10, ALU_TEST, 1
instance = comp, \ALU_inst|Add1~12\, ALU_inst|Add1~12, ALU_TEST, 1
instance = comp, \ALU_inst|Add0~8\, ALU_inst|Add0~8, ALU_TEST, 1
instance = comp, \ALU_inst|Add0~10\, ALU_inst|Add0~10, ALU_TEST, 1
instance = comp, \ALU_inst|Add0~12\, ALU_inst|Add0~12, ALU_TEST, 1
instance = comp, \ALU_inst|Result[6]~6\, ALU_inst|Result[6]~6, ALU_TEST, 1
instance = comp, \ALU_inst|Result[6]\, ALU_inst|Result[6], ALU_TEST, 1
instance = comp, \ALU_inst|Result[5]~5\, ALU_inst|Result[5]~5, ALU_TEST, 1
instance = comp, \ALU_inst|Result[5]\, ALU_inst|Result[5], ALU_TEST, 1
instance = comp, \ALU_inst|Result[4]~4\, ALU_inst|Result[4]~4, ALU_TEST, 1
instance = comp, \ALU_inst|Result[4]\, ALU_inst|Result[4], ALU_TEST, 1
instance = comp, \A[7]~input\, A[7]~input, ALU_TEST, 1
instance = comp, \B[7]~input\, B[7]~input, ALU_TEST, 1
instance = comp, \ALU_inst|Add1~14\, ALU_inst|Add1~14, ALU_TEST, 1
instance = comp, \ALU_inst|Add0~14\, ALU_inst|Add0~14, ALU_TEST, 1
instance = comp, \ALU_inst|Result[7]~7\, ALU_inst|Result[7]~7, ALU_TEST, 1
instance = comp, \ALU_inst|Result[7]\, ALU_inst|Result[7], ALU_TEST, 1
instance = comp, \display_upper|Mux6~0\, display_upper|Mux6~0, ALU_TEST, 1
instance = comp, \display_upper|Mux5~0\, display_upper|Mux5~0, ALU_TEST, 1
instance = comp, \display_upper|Mux4~0\, display_upper|Mux4~0, ALU_TEST, 1
instance = comp, \display_upper|Mux3~0\, display_upper|Mux3~0, ALU_TEST, 1
instance = comp, \display_upper|Mux2~0\, display_upper|Mux2~0, ALU_TEST, 1
instance = comp, \display_upper|Mux1~0\, display_upper|Mux1~0, ALU_TEST, 1
instance = comp, \display_upper|Mux0~0\, display_upper|Mux0~0, ALU_TEST, 1
instance = comp, \ALU_inst|Add0~16\, ALU_inst|Add0~16, ALU_TEST, 1
instance = comp, \ALU_inst|LessThan0~1\, ALU_inst|LessThan0~1, ALU_TEST, 1
instance = comp, \ALU_inst|LessThan0~3\, ALU_inst|LessThan0~3, ALU_TEST, 1
instance = comp, \ALU_inst|LessThan0~5\, ALU_inst|LessThan0~5, ALU_TEST, 1
instance = comp, \ALU_inst|LessThan0~7\, ALU_inst|LessThan0~7, ALU_TEST, 1
instance = comp, \ALU_inst|LessThan0~9\, ALU_inst|LessThan0~9, ALU_TEST, 1
instance = comp, \ALU_inst|LessThan0~11\, ALU_inst|LessThan0~11, ALU_TEST, 1
instance = comp, \ALU_inst|LessThan0~13\, ALU_inst|LessThan0~13, ALU_TEST, 1
instance = comp, \ALU_inst|LessThan0~14\, ALU_inst|LessThan0~14, ALU_TEST, 1
instance = comp, \ALU_inst|NZVC[0]~0\, ALU_inst|NZVC[0]~0, ALU_TEST, 1
instance = comp, \ALU_inst|NZVC[0]\, ALU_inst|NZVC[0], ALU_TEST, 1
instance = comp, \ALU_inst|NZVC[1]~1\, ALU_inst|NZVC[1]~1, ALU_TEST, 1
instance = comp, \ALU_inst|NZVC[1]~2\, ALU_inst|NZVC[1]~2, ALU_TEST, 1
instance = comp, \ALU_inst|NZVC[1]\, ALU_inst|NZVC[1], ALU_TEST, 1
instance = comp, \ALU_inst|NZVC[2]~7\, ALU_inst|NZVC[2]~7, ALU_TEST, 1
instance = comp, \ALU_inst|NZVC[2]~6\, ALU_inst|NZVC[2]~6, ALU_TEST, 1
instance = comp, \ALU_inst|NZVC[2]~3\, ALU_inst|NZVC[2]~3, ALU_TEST, 1
instance = comp, \ALU_inst|NZVC[2]~4\, ALU_inst|NZVC[2]~4, ALU_TEST, 1
instance = comp, \ALU_inst|NZVC[2]~5\, ALU_inst|NZVC[2]~5, ALU_TEST, 1
instance = comp, \ALU_inst|NZVC[2]~8\, ALU_inst|NZVC[2]~8, ALU_TEST, 1
instance = comp, \ALU_inst|NZVC[2]\, ALU_inst|NZVC[2], ALU_TEST, 1
