

================================================================
== Vitis HLS Report for 'get_delta_matrix_weights2'
================================================================
* Date:           Fri May 30 21:43:14 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.217 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    24769|    24769|  0.198 ms|  0.198 ms|  24769|  24769|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- get_delta_matrix_weights2_loop1     |    24768|    24768|       387|          -|          -|    64|        no|
        | + get_delta_matrix_weights2_loop1_1  |      384|      384|         6|          -|          -|    64|        no|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/backprop/backprop.c:156]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln156 = store i7 0, i7 %i" [data/benchmarks/backprop/backprop.c:156]   --->   Operation 11 'store' 'store_ln156' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln158 = br void %get_delta_matrix_weights2_loop1_1" [data/benchmarks/backprop/backprop.c:158]   --->   Operation 12 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.71>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_30 = load i7 %i"   --->   Operation 13 'load' 'i_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.70ns)   --->   "%icmp_ln158 = icmp_eq  i7 %i_30, i7 64" [data/benchmarks/backprop/backprop.c:158]   --->   Operation 14 'icmp' 'icmp_ln158' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.70ns)   --->   "%add_ln158 = add i7 %i_30, i7 1" [data/benchmarks/backprop/backprop.c:158]   --->   Operation 15 'add' 'add_ln158' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %icmp_ln158, void %get_delta_matrix_weights2_loop1_1.split, void %for.end11" [data/benchmarks/backprop/backprop.c:158]   --->   Operation 16 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i7 %i_30" [data/benchmarks/backprop/backprop.c:158]   --->   Operation 17 'zext' 'zext_ln158' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%last_activations_addr = getelementptr i64 %last_activations, i64 0, i64 %zext_ln158" [data/benchmarks/backprop/backprop.c:158]   --->   Operation 18 'getelementptr' 'last_activations_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (0.71ns)   --->   "%last_activations_load = load i6 %last_activations_addr" [data/benchmarks/backprop/backprop.c:158]   --->   Operation 19 'load' 'last_activations_load' <Predicate = (!icmp_ln158)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_30"   --->   Operation 20 'trunc' 'empty' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln166 = ret" [data/benchmarks/backprop/backprop.c:166]   --->   Operation 21 'ret' 'ret_ln166' <Predicate = (icmp_ln158)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.71>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln159 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:159]   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln165 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [data/benchmarks/backprop/backprop.c:165]   --->   Operation 23 'specloopname' 'specloopname_ln165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (0.71ns)   --->   "%last_activations_load = load i6 %last_activations_addr" [data/benchmarks/backprop/backprop.c:158]   --->   Operation 24 'load' 'last_activations_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 0"   --->   Operation 25 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln161 = br void %for.inc" [data/benchmarks/backprop/backprop.c:161]   --->   Operation 26 'br' 'br_ln161' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.09>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%j = phi i7 %add_ln161, void %for.inc.split, i7 0, void %get_delta_matrix_weights2_loop1_1.split" [data/benchmarks/backprop/backprop.c:161]   --->   Operation 27 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.70ns)   --->   "%icmp_ln161 = icmp_eq  i7 %j, i7 64" [data/benchmarks/backprop/backprop.c:161]   --->   Operation 28 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.70ns)   --->   "%add_ln161 = add i7 %j, i7 1" [data/benchmarks/backprop/backprop.c:161]   --->   Operation 29 'add' 'add_ln161' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln161 = br i1 %icmp_ln161, void %for.inc.split, void %for.inc9" [data/benchmarks/backprop/backprop.c:161]   --->   Operation 30 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i7 %j" [data/benchmarks/backprop/backprop.c:161]   --->   Operation 31 'zext' 'zext_ln161' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln161_1 = zext i7 %j" [data/benchmarks/backprop/backprop.c:161]   --->   Operation 32 'zext' 'zext_ln161_1' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%output_difference_addr = getelementptr i64 %output_difference, i64 0, i64 %zext_ln161" [data/benchmarks/backprop/backprop.c:163]   --->   Operation 33 'getelementptr' 'output_difference_addr' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_4 : Operation 34 [2/2] (0.71ns)   --->   "%output_difference_load = load i6 %output_difference_addr" [data/benchmarks/backprop/backprop.c:163]   --->   Operation 34 'load' 'output_difference_load' <Predicate = (!icmp_ln161)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 35 [1/1] (0.74ns)   --->   "%add_ln163 = add i12 %zext_ln161_1, i12 %tmp_s" [data/benchmarks/backprop/backprop.c:163]   --->   Operation 35 'add' 'add_ln163' <Predicate = (!icmp_ln161)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln156 = store i7 %add_ln158, i7 %i" [data/benchmarks/backprop/backprop.c:156]   --->   Operation 36 'store' 'store_ln156' <Predicate = (icmp_ln161)> <Delay = 0.38>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln158 = br void %get_delta_matrix_weights2_loop1_1" [data/benchmarks/backprop/backprop.c:158]   --->   Operation 37 'br' 'br_ln158' <Predicate = (icmp_ln161)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.21>
ST_5 : Operation 38 [1/2] (0.71ns)   --->   "%output_difference_load = load i6 %output_difference_addr" [data/benchmarks/backprop/backprop.c:163]   --->   Operation 38 'load' 'output_difference_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 39 [4/4] (4.50ns)   --->   "%mul = dmul i64 %last_activations_load, i64 %output_difference_load" [data/benchmarks/backprop/backprop.c:163]   --->   Operation 39 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.50>
ST_6 : Operation 40 [3/4] (4.50ns)   --->   "%mul = dmul i64 %last_activations_load, i64 %output_difference_load" [data/benchmarks/backprop/backprop.c:163]   --->   Operation 40 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.50>
ST_7 : Operation 41 [2/4] (4.50ns)   --->   "%mul = dmul i64 %last_activations_load, i64 %output_difference_load" [data/benchmarks/backprop/backprop.c:163]   --->   Operation 41 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.50>
ST_8 : Operation 42 [1/4] (4.50ns)   --->   "%mul = dmul i64 %last_activations_load, i64 %output_difference_load" [data/benchmarks/backprop/backprop.c:163]   --->   Operation 42 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.64>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln162 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:162]   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln162' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln164 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [data/benchmarks/backprop/backprop.c:164]   --->   Operation 44 'specloopname' 'specloopname_ln164' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i12 %add_ln163" [data/benchmarks/backprop/backprop.c:163]   --->   Operation 45 'zext' 'zext_ln163' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%delta_weights2_addr = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln163" [data/benchmarks/backprop/backprop.c:163]   --->   Operation 46 'getelementptr' 'delta_weights2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (1.64ns)   --->   "%store_ln163 = store i64 %mul, i12 %delta_weights2_addr" [data/benchmarks/backprop/backprop.c:163]   --->   Operation 47 'store' 'store_ln163' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln161 = br void %for.inc" [data/benchmarks/backprop/backprop.c:161]   --->   Operation 48 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 7 bit ('i', data/benchmarks/backprop/backprop.c:156) [4]  (0.000 ns)
	'store' operation 0 bit ('store_ln156', data/benchmarks/backprop/backprop.c:156) of constant 0 on local variable 'i', data/benchmarks/backprop/backprop.c:156 [5]  (0.387 ns)

 <State 2>: 0.714ns
The critical path consists of the following:
	'load' operation 7 bit ('i') on local variable 'i', data/benchmarks/backprop/backprop.c:156 [8]  (0.000 ns)
	'getelementptr' operation 6 bit ('last_activations_addr', data/benchmarks/backprop/backprop.c:158) [16]  (0.000 ns)
	'load' operation 64 bit ('last_activations_load', data/benchmarks/backprop/backprop.c:158) on array 'last_activations' [17]  (0.714 ns)

 <State 3>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('last_activations_load', data/benchmarks/backprop/backprop.c:158) on array 'last_activations' [17]  (0.714 ns)

 <State 4>: 1.093ns
The critical path consists of the following:
	'phi' operation 7 bit ('j', data/benchmarks/backprop/backprop.c:161) with incoming values : ('add_ln161', data/benchmarks/backprop/backprop.c:161) [22]  (0.000 ns)
	'add' operation 12 bit ('add_ln163', data/benchmarks/backprop/backprop.c:163) [34]  (0.745 ns)
	blocking operation 0.34775 ns on control path)

 <State 5>: 5.217ns
The critical path consists of the following:
	'load' operation 64 bit ('output_difference_load', data/benchmarks/backprop/backprop.c:163) on array 'output_difference' [32]  (0.714 ns)
	'dmul' operation 64 bit ('mul', data/benchmarks/backprop/backprop.c:163) [33]  (4.503 ns)

 <State 6>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', data/benchmarks/backprop/backprop.c:163) [33]  (4.503 ns)

 <State 7>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', data/benchmarks/backprop/backprop.c:163) [33]  (4.503 ns)

 <State 8>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul', data/benchmarks/backprop/backprop.c:163) [33]  (4.503 ns)

 <State 9>: 1.645ns
The critical path consists of the following:
	'getelementptr' operation 12 bit ('delta_weights2_addr', data/benchmarks/backprop/backprop.c:163) [36]  (0.000 ns)
	'store' operation 0 bit ('store_ln163', data/benchmarks/backprop/backprop.c:163) of variable 'mul', data/benchmarks/backprop/backprop.c:163 on array 'delta_weights2' [37]  (1.645 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
