# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sequencer.srcs/sources_1/new/master.vhd" \
"../../../../sequencer.srcs/sources_1/new/track.vhd" \
"../../../../sequencer.srcs/sources_1/new/sequencer3track.vhd" \

# Do not sort compile order
nosort
