INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab12_Task1/Lab12_Task1.srcs/sources_1/new/Shift_add_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_add_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asif/VivadoProjects/Lab12_Task1/Lab12_Task1.srcs/sim_1/new/Shift_add_multiplication_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_add_multiplication_Sim
