--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2I
-n 3 -fastpaths -xml MIPS.twx MIPS.ncd -o MIPS.twr MIPS.pcf

Design file:              MIPS.ncd
Physical constraint file: MIPS.pcf
Device,package,speed:     xa7a100t,csg324,I,-2I (PRELIMINARY 1.07 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    0.463(R)|      FAST  |    2.182(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
instruction<0> |        10.676(R)|      SLOW  |         3.923(R)|      FAST  |clk_BUFGP         |   0.000|
instruction<1> |        10.759(R)|      SLOW  |         3.976(R)|      FAST  |clk_BUFGP         |   0.000|
instruction<2> |        10.632(R)|      SLOW  |         3.919(R)|      FAST  |clk_BUFGP         |   0.000|
instruction<3> |        10.883(R)|      SLOW  |         4.040(R)|      FAST  |clk_BUFGP         |   0.000|
instruction<4> |        10.618(R)|      SLOW  |         3.913(R)|      FAST  |clk_BUFGP         |   0.000|
instruction<5> |        10.639(R)|      SLOW  |         3.923(R)|      FAST  |clk_BUFGP         |   0.000|
instruction<6> |        10.622(R)|      SLOW  |         3.907(R)|      FAST  |clk_BUFGP         |   0.000|
instruction<7> |        10.613(R)|      SLOW  |         3.910(R)|      FAST  |clk_BUFGP         |   0.000|
instruction<8> |        10.722(R)|      SLOW  |         3.957(R)|      FAST  |clk_BUFGP         |   0.000|
instruction<9> |        10.567(R)|      SLOW  |         3.881(R)|      FAST  |clk_BUFGP         |   0.000|
instruction<10>|        10.422(R)|      SLOW  |         3.801(R)|      FAST  |clk_BUFGP         |   0.000|
instruction<11>|        10.624(R)|      SLOW  |         3.909(R)|      FAST  |clk_BUFGP         |   0.000|
instruction<12>|        10.492(R)|      SLOW  |         3.805(R)|      FAST  |clk_BUFGP         |   0.000|
instruction<13>|        10.530(R)|      SLOW  |         3.858(R)|      FAST  |clk_BUFGP         |   0.000|
instruction<14>|        10.402(R)|      SLOW  |         3.781(R)|      FAST  |clk_BUFGP         |   0.000|
instruction<15>|        10.423(R)|      SLOW  |         3.793(R)|      FAST  |clk_BUFGP         |   0.000|
instruction<16>|        10.546(R)|      SLOW  |         3.858(R)|      FAST  |clk_BUFGP         |   0.000|
instruction<17>|        10.394(R)|      SLOW  |         3.795(R)|      FAST  |clk_BUFGP         |   0.000|
instruction<18>|        10.521(R)|      SLOW  |         3.840(R)|      FAST  |clk_BUFGP         |   0.000|
instruction<19>|        10.496(R)|      SLOW  |         3.832(R)|      FAST  |clk_BUFGP         |   0.000|
instruction<20>|        10.560(R)|      SLOW  |         3.862(R)|      FAST  |clk_BUFGP         |   0.000|
instruction<21>|        10.539(R)|      SLOW  |         3.830(R)|      FAST  |clk_BUFGP         |   0.000|
instruction<22>|        10.584(R)|      SLOW  |         3.864(R)|      FAST  |clk_BUFGP         |   0.000|
instruction<23>|        10.565(R)|      SLOW  |         3.873(R)|      FAST  |clk_BUFGP         |   0.000|
instruction<24>|        10.652(R)|      SLOW  |         3.872(R)|      FAST  |clk_BUFGP         |   0.000|
instruction<25>|        10.736(R)|      SLOW  |         3.962(R)|      FAST  |clk_BUFGP         |   0.000|
instruction<26>|        10.597(R)|      SLOW  |         3.900(R)|      FAST  |clk_BUFGP         |   0.000|
instruction<27>|        10.608(R)|      SLOW  |         3.904(R)|      FAST  |clk_BUFGP         |   0.000|
instruction<28>|        10.739(R)|      SLOW  |         3.967(R)|      FAST  |clk_BUFGP         |   0.000|
instruction<29>|        10.753(R)|      SLOW  |         3.977(R)|      FAST  |clk_BUFGP         |   0.000|
instruction<30>|        10.759(R)|      SLOW  |         3.920(R)|      FAST  |clk_BUFGP         |   0.000|
instruction<31>|        10.806(R)|      SLOW  |         4.012(R)|      FAST  |clk_BUFGP         |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.312|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Dec 09 19:28:37 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 671 MB



