Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: top_vga.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_vga.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_vga"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : top_vga
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Propietario/Desktop/vga_640x480.vhd" in Library work.
Architecture vga_640x480 of Entity vga_640x480 is up to date.
Compiling vhdl file "C:/Users/Propietario/Desktop/video.vhd" in Library work.
Entity <video> compiled.
Entity <video> (Architecture <video>) compiled.
Compiling vhdl file "C:/Users/Propietario/Desktop/clkdiv.vhd" in Library work.
Architecture clkdiv of Entity clkdiv is up to date.
Compiling vhdl file "C:/Users/Propietario/Desktop/DLP/ControladorVGA_FPGA/VGA/Lectura.vhd" in Library work.
Architecture arch of Entity lectura is up to date.
Compiling vhdl file "C:/Users/Propietario/Desktop/top_vga.vhd" in Library work.
Architecture top_vga of Entity top_vga is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top_vga> in library <work> (architecture <top_vga>).

Analyzing hierarchy for entity <vga_640x480> in library <work> (architecture <vga_640x480>).

Analyzing hierarchy for entity <video> in library <work> (architecture <video>).

Analyzing hierarchy for entity <clkdiv> in library <work> (architecture <clkdiv>).

Analyzing hierarchy for entity <Lectura> in library <work> (architecture <arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top_vga> in library <work> (Architecture <top_vga>).
Entity <top_vga> analyzed. Unit <top_vga> generated.

Analyzing Entity <vga_640x480> in library <work> (Architecture <vga_640x480>).
Entity <vga_640x480> analyzed. Unit <vga_640x480> generated.

Analyzing Entity <video> in library <work> (Architecture <video>).
WARNING:Xst:819 - "C:/Users/Propietario/Desktop/video.vhd" line 27: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <data>
Entity <video> analyzed. Unit <video> generated.

Analyzing Entity <clkdiv> in library <work> (Architecture <clkdiv>).
Entity <clkdiv> analyzed. Unit <clkdiv> generated.

Analyzing Entity <Lectura> in library <work> (Architecture <arch>).
Entity <Lectura> analyzed. Unit <Lectura> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <vga_640x480>.
    Related source file is "C:/Users/Propietario/Desktop/vga_640x480.vhd".
    Found 10-bit up counter for signal <hcs>.
    Found 10-bit comparator less for signal <hsync$cmp_lt0000> created at line 54.
    Found 10-bit up counter for signal <vcs>.
    Found 1-bit register for signal <vflag>.
    Found 10-bit comparator greatequal for signal <vidon$cmp_ge0000> created at line 58.
    Found 10-bit comparator greatequal for signal <vidon$cmp_ge0001> created at line 58.
    Found 10-bit comparator less for signal <vidon$cmp_lt0000> created at line 58.
    Found 10-bit comparator less for signal <vidon$cmp_lt0001> created at line 58.
    Found 10-bit comparator less for signal <vsync$cmp_lt0000> created at line 55.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_640x480> synthesized.


Synthesizing Unit <video>.
    Related source file is "C:/Users/Propietario/Desktop/video.vhd".
WARNING:Xst:647 - Input <vidon> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit comparator greatequal for signal <azul$cmp_ge0000> created at line 29.
    Found 10-bit comparator greatequal for signal <azul$cmp_ge0001> created at line 29.
    Found 10-bit comparator greatequal for signal <azul$cmp_ge0002> created at line 30.
    Found 10-bit comparator lessequal for signal <azul$cmp_le0000> created at line 29.
    Found 10-bit comparator lessequal for signal <azul$cmp_le0001> created at line 29.
    Found 10-bit comparator lessequal for signal <azul$cmp_le0002> created at line 30.
    Summary:
	inferred   6 Comparator(s).
Unit <video> synthesized.


Synthesizing Unit <clkdiv>.
    Related source file is "C:/Users/Propietario/Desktop/clkdiv.vhd".
    Found 1-bit register for signal <clk25p>.
    Found 17-bit up counter for signal <divclk>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clkdiv> synthesized.


Synthesizing Unit <Lectura>.
    Related source file is "C:/Users/Propietario/Desktop/DLP/ControladorVGA_FPGA/VGA/Lectura.vhd".
WARNING:Xst:646 - Signal <reg<0:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg<10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <data>.
    Found 4-bit up counter for signal <cont>.
    Found 8-bit register for signal <reg<2:9>>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <Lectura> synthesized.


Synthesizing Unit <top_vga>.
    Related source file is "C:/Users/Propietario/Desktop/top_vga.vhd".
Unit <top_vga> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 10-bit up counter                                     : 2
 17-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 11
 1-bit register                                        : 10
 8-bit register                                        : 1
# Comparators                                          : 12
 10-bit comparator greatequal                          : 5
 10-bit comparator less                                : 4
 10-bit comparator lessequal                           : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 10-bit up counter                                     : 2
 17-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 18
 Flip-Flops                                            : 18
# Comparators                                          : 12
 10-bit comparator greatequal                          : 5
 10-bit comparator less                                : 4
 10-bit comparator lessequal                           : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_vga> ...

Optimizing unit <vga_640x480> ...

Optimizing unit <video> ...

Optimizing unit <Lectura> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_vga, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 59
 Flip-Flops                                            : 59

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_vga.ngr
Top Level Output File Name         : top_vga
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 180
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 34
#      LUT2                        : 29
#      LUT2_L                      : 1
#      LUT3                        : 4
#      LUT4                        : 31
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      MUXCY                       : 34
#      VCC                         : 1
#      XORCY                       : 37
# FlipFlops/Latches                : 59
#      FDC                         : 14
#      FDCE                        : 18
#      FDE                         : 27
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 2
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       57  out of   4656     1%  
 Number of Slice Flip Flops:             59  out of   9312     0%  
 Number of 4 input LUTs:                107  out of   9312     1%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    232     6%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk                               | BUFGP                  | 18    |
U3/clk25p1                         | BUFG                   | 21    |
U3/divclk_111                      | BUFG                   | 20    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
clr                                | IBUF                   | 20    |
U3/divclk_16(U3/divclk_16:Q)       | NONE(U4/cont_0)        | 12    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.336ns (Maximum Frequency: 187.406MHz)
   Minimum input arrival time before clock: 4.690ns
   Maximum output required time after clock: 10.926ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 4.292ns (frequency: 232.992MHz)
  Total number of paths / destination ports: 154 / 18
-------------------------------------------------------------------------
Delay:               4.292ns (Levels of Logic = 17)
  Source:            U3/divclk_1 (FF)
  Destination:       U3/divclk_16 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: U3/divclk_1 to U3/divclk_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.595  U3/divclk_1 (U3/divclk_1)
     LUT1:I0->O            1   0.704   0.000  U3/Mcount_divclk_cy<1>_rt (U3/Mcount_divclk_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  U3/Mcount_divclk_cy<1> (U3/Mcount_divclk_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcount_divclk_cy<2> (U3/Mcount_divclk_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcount_divclk_cy<3> (U3/Mcount_divclk_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcount_divclk_cy<4> (U3/Mcount_divclk_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcount_divclk_cy<5> (U3/Mcount_divclk_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcount_divclk_cy<6> (U3/Mcount_divclk_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcount_divclk_cy<7> (U3/Mcount_divclk_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcount_divclk_cy<8> (U3/Mcount_divclk_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcount_divclk_cy<9> (U3/Mcount_divclk_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcount_divclk_cy<10> (U3/Mcount_divclk_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcount_divclk_cy<11> (U3/Mcount_divclk_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcount_divclk_cy<12> (U3/Mcount_divclk_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcount_divclk_cy<13> (U3/Mcount_divclk_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  U3/Mcount_divclk_cy<14> (U3/Mcount_divclk_cy<14>)
     MUXCY:CI->O           0   0.059   0.000  U3/Mcount_divclk_cy<15> (U3/Mcount_divclk_cy<15>)
     XORCY:CI->O           1   0.804   0.000  U3/Mcount_divclk_xor<16> (Result<16>)
     FDE:D                     0.308          U3/divclk_16
    ----------------------------------------
    Total                      4.292ns (3.697ns logic, 0.595ns route)
                                       (86.1% logic, 13.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U3/clk25p1'
  Clock period: 5.336ns (frequency: 187.406MHz)
  Total number of paths / destination ports: 330 / 31
-------------------------------------------------------------------------
Delay:               5.336ns (Levels of Logic = 3)
  Source:            U1/hcs_9 (FF)
  Destination:       U1/hcs_9 (FF)
  Source Clock:      U3/clk25p1 rising
  Destination Clock: U3/clk25p1 rising

  Data Path: U1/hcs_9 to U1/hcs_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.591   0.762  U1/hcs_9 (U1/hcs_9)
     LUT4:I0->O            1   0.704   0.455  U1/hcs_cmp_eq00007 (U1/hcs_cmp_eq00007)
     LUT4:I2->O           11   0.704   1.108  U1/hcs_cmp_eq000024 (U1/hcs_cmp_eq0000)
     LUT2:I0->O            1   0.704   0.000  U1/Mcount_hcs_eqn_81 (U1/Mcount_hcs_eqn_8)
     FDC:D                     0.308          U1/hcs_8
    ----------------------------------------
    Total                      5.336ns (3.011ns logic, 2.325ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U3/divclk_111'
  Clock period: 4.477ns (frequency: 223.364MHz)
  Total number of paths / destination ports: 82 / 28
-------------------------------------------------------------------------
Delay:               4.477ns (Levels of Logic = 2)
  Source:            U4/cont_0 (FF)
  Destination:       U4/data_7 (FF)
  Source Clock:      U3/divclk_111 rising
  Destination Clock: U3/divclk_111 rising

  Data Path: U4/cont_0 to U4/data_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.591   1.062  U4/cont_0 (U4/cont_0)
     LUT2_L:I1->LO         1   0.704   0.104  U4/data_and0000_SW0 (N2)
     LUT4:I3->O            8   0.704   0.757  U4/data_and0000 (U4/data_and0000)
     FDE:CE                    0.555          U4/data_0
    ----------------------------------------
    Total                      4.477ns (2.554ns logic, 1.923ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mclk'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              4.690ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       U3/clk25p (FF)
  Destination Clock: mclk rising

  Data Path: clr to U3/clk25p
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   1.218   1.128  clr_IBUF (clr_IBUF)
     INV:I->O             19   0.704   1.085  U3/clr_inv1_INV_0 (U1/clr_inv)
     FDE:CE                    0.555          U3/clk25p
    ----------------------------------------
    Total                      4.690ns (2.477ns logic, 2.213ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U3/clk25p1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.690ns (Levels of Logic = 2)
  Source:            clr (PAD)
  Destination:       U1/vflag (FF)
  Destination Clock: U3/clk25p1 rising

  Data Path: clr to U1/vflag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   1.218   1.128  clr_IBUF (clr_IBUF)
     INV:I->O             19   0.704   1.085  U3/clr_inv1_INV_0 (U1/clr_inv)
     FDE:CE                    0.555          U1/vflag
    ----------------------------------------
    Total                      4.690ns (2.477ns logic, 2.213ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U3/divclk_111'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.283ns (Levels of Logic = 1)
  Source:            rx (PAD)
  Destination:       U4/reg_8 (FF)
  Destination Clock: U3/divclk_111 rising

  Data Path: rx to U4/reg_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.757  rx_IBUF (rx_IBUF)
     FDCE:D                    0.308          U4/reg_4
    ----------------------------------------
    Total                      2.283ns (1.526ns logic, 0.757ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.880ns (Levels of Logic = 1)
  Source:            U3/divclk_16 (FF)
  Destination:       cs (PAD)
  Source Clock:      mclk rising

  Data Path: U3/divclk_16 to cs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             15   0.591   1.017  U3/divclk_16 (U3/divclk_16)
     OBUF:I->O                 3.272          cs_OBUF (cs)
    ----------------------------------------
    Total                      4.880ns (3.863ns logic, 1.017ns route)
                                       (79.2% logic, 20.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/clk25p1'
  Total number of paths / destination ports: 371 / 10
-------------------------------------------------------------------------
Offset:              10.926ns (Levels of Logic = 6)
  Source:            U1/hcs_4 (FF)
  Destination:       azul<1> (PAD)
  Source Clock:      U3/clk25p1 rising

  Data Path: U1/hcs_4 to azul<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.591   0.844  U1/hcs_4 (U1/hcs_4)
     LUT3:I0->O            1   0.704   0.424  U2/azul<0>288_SW0 (N12)
     LUT4:I3->O            1   0.704   0.595  U2/azul<0>288 (U2/azul<0>288)
     LUT4:I0->O            1   0.704   0.424  U2/azul<0>2286_SW0 (N16)
     LUT4:I3->O            8   0.704   0.836  U2/azul<0>2286 (U2/N4)
     LUT2:I1->O            1   0.704   0.420  U2/verde<2>1 (verde_2_OBUF)
     OBUF:I->O                 3.272          verde_2_OBUF (verde<2>)
    ----------------------------------------
    Total                     10.926ns (7.383ns logic, 3.543ns route)
                                       (67.6% logic, 32.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U3/divclk_111'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.582ns (Levels of Logic = 2)
  Source:            U4/data_1 (FF)
  Destination:       azul<1> (PAD)
  Source Clock:      U3/divclk_111 rising

  Data Path: U4/data_1 to azul<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.595  U4/data_1 (U4/data_1)
     LUT2:I0->O            1   0.704   0.420  U2/azul<1>1 (azul_1_OBUF)
     OBUF:I->O                 3.272          azul_1_OBUF (azul<1>)
    ----------------------------------------
    Total                      5.582ns (4.567ns logic, 1.015ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.86 secs
 
--> 

Total memory usage is 4503464 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    0 (   0 filtered)

