
;; Function izp_convolve2D (izp_convolve2D)


9 basic blocks, 12 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  3 [91.0%]  (fallthru) 8 [9.0%] 


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 81, maybe hot.
Predecessors:  2 [91.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  6 [100.0%]  (fallthru)


Basic block 4 , prev 3, next 5, loop_depth 2, count 0, freq 9100, maybe hot.
Predecessors:  4 [91.0%]  7 [100.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  4 [91.0%]  5 [9.0%]  (fallthru)


Basic block 5 , prev 4, next 6, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  4 [9.0%]  (fallthru) 6 [9.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  6 [91.0%]  (fallthru) 8 [9.0%] 


Basic block 6 , prev 5, next 7, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  5 [91.0%]  (fallthru) 3 [100.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  7 [91.0%]  (fallthru) 5 [9.0%] 


Basic block 7 , prev 6, next 8, loop_depth 1, count 0, freq 819, maybe hot.
Predecessors:  6 [91.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  4 [100.0%]  (fallthru)


Basic block 8 , prev 7, next 1, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors:  5 [9.0%]  2 [9.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 1 , prev 8, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors:  8 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 12 count 14 (  1.6)


izp_convolve2D

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 17[flags]
;;  ref usage 	r0={1d} r1={1d,1u} r2={1d,1u} r4={1d,1u} r5={1d,1u} r6={1d,8u} r7={1d,8u} r16={1d,7u} r17={11d,4u} r20={1d,8u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r94={2d,53u} r99={2d,2u} r101={1d,1u} r104={1d,2u} r111={1d,2u} r114={2d,3u} r115={1d,2u} r121={1d,2u} r132={1d,2u} r143={1d,2u} r150={1d,7u} r155={1d,2u} r166={1d,2u} r174={1d,2u} r187={1d,2u} r200={1d,2u} r212={1d,2u} r225={1d,2u} r238={1d,2u} r251={1d,2u} r259={1d,2u} r272={1d,2u} r285={1d,2u} r297={1d,2u} r310={1d,2u} r323={1d,2u} r336={1d,2u} r344={1d,2u} r356={1d,2u} r368={1d,2u} r379={1d,2u} r391={1d,2u} r403={1d,2u} r415={1d,2u} r423={1d,2u} r436={1d,2u} r449={1d,2u} r461={1d,2u} r474={1d,2u} r487={1d,2u} r500={1d,2u} r508={1d,2u} r521={1d,2u} r534={1d,2u} r546={1d,2u} r559={1d,2u} r572={1d,2u} r585={1d,2u} r593={1d,2u} r606={1d,2u} r619={1d,2u} r631={1d,2u} r644={1d,2u} r657={1d,2u} r1069={1d,7u} r1070={1d,7u} r1071={1d,7u} r1072={1d,7u} r1073={1d,7u} r1074={1d,7u} r1075={1d,8u} r1076={1d,7u} r1077={1d,7u} r1078={1d,7u} r1079={1d,7u} r1080={1d,7u} r1081={1d,8u} r1082={1d,8u} r1097={1d,1u} r1098={1d,7u} r1099={1d,2u} r1100={1d,1u} r1102={1d,1u} r1103={1d,1u} r1104={1d,1u} r1105={1d,1u} r1106={1d,1u} r1107={1d,1u} r1108={1d,1u} r1109={1d,1u} r1110={1d,1u} r1111={1d,1u} r1112={1d,1u} r1113={1d,1u} r1114={1d,1u} r1115={1d,1u} r1116={1d,1u} r1117={1d,1u} r1118={1d,1u} r1119={1d,1u} r1120={1d,1u} r1121={1d,1u} r1122={1d,1u} r1123={1d,1u} r1124={1d,1u} r1125={1d,1u} r1126={1d,1u} r1127={1d,1u} r1128={1d,1u} r1129={1d,1u} r1130={1d,1u} r1131={1d,1u} r1132={1d,1u} r1133={1d,1u} r1134={1d,1u} r1135={1d,1u} r1136={1d,1u} r1137={1d,1u} r1138={1d,1u} r1139={1d,1u} r1140={1d,1u} r1141={1d,1u} r1142={1d,1u} r1143={1d,1u} r1144={1d,1u} r1145={1d,1u} r1146={1d,1u} r1147={1d,1u} r1148={1d,1u} r1149={1d,1u} r1150={1d,1u} r1151={1d,1u} r1152={1d,1u} r1153={1d,1u} r1154={1d,1u} r1155={1d,1u} r1156={1d,1u} r1157={1d,1u} r1158={1d,1u} r1159={1d,1u} r1160={1d,1u} r1161={1d,1u} r1162={1d,1u} r1163={1d,1u} r1164={1d,1u} r1165={1d,1u} r1166={1d,1u} r1167={1d,1u} r1168={1d,1u} r1169={1d,1u} r1170={1d,1u} r1171={1d,1u} r1172={1d,1u} r1173={1d,1u} r1174={1d,1u} r1175={1d,1u} r1176={1d,1u} r1177={1d,1u} r1178={1d,1u} r1179={1d,1u} r1180={1d,1u} r1181={1d,1u} r1182={1d,1u} r1183={1d,1u} r1184={1d,1u} r1185={1d,1u} r1186={1d,1u} r1187={1d,1u} r1188={1d,1u} r1189={1d,1u} r1190={1d,1u} r1191={1d,1u} r1192={1d,1u} r1193={1d,1u} r1194={1d,1u} r1195={1d,1u} r1196={1d,1u} r1197={1d,1u} r1198={1d,1u} r1199={1d,1u} r1200={1d,1u} r1201={1d,1u} r1202={1d,1u} r1203={1d,1u} r1204={1d,1u} 
;;    total ref usage 626{208d,418u,0e} in 241{241 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 3 8 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[3]->( 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 4 7 )->[4]->( 4 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 4 6 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 5 3 )->[6]->( 7 5 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 6 )->[7]->( 4 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 5 2 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
  Adding insn 47 to worklist
  Adding insn 44 to worklist
  Adding insn 42 to worklist
  Adding insn 257 to worklist
  Adding insn 253 to worklist
  Adding insn 251 to worklist
  Adding insn 247 to worklist
  Adding insn 242 to worklist
  Adding insn 238 to worklist
  Adding insn 234 to worklist
  Adding insn 230 to worklist
  Adding insn 226 to worklist
  Adding insn 222 to worklist
  Adding insn 218 to worklist
  Adding insn 214 to worklist
  Adding insn 210 to worklist
  Adding insn 206 to worklist
  Adding insn 202 to worklist
  Adding insn 198 to worklist
  Adding insn 194 to worklist
  Adding insn 190 to worklist
  Adding insn 186 to worklist
  Adding insn 182 to worklist
  Adding insn 178 to worklist
  Adding insn 174 to worklist
  Adding insn 170 to worklist
  Adding insn 166 to worklist
  Adding insn 162 to worklist
  Adding insn 158 to worklist
  Adding insn 154 to worklist
  Adding insn 150 to worklist
  Adding insn 146 to worklist
  Adding insn 142 to worklist
  Adding insn 138 to worklist
  Adding insn 134 to worklist
  Adding insn 130 to worklist
  Adding insn 126 to worklist
  Adding insn 122 to worklist
  Adding insn 118 to worklist
  Adding insn 114 to worklist
  Adding insn 110 to worklist
  Adding insn 106 to worklist
  Adding insn 102 to worklist
  Adding insn 98 to worklist
  Adding insn 94 to worklist
  Adding insn 90 to worklist
  Adding insn 86 to worklist
  Adding insn 82 to worklist
  Adding insn 78 to worklist
  Adding insn 74 to worklist
  Adding insn 70 to worklist
  Adding insn 66 to worklist
  Adding insn 62 to worklist
  Adding insn 58 to worklist
  Adding insn 53 to worklist
  Adding insn 264 to worklist
  Adding insn 261 to worklist
  Adding insn 270 to worklist
  Adding insn 267 to worklist
Finished finding needed instructions:
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099
  Adding insn 263 to worklist
  Adding insn 262 to worklist
  Adding insn 259 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 99 101 114 115 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1098 1099
  Adding insn 256 to worklist
  Adding insn 254 to worklist
  Adding insn 250 to worklist
  Adding insn 249 to worklist
  Adding insn 248 to worklist
  Adding insn 245 to worklist
  Adding insn 244 to worklist
  Adding insn 243 to worklist
  Adding insn 241 to worklist
  Adding insn 240 to worklist
  Adding insn 239 to worklist
  Adding insn 237 to worklist
  Adding insn 236 to worklist
  Adding insn 235 to worklist
  Adding insn 233 to worklist
  Adding insn 232 to worklist
  Adding insn 231 to worklist
  Adding insn 229 to worklist
  Adding insn 228 to worklist
  Adding insn 227 to worklist
  Adding insn 225 to worklist
  Adding insn 224 to worklist
  Adding insn 223 to worklist
  Adding insn 221 to worklist
  Adding insn 220 to worklist
  Adding insn 219 to worklist
  Adding insn 217 to worklist
  Adding insn 216 to worklist
  Adding insn 215 to worklist
  Adding insn 213 to worklist
  Adding insn 212 to worklist
  Adding insn 211 to worklist
  Adding insn 209 to worklist
  Adding insn 208 to worklist
  Adding insn 207 to worklist
  Adding insn 205 to worklist
  Adding insn 204 to worklist
  Adding insn 203 to worklist
  Adding insn 201 to worklist
  Adding insn 200 to worklist
  Adding insn 199 to worklist
  Adding insn 197 to worklist
  Adding insn 196 to worklist
  Adding insn 195 to worklist
  Adding insn 193 to worklist
  Adding insn 192 to worklist
  Adding insn 191 to worklist
  Adding insn 189 to worklist
  Adding insn 188 to worklist
  Adding insn 187 to worklist
  Adding insn 185 to worklist
  Adding insn 184 to worklist
  Adding insn 183 to worklist
  Adding insn 181 to worklist
  Adding insn 180 to worklist
  Adding insn 179 to worklist
  Adding insn 177 to worklist
  Adding insn 176 to worklist
  Adding insn 175 to worklist
  Adding insn 173 to worklist
  Adding insn 172 to worklist
  Adding insn 171 to worklist
  Adding insn 169 to worklist
  Adding insn 168 to worklist
  Adding insn 167 to worklist
  Adding insn 165 to worklist
  Adding insn 164 to worklist
  Adding insn 163 to worklist
  Adding insn 161 to worklist
  Adding insn 160 to worklist
  Adding insn 159 to worklist
  Adding insn 157 to worklist
  Adding insn 156 to worklist
  Adding insn 155 to worklist
  Adding insn 153 to worklist
  Adding insn 152 to worklist
  Adding insn 151 to worklist
  Adding insn 149 to worklist
  Adding insn 148 to worklist
  Adding insn 147 to worklist
  Adding insn 145 to worklist
  Adding insn 144 to worklist
  Adding insn 143 to worklist
  Adding insn 141 to worklist
  Adding insn 140 to worklist
  Adding insn 139 to worklist
  Adding insn 137 to worklist
  Adding insn 136 to worklist
  Adding insn 135 to worklist
  Adding insn 133 to worklist
  Adding insn 132 to worklist
  Adding insn 131 to worklist
  Adding insn 129 to worklist
  Adding insn 128 to worklist
  Adding insn 127 to worklist
  Adding insn 125 to worklist
  Adding insn 124 to worklist
  Adding insn 123 to worklist
  Adding insn 121 to worklist
  Adding insn 120 to worklist
  Adding insn 119 to worklist
  Adding insn 117 to worklist
  Adding insn 116 to worklist
  Adding insn 115 to worklist
  Adding insn 113 to worklist
  Adding insn 112 to worklist
  Adding insn 111 to worklist
  Adding insn 109 to worklist
  Adding insn 108 to worklist
  Adding insn 107 to worklist
  Adding insn 105 to worklist
  Adding insn 104 to worklist
  Adding insn 103 to worklist
  Adding insn 101 to worklist
  Adding insn 100 to worklist
  Adding insn 99 to worklist
  Adding insn 97 to worklist
  Adding insn 96 to worklist
  Adding insn 95 to worklist
  Adding insn 93 to worklist
  Adding insn 92 to worklist
  Adding insn 91 to worklist
  Adding insn 89 to worklist
  Adding insn 88 to worklist
  Adding insn 87 to worklist
  Adding insn 85 to worklist
  Adding insn 84 to worklist
  Adding insn 83 to worklist
  Adding insn 81 to worklist
  Adding insn 80 to worklist
  Adding insn 79 to worklist
  Adding insn 77 to worklist
  Adding insn 76 to worklist
  Adding insn 75 to worklist
  Adding insn 73 to worklist
  Adding insn 72 to worklist
  Adding insn 71 to worklist
  Adding insn 69 to worklist
  Adding insn 68 to worklist
  Adding insn 67 to worklist
  Adding insn 65 to worklist
  Adding insn 64 to worklist
  Adding insn 63 to worklist
  Adding insn 61 to worklist
  Adding insn 60 to worklist
  Adding insn 59 to worklist
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 54 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 99 101 114 115 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1098 1099
  Adding insn 38 to worklist
  Adding insn 290 to worklist
  Adding insn 289 to worklist
  Adding insn 288 to worklist
  Adding insn 287 to worklist
  Adding insn 286 to worklist
  Adding insn 285 to worklist
  Adding insn 284 to worklist
  Adding insn 283 to worklist
  Adding insn 282 to worklist
  Adding insn 281 to worklist
  Adding insn 280 to worklist
  Adding insn 279 to worklist
  Adding insn 278 to worklist
  Adding insn 277 to worklist
  Adding insn 276 to worklist
  Adding insn 275 to worklist
  Adding insn 274 to worklist
  Adding insn 273 to worklist
  Adding insn 272 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099
  Adding insn 269 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099
  Adding insn 39 to worklist
  Adding insn 49 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 1097 1098 1099
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 12 count 11 (  1.2)
;; Following path with 12 sets: 2 3 
;; Following path with 26 sets: 6 7 
deferring rescan insn with uid = 273.
deferring rescan insn with uid = 275.
deferring rescan insn with uid = 277.
deferring rescan insn with uid = 279.
deferring rescan insn with uid = 281.
deferring rescan insn with uid = 283.
deferring rescan insn with uid = 285.
;; Following path with 203 sets: 4 
;; Following path with 7 sets: 5 


try_optimize_cfg iteration 1



izp_convolve2D

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 17[flags]
;;  ref usage 	r0={1d} r1={1d,1u} r2={1d,1u} r4={1d,1u} r5={1d,1u} r6={1d,8u} r7={1d,8u} r16={1d,7u} r17={11d,4u} r20={1d,8u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r94={2d,53u} r99={2d,2u} r101={1d,1u} r104={1d,2u} r111={1d,2u} r114={2d,3u} r115={1d,2u} r121={1d,2u} r132={1d,2u} r143={1d,2u} r150={1d,7u} r155={1d,2u} r166={1d,2u} r174={1d,2u} r187={1d,2u} r200={1d,2u} r212={1d,2u} r225={1d,2u} r238={1d,2u} r251={1d,2u} r259={1d,2u} r272={1d,2u} r285={1d,2u} r297={1d,2u} r310={1d,2u} r323={1d,2u} r336={1d,2u} r344={1d,2u} r356={1d,2u} r368={1d,2u} r379={1d,2u} r391={1d,2u} r403={1d,2u} r415={1d,2u} r423={1d,2u} r436={1d,2u} r449={1d,2u} r461={1d,2u} r474={1d,2u} r487={1d,2u} r500={1d,2u} r508={1d,2u} r521={1d,2u} r534={1d,2u} r546={1d,2u} r559={1d,2u} r572={1d,2u} r585={1d,2u} r593={1d,2u} r606={1d,2u} r619={1d,2u} r631={1d,2u} r644={1d,2u} r657={1d,2u} r1069={1d,7u} r1070={1d,7u} r1071={1d,7u} r1072={1d,7u} r1073={1d,7u} r1074={1d,7u} r1075={1d,8u} r1076={1d,7u} r1077={1d,7u} r1078={1d,7u} r1079={1d,7u} r1080={1d,7u} r1081={1d,8u} r1082={1d,8u} r1097={1d,1u} r1098={1d,7u} r1099={1d,2u} r1100={1d,1u} r1102={1d,1u} r1103={1d,1u} r1104={1d,1u} r1105={1d,1u} r1106={1d,1u} r1107={1d,1u} r1108={1d,1u} r1109={1d,1u} r1110={1d,1u} r1111={1d,1u} r1112={1d,1u} r1113={1d,1u} r1114={1d,1u} r1115={1d,1u} r1116={1d,1u} r1117={1d,1u} r1118={1d,1u} r1119={1d,1u} r1120={1d,1u} r1121={1d,1u} r1122={1d,1u} r1123={1d,1u} r1124={1d,1u} r1125={1d,1u} r1126={1d,1u} r1127={1d,1u} r1128={1d,1u} r1129={1d,1u} r1130={1d,1u} r1131={1d,1u} r1132={1d,1u} r1133={1d,1u} r1134={1d,1u} r1135={1d,1u} r1136={1d,1u} r1137={1d,1u} r1138={1d,1u} r1139={1d,1u} r1140={1d,1u} r1141={1d,1u} r1142={1d,1u} r1143={1d,1u} r1144={1d,1u} r1145={1d,1u} r1146={1d,1u} r1147={1d,1u} r1148={1d,1u} r1149={1d,1u} r1150={1d,1u} r1151={1d,1u} r1152={1d,1u} r1153={1d,1u} r1154={1d,1u} r1155={1d,1u} r1156={1d,1u} r1157={1d,1u} r1158={1d,1u} r1159={1d,1u} r1160={1d,1u} r1161={1d,1u} r1162={1d,1u} r1163={1d,1u} r1164={1d,1u} r1165={1d,1u} r1166={1d,1u} r1167={1d,1u} r1168={1d,1u} r1169={1d,1u} r1170={1d,1u} r1171={1d,1u} r1172={1d,1u} r1173={1d,1u} r1174={1d,1u} r1175={1d,1u} r1176={1d,1u} r1177={1d,1u} r1178={1d,1u} r1179={1d,1u} r1180={1d,1u} r1181={1d,1u} r1182={1d,1u} r1183={1d,1u} r1184={1d,1u} r1185={1d,1u} r1186={1d,1u} r1187={1d,1u} r1188={1d,1u} r1189={1d,1u} r1190={1d,1u} r1191={1d,1u} r1192={1d,1u} r1193={1d,1u} r1194={1d,1u} r1195={1d,1u} r1196={1d,1u} r1197={1d,1u} r1198={1d,1u} r1199={1d,1u} r1200={1d,1u} r1201={1d,1u} r1202={1d,1u} r1203={1d,1u} r1204={1d,1u} 
;;    total ref usage 626{208d,418u,0e} in 241{241 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 115 1097 1098 1099 1100
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 115 1097 1098 1099 1100
;; live  kill	 17 [flags]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 40 0 32 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 32 40 33 2 (set (reg/v/f:DI 1097 [ image ])
        (reg:DI 5 di [ image ])) ../src/izp-gaussian.c:187 62 {*movdi_internal_rex64}
     (nil))

(insn 33 32 34 2 (set (reg/v/f:DI 1098 [ mat ])
        (reg:DI 4 si [ mat ])) ../src/izp-gaussian.c:187 62 {*movdi_internal_rex64}
     (nil))

(insn 34 33 35 2 (set (reg/v:SI 1099 [ cols ])
        (reg:SI 1 dx [ cols ])) ../src/izp-gaussian.c:187 64 {*movsi_internal}
     (nil))

(insn 35 34 37 2 (set (reg/v:SI 1100 [ rows ])
        (reg:SI 2 cx [ rows ])) ../src/izp-gaussian.c:187 64 {*movsi_internal}
     (nil))

(note 37 35 42 2 NOTE_INSN_FUNCTION_BEG)

(debug_insn 42 37 44 2 (var_location:SF tmp (const_double:SF 0.0 [0x0.0p+0])) ../src/izp-gaussian.c:189 -1
     (nil))

(debug_insn 44 42 45 2 (var_location:SI i (const_int 8 [0x8])) -1
     (nil))

(insn 45 44 46 2 (parallel [
            (set (reg:SI 115 [ D.7347 ])
                (plus:SI (reg/v:SI 1100 [ rows ])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:191 252 {*addsi_1}
     (nil))

(insn 46 45 47 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 115 [ D.7347 ])
            (const_int 7 [0x7]))) ../src/izp-gaussian.c:191 6 {*cmpsi_1}
     (nil))

(jump_insn 47 46 48 2 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 295)
            (pc))) ../src/izp-gaussian.c:191 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 295)
;; End of basic block 2 -> ( 3 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 1097 1098 1099
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 1097 1098 1099


;; Succ edge  3 [91.0%]  (fallthru)
;; Succ edge  8 [9.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 1097 1098 1099
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 1097
;; lr  def 	 99 114
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 1097 1098 1099
;; live  gen 	 99 114
;; live  kill	

;; Pred edge  2 [91.0%]  (fallthru)
(note 48 47 49 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 39 3 (set (reg:DI 99 [ ivtmp.450 ])
        (reg/v/f:DI 1097 [ image ])) ../src/izp-gaussian.c:191 62 {*movdi_internal_rex64}
     (nil))

(insn 39 49 255 3 (set (reg/v:SI 114 [ i ])
        (const_int 8 [0x8])) ../src/izp-gaussian.c:191 64 {*movsi_internal}
     (nil))
;; End of basic block 3 -> ( 6)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 7) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 99 101 114 115 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1098 1099
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 101 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082
;; lr  def 	 17 [flags] 94 104 111 121 132 143 155 166 174 187 200 212 225 238 251 259 272 285 297 310 323 336 344 356 368 379 391 403 415 423 436 449 461 474 487 500 508 521 534 546 559 572 585 593 606 619 631 644 657 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 99 101 114 115 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1098 1099
;; live  gen 	 17 [flags] 94 104 111 121 132 143 155 166 174 187 200 212 225 238 251 259 272 285 297 310 323 336 344 356 368 379 391 403 415 423 436 449 461 474 487 500 508 521 534 546 559 572 585 593 606 619 631 644 657 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201
;; live  kill	 17 [flags]

;; Pred edge  4 [91.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 255 39 52 4 4 "" [1 uses])

(note 52 255 53 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 53 52 54 4 (var_location:SF tmp (const_double:SF 0.0 [0x0.0p+0])) ../src/izp-gaussian.c:193 -1
     (nil))

(insn 54 53 55 4 (set (reg:SF 1103 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 20B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 20B]+0 S4 A32])) ../src/izp-gaussian.c:195 110 {*movsf_internal}
     (nil))

(insn 55 54 56 4 (set (reg:SF 1102)
        (mult:SF (reg:SF 1103 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1070 [ pretmp.355 ]) [3 *pretmp.355_1181+0 S4 A32]))) ../src/izp-gaussian.c:195 729 {*fop_sf_comm_sse}
     (nil))

(insn 56 55 57 4 (set (reg:SF 1104)
        (mem/u/c/i:SF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [3 S4 A32])) ../src/izp-gaussian.c:195 110 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))

(insn 57 56 58 4 (set (reg/v:SF 104 [ tmp ])
        (plus:SF (reg:SF 1102)
            (reg:SF 1104))) ../src/izp-gaussian.c:195 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 58 57 59 4 (var_location:SF tmp (reg/v:SF 104 [ tmp ])) ../src/izp-gaussian.c:195 -1
     (nil))

(insn 59 58 60 4 (set (reg:SF 1106 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 24B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 24B]+0 S4 A32])) ../src/izp-gaussian.c:196 110 {*movsf_internal}
     (nil))

(insn 60 59 61 4 (set (reg:SF 1105)
        (mult:SF (reg:SF 1106 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.355_1181 + 4B]+0 S4 A32]))) ../src/izp-gaussian.c:196 729 {*fop_sf_comm_sse}
     (nil))

(insn 61 60 62 4 (set (reg/v:SF 111 [ tmp ])
        (plus:SF (reg:SF 1105)
            (reg/v:SF 104 [ tmp ]))) ../src/izp-gaussian.c:196 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 62 61 63 4 (var_location:SF tmp (reg/v:SF 111 [ tmp ])) ../src/izp-gaussian.c:196 -1
     (nil))

(insn 63 62 64 4 (set (reg:SF 1108 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 28B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 28B]+0 S4 A32])) ../src/izp-gaussian.c:197 110 {*movsf_internal}
     (nil))

(insn 64 63 65 4 (set (reg:SF 1107)
        (mult:SF (reg:SF 1108 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.355_1181 + 8B]+0 S4 A32]))) ../src/izp-gaussian.c:197 729 {*fop_sf_comm_sse}
     (nil))

(insn 65 64 66 4 (set (reg/v:SF 121 [ tmp ])
        (plus:SF (reg:SF 1107)
            (reg/v:SF 111 [ tmp ]))) ../src/izp-gaussian.c:197 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 66 65 67 4 (var_location:SF tmp (reg/v:SF 121 [ tmp ])) ../src/izp-gaussian.c:197 -1
     (nil))

(insn 67 66 68 4 (set (reg:SF 1110 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 32B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 32B]+0 S4 A32])) ../src/izp-gaussian.c:198 110 {*movsf_internal}
     (nil))

(insn 68 67 69 4 (set (reg:SF 1109)
        (mult:SF (reg:SF 1110 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.355_1181 + 12B]+0 S4 A32]))) ../src/izp-gaussian.c:198 729 {*fop_sf_comm_sse}
     (nil))

(insn 69 68 70 4 (set (reg/v:SF 132 [ tmp ])
        (plus:SF (reg:SF 1109)
            (reg/v:SF 121 [ tmp ]))) ../src/izp-gaussian.c:198 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 70 69 71 4 (var_location:SF tmp (reg/v:SF 132 [ tmp ])) ../src/izp-gaussian.c:198 -1
     (nil))

(insn 71 70 72 4 (set (reg:SF 1112 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 36B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 36B]+0 S4 A32])) ../src/izp-gaussian.c:199 110 {*movsf_internal}
     (nil))

(insn 72 71 73 4 (set (reg:SF 1111)
        (mult:SF (reg:SF 1112 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.355_1181 + 16B]+0 S4 A32]))) ../src/izp-gaussian.c:199 729 {*fop_sf_comm_sse}
     (nil))

(insn 73 72 74 4 (set (reg/v:SF 143 [ tmp ])
        (plus:SF (reg:SF 1111)
            (reg/v:SF 132 [ tmp ]))) ../src/izp-gaussian.c:199 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 74 73 75 4 (var_location:SF tmp (reg/v:SF 143 [ tmp ])) ../src/izp-gaussian.c:199 -1
     (nil))

(insn 75 74 76 4 (set (reg:SF 1114 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 40B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 40B]+0 S4 A32])) ../src/izp-gaussian.c:200 110 {*movsf_internal}
     (nil))

(insn 76 75 77 4 (set (reg:SF 1113)
        (mult:SF (reg:SF 1114 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.355_1181 + 20B]+0 S4 A32]))) ../src/izp-gaussian.c:200 729 {*fop_sf_comm_sse}
     (nil))

(insn 77 76 78 4 (set (reg/v:SF 155 [ tmp ])
        (plus:SF (reg:SF 1113)
            (reg/v:SF 143 [ tmp ]))) ../src/izp-gaussian.c:200 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 78 77 79 4 (var_location:SF tmp (reg/v:SF 155 [ tmp ])) ../src/izp-gaussian.c:200 -1
     (nil))

(insn 79 78 80 4 (set (reg:SF 1116 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 44B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1069 [ pretmp.352 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 44B]+0 S4 A32])) ../src/izp-gaussian.c:201 110 {*movsf_internal}
     (nil))

(insn 80 79 81 4 (set (reg:SF 1115)
        (mult:SF (reg:SF 1116 [ MEM[base: pretmp.352_1177, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1070 [ pretmp.355 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.355_1181 + 24B]+0 S4 A32]))) ../src/izp-gaussian.c:201 729 {*fop_sf_comm_sse}
     (nil))

(insn 81 80 82 4 (set (reg/v:SF 166 [ tmp ])
        (plus:SF (reg:SF 1115)
            (reg/v:SF 155 [ tmp ]))) ../src/izp-gaussian.c:201 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 82 81 83 4 (var_location:SF tmp (reg/v:SF 166 [ tmp ])) ../src/izp-gaussian.c:201 -1
     (nil))

(insn 83 82 84 4 (set (reg:SF 1118 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 20B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 20B]+0 S4 A32])) ../src/izp-gaussian.c:204 110 {*movsf_internal}
     (nil))

(insn 84 83 85 4 (set (reg:SF 1117)
        (mult:SF (reg:SF 1118 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1072 [ pretmp.361 ]) [3 *pretmp.361_1198+0 S4 A32]))) ../src/izp-gaussian.c:204 729 {*fop_sf_comm_sse}
     (nil))

(insn 85 84 86 4 (set (reg/v:SF 174 [ tmp ])
        (plus:SF (reg:SF 1117)
            (reg/v:SF 166 [ tmp ]))) ../src/izp-gaussian.c:204 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 86 85 87 4 (var_location:SF tmp (reg/v:SF 174 [ tmp ])) ../src/izp-gaussian.c:204 -1
     (nil))

(insn 87 86 88 4 (set (reg:SF 1120 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 24B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 24B]+0 S4 A32])) ../src/izp-gaussian.c:205 110 {*movsf_internal}
     (nil))

(insn 88 87 89 4 (set (reg:SF 1119)
        (mult:SF (reg:SF 1120 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.361_1198 + 4B]+0 S4 A32]))) ../src/izp-gaussian.c:205 729 {*fop_sf_comm_sse}
     (nil))

(insn 89 88 90 4 (set (reg/v:SF 187 [ tmp ])
        (plus:SF (reg:SF 1119)
            (reg/v:SF 174 [ tmp ]))) ../src/izp-gaussian.c:205 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 90 89 91 4 (var_location:SF tmp (reg/v:SF 187 [ tmp ])) ../src/izp-gaussian.c:205 -1
     (nil))

(insn 91 90 92 4 (set (reg:SF 1122 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 28B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 28B]+0 S4 A32])) ../src/izp-gaussian.c:206 110 {*movsf_internal}
     (nil))

(insn 92 91 93 4 (set (reg:SF 1121)
        (mult:SF (reg:SF 1122 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.361_1198 + 8B]+0 S4 A32]))) ../src/izp-gaussian.c:206 729 {*fop_sf_comm_sse}
     (nil))

(insn 93 92 94 4 (set (reg/v:SF 200 [ tmp ])
        (plus:SF (reg:SF 1121)
            (reg/v:SF 187 [ tmp ]))) ../src/izp-gaussian.c:206 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 94 93 95 4 (var_location:SF tmp (reg/v:SF 200 [ tmp ])) ../src/izp-gaussian.c:206 -1
     (nil))

(insn 95 94 96 4 (set (reg:SF 1124 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 32B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 32B]+0 S4 A32])) ../src/izp-gaussian.c:207 110 {*movsf_internal}
     (nil))

(insn 96 95 97 4 (set (reg:SF 1123)
        (mult:SF (reg:SF 1124 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.361_1198 + 12B]+0 S4 A32]))) ../src/izp-gaussian.c:207 729 {*fop_sf_comm_sse}
     (nil))

(insn 97 96 98 4 (set (reg/v:SF 212 [ tmp ])
        (plus:SF (reg:SF 1123)
            (reg/v:SF 200 [ tmp ]))) ../src/izp-gaussian.c:207 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 98 97 99 4 (var_location:SF tmp (reg/v:SF 212 [ tmp ])) ../src/izp-gaussian.c:207 -1
     (nil))

(insn 99 98 100 4 (set (reg:SF 1126 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 36B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 36B]+0 S4 A32])) ../src/izp-gaussian.c:208 110 {*movsf_internal}
     (nil))

(insn 100 99 101 4 (set (reg:SF 1125)
        (mult:SF (reg:SF 1126 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.361_1198 + 16B]+0 S4 A32]))) ../src/izp-gaussian.c:208 729 {*fop_sf_comm_sse}
     (nil))

(insn 101 100 102 4 (set (reg/v:SF 225 [ tmp ])
        (plus:SF (reg:SF 1125)
            (reg/v:SF 212 [ tmp ]))) ../src/izp-gaussian.c:208 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 102 101 103 4 (var_location:SF tmp (reg/v:SF 225 [ tmp ])) ../src/izp-gaussian.c:208 -1
     (nil))

(insn 103 102 104 4 (set (reg:SF 1128 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 40B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 40B]+0 S4 A32])) ../src/izp-gaussian.c:209 110 {*movsf_internal}
     (nil))

(insn 104 103 105 4 (set (reg:SF 1127)
        (mult:SF (reg:SF 1128 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.361_1198 + 20B]+0 S4 A32]))) ../src/izp-gaussian.c:209 729 {*fop_sf_comm_sse}
     (nil))

(insn 105 104 106 4 (set (reg/v:SF 238 [ tmp ])
        (plus:SF (reg:SF 1127)
            (reg/v:SF 225 [ tmp ]))) ../src/izp-gaussian.c:209 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 106 105 107 4 (var_location:SF tmp (reg/v:SF 238 [ tmp ])) ../src/izp-gaussian.c:209 -1
     (nil))

(insn 107 106 108 4 (set (reg:SF 1130 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 44B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1071 [ pretmp.361 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 44B]+0 S4 A32])) ../src/izp-gaussian.c:210 110 {*movsf_internal}
     (nil))

(insn 108 107 109 4 (set (reg:SF 1129)
        (mult:SF (reg:SF 1130 [ MEM[base: pretmp.361_1197, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1072 [ pretmp.361 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.361_1198 + 24B]+0 S4 A32]))) ../src/izp-gaussian.c:210 729 {*fop_sf_comm_sse}
     (nil))

(insn 109 108 110 4 (set (reg/v:SF 251 [ tmp ])
        (plus:SF (reg:SF 1129)
            (reg/v:SF 238 [ tmp ]))) ../src/izp-gaussian.c:210 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 110 109 111 4 (var_location:SF tmp (reg/v:SF 251 [ tmp ])) ../src/izp-gaussian.c:210 -1
     (nil))

(insn 111 110 112 4 (set (reg:SF 1132 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 20B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 20B]+0 S4 A32])) ../src/izp-gaussian.c:213 110 {*movsf_internal}
     (nil))

(insn 112 111 113 4 (set (reg:SF 1131)
        (mult:SF (reg:SF 1132 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1074 [ pretmp.364 ]) [3 *pretmp.364_1204+0 S4 A32]))) ../src/izp-gaussian.c:213 729 {*fop_sf_comm_sse}
     (nil))

(insn 113 112 114 4 (set (reg/v:SF 259 [ tmp ])
        (plus:SF (reg:SF 1131)
            (reg/v:SF 251 [ tmp ]))) ../src/izp-gaussian.c:213 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 114 113 115 4 (var_location:SF tmp (reg/v:SF 259 [ tmp ])) ../src/izp-gaussian.c:213 -1
     (nil))

(insn 115 114 116 4 (set (reg:SF 1134 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 24B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 24B]+0 S4 A32])) ../src/izp-gaussian.c:214 110 {*movsf_internal}
     (nil))

(insn 116 115 117 4 (set (reg:SF 1133)
        (mult:SF (reg:SF 1134 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.364_1204 + 4B]+0 S4 A32]))) ../src/izp-gaussian.c:214 729 {*fop_sf_comm_sse}
     (nil))

(insn 117 116 118 4 (set (reg/v:SF 272 [ tmp ])
        (plus:SF (reg:SF 1133)
            (reg/v:SF 259 [ tmp ]))) ../src/izp-gaussian.c:214 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 118 117 119 4 (var_location:SF tmp (reg/v:SF 272 [ tmp ])) ../src/izp-gaussian.c:214 -1
     (nil))

(insn 119 118 120 4 (set (reg:SF 1136 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 28B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 28B]+0 S4 A32])) ../src/izp-gaussian.c:215 110 {*movsf_internal}
     (nil))

(insn 120 119 121 4 (set (reg:SF 1135)
        (mult:SF (reg:SF 1136 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.364_1204 + 8B]+0 S4 A32]))) ../src/izp-gaussian.c:215 729 {*fop_sf_comm_sse}
     (nil))

(insn 121 120 122 4 (set (reg/v:SF 285 [ tmp ])
        (plus:SF (reg:SF 1135)
            (reg/v:SF 272 [ tmp ]))) ../src/izp-gaussian.c:215 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 122 121 123 4 (var_location:SF tmp (reg/v:SF 285 [ tmp ])) ../src/izp-gaussian.c:215 -1
     (nil))

(insn 123 122 124 4 (set (reg:SF 1138 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 32B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 32B]+0 S4 A32])) ../src/izp-gaussian.c:216 110 {*movsf_internal}
     (nil))

(insn 124 123 125 4 (set (reg:SF 1137)
        (mult:SF (reg:SF 1138 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.364_1204 + 12B]+0 S4 A32]))) ../src/izp-gaussian.c:216 729 {*fop_sf_comm_sse}
     (nil))

(insn 125 124 126 4 (set (reg/v:SF 297 [ tmp ])
        (plus:SF (reg:SF 1137)
            (reg/v:SF 285 [ tmp ]))) ../src/izp-gaussian.c:216 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 126 125 127 4 (var_location:SF tmp (reg/v:SF 297 [ tmp ])) ../src/izp-gaussian.c:216 -1
     (nil))

(insn 127 126 128 4 (set (reg:SF 1140 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 36B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 36B]+0 S4 A32])) ../src/izp-gaussian.c:217 110 {*movsf_internal}
     (nil))

(insn 128 127 129 4 (set (reg:SF 1139)
        (mult:SF (reg:SF 1140 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.364_1204 + 16B]+0 S4 A32]))) ../src/izp-gaussian.c:217 729 {*fop_sf_comm_sse}
     (nil))

(insn 129 128 130 4 (set (reg/v:SF 310 [ tmp ])
        (plus:SF (reg:SF 1139)
            (reg/v:SF 297 [ tmp ]))) ../src/izp-gaussian.c:217 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 130 129 131 4 (var_location:SF tmp (reg/v:SF 310 [ tmp ])) ../src/izp-gaussian.c:217 -1
     (nil))

(insn 131 130 132 4 (set (reg:SF 1142 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 40B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 40B]+0 S4 A32])) ../src/izp-gaussian.c:218 110 {*movsf_internal}
     (nil))

(insn 132 131 133 4 (set (reg:SF 1141)
        (mult:SF (reg:SF 1142 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.364_1204 + 20B]+0 S4 A32]))) ../src/izp-gaussian.c:218 729 {*fop_sf_comm_sse}
     (nil))

(insn 133 132 134 4 (set (reg/v:SF 323 [ tmp ])
        (plus:SF (reg:SF 1141)
            (reg/v:SF 310 [ tmp ]))) ../src/izp-gaussian.c:218 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 134 133 135 4 (var_location:SF tmp (reg/v:SF 323 [ tmp ])) ../src/izp-gaussian.c:218 -1
     (nil))

(insn 135 134 136 4 (set (reg:SF 1144 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 44B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1073 [ pretmp.364 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 44B]+0 S4 A32])) ../src/izp-gaussian.c:219 110 {*movsf_internal}
     (nil))

(insn 136 135 137 4 (set (reg:SF 1143)
        (mult:SF (reg:SF 1144 [ MEM[base: pretmp.364_1203, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1074 [ pretmp.364 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.364_1204 + 24B]+0 S4 A32]))) ../src/izp-gaussian.c:219 729 {*fop_sf_comm_sse}
     (nil))

(insn 137 136 138 4 (set (reg/v:SF 336 [ tmp ])
        (plus:SF (reg:SF 1143)
            (reg/v:SF 323 [ tmp ]))) ../src/izp-gaussian.c:219 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 138 137 139 4 (var_location:SF tmp (reg/v:SF 336 [ tmp ])) ../src/izp-gaussian.c:219 -1
     (nil))

(insn 139 138 140 4 (set (reg:SF 1146 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 20B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 20B]+0 S4 A32])) ../src/izp-gaussian.c:222 110 {*movsf_internal}
     (nil))

(insn 140 139 141 4 (set (reg:SF 1145)
        (mult:SF (reg:SF 1146 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1076 [ pretmp.367 ]) [3 *pretmp.367_1209+0 S4 A32]))) ../src/izp-gaussian.c:222 729 {*fop_sf_comm_sse}
     (nil))

(insn 141 140 142 4 (set (reg/v:SF 344 [ tmp ])
        (plus:SF (reg:SF 1145)
            (reg/v:SF 336 [ tmp ]))) ../src/izp-gaussian.c:222 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 142 141 143 4 (var_location:SF tmp (reg/v:SF 344 [ tmp ])) ../src/izp-gaussian.c:222 -1
     (nil))

(insn 143 142 144 4 (set (reg:SF 1148 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 24B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 24B]+0 S4 A32])) ../src/izp-gaussian.c:223 110 {*movsf_internal}
     (nil))

(insn 144 143 145 4 (set (reg:SF 1147)
        (mult:SF (reg:SF 1148 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.367_1209 + 4B]+0 S4 A32]))) ../src/izp-gaussian.c:223 729 {*fop_sf_comm_sse}
     (nil))

(insn 145 144 146 4 (set (reg/v:SF 356 [ tmp ])
        (plus:SF (reg:SF 1147)
            (reg/v:SF 344 [ tmp ]))) ../src/izp-gaussian.c:223 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 146 145 147 4 (var_location:SF tmp (reg/v:SF 356 [ tmp ])) ../src/izp-gaussian.c:223 -1
     (nil))

(insn 147 146 148 4 (set (reg:SF 1150 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 28B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 28B]+0 S4 A32])) ../src/izp-gaussian.c:224 110 {*movsf_internal}
     (nil))

(insn 148 147 149 4 (set (reg:SF 1149)
        (mult:SF (reg:SF 1150 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.367_1209 + 8B]+0 S4 A32]))) ../src/izp-gaussian.c:224 729 {*fop_sf_comm_sse}
     (nil))

(insn 149 148 150 4 (set (reg/v:SF 368 [ tmp ])
        (plus:SF (reg:SF 1149)
            (reg/v:SF 356 [ tmp ]))) ../src/izp-gaussian.c:224 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 150 149 151 4 (var_location:SF tmp (reg/v:SF 368 [ tmp ])) ../src/izp-gaussian.c:224 -1
     (nil))

(insn 151 150 152 4 (set (reg:SF 1152 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 32B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 32B]+0 S4 A32])) ../src/izp-gaussian.c:225 110 {*movsf_internal}
     (nil))

(insn 152 151 153 4 (set (reg:SF 1151)
        (mult:SF (reg:SF 1152 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.367_1209 + 12B]+0 S4 A32]))) ../src/izp-gaussian.c:225 729 {*fop_sf_comm_sse}
     (nil))

(insn 153 152 154 4 (set (reg/v:SF 379 [ tmp ])
        (plus:SF (reg:SF 1151)
            (reg/v:SF 368 [ tmp ]))) ../src/izp-gaussian.c:225 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 154 153 155 4 (var_location:SF tmp (reg/v:SF 379 [ tmp ])) ../src/izp-gaussian.c:225 -1
     (nil))

(insn 155 154 156 4 (set (reg:SF 1154 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 36B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 36B]+0 S4 A32])) ../src/izp-gaussian.c:226 110 {*movsf_internal}
     (nil))

(insn 156 155 157 4 (set (reg:SF 1153)
        (mult:SF (reg:SF 1154 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.367_1209 + 16B]+0 S4 A32]))) ../src/izp-gaussian.c:226 729 {*fop_sf_comm_sse}
     (nil))

(insn 157 156 158 4 (set (reg/v:SF 391 [ tmp ])
        (plus:SF (reg:SF 1153)
            (reg/v:SF 379 [ tmp ]))) ../src/izp-gaussian.c:226 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 158 157 159 4 (var_location:SF tmp (reg/v:SF 391 [ tmp ])) ../src/izp-gaussian.c:226 -1
     (nil))

(insn 159 158 160 4 (set (reg:SF 1156 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 40B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 40B]+0 S4 A32])) ../src/izp-gaussian.c:227 110 {*movsf_internal}
     (nil))

(insn 160 159 161 4 (set (reg:SF 1155)
        (mult:SF (reg:SF 1156 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.367_1209 + 20B]+0 S4 A32]))) ../src/izp-gaussian.c:227 729 {*fop_sf_comm_sse}
     (nil))

(insn 161 160 162 4 (set (reg/v:SF 403 [ tmp ])
        (plus:SF (reg:SF 1155)
            (reg/v:SF 391 [ tmp ]))) ../src/izp-gaussian.c:227 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 162 161 163 4 (var_location:SF tmp (reg/v:SF 403 [ tmp ])) ../src/izp-gaussian.c:227 -1
     (nil))

(insn 163 162 164 4 (set (reg:SF 1158 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 44B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 44B]+0 S4 A32])) ../src/izp-gaussian.c:228 110 {*movsf_internal}
     (nil))

(insn 164 163 165 4 (set (reg:SF 1157)
        (mult:SF (reg:SF 1158 [ MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1076 [ pretmp.367 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.367_1209 + 24B]+0 S4 A32]))) ../src/izp-gaussian.c:228 729 {*fop_sf_comm_sse}
     (nil))

(insn 165 164 166 4 (set (reg/v:SF 415 [ tmp ])
        (plus:SF (reg:SF 1157)
            (reg/v:SF 403 [ tmp ]))) ../src/izp-gaussian.c:228 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 166 165 167 4 (var_location:SF tmp (reg/v:SF 415 [ tmp ])) ../src/izp-gaussian.c:228 -1
     (nil))

(insn 167 166 168 4 (set (reg:SF 1160 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 20B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 20B]+0 S4 A32])) ../src/izp-gaussian.c:231 110 {*movsf_internal}
     (nil))

(insn 168 167 169 4 (set (reg:SF 1159)
        (mult:SF (reg:SF 1160 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1078 [ pretmp.370 ]) [3 *pretmp.370_1215+0 S4 A32]))) ../src/izp-gaussian.c:231 729 {*fop_sf_comm_sse}
     (nil))

(insn 169 168 170 4 (set (reg/v:SF 423 [ tmp ])
        (plus:SF (reg:SF 1159)
            (reg/v:SF 415 [ tmp ]))) ../src/izp-gaussian.c:231 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 170 169 171 4 (var_location:SF tmp (reg/v:SF 423 [ tmp ])) ../src/izp-gaussian.c:231 -1
     (nil))

(insn 171 170 172 4 (set (reg:SF 1162 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 24B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 24B]+0 S4 A32])) ../src/izp-gaussian.c:232 110 {*movsf_internal}
     (nil))

(insn 172 171 173 4 (set (reg:SF 1161)
        (mult:SF (reg:SF 1162 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.370_1215 + 4B]+0 S4 A32]))) ../src/izp-gaussian.c:232 729 {*fop_sf_comm_sse}
     (nil))

(insn 173 172 174 4 (set (reg/v:SF 436 [ tmp ])
        (plus:SF (reg:SF 1161)
            (reg/v:SF 423 [ tmp ]))) ../src/izp-gaussian.c:232 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 174 173 175 4 (var_location:SF tmp (reg/v:SF 436 [ tmp ])) ../src/izp-gaussian.c:232 -1
     (nil))

(insn 175 174 176 4 (set (reg:SF 1164 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 28B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 28B]+0 S4 A32])) ../src/izp-gaussian.c:233 110 {*movsf_internal}
     (nil))

(insn 176 175 177 4 (set (reg:SF 1163)
        (mult:SF (reg:SF 1164 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.370_1215 + 8B]+0 S4 A32]))) ../src/izp-gaussian.c:233 729 {*fop_sf_comm_sse}
     (nil))

(insn 177 176 178 4 (set (reg/v:SF 449 [ tmp ])
        (plus:SF (reg:SF 1163)
            (reg/v:SF 436 [ tmp ]))) ../src/izp-gaussian.c:233 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 178 177 179 4 (var_location:SF tmp (reg/v:SF 449 [ tmp ])) ../src/izp-gaussian.c:233 -1
     (nil))

(insn 179 178 180 4 (set (reg:SF 1166 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 32B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 32B]+0 S4 A32])) ../src/izp-gaussian.c:234 110 {*movsf_internal}
     (nil))

(insn 180 179 181 4 (set (reg:SF 1165)
        (mult:SF (reg:SF 1166 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.370_1215 + 12B]+0 S4 A32]))) ../src/izp-gaussian.c:234 729 {*fop_sf_comm_sse}
     (nil))

(insn 181 180 182 4 (set (reg/v:SF 461 [ tmp ])
        (plus:SF (reg:SF 1165)
            (reg/v:SF 449 [ tmp ]))) ../src/izp-gaussian.c:234 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 182 181 183 4 (var_location:SF tmp (reg/v:SF 461 [ tmp ])) ../src/izp-gaussian.c:234 -1
     (nil))

(insn 183 182 184 4 (set (reg:SF 1168 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 36B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 36B]+0 S4 A32])) ../src/izp-gaussian.c:235 110 {*movsf_internal}
     (nil))

(insn 184 183 185 4 (set (reg:SF 1167)
        (mult:SF (reg:SF 1168 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.370_1215 + 16B]+0 S4 A32]))) ../src/izp-gaussian.c:235 729 {*fop_sf_comm_sse}
     (nil))

(insn 185 184 186 4 (set (reg/v:SF 474 [ tmp ])
        (plus:SF (reg:SF 1167)
            (reg/v:SF 461 [ tmp ]))) ../src/izp-gaussian.c:235 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 186 185 187 4 (var_location:SF tmp (reg/v:SF 474 [ tmp ])) ../src/izp-gaussian.c:235 -1
     (nil))

(insn 187 186 188 4 (set (reg:SF 1170 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 40B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 40B]+0 S4 A32])) ../src/izp-gaussian.c:236 110 {*movsf_internal}
     (nil))

(insn 188 187 189 4 (set (reg:SF 1169)
        (mult:SF (reg:SF 1170 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.370_1215 + 20B]+0 S4 A32]))) ../src/izp-gaussian.c:236 729 {*fop_sf_comm_sse}
     (nil))

(insn 189 188 190 4 (set (reg/v:SF 487 [ tmp ])
        (plus:SF (reg:SF 1169)
            (reg/v:SF 474 [ tmp ]))) ../src/izp-gaussian.c:236 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 190 189 191 4 (var_location:SF tmp (reg/v:SF 487 [ tmp ])) ../src/izp-gaussian.c:236 -1
     (nil))

(insn 191 190 192 4 (set (reg:SF 1172 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 44B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1077 [ pretmp.370 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 44B]+0 S4 A32])) ../src/izp-gaussian.c:237 110 {*movsf_internal}
     (nil))

(insn 192 191 193 4 (set (reg:SF 1171)
        (mult:SF (reg:SF 1172 [ MEM[base: pretmp.370_1214, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1078 [ pretmp.370 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.370_1215 + 24B]+0 S4 A32]))) ../src/izp-gaussian.c:237 729 {*fop_sf_comm_sse}
     (nil))

(insn 193 192 194 4 (set (reg/v:SF 500 [ tmp ])
        (plus:SF (reg:SF 1171)
            (reg/v:SF 487 [ tmp ]))) ../src/izp-gaussian.c:237 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 194 193 195 4 (var_location:SF tmp (reg/v:SF 500 [ tmp ])) ../src/izp-gaussian.c:237 -1
     (nil))

(insn 195 194 196 4 (set (reg:SF 1174 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 20B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 20B]+0 S4 A32])) ../src/izp-gaussian.c:240 110 {*movsf_internal}
     (nil))

(insn 196 195 197 4 (set (reg:SF 1173)
        (mult:SF (reg:SF 1174 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1080 [ pretmp.373 ]) [3 *pretmp.373_1221+0 S4 A32]))) ../src/izp-gaussian.c:240 729 {*fop_sf_comm_sse}
     (nil))

(insn 197 196 198 4 (set (reg/v:SF 508 [ tmp ])
        (plus:SF (reg:SF 1173)
            (reg/v:SF 500 [ tmp ]))) ../src/izp-gaussian.c:240 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 198 197 199 4 (var_location:SF tmp (reg/v:SF 508 [ tmp ])) ../src/izp-gaussian.c:240 -1
     (nil))

(insn 199 198 200 4 (set (reg:SF 1176 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 24B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 24B]+0 S4 A32])) ../src/izp-gaussian.c:241 110 {*movsf_internal}
     (nil))

(insn 200 199 201 4 (set (reg:SF 1175)
        (mult:SF (reg:SF 1176 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.373_1221 + 4B]+0 S4 A32]))) ../src/izp-gaussian.c:241 729 {*fop_sf_comm_sse}
     (nil))

(insn 201 200 202 4 (set (reg/v:SF 521 [ tmp ])
        (plus:SF (reg:SF 1175)
            (reg/v:SF 508 [ tmp ]))) ../src/izp-gaussian.c:241 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 202 201 203 4 (var_location:SF tmp (reg/v:SF 521 [ tmp ])) ../src/izp-gaussian.c:241 -1
     (nil))

(insn 203 202 204 4 (set (reg:SF 1178 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 28B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 28B]+0 S4 A32])) ../src/izp-gaussian.c:242 110 {*movsf_internal}
     (nil))

(insn 204 203 205 4 (set (reg:SF 1177)
        (mult:SF (reg:SF 1178 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.373_1221 + 8B]+0 S4 A32]))) ../src/izp-gaussian.c:242 729 {*fop_sf_comm_sse}
     (nil))

(insn 205 204 206 4 (set (reg/v:SF 534 [ tmp ])
        (plus:SF (reg:SF 1177)
            (reg/v:SF 521 [ tmp ]))) ../src/izp-gaussian.c:242 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 206 205 207 4 (var_location:SF tmp (reg/v:SF 534 [ tmp ])) ../src/izp-gaussian.c:242 -1
     (nil))

(insn 207 206 208 4 (set (reg:SF 1180 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 32B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 32B]+0 S4 A32])) ../src/izp-gaussian.c:243 110 {*movsf_internal}
     (nil))

(insn 208 207 209 4 (set (reg:SF 1179)
        (mult:SF (reg:SF 1180 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.373_1221 + 12B]+0 S4 A32]))) ../src/izp-gaussian.c:243 729 {*fop_sf_comm_sse}
     (nil))

(insn 209 208 210 4 (set (reg/v:SF 546 [ tmp ])
        (plus:SF (reg:SF 1179)
            (reg/v:SF 534 [ tmp ]))) ../src/izp-gaussian.c:243 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 210 209 211 4 (var_location:SF tmp (reg/v:SF 546 [ tmp ])) ../src/izp-gaussian.c:243 -1
     (nil))

(insn 211 210 212 4 (set (reg:SF 1182 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 36B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 36B]+0 S4 A32])) ../src/izp-gaussian.c:244 110 {*movsf_internal}
     (nil))

(insn 212 211 213 4 (set (reg:SF 1181)
        (mult:SF (reg:SF 1182 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.373_1221 + 16B]+0 S4 A32]))) ../src/izp-gaussian.c:244 729 {*fop_sf_comm_sse}
     (nil))

(insn 213 212 214 4 (set (reg/v:SF 559 [ tmp ])
        (plus:SF (reg:SF 1181)
            (reg/v:SF 546 [ tmp ]))) ../src/izp-gaussian.c:244 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 214 213 215 4 (var_location:SF tmp (reg/v:SF 559 [ tmp ])) ../src/izp-gaussian.c:244 -1
     (nil))

(insn 215 214 216 4 (set (reg:SF 1184 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 40B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 40B]+0 S4 A32])) ../src/izp-gaussian.c:245 110 {*movsf_internal}
     (nil))

(insn 216 215 217 4 (set (reg:SF 1183)
        (mult:SF (reg:SF 1184 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.373_1221 + 20B]+0 S4 A32]))) ../src/izp-gaussian.c:245 729 {*fop_sf_comm_sse}
     (nil))

(insn 217 216 218 4 (set (reg/v:SF 572 [ tmp ])
        (plus:SF (reg:SF 1183)
            (reg/v:SF 559 [ tmp ]))) ../src/izp-gaussian.c:245 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 218 217 219 4 (var_location:SF tmp (reg/v:SF 572 [ tmp ])) ../src/izp-gaussian.c:245 -1
     (nil))

(insn 219 218 220 4 (set (reg:SF 1186 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 44B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1079 [ pretmp.373 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 44B]+0 S4 A32])) ../src/izp-gaussian.c:246 110 {*movsf_internal}
     (nil))

(insn 220 219 221 4 (set (reg:SF 1185)
        (mult:SF (reg:SF 1186 [ MEM[base: pretmp.373_1220, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1080 [ pretmp.373 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.373_1221 + 24B]+0 S4 A32]))) ../src/izp-gaussian.c:246 729 {*fop_sf_comm_sse}
     (nil))

(insn 221 220 222 4 (set (reg/v:SF 585 [ tmp ])
        (plus:SF (reg:SF 1185)
            (reg/v:SF 572 [ tmp ]))) ../src/izp-gaussian.c:246 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 222 221 223 4 (var_location:SF tmp (reg/v:SF 585 [ tmp ])) ../src/izp-gaussian.c:246 -1
     (nil))

(insn 223 222 224 4 (set (reg:SF 1188 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 20B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 20B]+0 S4 A32])) ../src/izp-gaussian.c:249 110 {*movsf_internal}
     (nil))

(insn 224 223 225 4 (set (reg:SF 1187)
        (mult:SF (reg:SF 1188 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 20B] ])
            (mem:SF (reg/f:DI 1082 [ pretmp.376 ]) [3 *pretmp.376_1227+0 S4 A32]))) ../src/izp-gaussian.c:249 729 {*fop_sf_comm_sse}
     (nil))

(insn 225 224 226 4 (set (reg/v:SF 593 [ tmp ])
        (plus:SF (reg:SF 1187)
            (reg/v:SF 585 [ tmp ]))) ../src/izp-gaussian.c:249 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 226 225 227 4 (var_location:SF tmp (reg/v:SF 593 [ tmp ])) ../src/izp-gaussian.c:249 -1
     (nil))

(insn 227 226 228 4 (set (reg:SF 1190 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 24B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 24B]+0 S4 A32])) ../src/izp-gaussian.c:250 110 {*movsf_internal}
     (nil))

(insn 228 227 229 4 (set (reg:SF 1189)
        (mult:SF (reg:SF 1190 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 24B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 4 [0x4])) [3 MEM[(float *)pretmp.376_1227 + 4B]+0 S4 A32]))) ../src/izp-gaussian.c:250 729 {*fop_sf_comm_sse}
     (nil))

(insn 229 228 230 4 (set (reg/v:SF 606 [ tmp ])
        (plus:SF (reg:SF 1189)
            (reg/v:SF 593 [ tmp ]))) ../src/izp-gaussian.c:250 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 230 229 231 4 (var_location:SF tmp (reg/v:SF 606 [ tmp ])) ../src/izp-gaussian.c:250 -1
     (nil))

(insn 231 230 232 4 (set (reg:SF 1192 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 28B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 28B]+0 S4 A32])) ../src/izp-gaussian.c:251 110 {*movsf_internal}
     (nil))

(insn 232 231 233 4 (set (reg:SF 1191)
        (mult:SF (reg:SF 1192 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 28B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 8 [0x8])) [3 MEM[(float *)pretmp.376_1227 + 8B]+0 S4 A32]))) ../src/izp-gaussian.c:251 729 {*fop_sf_comm_sse}
     (nil))

(insn 233 232 234 4 (set (reg/v:SF 619 [ tmp ])
        (plus:SF (reg:SF 1191)
            (reg/v:SF 606 [ tmp ]))) ../src/izp-gaussian.c:251 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 234 233 235 4 (var_location:SF tmp (reg/v:SF 619 [ tmp ])) ../src/izp-gaussian.c:251 -1
     (nil))

(insn 235 234 236 4 (set (reg:SF 1194 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 32B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 32B]+0 S4 A32])) ../src/izp-gaussian.c:252 110 {*movsf_internal}
     (nil))

(insn 236 235 237 4 (set (reg:SF 1193)
        (mult:SF (reg:SF 1194 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 32B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 12 [0xc])) [3 MEM[(float *)pretmp.376_1227 + 12B]+0 S4 A32]))) ../src/izp-gaussian.c:252 729 {*fop_sf_comm_sse}
     (nil))

(insn 237 236 238 4 (set (reg/v:SF 631 [ tmp ])
        (plus:SF (reg:SF 1193)
            (reg/v:SF 619 [ tmp ]))) ../src/izp-gaussian.c:252 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 238 237 239 4 (var_location:SF tmp (reg/v:SF 631 [ tmp ])) ../src/izp-gaussian.c:252 -1
     (nil))

(insn 239 238 240 4 (set (reg:SF 1196 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 36B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 36B]+0 S4 A32])) ../src/izp-gaussian.c:253 110 {*movsf_internal}
     (nil))

(insn 240 239 241 4 (set (reg:SF 1195)
        (mult:SF (reg:SF 1196 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 36B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 16 [0x10])) [3 MEM[(float *)pretmp.376_1227 + 16B]+0 S4 A32]))) ../src/izp-gaussian.c:253 729 {*fop_sf_comm_sse}
     (nil))

(insn 241 240 242 4 (set (reg/v:SF 644 [ tmp ])
        (plus:SF (reg:SF 1195)
            (reg/v:SF 631 [ tmp ]))) ../src/izp-gaussian.c:253 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 242 241 243 4 (var_location:SF tmp (reg/v:SF 644 [ tmp ])) ../src/izp-gaussian.c:253 -1
     (nil))

(insn 243 242 244 4 (set (reg:SF 1198 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 40B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 40B]+0 S4 A32])) ../src/izp-gaussian.c:254 110 {*movsf_internal}
     (nil))

(insn 244 243 245 4 (set (reg:SF 1197)
        (mult:SF (reg:SF 1198 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 40B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 20 [0x14])) [3 MEM[(float *)pretmp.376_1227 + 20B]+0 S4 A32]))) ../src/izp-gaussian.c:254 729 {*fop_sf_comm_sse}
     (nil))

(insn 245 244 247 4 (set (reg/v:SF 657 [ tmp ])
        (plus:SF (reg:SF 1197)
            (reg/v:SF 644 [ tmp ]))) ../src/izp-gaussian.c:254 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 247 245 248 4 (var_location:SF tmp (plus:SF (mult:SF (mem:SF (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (plus:DI (reg:DI 94 [ ivtmp.387 ])
                        (const_int 44 [0x2c]))) [0 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 44B]+0 S4 A32])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 24 [0x18])) [0 MEM[(float *)pretmp.376_1227 + 24B]+0 S4 A32]))
        (reg/v:SF 657 [ tmp ]))) ../src/izp-gaussian.c:255 -1
     (nil))

(insn 248 247 249 4 (set (reg:SF 1200 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 44B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 1081 [ pretmp.376 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 44B]+0 S4 A32])) ../src/izp-gaussian.c:255 110 {*movsf_internal}
     (nil))

(insn 249 248 250 4 (set (reg:SF 1199)
        (mult:SF (reg:SF 1200 [ MEM[base: pretmp.376_1226, index: ivtmp.387_42, offset: 44B] ])
            (mem:SF (plus:DI (reg/f:DI 1082 [ pretmp.376 ])
                    (const_int 24 [0x18])) [3 MEM[(float *)pretmp.376_1227 + 24B]+0 S4 A32]))) ../src/izp-gaussian.c:255 729 {*fop_sf_comm_sse}
     (nil))

(insn 250 249 251 4 (set (reg:SF 1201)
        (plus:SF (reg:SF 1199)
            (reg/v:SF 657 [ tmp ]))) ../src/izp-gaussian.c:255 729 {*fop_sf_comm_sse}
     (nil))

(insn 251 250 253 4 (set (mem:SF (plus:DI (plus:DI (reg/f:DI 1075 [ pretmp.367 ])
                    (reg:DI 94 [ ivtmp.387 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.367_1208, index: ivtmp.387_42, offset: 32B]+0 S4 A32])
        (reg:SF 1201)) ../src/izp-gaussian.c:257 110 {*movsf_internal}
     (nil))

(debug_insn 253 251 254 4 (var_location:SI j (debug_expr:SI D#1)) -1
     (nil))

(insn 254 253 256 4 (parallel [
            (set (reg:DI 94 [ ivtmp.387 ])
                (plus:DI (reg:DI 94 [ ivtmp.387 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:257 253 {*adddi_1}
     (nil))

(insn 256 254 257 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 94 [ ivtmp.387 ])
            (reg:DI 101 [ D.7956 ]))) ../src/izp-gaussian.c:192 7 {*cmpdi_1}
     (nil))

(jump_insn 257 256 268 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 255)
            (pc))) ../src/izp-gaussian.c:192 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 255)
;; End of basic block 4 -> ( 4 5)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 99 101 114 115 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1098 1099
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 99 101 114 115 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1098 1099


;; Succ edge  4 [91.0%] 
;; Succ edge  5 [9.0%]  (fallthru)

;; Start of basic block ( 4 6) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115
;; lr  def 	 17 [flags] 99 114
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099
;; live  gen 	 17 [flags] 99 114
;; live  kill	 17 [flags]

;; Pred edge  4 [9.0%]  (fallthru)
;; Pred edge  6 [9.0%] 
(code_label 268 257 258 5 5 "" [1 uses])

(note 258 268 259 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 259 258 261 5 (parallel [
            (set (reg/v:SI 114 [ i ])
                (plus:SI (reg/v:SI 114 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:191 252 {*addsi_1}
     (nil))

(debug_insn 261 259 262 5 (var_location:SI i (reg/v:SI 114 [ i ])) -1
     (nil))

(insn 262 261 263 5 (parallel [
            (set (reg:DI 99 [ ivtmp.450 ])
                (plus:DI (reg:DI 99 [ ivtmp.450 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:191 253 {*adddi_1}
     (nil))

(insn 263 262 264 5 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 115 [ D.7347 ])
            (reg/v:SI 114 [ i ]))) ../src/izp-gaussian.c:191 6 {*cmpsi_1}
     (nil))

(jump_insn 264 263 265 5 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 295)
            (pc))) ../src/izp-gaussian.c:191 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 295)
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099


;; Succ edge  6 [91.0%]  (fallthru)
;; Succ edge  8 [9.0%] 

;; Start of basic block ( 5 3) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 1099
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  5 [91.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 265 264 266 6 3 "" [0 uses])

(note 266 265 267 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(debug_insn 267 266 269 6 (var_location:SI j (const_int 8 [0x8])) -1
     (nil))

(insn 269 267 270 6 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 1099 [ cols ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:192 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 270 269 271 6 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 268)
            (pc))) ../src/izp-gaussian.c:192 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 268)
;; End of basic block 6 -> ( 7 5)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099


;; Succ edge  7 [91.0%]  (fallthru)
;; Succ edge  5 [9.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 1098 1099
;; lr  def 	 17 [flags] 94 101 150 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1202 1203 1204
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 99 114 115 1098 1099
;; live  gen 	 94 101 150 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1202 1203 1204
;; live  kill	 17 [flags]

;; Pred edge  6 [91.0%]  (fallthru)
(note 271 270 272 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 272 271 273 7 (set (reg/f:DI 150 [ D.7970 ])
        (reg:DI 99 [ ivtmp.450 ])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 273 272 274 7 (set (reg/f:DI 1069 [ pretmp.352 ])
        (mem/f:DI (plus:DI (reg:DI 99 [ ivtmp.450 ])
                (const_int 40 [0x28])) [2 MEM[base: D.7970_92, offset: 40B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 274 273 275 7 (set (reg/f:DI 1070 [ pretmp.355 ])
        (mem/f:DI (reg/v/f:DI 1098 [ mat ]) [2 *mat_22(D)+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 275 274 276 7 (set (reg/f:DI 1071 [ pretmp.361 ])
        (mem/f:DI (plus:DI (reg:DI 99 [ ivtmp.450 ])
                (const_int 48 [0x30])) [2 MEM[base: D.7970_92, offset: 48B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 276 275 277 7 (set (reg/f:DI 1072 [ pretmp.361 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 1098 [ mat ])
                (const_int 8 [0x8])) [2 MEM[(float * *)mat_22(D) + 8B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 277 276 278 7 (set (reg/f:DI 1073 [ pretmp.364 ])
        (mem/f:DI (plus:DI (reg:DI 99 [ ivtmp.450 ])
                (const_int 56 [0x38])) [2 MEM[base: D.7970_92, offset: 56B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 278 277 279 7 (set (reg/f:DI 1074 [ pretmp.364 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 1098 [ mat ])
                (const_int 16 [0x10])) [2 MEM[(float * *)mat_22(D) + 16B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 279 278 280 7 (set (reg/f:DI 1075 [ pretmp.367 ])
        (mem/f:DI (plus:DI (reg:DI 99 [ ivtmp.450 ])
                (const_int 64 [0x40])) [2 MEM[base: D.7970_92, offset: 64B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 280 279 281 7 (set (reg/f:DI 1076 [ pretmp.367 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 1098 [ mat ])
                (const_int 24 [0x18])) [2 MEM[(float * *)mat_22(D) + 24B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 281 280 282 7 (set (reg/f:DI 1077 [ pretmp.370 ])
        (mem/f:DI (plus:DI (reg:DI 99 [ ivtmp.450 ])
                (const_int 72 [0x48])) [2 MEM[base: D.7970_92, offset: 72B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 282 281 283 7 (set (reg/f:DI 1078 [ pretmp.370 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 1098 [ mat ])
                (const_int 32 [0x20])) [2 MEM[(float * *)mat_22(D) + 32B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 283 282 284 7 (set (reg/f:DI 1079 [ pretmp.373 ])
        (mem/f:DI (plus:DI (reg:DI 99 [ ivtmp.450 ])
                (const_int 80 [0x50])) [2 MEM[base: D.7970_92, offset: 80B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 284 283 285 7 (set (reg/f:DI 1080 [ pretmp.373 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 1098 [ mat ])
                (const_int 40 [0x28])) [2 MEM[(float * *)mat_22(D) + 40B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 285 284 286 7 (set (reg/f:DI 1081 [ pretmp.376 ])
        (mem/f:DI (plus:DI (reg:DI 99 [ ivtmp.450 ])
                (const_int 88 [0x58])) [2 MEM[base: D.7970_92, offset: 88B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 286 285 287 7 (set (reg/f:DI 1082 [ pretmp.376 ])
        (mem/f:DI (plus:DI (reg/v/f:DI 1098 [ mat ])
                (const_int 48 [0x30])) [2 MEM[(float * *)mat_22(D) + 48B]+0 S8 A64])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))

(insn 287 286 288 7 (parallel [
            (set (reg:SI 1202)
                (plus:SI (reg/v:SI 1099 [ cols ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:186 252 {*addsi_1}
     (nil))

(insn 288 287 289 7 (set (reg:DI 1203)
        (zero_extend:DI (reg:SI 1202))) ../src/izp-gaussian.c:186 114 {*zero_extendsidi2_rex64}
     (nil))

(insn 289 288 290 7 (parallel [
            (set (reg:DI 1204)
                (plus:DI (reg:DI 1203)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:186 253 {*adddi_1}
     (nil))

(insn 290 289 38 7 (parallel [
            (set (reg:DI 101 [ D.7956 ])
                (ashift:DI (reg:DI 1204)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:186 498 {*ashldi3_1}
     (nil))

(insn 38 290 295 7 (set (reg:DI 94 [ ivtmp.387 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:186 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 7 -> ( 4)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 99 101 114 115 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1098 1099
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94 99 101 114 115 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1098 1099


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 5 2) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	

;; Pred edge  5 [9.0%] 
;; Pred edge  2 [9.0%] 
(code_label 295 38 296 8 1 "" [2 uses])

(note 296 295 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 8 -> ( 1)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 273.
deleting insn with uid = 273.
rescanning insn with uid = 275.
deleting insn with uid = 275.
rescanning insn with uid = 277.
deleting insn with uid = 277.
rescanning insn with uid = 279.
deleting insn with uid = 279.
rescanning insn with uid = 281.
deleting insn with uid = 281.
rescanning insn with uid = 283.
deleting insn with uid = 283.
rescanning insn with uid = 285.
deleting insn with uid = 285.
ending the processing of deferred insns

;; Function izp_convolve1D (izp_convolve1D)


9 basic blocks, 12 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  3 [91.0%]  (fallthru) 8 [9.0%] 


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 81, maybe hot.
Predecessors:  2 [91.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  6 [100.0%]  (fallthru)


Basic block 4 , prev 3, next 5, loop_depth 2, count 0, freq 9100, maybe hot.
Predecessors:  4 [91.0%]  7 [100.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  4 [91.0%]  5 [9.0%]  (fallthru)


Basic block 5 , prev 4, next 6, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  4 [9.0%]  (fallthru) 6 [9.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  6 [91.0%]  (fallthru) 8 [9.0%] 


Basic block 6 , prev 5, next 7, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  5 [91.0%]  (fallthru) 3 [100.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  7 [91.0%]  (fallthru) 5 [9.0%] 


Basic block 7 , prev 6, next 8, loop_depth 1, count 0, freq 819, maybe hot.
Predecessors:  6 [91.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  4 [100.0%]  (fallthru)


Basic block 8 , prev 7, next 1, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors:  5 [9.0%]  2 [9.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 1 , prev 8, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors:  8 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 12 count 14 (  1.6)


izp_convolve1D

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 17[flags]
;;  ref usage 	r0={1d} r1={1d,1u} r2={1d,1u} r4={1d,1u} r5={1d,1u} r6={1d,8u} r7={1d,8u} r16={1d,7u} r17={12d,4u} r20={1d,8u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r66={2d,11u} r70={2d,3u} r74={1d,2u} r77={1d,1u} r81={1d,2u} r89={1d,2u} r96={1d,2u} r106={1d,2u} r116={1d,2u} r220={1d,9u} r221={1d,1u} r237={1d,1u} r238={1d,8u} r239={1d,2u} r240={1d,2u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r258={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} 
;;    total ref usage 181{70d,111u,0e} in 60{60 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 3 8 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[3]->( 6 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 4 7 )->[4]->( 4 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 4 6 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 5 3 )->[6]->( 7 5 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 6 )->[7]->( 4 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 5 2 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 16 to worklist
  Adding insn 14 to worklist
  Adding insn 63 to worklist
  Adding insn 59 to worklist
  Adding insn 57 to worklist
  Adding insn 53 to worklist
  Adding insn 48 to worklist
  Adding insn 44 to worklist
  Adding insn 40 to worklist
  Adding insn 36 to worklist
  Adding insn 32 to worklist
  Adding insn 27 to worklist
  Adding insn 69 to worklist
  Adding insn 66 to worklist
  Adding insn 75 to worklist
  Adding insn 72 to worklist
Finished finding needed instructions:
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239
  Adding insn 68 to worklist
  Adding insn 67 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 70 77 220 221 237 238 239
  Adding insn 62 to worklist
  Adding insn 60 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 54 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
  Adding insn 49 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 41 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
  Adding insn 29 to worklist
  Adding insn 28 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 70 77 220 221 237 238 239
  Adding insn 10 to worklist
  Adding insn 81 to worklist
  Adding insn 80 to worklist
  Adding insn 79 to worklist
  Adding insn 78 to worklist
  Adding insn 77 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239
  Adding insn 74 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239
  Adding insn 11 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 237 238 239 240
  Adding insn 17 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
  Adding insn 5 to worklist
  Adding insn 4 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 12 count 11 (  1.2)
;; Following path with 16 sets: 2 3 
;; Following path with 12 sets: 6 7 
;; Following path with 35 sets: 4 
;; Following path with 5 sets: 5 


try_optimize_cfg iteration 1



izp_convolve1D

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 1[dx] 2[cx] 4[si] 5[di] 17[flags]
;;  ref usage 	r0={1d} r1={1d,1u} r2={1d,1u} r4={1d,1u} r5={1d,1u} r6={1d,8u} r7={1d,8u} r16={1d,7u} r17={12d,4u} r20={1d,8u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r37={1d} r38={1d} r66={2d,11u} r70={2d,3u} r74={1d,2u} r77={1d,1u} r81={1d,2u} r89={1d,2u} r96={1d,2u} r106={1d,2u} r116={1d,2u} r220={1d,9u} r221={1d,1u} r237={1d,1u} r238={1d,8u} r239={1d,2u} r240={1d,2u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r254={1d,1u} r255={1d,1u} r256={1d,1u} r257={1d,1u} r258={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} r263={1d,1u} 
;;    total ref usage 181{70d,111u,0e} in 60{60 regular + 0 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 237 238 239 240
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 237 238 239 240
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 12 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 4 12 5 2 (set (reg/v/f:DI 237 [ image ])
        (reg:DI 5 di [ image ])) ../src/izp-gaussian.c:263 62 {*movdi_internal_rex64}
     (nil))

(insn 5 4 6 2 (set (reg/v/f:DI 238 [ vec ])
        (reg:DI 4 si [ vec ])) ../src/izp-gaussian.c:263 62 {*movdi_internal_rex64}
     (nil))

(insn 6 5 7 2 (set (reg/v:SI 239 [ cols ])
        (reg:SI 1 dx [ cols ])) ../src/izp-gaussian.c:263 64 {*movsi_internal}
     (nil))

(insn 7 6 9 2 (set (reg/v:SI 240 [ rows ])
        (reg:SI 2 cx [ rows ])) ../src/izp-gaussian.c:263 64 {*movsi_internal}
     (nil))

(note 9 7 14 2 NOTE_INSN_FUNCTION_BEG)

(debug_insn 14 9 16 2 (var_location:SF tmp (const_double:SF 0.0 [0x0.0p+0])) ../src/izp-gaussian.c:265 -1
     (nil))

(debug_insn 16 14 17 2 (var_location:SI i (const_int 8 [0x8])) -1
     (nil))

(insn 17 16 18 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 240 [ rows ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:267 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 86)
            (pc))) ../src/izp-gaussian.c:267 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 86)
;; End of basic block 2 -> ( 3 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 237 238 239 240
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 237 238 239 240


;; Succ edge  3 [91.0%]  (fallthru)
;; Succ edge  8 [9.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 237 238 239 240
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  def 	 17 [flags] 70 77 242 243 244
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 237 238 239 240
;; live  gen 	 70 77 242 243 244
;; live  kill	 17 [flags]

;; Pred edge  2 [91.0%]  (fallthru)
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 3 (parallel [
            (set (reg:SI 242)
                (plus:SI (reg/v:SI 240 [ rows ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:262 252 {*addsi_1}
     (nil))

(insn 21 20 22 3 (set (reg:DI 243)
        (zero_extend:DI (reg:SI 242))) ../src/izp-gaussian.c:262 114 {*zero_extendsidi2_rex64}
     (nil))

(insn 22 21 23 3 (parallel [
            (set (reg:DI 244)
                (plus:DI (reg:DI 243)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:262 253 {*adddi_1}
     (nil))

(insn 23 22 11 3 (parallel [
            (set (reg:DI 77 [ D.8076 ])
                (ashift:DI (reg:DI 244)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:262 498 {*ashldi3_1}
     (nil))

(insn 11 23 61 3 (set (reg:DI 70 [ ivtmp.544 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:262 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 3 -> ( 6)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 7) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 70 77 220 221 237 238 239
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 220 221 238
;; lr  def 	 17 [flags] 66 74 81 89 96 106 116 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 70 77 220 221 237 238 239
;; live  gen 	 17 [flags] 66 74 81 89 96 106 116 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260
;; live  kill	 17 [flags]

;; Pred edge  4 [91.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 61 11 26 4 11 "" [1 uses])

(note 26 61 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 27 26 28 4 (var_location:SF tmp (const_double:SF 0.0 [0x0.0p+0])) ../src/izp-gaussian.c:269 -1
     (nil))

(insn 28 27 29 4 (set (reg:SF 246 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 20B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 20 [0x14])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 20B]+0 S4 A32])) ../src/izp-gaussian.c:271 110 {*movsf_internal}
     (nil))

(insn 29 28 30 4 (set (reg:SF 245)
        (mult:SF (reg:SF 246 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 20B] ])
            (mem:SF (reg/v/f:DI 238 [ vec ]) [3 *vec_21(D)+0 S4 A32]))) ../src/izp-gaussian.c:271 729 {*fop_sf_comm_sse}
     (nil))

(insn 30 29 31 4 (set (reg:SF 247)
        (mem/u/c/i:SF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [3 S4 A32])) ../src/izp-gaussian.c:271 110 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))

(insn 31 30 32 4 (set (reg/v:SF 74 [ tmp ])
        (plus:SF (reg:SF 245)
            (reg:SF 247))) ../src/izp-gaussian.c:271 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 32 31 33 4 (var_location:SF tmp (reg/v:SF 74 [ tmp ])) ../src/izp-gaussian.c:271 -1
     (nil))

(insn 33 32 34 4 (set (reg:SF 249 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 24B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 24 [0x18])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 24B]+0 S4 A32])) ../src/izp-gaussian.c:272 110 {*movsf_internal}
     (nil))

(insn 34 33 35 4 (set (reg:SF 248)
        (mult:SF (reg:SF 249 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 24B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 4 [0x4])) [3 MEM[(float *)vec_21(D) + 4B]+0 S4 A32]))) ../src/izp-gaussian.c:272 729 {*fop_sf_comm_sse}
     (nil))

(insn 35 34 36 4 (set (reg/v:SF 81 [ tmp ])
        (plus:SF (reg:SF 248)
            (reg/v:SF 74 [ tmp ]))) ../src/izp-gaussian.c:272 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 36 35 37 4 (var_location:SF tmp (reg/v:SF 81 [ tmp ])) ../src/izp-gaussian.c:272 -1
     (nil))

(insn 37 36 38 4 (set (reg:SF 251 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 28B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 28 [0x1c])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 28B]+0 S4 A32])) ../src/izp-gaussian.c:273 110 {*movsf_internal}
     (nil))

(insn 38 37 39 4 (set (reg:SF 250)
        (mult:SF (reg:SF 251 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 28B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 8 [0x8])) [3 MEM[(float *)vec_21(D) + 8B]+0 S4 A32]))) ../src/izp-gaussian.c:273 729 {*fop_sf_comm_sse}
     (nil))

(insn 39 38 40 4 (set (reg/v:SF 89 [ tmp ])
        (plus:SF (reg:SF 250)
            (reg/v:SF 81 [ tmp ]))) ../src/izp-gaussian.c:273 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 40 39 41 4 (var_location:SF tmp (reg/v:SF 89 [ tmp ])) ../src/izp-gaussian.c:273 -1
     (nil))

(insn 41 40 42 4 (set (reg:SF 253 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 32B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 32B]+0 S4 A32])) ../src/izp-gaussian.c:274 110 {*movsf_internal}
     (nil))

(insn 42 41 43 4 (set (reg:SF 252)
        (mult:SF (reg:SF 253 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 32B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 12 [0xc])) [3 MEM[(float *)vec_21(D) + 12B]+0 S4 A32]))) ../src/izp-gaussian.c:274 729 {*fop_sf_comm_sse}
     (nil))

(insn 43 42 44 4 (set (reg/v:SF 96 [ tmp ])
        (plus:SF (reg:SF 252)
            (reg/v:SF 89 [ tmp ]))) ../src/izp-gaussian.c:274 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 44 43 45 4 (var_location:SF tmp (reg/v:SF 96 [ tmp ])) ../src/izp-gaussian.c:274 -1
     (nil))

(insn 45 44 46 4 (set (reg:SF 255 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 36B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 36 [0x24])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 36B]+0 S4 A32])) ../src/izp-gaussian.c:275 110 {*movsf_internal}
     (nil))

(insn 46 45 47 4 (set (reg:SF 254)
        (mult:SF (reg:SF 255 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 36B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 16 [0x10])) [3 MEM[(float *)vec_21(D) + 16B]+0 S4 A32]))) ../src/izp-gaussian.c:275 729 {*fop_sf_comm_sse}
     (nil))

(insn 47 46 48 4 (set (reg/v:SF 106 [ tmp ])
        (plus:SF (reg:SF 254)
            (reg/v:SF 96 [ tmp ]))) ../src/izp-gaussian.c:275 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 48 47 49 4 (var_location:SF tmp (reg/v:SF 106 [ tmp ])) ../src/izp-gaussian.c:275 -1
     (nil))

(insn 49 48 50 4 (set (reg:SF 257 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 40B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 40B]+0 S4 A32])) ../src/izp-gaussian.c:276 110 {*movsf_internal}
     (nil))

(insn 50 49 51 4 (set (reg:SF 256)
        (mult:SF (reg:SF 257 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 40B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 20 [0x14])) [3 MEM[(float *)vec_21(D) + 20B]+0 S4 A32]))) ../src/izp-gaussian.c:276 729 {*fop_sf_comm_sse}
     (nil))

(insn 51 50 53 4 (set (reg/v:SF 116 [ tmp ])
        (plus:SF (reg:SF 256)
            (reg/v:SF 106 [ tmp ]))) ../src/izp-gaussian.c:276 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 53 51 54 4 (var_location:SF tmp (plus:SF (mult:SF (mem:SF (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (plus:DI (reg:DI 66 [ ivtmp.531 ])
                        (const_int 44 [0x2c]))) [0 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 44B]+0 S4 A32])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 24 [0x18])) [0 MEM[(float *)vec_21(D) + 24B]+0 S4 A32]))
        (reg/v:SF 116 [ tmp ]))) ../src/izp-gaussian.c:277 -1
     (nil))

(insn 54 53 55 4 (set (reg:SF 259 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 44B] ])
        (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 44 [0x2c])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 44B]+0 S4 A32])) ../src/izp-gaussian.c:277 110 {*movsf_internal}
     (nil))

(insn 55 54 56 4 (set (reg:SF 258)
        (mult:SF (reg:SF 259 [ MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 44B] ])
            (mem:SF (plus:DI (reg/v/f:DI 238 [ vec ])
                    (const_int 24 [0x18])) [3 MEM[(float *)vec_21(D) + 24B]+0 S4 A32]))) ../src/izp-gaussian.c:277 729 {*fop_sf_comm_sse}
     (nil))

(insn 56 55 57 4 (set (reg:SF 260)
        (plus:SF (reg:SF 258)
            (reg/v:SF 116 [ tmp ]))) ../src/izp-gaussian.c:277 729 {*fop_sf_comm_sse}
     (nil))

(insn 57 56 59 4 (set (mem:SF (plus:DI (plus:DI (reg/f:DI 220 [ pretmp.516 ])
                    (reg:DI 66 [ ivtmp.531 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.516_204, index: ivtmp.531_41, offset: 32B]+0 S4 A32])
        (reg:SF 260)) ../src/izp-gaussian.c:279 110 {*movsf_internal}
     (nil))

(debug_insn 59 57 60 4 (var_location:SI j (debug_expr:SI D#2)) -1
     (nil))

(insn 60 59 62 4 (parallel [
            (set (reg:DI 66 [ ivtmp.531 ])
                (plus:DI (reg:DI 66 [ ivtmp.531 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:279 253 {*adddi_1}
     (nil))

(insn 62 60 63 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 66 [ ivtmp.531 ])
            (reg:DI 221 [ D.8064 ]))) ../src/izp-gaussian.c:268 7 {*cmpdi_1}
     (nil))

(jump_insn 63 62 73 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 61)
            (pc))) ../src/izp-gaussian.c:268 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 61)
;; End of basic block 4 -> ( 4 5)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 70 77 220 221 237 238 239
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 70 77 220 221 237 238 239


;; Succ edge  4 [91.0%] 
;; Succ edge  5 [9.0%]  (fallthru)

;; Start of basic block ( 4 6) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77
;; lr  def 	 17 [flags] 70
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239
;; live  gen 	 17 [flags] 70
;; live  kill	 17 [flags]

;; Pred edge  4 [9.0%]  (fallthru)
;; Pred edge  6 [9.0%] 
(code_label 73 63 64 5 12 "" [1 uses])

(note 64 73 66 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(debug_insn 66 64 67 5 (var_location:SI i (debug_expr:SI D#3)) -1
     (nil))

(insn 67 66 68 5 (parallel [
            (set (reg:DI 70 [ ivtmp.544 ])
                (plus:DI (reg:DI 70 [ ivtmp.544 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:268 253 {*adddi_1}
     (nil))

(insn 68 67 69 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 70 [ ivtmp.544 ])
            (reg:DI 77 [ D.8076 ]))) ../src/izp-gaussian.c:267 7 {*cmpdi_1}
     (nil))

(jump_insn 69 68 70 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 86)
            (pc))) ../src/izp-gaussian.c:267 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 86)
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239


;; Succ edge  6 [91.0%]  (fallthru)
;; Succ edge  8 [9.0%] 

;; Start of basic block ( 5 3) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 239
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  5 [91.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 70 69 71 6 10 "" [0 uses])

(note 71 70 72 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(debug_insn 72 71 74 6 (var_location:SI j (const_int 8 [0x8])) -1
     (nil))

(insn 74 72 75 6 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 239 [ cols ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:268 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 75 74 76 6 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 73)
            (pc))) ../src/izp-gaussian.c:268 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 73)
;; End of basic block 6 -> ( 7 5)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239


;; Succ edge  7 [91.0%]  (fallthru)
;; Succ edge  5 [9.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 237 239
;; lr  def 	 17 [flags] 66 220 221 261 262 263
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 70 77 237 238 239
;; live  gen 	 66 220 221 261 262 263
;; live  kill	 17 [flags]

;; Pred edge  6 [91.0%]  (fallthru)
(note 76 75 77 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 78 7 (set (reg/f:DI 220 [ pretmp.516 ])
        (mem/f:DI (plus:DI (plus:DI (reg/v/f:DI 237 [ image ])
                    (reg:DI 70 [ ivtmp.544 ]))
                (const_int 64 [0x40])) [2 MEM[base: image_13(D), index: ivtmp.544_42, offset: 64B]+0 S8 A64])) ../src/izp-gaussian.c:268 62 {*movdi_internal_rex64}
     (nil))

(insn 78 77 79 7 (parallel [
            (set (reg:SI 261)
                (plus:SI (reg/v:SI 239 [ cols ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:262 252 {*addsi_1}
     (nil))

(insn 79 78 80 7 (set (reg:DI 262)
        (zero_extend:DI (reg:SI 261))) ../src/izp-gaussian.c:262 114 {*zero_extendsidi2_rex64}
     (nil))

(insn 80 79 81 7 (parallel [
            (set (reg:DI 263)
                (plus:DI (reg:DI 262)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:262 253 {*adddi_1}
     (nil))

(insn 81 80 10 7 (parallel [
            (set (reg:DI 221 [ D.8064 ])
                (ashift:DI (reg:DI 263)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:262 498 {*ashldi3_1}
     (nil))

(insn 10 81 86 7 (set (reg:DI 66 [ ivtmp.531 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:262 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 7 -> ( 4)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 70 77 220 221 237 238 239
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 70 77 220 221 237 238 239


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 5 2) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	

;; Pred edge  5 [9.0%] 
;; Pred edge  2 [9.0%] 
(code_label 86 10 87 8 8 "" [2 uses])

(note 87 86 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 8 -> ( 1)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function izp_extendImage (izp_extendImage)


38 basic blocks, 57 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  3 [29.0%]  (fallthru) 4 [71.0%] 


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 26, maybe hot.
Predecessors:  2 [29.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  4 [100.0%]  (fallthru)


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors:  2 [71.0%]  3 [100.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  5 [29.0%]  (fallthru) 6 [71.0%] 


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 26, maybe hot.
Predecessors:  4 [29.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  6 [100.0%]  (fallthru)


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors:  4 [71.0%]  5 [100.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  21 [4.3%]  7 [95.7%]  (fallthru)


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 85, maybe hot.
Predecessors:  6 [95.7%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  8 [95.7%]  (fallthru) 21 [4.3%] 


Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 85, maybe hot.
Predecessors:  7 [95.7%]  (fallthru)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  9 [91.0%]  (fallthru) 20 [9.0%] 


Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 77, maybe hot.
Predecessors:  8 [91.0%]  (fallthru)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  10 [100.0%]  (fallthru) 12


Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 77, maybe hot.
Predecessors:  9 [100.0%]  (fallthru)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  11 [100.0%]  (fallthru) 20


Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 77, maybe hot.
Predecessors:  10 [100.0%]  (fallthru)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  13 [100.0%]  (fallthru)


Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 0, maybe hot.
Predecessors:  9
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  13 [100.0%]  (fallthru)


Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 77, maybe hot.
Predecessors:  12 [100.0%]  (fallthru) 11 [100.0%]  (fallthru)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  14 [100.0%]  (fallthru) 18


Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 77, maybe hot.
Predecessors:  13 [100.0%]  (fallthru)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  16 [100.0%]  (fallthru)


Basic block 15 , prev 14, next 16, loop_depth 0, count 0, freq 784, maybe hot.
Predecessors:  16 [91.0%] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  16 [100.0%]  (fallthru)


Basic block 16 , prev 15, next 17, loop_depth 1, count 0, freq 861, maybe hot.
Predecessors:  15 [100.0%]  (fallthru) 14 [100.0%]  (fallthru)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  15 [91.0%]  17 [9.0%]  (fallthru)


Basic block 17 , prev 16, next 18, loop_depth 0, count 0, freq 77, maybe hot.
Predecessors:  16 [9.0%]  (fallthru)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  18 [100.0%]  (fallthru) 20


Basic block 18 , prev 17, next 19, loop_depth 0, count 0, freq 77, maybe hot.
Predecessors:  17 [100.0%]  (fallthru) 13
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  19 [100.0%]  (fallthru)


Basic block 19 , prev 18, next 20, loop_depth 1, count 0, freq 861, maybe hot.
Predecessors:  19 [91.0%]  18 [100.0%]  (fallthru)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  19 [91.0%]  20 [9.0%]  (fallthru)


Basic block 20 , prev 19, next 21, loop_depth 0, count 0, freq 85, maybe hot.
Predecessors:  19 [9.0%]  (fallthru) 8 [9.0%]  10 17
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  22 [100.0%]  (fallthru)


Basic block 21 , prev 20, next 22, loop_depth 0, count 0, freq 4, maybe hot.
Predecessors:  7 [4.3%]  6 [4.3%] 
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  22 [100.0%]  (fallthru)


Basic block 22 , prev 21, next 23, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors:  20 [100.0%]  (fallthru) 21 [100.0%]  (fallthru)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  32 [91.0%]  37 [9.0%]  (fallthru)


Basic block 23 , prev 22, next 24, loop_depth 2, count 0, freq 9100, maybe hot.
Predecessors:  23 [91.0%]  36 [100.0%]  (fallthru)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  23 [91.0%]  24 [9.0%]  (fallthru)


Basic block 24 , prev 23, next 25, loop_depth 1, count 0, freq 819, maybe hot.
Predecessors:  23 [9.0%]  (fallthru)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  26 [100.0%]  (fallthru) 31


Basic block 25 , prev 24, next 26, loop_depth 0, count 0, freq 0, maybe hot.
Predecessors:  35 34
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  26 [100.0%]  (fallthru)


Basic block 26 , prev 25, next 27, loop_depth 1, count 0, freq 819, maybe hot.
Predecessors:  25 [100.0%]  (fallthru) 24 [100.0%]  (fallthru)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  27 [100.0%]  (fallthru)


Basic block 27 , prev 26, next 28, loop_depth 2, count 0, freq 9100, maybe hot.
Predecessors:  30 [91.0%]  26 [100.0%]  (fallthru)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  29 [21.0%]  28 [79.0%]  (fallthru)


Basic block 28 , prev 27, next 29, loop_depth 2, count 0, freq 7189, maybe hot.
Predecessors:  27 [79.0%]  (fallthru)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  30 [100.0%]  (fallthru)


Basic block 29 , prev 28, next 30, loop_depth 2, count 0, freq 1911, maybe hot.
Predecessors:  27 [21.0%] 
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  30 [100.0%]  (fallthru)


Basic block 30 , prev 29, next 31, loop_depth 2, count 0, freq 9100, maybe hot.
Predecessors:  28 [100.0%]  (fallthru) 29 [100.0%]  (fallthru)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  27 [91.0%]  31 [9.0%]  (fallthru)


Basic block 31 , prev 30, next 32, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  30 [9.0%]  (fallthru) 33 [9.0%]  24
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  33 [91.0%]  (fallthru) 37 [9.0%] 


Basic block 32 , prev 31, next 33, loop_depth 0, count 0, freq 81, maybe hot.
Predecessors:  22 [91.0%] 
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  33 [100.0%]  (fallthru)


Basic block 33 , prev 32, next 34, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  32 [100.0%]  (fallthru) 31 [91.0%]  (fallthru)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  34 [91.0%]  (fallthru) 31 [9.0%] 


Basic block 34 , prev 33, next 35, loop_depth 1, count 0, freq 819, maybe hot.
Predecessors:  33 [91.0%]  (fallthru)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  25 35 [100.0%]  (fallthru)


Basic block 35 , prev 34, next 36, loop_depth 1, count 0, freq 819, maybe hot.
Predecessors:  34 [100.0%]  (fallthru)
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  36 [100.0%]  (fallthru) 25


Basic block 36 , prev 35, next 37, loop_depth 0, count 0, freq 819, maybe hot.
Predecessors:  35 [100.0%]  (fallthru)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  23 [100.0%]  (fallthru)


Basic block 37 , prev 36, next 1, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors:  31 [9.0%]  22 [9.0%]  (fallthru)
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 1 , prev 37, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors:  37 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 38 n_edges 57 count 58 (  1.5)


izp_extendImage

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 37[r8]
;;  ref usage 	r0={10d,7u} r1={7d,2u} r2={6d,1u} r4={11d,6u} r5={11d,6u} r6={1d,37u} r7={1d,42u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r16={1d,36u} r17={87d,27u} r18={5d} r19={5d} r20={1d,37u} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={6d,1u} r38={6d} r39={5d} r40={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r115={3d,10u} r116={3d,7u} r125={2d,2u} r126={1d,3u} r142={2d,2u} r148={2d,8u} r152={1d,6u} r157={1d,1u} r171={1d,1u} r199={2d,2u} r200={1d,5u} r201={1d,2u} r202={1d,4u} r203={2d,4u} r210={2d,2u} r211={1d,3u} r212={1d,2u} r224={2d,2u} r226={2d,2u} r229={1d,2u} r230={2d,4u} r231={1d,4u} r232={1d,2u} r238={1d,4u} r239={1d,1u} r240={2d,4u} r243={1d,2u} r247={1d,2u} r248={1d,2u} r249={1d,3u} r250={4d,10u} r260={2d,2u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r265={1d,4u} r268={1d,2u} r274={1d,1u} r275={1d,1u} r276={1d,4u,1e} r277={1d,3u} r278={1d,5u,1e} r279={1d,4u,1e} r280={1d,1u} r281={1d,1u} r282={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r289={1d,1u} r290={1d,1u} r291={1d,1u} r292={1d,1u} r293={1d,1u} r294={1d,1u} r296={1d,1u} r298={1d,1u} r299={1d,1u} r300={1d,1u} r301={1d,1u} r302={1d,2u} r303={1d,1u} r304={1d,1u} r305={1d,1u} r306={1d,1u} r307={1d,1u} r308={1d,1u} r309={1d,1u} r310={1d,1u} r311={1d,1u} r312={1d,1u} r313={1d,1u} r314={1d,1u} r316={1d,1u} r317={1d,1u} r318={1d,1u} r319={1d,1u} r321={1d,1u} r322={1d,1u} r323={1d,1u} r324={1d,1u} r325={1d,1u} r326={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r333={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,2u} r337={1d,1u} r338={1d,1u} r339={1d,1u} r340={1d,1u} r341={1d,1u} r342={1d,4u} r343={2d,1u} r344={1d,2u} r345={2d,2u} r346={1d,1u} r348={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r354={1d,1u} r355={1d,1u} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} 
;;    total ref usage 894{472d,419u,3e} in 235{230 regular + 5 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 4 5 )->[6]->( 21 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 6 )->[7]->( 8 21 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 7 )->[8]->( 9 20 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 8 )->[9]->( 10 12 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 9 )->[10]->( 11 20 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 10 )->[11]->( 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 9 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 12 11 )->[13]->( 14 18 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 13 )->[14]->( 16 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 16 )->[15]->( 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 15 14 )->[16]->( 15 17 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 16 )->[17]->( 18 20 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 17 13 )->[18]->( 19 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 19 18 )->[19]->( 19 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 19 8 10 17 )->[20]->( 22 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 7 6 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 20 21 )->[22]->( 32 37 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 23 36 )->[23]->( 23 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 23 )->[24]->( 26 31 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 35 34 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 25 24 )->[26]->( 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 30 26 )->[27]->( 29 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 27 )->[28]->( 30 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 27 )->[29]->( 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 28 29 )->[30]->( 27 31 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 30 33 24 )->[31]->( 33 37 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 22 )->[32]->( 33 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 32 31 )->[33]->( 34 31 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 33 )->[34]->( 25 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 34 )->[35]->( 36 25 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 35 )->[36]->( 23 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 31 22 )->[37]->( 1 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 37 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
  Adding insn 80 to worklist
  Adding insn 76 to worklist
  Adding insn 74 to worklist
  Adding insn 90 to worklist
  Adding insn 86 to worklist
  Adding insn 82 to worklist
  Adding insn 96 to worklist
  Adding insn 106 to worklist
  Adding insn 102 to worklist
  Adding insn 98 to worklist
  Adding insn 134 to worklist
  Adding insn 130 to worklist
  Adding insn 127 to worklist
  Adding insn 121 to worklist
  Adding insn 118 to worklist
  Adding insn 112 to worklist
  Adding insn 111 to worklist
  Adding insn 110 to worklist
  Adding insn 138 to worklist
  Adding insn 142 to worklist
  Adding insn 140 to worklist
  Adding insn 154 to worklist
  Adding insn 160 to worklist
  Adding insn 158 to worklist
  Adding insn 156 to worklist
  Adding insn 167 to worklist
  Adding insn 205 to worklist
  Adding insn 200 to worklist
  Adding insn 198 to worklist
  Adding insn 193 to worklist
  Adding insn 209 to worklist
  Adding insn 230 to worklist
  Adding insn 225 to worklist
  Adding insn 222 to worklist
  Adding insn 238 to worklist
  Adding insn 249 to worklist
  Adding insn 244 to worklist
  Adding insn 243 to worklist
  Adding insn 256 to worklist
  Adding insn 254 to worklist
  Adding insn 252 to worklist
  Adding insn 278 to worklist
  Adding insn 273 to worklist
  Adding insn 271 to worklist
  Adding insn 270 to worklist
  Adding insn 282 to worklist
  Adding insn 291 to worklist
  Adding insn 309 to worklist
  Adding insn 304 to worklist
  Adding insn 302 to worklist
  Adding insn 317 to worklist
  Adding insn 314 to worklist
  Adding insn 323 to worklist
  Adding insn 320 to worklist
  Adding insn 334 to worklist
  Adding insn 348 to worklist
  Adding insn 361 to worklist
Finished finding needed instructions:
processing block 37 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 358 to worklist
  Adding insn 354 to worklist
processing block 31 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277
  Adding insn 316 to worklist
  Adding insn 315 to worklist
processing block 30 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 240 275 276 277
  Adding insn 308 to worklist
  Adding insn 306 to worklist
  Adding insn 305 to worklist
processing block 29 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 240 275 276 277 340 343
  Adding insn 300 to worklist
  Adding insn 299 to worklist
  Adding insn 298 to worklist
  Adding insn 297 to worklist
  Adding insn 296 to worklist
processing block 28 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 240 275 276 277 340 343
  Adding insn 292 to worklist
processing block 27 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 240 275 276 277 340 342
  Adding insn 290 to worklist
  Adding insn 289 to worklist
  Adding insn 288 to worklist
  Adding insn 287 to worklist
  Adding insn 286 to worklist
  Adding insn 285 to worklist
processing block 26 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 240 275 276 277
  Adding insn 69 to worklist
processing block 25 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 275 276 277
  Adding insn 68 to worklist
processing block 24 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 275 276 277
  Adding insn 281 to worklist
  Adding insn 280 to worklist
processing block 23 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 126 148 200 202 203 210 211 212 230 275 276 277
  Adding insn 277 to worklist
  Adding insn 275 to worklist
  Adding insn 274 to worklist
  Adding insn 269 to worklist
  Adding insn 268 to worklist
  Adding insn 267 to worklist
  Adding insn 266 to worklist
  Adding insn 265 to worklist
  Adding insn 264 to worklist
  Adding insn 263 to worklist
  Adding insn 262 to worklist
  Adding insn 261 to worklist
processing block 36 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 126 148 200 202 203 210 211 212 230 275 276 277
  Adding insn 67 to worklist
  Adding insn 66 to worklist
processing block 35 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 126 148 200 202 211 212 230 275 276 277
  Adding insn 347 to worklist
  Adding insn 346 to worklist
  Adding insn 345 to worklist
  Adding insn 344 to worklist
  Adding insn 343 to worklist
  Adding insn 342 to worklist
  Adding insn 341 to worklist
  Adding insn 340 to worklist
  Adding insn 339 to worklist
  Adding insn 338 to worklist
  Adding insn 337 to worklist
  Adding insn 336 to worklist
  Adding insn 335 to worklist
processing block 34 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 126 148 200 202 211 212 230 275 276 277
  Adding insn 333 to worklist
  Adding insn 332 to worklist
  Adding insn 331 to worklist
  Adding insn 329 to worklist
  Adding insn 328 to worklist
  Adding insn 327 to worklist
  Adding insn 326 to worklist
  Adding insn 325 to worklist
processing block 33 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277
  Adding insn 322 to worklist
processing block 32 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277
  Adding insn 70 to worklist
processing block 22 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 275 276 277
  Adding insn 255 to worklist
processing block 21 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 275 276 277
  Adding insn 65 to worklist
  Adding insn 248 to worklist
  Adding insn 247 to worklist
  Adding insn 246 to worklist
  Adding insn 245 to worklist
processing block 15 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 260 261 263 268 275 276 277
  Adding insn 63 to worklist
processing block 20 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 275 276 277
  Adding insn 237 to worklist
processing block 19 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 125 148 152 171 226 250 275 276 277
  Adding insn 229 to worklist
  Adding insn 227 to worklist
  Adding insn 226 to worklist
  Adding insn 223 to worklist
processing block 18 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 125 148 152 171 226 250 275 276 277
  Adding insn 220 to worklist
  Adding insn 219 to worklist
  Adding insn 218 to worklist
  Adding insn 217 to worklist
  Adding insn 216 to worklist
  Adding insn 215 to worklist
  Adding insn 214 to worklist
  Adding insn 213 to worklist
  Adding insn 212 to worklist
processing block 17 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 250 275 276 277
  Adding insn 208 to worklist
  Adding insn 207 to worklist
processing block 16 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 261 262 263 268 275 276 277
  Adding insn 204 to worklist
  Adding insn 202 to worklist
  Adding insn 201 to worklist
  Adding insn 197 to worklist
  Adding insn 196 to worklist
  Adding insn 195 to worklist
  Adding insn 194 to worklist
  Adding insn 192 to worklist
  Adding insn 191 to worklist
  Adding insn 190 to worklist
  Adding insn 189 to worklist
  Adding insn 188 to worklist
  Adding insn 187 to worklist
  Adding insn 186 to worklist
  Adding insn 185 to worklist
  Adding insn 184 to worklist
processing block 14 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 260 261 263 268 275 276 277
  Adding insn 64 to worklist
  Adding insn 182 to worklist
  Adding insn 181 to worklist
  Adding insn 180 to worklist
  Adding insn 179 to worklist
  Adding insn 178 to worklist
  Adding insn 177 to worklist
  Adding insn 176 to worklist
  Adding insn 175 to worklist
  Adding insn 174 to worklist
  Adding insn 173 to worklist
  Adding insn 172 to worklist
  Adding insn 171 to worklist
  Adding insn 170 to worklist
  Adding insn 169 to worklist
processing block 13 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 239 247 248 249 250 275 276 277
  Adding insn 166 to worklist
  Adding insn 165 to worklist
  Adding insn 164 to worklist
  Adding insn 163 to worklist
processing block 11 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 231 238 239 250 275 276 277
  Adding insn 61 to worklist
processing block 10 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 231 238 239 275 276 277
  Adding insn 159 to worklist
processing block 12 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 231 238 239 250 275 276 277
  Adding insn 62 to worklist
processing block 9 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 231 232 238 239 275 276 277
  Adding insn 153 to worklist
  Adding insn 152 to worklist
  Adding insn 151 to worklist
  Adding insn 150 to worklist
  Adding insn 149 to worklist
  Adding insn 148 to worklist
  Adding insn 147 to worklist
  Adding insn 146 to worklist
  Adding insn 145 to worklist
  Adding insn 144 to worklist
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
  Adding insn 141 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
  Adding insn 137 to worklist
  Adding insn 136 to worklist
  Adding insn 135 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
  Adding insn 133 to worklist
  Adding insn 132 to worklist
  Adding insn 131 to worklist
  Adding insn 129 to worklist
  Adding insn 128 to worklist
  Adding insn 126 to worklist
  Adding insn 125 to worklist
  Adding insn 124 to worklist
  Adding insn 123 to worklist
  Adding insn 122 to worklist
  Adding insn 120 to worklist
  Adding insn 119 to worklist
  Adding insn 117 to worklist
  Adding insn 116 to worklist
  Adding insn 115 to worklist
  Adding insn 114 to worklist
  Adding insn 113 to worklist
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277
  Adding insn 107 to worklist
  Adding insn 105 to worklist
  Adding insn 104 to worklist
  Adding insn 103 to worklist
  Adding insn 101 to worklist
  Adding insn 100 to worklist
  Adding insn 99 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279
  Adding insn 95 to worklist
  Adding insn 94 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279
  Adding insn 91 to worklist
  Adding insn 89 to worklist
  Adding insn 88 to worklist
  Adding insn 87 to worklist
  Adding insn 85 to worklist
  Adding insn 84 to worklist
  Adding insn 83 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279
  Adding insn 79 to worklist
  Adding insn 78 to worklist
  Adding insn 77 to worklist
  Adding insn 75 to worklist
  Adding insn 73 to worklist
  Adding insn 59 to worklist
  Adding insn 58 to worklist
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 38 n_edges 57 count 44 (  1.2)
;; Following path with 28 sets: 2 3 
;; Following path with 16 sets: 4 5 
;; Following path with 52 sets: 6 7 8 9 12 
deferring rescan insn with uid = 119.
deferring rescan insn with uid = 120.
deferring rescan insn with uid = 128.
deferring rescan insn with uid = 129.
deferring rescan insn with uid = 145.
deferring rescan insn with uid = 145.
deferring rescan insn with uid = 146.
deferring rescan insn with uid = 150.
deferring rescan insn with uid = 151.
;; Following path with 56 sets: 6 7 8 9 10 11 
deferring rescan insn with uid = 156.
deferring rescan insn with uid = 159.
;; Following path with 28 sets: 13 14 
deferring rescan insn with uid = 174.
deferring rescan insn with uid = 175.
deferring rescan insn with uid = 177.
deferring rescan insn with uid = 178.
deferring rescan insn with uid = 179.
deferring rescan insn with uid = 180.
;; Following path with 23 sets: 16 15 
deferring rescan insn with uid = 193.
deferring rescan insn with uid = 194.
deferring rescan insn with uid = 195.
deferring rescan insn with uid = 195.
deferring rescan insn with uid = 196.
deferring rescan insn with uid = 198.
;; Following path with 26 sets: 16 17 
;; Following path with 15 sets: 18 
;; Following path with 10 sets: 19 
;; Following path with 2 sets: 20 
;; Following path with 8 sets: 21 
;; Following path with 5 sets: 22 32 
;; Following path with 36 sets: 33 34 35 36 
deferring rescan insn with uid = 328.
deferring rescan insn with uid = 335.
;; Following path with 21 sets: 23 24 
deferring rescan insn with uid = 265.
deferring rescan insn with uid = 270.
deferring rescan insn with uid = 271.
deferring rescan insn with uid = 281.
;; Following path with 1 sets: 25 
;; Following path with 1 sets: 26 
;; Following path with 18 sets: 27 29 
deferring deletion of insn with uid = 291.
Purged non-fallthru edges from bb 27
;; Following path with 1 sets: 28 
;; Following path with 8 sets: 29 
;; Following path with 8 sets: 30 
;; Following path with 5 sets: 31 
;; Following path with 3 sets: 37 
deferring rescan insn with uid = 358.
deferring deletion of insn with uid = 295.
deferring deletion of insn with uid = 384.
deferring deletion of insn with uid = 296.
deferring deletion of insn with uid = 297.
deferring deletion of insn with uid = 298.
deferring deletion of insn with uid = 299.
deferring deletion of insn with uid = 300.
deleting block 29
deferring deletion of insn with uid = 354.
deferring deletion of insn with uid = 269.
deferring deletion of insn with uid = 262.
deferring deletion of insn with uid = 195.
deferring deletion of insn with uid = 194.
deferring deletion of insn with uid = 188.
deferring deletion of insn with uid = 180.
deferring deletion of insn with uid = 178.
deferring deletion of insn with uid = 175.
deferring deletion of insn with uid = 145.
deferring deletion of insn with uid = 129.
deferring deletion of insn with uid = 120.
Deleted 12 trivially dead insns


try_optimize_cfg iteration 1

Merging block 28 into block 27...
changing bb of uid 383
changing bb of uid 292
  from 28 to 27
deferring deletion of insn with uid = 383.
Merged blocks 27 and 28.
Merging block 29 into block 27...
deferring deletion of insn with uid = 301.
changing bb of uid 385
changing bb of uid 302
  from 29 to 27
changing bb of uid 304
  from 29 to 27
changing bb of uid 305
  from 29 to 27
changing bb of uid 306
  from 29 to 27
changing bb of uid 308
  from 29 to 27
changing bb of uid 309
  from 29 to 27
deferring deletion of insn with uid = 385.
Merged blocks 27 and 29.


try_optimize_cfg iteration 2



try_optimize_cfg iteration 1



izp_extendImage

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 37[r8]
;;  ref usage 	r0={10d,7u} r1={7d,2u} r2={6d,1u} r4={11d,6u} r5={11d,6u} r6={1d,34u} r7={1d,39u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r16={1d,33u} r17={87d,27u} r18={5d} r19={5d} r20={1d,34u} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={6d,1u} r38={6d} r39={5d} r40={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r115={3d,10u} r116={3d,7u} r125={2d,2u} r126={1d,3u} r142={2d,2u} r148={2d,8u} r152={1d,6u} r157={1d,1u} r171={1d,1u} r199={2d,2u} r200={1d,5u} r201={1d,2u} r202={1d,4u} r203={2d,4u} r210={2d,2u} r211={1d,3u} r212={1d,2u} r224={2d,2u} r226={2d,2u} r229={1d,2u} r230={2d,4u} r231={1d,4u} r232={1d,2u} r238={1d,4u} r239={1d,1u} r240={2d,4u} r243={1d,2u} r247={1d,2u} r248={1d,2u} r249={1d,3u} r250={4d,10u} r260={2d,2u} r261={1d,1u} r262={1d,1u} r263={1d,1u} r265={1d,4u} r268={1d,2u} r274={1d,1u} r275={1d,1u} r276={1d,4u,1e} r277={1d,3u} r278={1d,5u,1e} r279={1d,4u,1e} r280={1d,1u} r281={1d,1u} r282={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r289={1d,1u} r290={1d,1u} r291={1d,1u} r292={1d,1u} r293={1d,1u} r294={1d,1u} r296={1d,1u} r298={1d,1u} r299={1d,1u} r300={1d,1u} r301={1d,1u} r302={1d,2u} r303={1d,1u} r304={1d,1u} r305={1d,1u} r306={1d,1u} r307={1d,1u} r308={1d,1u} r309={1d,1u} r310={1d,1u} r311={1d,1u} r312={1d,1u} r313={1d,1u} r314={1d,1u} r316={1d,1u} r317={1d,1u} r318={1d,1u} r319={1d,1u} r321={1d,1u} r322={1d,1u} r323={1d,1u} r324={1d,1u} r325={1d,1u} r326={1d,1u} r327={1d,1u} r328={1d,1u} r329={1d,1u} r330={1d,1u} r331={1d,1u} r332={1d,1u} r333={1d,1u} r334={1d,1u} r335={1d,1u} r336={1d,2u} r337={1d,1u} r338={1d,1u} r339={1d,1u} r340={1d,1u} r341={1d,1u} r342={1d,4u} r343={2d,1u} r344={1d,2u} r345={2d,2u} r346={1d,1u} r348={1d,1u} r350={1d,1u} r351={1d,1u} r352={1d,1u} r354={1d,1u} r355={1d,1u} r357={1d,1u} r358={1d,1u} r359={1d,1u} r360={1d,1u} 
;;    total ref usage 882{472d,407u,3e} in 217{212 regular + 5 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  use 	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; lr  def 	 17 [flags] 115 116 275 276 277 278 279 280 281
;; live  in  	 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 37 [r8]
;; live  gen 	 17 [flags] 115 116 275 276 277 278 279 280 281
;; live  kill	 17 [flags]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 71 0 55 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 55 71 56 2 (set (reg/v/f:DI 275 [ image ])
        (reg:DI 5 di [ image ])) ../src/izp-gaussian.c:519 62 {*movdi_internal_rex64}
     (nil))

(insn 56 55 57 2 (set (reg/v:SI 276 [ cols ])
        (reg:SI 4 si [ cols ])) ../src/izp-gaussian.c:519 64 {*movsi_internal}
     (nil))

(insn 57 56 58 2 (set (reg/v:SI 277 [ rows ])
        (reg:SI 1 dx [ rows ])) ../src/izp-gaussian.c:519 64 {*movsi_internal}
     (nil))

(insn 58 57 59 2 (set (reg/v/f:DI 278 [ newCols ])
        (reg:DI 2 cx [ newCols ])) ../src/izp-gaussian.c:519 62 {*movdi_internal_rex64}
     (nil))

(insn 59 58 60 2 (set (reg/v/f:DI 279 [ newRows ])
        (reg:DI 37 r8 [ newRows ])) ../src/izp-gaussian.c:519 62 {*movdi_internal_rex64}
     (nil))

(note 60 59 73 2 NOTE_INSN_FUNCTION_BEG)

(insn 73 60 74 2 (parallel [
            (set (reg:SI 280)
                (plus:SI (reg/v:SI 276 [ cols ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:521 252 {*addsi_1}
     (nil))

(insn 74 73 75 2 (set (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])
        (reg:SI 280)) ../src/izp-gaussian.c:521 64 {*movsi_internal}
     (expr_list:REG_EQUAL (plus:SI (reg/v:SI 276 [ cols ])
            (const_int 16 [0x10]))
        (nil)))

(insn 75 74 76 2 (parallel [
            (set (reg:SI 115 [ prephitmp.568 ])
                (plus:SI (reg/v:SI 277 [ rows ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:522 252 {*addsi_1}
     (nil))

(insn 76 75 77 2 (set (mem:SI (reg/v/f:DI 279 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])
        (reg:SI 115 [ prephitmp.568 ])) ../src/izp-gaussian.c:522 64 {*movsi_internal}
     (nil))

(insn 77 76 78 2 (set (reg:SI 116 [ prephitmp.568 ])
        (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])) ../src/izp-gaussian.c:524 64 {*movsi_internal}
     (nil))

(insn 78 77 79 2 (parallel [
            (set (reg:SI 281)
                (and:SI (reg:SI 116 [ prephitmp.568 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:524 380 {*andsi_1}
     (nil))

(insn 79 78 80 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 281)
            (const_int 0 [0]))) ../src/izp-gaussian.c:524 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 80 79 81 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 92)
            (pc))) ../src/izp-gaussian.c:524 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil))
 -> 92)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279


;; Succ edge  3 [29.0%]  (fallthru)
;; Succ edge  4 [71.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 276 277 278 279
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 278 279
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 115 116 282 283
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 276 277 278 279
;; live  gen 	 0 [ax] 4 [si] 5 [di] 115 116 282 283
;; live  kill	 17 [flags]

;; Pred edge  2 [29.0%]  (fallthru)
(note 81 80 82 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(debug_insn 82 81 83 3 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x2ae345ba6c80 *.LC1>)) ../src/izp-gaussian.c:525 -1
     (nil))

(insn 83 82 84 3 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x2ae345ba6c80 *.LC1>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 84 83 85 3 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 85 84 86 3 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 66 {*movqi_internal}
     (nil))

(call_insn 86 85 87 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2ae34567a400 __printf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 929 {*call_value_0_rex64}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (nil)))))

(insn 87 86 88 3 (set (reg:SI 283 [ *newCols_5(D) ])
        (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])) ../src/izp-gaussian.c:526 64 {*movsi_internal}
     (nil))

(insn 88 87 89 3 (parallel [
            (set (reg:SI 282)
                (plus:SI (reg:SI 283 [ *newCols_5(D) ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:526 252 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])
            (const_int 4 [0x4]))
        (nil)))

(insn 89 88 90 3 (parallel [
            (set (reg:SI 116 [ prephitmp.568 ])
                (and:SI (reg:SI 282)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:526 380 {*andsi_1}
     (nil))

(insn 90 89 91 3 (set (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])
        (reg:SI 116 [ prephitmp.568 ])) ../src/izp-gaussian.c:526 64 {*movsi_internal}
     (nil))

(insn 91 90 92 3 (set (reg:SI 115 [ prephitmp.568 ])
        (mem:SI (reg/v/f:DI 279 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])) ../src/izp-gaussian.c:526 64 {*movsi_internal}
     (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115
;; lr  def 	 17 [flags] 284
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279
;; live  gen 	 17 [flags] 284
;; live  kill	 17 [flags]

;; Pred edge  2 [71.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 92 91 93 4 15 "" [1 uses])

(note 93 92 94 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 94 93 95 4 (parallel [
            (set (reg:SI 284)
                (and:SI (reg:SI 115 [ prephitmp.568 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:529 380 {*andsi_1}
     (nil))

(insn 95 94 96 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 284)
            (const_int 0 [0]))) ../src/izp-gaussian.c:529 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 96 95 97 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 108)
            (pc))) ../src/izp-gaussian.c:529 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil))
 -> 108)
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277 278 279


;; Succ edge  5 [29.0%]  (fallthru)
;; Succ edge  6 [71.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 276 277 278 279
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 278 279
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 115 116 285 286
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 276 277 278 279
;; live  gen 	 0 [ax] 4 [si] 5 [di] 115 116 285 286
;; live  kill	 17 [flags]

;; Pred edge  4 [29.0%]  (fallthru)
(note 97 96 98 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(debug_insn 98 97 99 5 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x2ae345ba6d20 *.LC2>)) ../src/izp-gaussian.c:530 -1
     (nil))

(insn 99 98 100 5 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x2ae345ba6d20 *.LC2>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 100 99 101 5 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 101 100 102 5 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 66 {*movqi_internal}
     (nil))

(call_insn 102 101 103 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2ae34567a400 __printf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 929 {*call_value_0_rex64}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (nil)))))

(insn 103 102 104 5 (set (reg:SI 286 [ *newRows_8(D) ])
        (mem:SI (reg/v/f:DI 279 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])) ../src/izp-gaussian.c:531 64 {*movsi_internal}
     (nil))

(insn 104 103 105 5 (parallel [
            (set (reg:SI 285)
                (plus:SI (reg:SI 286 [ *newRows_8(D) ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:531 252 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem:SI (reg/v/f:DI 279 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])
            (const_int 4 [0x4]))
        (nil)))

(insn 105 104 106 5 (parallel [
            (set (reg:SI 115 [ prephitmp.568 ])
                (and:SI (reg:SI 285)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:531 380 {*andsi_1}
     (nil))

(insn 106 105 107 5 (set (mem:SI (reg/v/f:DI 279 [ newRows ]) [5 *newRows_8(D)+0 S4 A32])
        (reg:SI 115 [ prephitmp.568 ])) ../src/izp-gaussian.c:531 64 {*movsi_internal}
     (nil))

(insn 107 106 108 5 (set (reg:SI 116 [ prephitmp.568 ])
        (mem:SI (reg/v/f:DI 278 [ newCols ]) [5 *newCols_5(D)+0 S4 A32])) ../src/izp-gaussian.c:531 64 {*movsi_internal}
     (nil))
;; End of basic block 5 -> ( 6)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 148 152 287 288 289 290 291 292 293 294 296
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 275 276 277
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 148 152 287 288 289 290 291 292 293 294 296
;; live  kill	 17 [flags]

;; Pred edge  4 [71.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 108 107 109 6 16 "" [1 uses])

(note 109 108 110 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(debug_insn 110 109 111 6 (var_location:SI width (reg:SI 116 [ prephitmp.568 ])) ../src/izp-gaussian.c:535 -1
     (nil))

(debug_insn 111 110 112 6 (var_location:SI height (reg:SI 115 [ prephitmp.568 ])) ../src/izp-gaussian.c:535 -1
     (nil))

(debug_insn 112 111 113 6 (var_location:SI size (const_int 4 [0x4])) -1
     (nil))

(insn 113 112 114 6 (parallel [
            (set (reg:SI 287)
                (plus:SI (reg:SI 115 [ prephitmp.568 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:583 252 {*addsi_1}
     (nil))

(insn 114 113 115 6 (set (reg:DI 288)
        (sign_extend:DI (reg:SI 287))) ../src/izp-gaussian.c:583 126 {*extendsidi2_rex64}
     (nil))

(insn 115 114 116 6 (parallel [
            (set (reg:DI 289)
                (ashift:DI (reg:DI 288)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:583 498 {*ashldi3_1}
     (nil))

(insn 116 115 117 6 (set (reg:DI 4 si)
        (reg:DI 289)) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (nil))

(insn 117 116 118 6 (set (reg:DI 5 di)
        (const_int 32 [0x20])) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (nil))

(call_insn 118 117 119 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memalign") [flags 0x41]  <function_decl 0x2ae3457b0b00 memalign>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:583 929 {*call_value_0_rex64}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 119 118 121 6 (set (reg/v/f:DI 148 [ extImage ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (expr_list:REG_NOALIAS (reg/f:DI 290)
        (nil)))

(debug_insn 121 119 122 6 (var_location:DI idx (reg/v/f:DI 148 [ extImage ])) ../src/izp-gaussian.c:583 -1
     (nil))

(insn 122 121 123 6 (parallel [
            (set (reg:SI 291)
                (mult:SI (reg:SI 115 [ prephitmp.568 ])
                    (reg:SI 116 [ prephitmp.568 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:584 333 {*mulsi3_1}
     (nil))

(insn 123 122 124 6 (parallel [
            (set (reg:SI 292)
                (ashift:SI (reg:SI 291)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:584 497 {*ashlsi3_1}
     (nil))

(insn 124 123 125 6 (set (reg:DI 293)
        (sign_extend:DI (reg:SI 292))) ../src/izp-gaussian.c:584 126 {*extendsidi2_rex64}
     (nil))

(insn 125 124 126 6 (set (reg:DI 4 si)
        (reg:DI 293)) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (nil))

(insn 126 125 127 6 (set (reg:DI 5 di)
        (const_int 32 [0x20])) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (nil))

(call_insn 127 126 128 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memalign") [flags 0x41]  <function_decl 0x2ae3457b0b00 memalign>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:584 929 {*call_value_0_rex64}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 128 127 130 6 (set (reg/v/f:DI 152 [ heap ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (expr_list:REG_NOALIAS (reg/f:DI 294)
        (nil)))

(debug_insn 130 128 131 6 (var_location:DI heap (reg/v/f:DI 152 [ heap ])) ../src/izp-gaussian.c:584 -1
     (nil))

(insn 131 130 132 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 152 [ heap ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 3 {*cmpdi_ccno_1}
     (nil))

(insn 132 131 133 6 (set (reg:QI 296)
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 585 {*setcc_qi}
     (nil))

(insn 133 132 134 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 296)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 0 {*cmpqi_ccno_1}
     (nil))

(jump_insn 134 133 382 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 241)
            (pc))) ../src/izp-gaussian.c:586 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 434 [0x1b2])
        (nil))
 -> 241)
;; End of basic block 6 -> ( 21 7)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277


;; Succ edge  21 [4.3%] 
;; Succ edge  7 [95.7%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148
;; lr  def 	 17 [flags] 298
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; live  gen 	 17 [flags] 298
;; live  kill	

;; Pred edge  6 [95.7%]  (fallthru)
(note 382 134 135 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 135 382 136 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 148 [ extImage ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 3 {*cmpdi_ccno_1}
     (nil))

(insn 136 135 137 7 (set (reg:QI 298)
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 585 {*setcc_qi}
     (nil))

(insn 137 136 138 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 298)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 0 {*cmpqi_ccno_1}
     (nil))

(jump_insn 138 137 139 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 241)
            (pc))) ../src/izp-gaussian.c:586 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 434 [0x1b2])
        (nil))
 -> 241)
;; End of basic block 7 -> ( 8 21)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277


;; Succ edge  8 [95.7%]  (fallthru)
;; Succ edge  21 [4.3%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  7 [95.7%]  (fallthru)
(note 139 138 140 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(debug_insn 140 139 141 8 (var_location:SI i (const_int 0 [0])) -1
     (nil))

(insn 141 140 142 8 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 115 [ prephitmp.568 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:587 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 142 141 143 8 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 235)
            (pc))) ../src/izp-gaussian.c:587 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 235)
;; End of basic block 8 -> ( 9 20)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277


;; Succ edge  9 [91.0%]  (fallthru)
;; Succ edge  20 [9.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 148
;; lr  def 	 17 [flags] 231 232 238 239 299 300 301 302
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 275 276 277
;; live  gen 	 17 [flags] 231 232 238 239 299 300 301 302
;; live  kill	 17 [flags]

;; Pred edge  8 [91.0%]  (fallthru)
(note 143 142 144 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 144 143 146 9 (set (reg:SI 231 [ niters.626 ])
        (reg:SI 115 [ prephitmp.568 ])) ../src/izp-gaussian.c:587 64 {*movsi_internal}
     (nil))

(insn 146 144 147 9 (parallel [
            (set (reg:DI 299)
                (and:DI (reg/v/f:DI 148 [ extImage ])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 379 {*anddi_1}
     (nil))

(insn 147 146 148 9 (parallel [
            (set (reg:DI 300)
                (lshiftrt:DI (reg:DI 299)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 533 {*lshrdi3_1}
     (nil))

(insn 148 147 149 9 (parallel [
            (set (reg:DI 301)
                (neg:DI (reg:DI 300)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 448 {*negdi2_1}
     (nil))

(insn 149 148 150 9 (parallel [
            (set (reg:SI 302)
                (and:SI (subreg:SI (reg:DI 301) 0)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 380 {*andsi_1}
     (nil))

(insn 150 149 151 9 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 302)
            (reg:SI 115 [ prephitmp.568 ]))) ../src/izp-gaussian.c:518 6 {*cmpsi_1}
     (nil))

(insn 151 150 152 9 (set (reg:SI 238 [ prolog_loop_niters.630 ])
        (if_then_else:SI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg:SI 302)
            (reg:SI 115 [ prephitmp.568 ]))) ../src/izp-gaussian.c:518 885 {*movsicc_noc}
     (nil))

(insn 152 151 153 9 (set (reg:DI 239 [ prolog_loop_niters.631 ])
        (zero_extend:DI (reg:SI 238 [ prolog_loop_niters.630 ]))) ../src/izp-gaussian.c:518 114 {*zero_extendsidi2_rex64}
     (nil))

(insn 153 152 154 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 238 [ prolog_loop_niters.630 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:518 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 154 153 155 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 367)
            (pc))) ../src/izp-gaussian.c:518 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 0 [0])
        (nil))
 -> 367)
;; End of basic block 9 -> ( 10 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 231 232 238 239 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 231 232 238 239 275 276 277


;; Succ edge  10 [100.0%]  (fallthru)
;; Succ edge  12

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 231 232 238 239 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 152 231 232 238
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 231 232 238 239 275 276 277
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  9 [100.0%]  (fallthru)
(note 155 154 156 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 156 155 158 10 (set (mem/f:DI (reg/v/f:DI 148 [ extImage ]) [2 MEM[base: D.8297_44, offset: 0B]+0 S8 A64])
        (reg/v/f:DI 152 [ heap ])) ../src/izp-gaussian.c:588 62 {*movdi_internal_rex64}
     (nil))

(debug_insn 158 156 159 10 (var_location:SI i (const_int 1 [0x1])) -1
     (nil))

(insn 159 158 160 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 115 [ prephitmp.568 ])
            (reg:SI 238 [ prolog_loop_niters.630 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 160 159 363 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 235)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 0 [0])
        (nil))
 -> 235)
;; End of basic block 10 -> ( 11 20)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 231 238 239 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 231 238 239 275 276 277


;; Succ edge  11 [100.0%]  (fallthru)
;; Succ edge  20

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 231 238 239 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 250
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 231 238 239 275 276 277
;; live  gen 	 250
;; live  kill	

;; Pred edge  10 [100.0%]  (fallthru)
(note 363 160 61 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 61 363 367 11 (set (reg/v:SI 250 [ i ])
        (const_int 1 [0x1])) ../src/izp-gaussian.c:587 64 {*movsi_internal}
     (nil))
;; End of basic block 11 -> ( 13)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 231 238 239 250 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 231 238 239 250 275 276 277


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 231 238 239 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 250
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 231 238 239 275 276 277
;; live  gen 	 250
;; live  kill	

;; Pred edge  9
(code_label 367 61 366 12 35 "" [1 uses])

(note 366 367 62 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 62 366 161 12 (set (reg/v:SI 250 [ i ])
        (const_int 0 [0])) ../src/izp-gaussian.c:518 64 {*movsi_internal}
     (nil))
;; End of basic block 12 -> ( 13)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 231 238 239 250 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 231 238 239 250 275 276 277


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 12 11) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 231 238 239 250 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 231 238
;; lr  def 	 17 [flags] 247 248 249
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 231 238 239 250 275 276 277
;; live  gen 	 17 [flags] 247 248 249
;; live  kill	 17 [flags]

;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 161 62 162 13 19 "" [0 uses])

(note 162 161 163 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 163 162 164 13 (parallel [
            (set (reg:SI 247 [ niters.634 ])
                (minus:SI (reg:SI 231 [ niters.626 ])
                    (reg:SI 238 [ prolog_loop_niters.630 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 291 {*subsi_1}
     (nil))

(insn 164 163 165 13 (parallel [
            (set (reg:SI 248 [ bnd.635 ])
                (lshiftrt:SI (reg:SI 247 [ niters.634 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 531 {*lshrsi3_1}
     (nil))

(insn 165 164 166 13 (parallel [
            (set (reg:SI 249 [ ratio_mult_vf.636 ])
                (ashift:SI (reg:SI 248 [ bnd.635 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 497 {*ashlsi3_1}
     (nil))

(insn 166 165 167 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 249 [ ratio_mult_vf.636 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:588 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 167 166 168 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 210)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 0 [0])
        (nil))
 -> 210)
;; End of basic block 13 -> ( 14 18)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 239 247 248 249 250 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 239 247 248 249 250 275 276 277


;; Succ edge  14 [100.0%]  (fallthru)
;; Succ edge  18

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 239 247 248 249 250 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 148 152 239 250
;; lr  def 	 17 [flags] 142 199 260 261 263 268 303 304 305 306 307 308 309 310 311
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 239 247 248 249 250 275 276 277
;; live  gen 	 142 199 260 261 263 268 303 304 305 306 307 308 309 310 311
;; live  kill	 17 [flags]

;; Pred edge  13 [100.0%]  (fallthru)
(note 168 167 169 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 169 168 170 14 (parallel [
            (set (reg:SI 304)
                (plus:SI (reg/v:SI 250 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (nil))

(insn 170 169 171 14 (parallel [
            (set (reg:SI 305)
                (plus:SI (reg/v:SI 250 [ i ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (nil))

(insn 171 170 172 14 (parallel [
            (set (reg:SI 306)
                (plus:SI (reg/v:SI 250 [ i ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (nil))

(insn 172 171 173 14 (set (reg:V2SI 307)
        (vec_concat:V2SI (reg:SI 305)
            (reg:SI 306))) ../src/izp-gaussian.c:588 1791 {*vec_concatv2si_sse2}
     (nil))

(insn 173 172 174 14 (set (reg:V2SI 308)
        (vec_concat:V2SI (reg/v:SI 250 [ i ])
            (reg:SI 304))) ../src/izp-gaussian.c:588 1791 {*vec_concatv2si_sse2}
     (nil))

(insn 174 173 176 14 (set (reg:V4SI 260 [ vect_vec_iv_.641 ])
        (vec_concat:V4SI (reg:V2SI 308)
            (reg:V2SI 307))) ../src/izp-gaussian.c:588 1794 {*vec_concatv4si_1}
     (nil))

(insn 176 174 177 14 (set (reg:V4SI 261 [ vect_cst_.640 ])
        (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_EQUAL (const_vector:V4SI [
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
            ])
        (nil)))

(insn 177 176 179 14 (set (reg:V4SI 263 [ vect_cst_.643 ])
        (vec_duplicate:V4SI (reg:SI 116 [ prephitmp.568 ]))) ../src/izp-gaussian.c:588 1785 {*vec_dupv4si}
     (nil))

(insn 179 177 181 14 (set (reg:V2DI 268 [ vect_cst_.648 ])
        (vec_duplicate:V2DI (reg/v/f:DI 152 [ heap ]))) ../src/izp-gaussian.c:588 1787 {*vec_dupv2di_sse3}
     (nil))

(insn 181 179 182 14 (parallel [
            (set (reg:DI 311)
                (ashift:DI (reg:DI 239 [ prolog_loop_niters.631 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 498 {*ashldi3_1}
     (nil))

(insn 182 181 64 14 (parallel [
            (set (reg:DI 199 [ ivtmp.697 ])
                (plus:DI (reg/v/f:DI 148 [ extImage ])
                    (reg:DI 311)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 253 {*adddi_1}
     (nil))

(insn 64 182 371 14 (set (reg:SI 142 [ ivtmp.695 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:588 64 {*movsi_internal}
     (nil))
;; End of basic block 14 -> ( 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 260 261 263 268 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 260 261 263 268 275 276 277


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 261 262 263 268 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 262
;; lr  def 	 260
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 261 262 263 268 275 276 277
;; live  gen 	 260
;; live  kill	

;; Pred edge  16 [91.0%] 
(code_label 371 64 370 15 36 "" [1 uses])

(note 370 371 63 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 63 370 203 15 (set (reg:V4SI 260 [ vect_vec_iv_.641 ])
        (reg:V4SI 262 [ vect_vec_iv_.641 ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))
;; End of basic block 15 -> ( 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 260 261 263 268 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 260 261 263 268 275 276 277


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 15 14) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 260 261 263 268 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 142 199 248 260 261 263 268
;; lr  def 	 17 [flags] 142 199 201 262 265 312 313 314 316 317 318 319 321 322 323
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 260 261 263 268 275 276 277
;; live  gen 	 17 [flags] 142 199 201 262 265 312 313 314 316 317 318 319 321 322 323
;; live  kill	 17 [flags]

;; Pred edge  15 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 203 63 183 16 22 "" [0 uses])

(note 183 203 184 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 184 183 185 16 (set (reg:V4SI 262 [ vect_vec_iv_.641 ])
        (plus:V4SI (reg:V4SI 260 [ vect_vec_iv_.641 ])
            (reg:V4SI 261 [ vect_cst_.640 ]))) ../src/izp-gaussian.c:588 1570 {*addv4si3}
     (nil))

(insn 185 184 186 16 (set (reg:V4SI 312)
        (mult:V4SI (reg:V4SI 260 [ vect_vec_iv_.641 ])
            (reg:V4SI 263 [ vect_cst_.643 ]))) ../src/izp-gaussian.c:588 1605 {*sse2_mulv4si3}
     (nil))

(insn 186 185 187 16 (set (reg:V4SI 313)
        (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_EQUAL (const_vector:V4SI [
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
            ])
        (nil)))

(insn 187 186 189 16 (set (reg:V4SI 265 [ vect_var_.644 ])
        (mult:V4SI (reg:V4SI 312)
            (reg:V4SI 313))) ../src/izp-gaussian.c:588 1605 {*sse2_mulv4si3}
     (nil))

(insn 189 187 190 16 (set (reg:V4SI 316)
        (const_vector:V4SI [
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
            ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))

(insn 190 189 191 16 (set (reg:V4SI 317)
        (gt:V4SI (reg:V4SI 316)
            (reg:V4SI 265 [ vect_var_.644 ]))) ../src/izp-gaussian.c:588 1665 {sse2_gtv4si3}
     (nil))

(insn 191 190 192 16 (set (subreg:V4SI (reg:V2DI 314) 0)
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 265 [ vect_var_.644 ])
                (reg:V4SI 317))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) ../src/izp-gaussian.c:588 1752 {vec_interleave_lowv4si}
     (nil))

(insn 192 191 193 16 (set (reg:V2DI 318)
        (plus:V2DI (reg:V2DI 268 [ vect_cst_.648 ])
            (reg:V2DI 314))) ../src/izp-gaussian.c:588 1572 {*addv2di3}
     (nil))

(insn 193 192 196 16 (set (mem:V2DI (reg:DI 199 [ ivtmp.697 ]) [2 MEM[base: D.8338_155, offset: 0B]+0 S16 A128])
        (reg:V2DI 318)) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (nil))

(insn 196 193 197 16 (set (subreg:V4SI (reg:V2DI 319) 0)
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 265 [ vect_var_.644 ])
                (reg:V4SI 317))
            (parallel [
                    (const_int 2 [0x2])
                    (const_int 6 [0x6])
                    (const_int 3 [0x3])
                    (const_int 7 [0x7])
                ]))) ../src/izp-gaussian.c:588 1750 {vec_interleave_highv4si}
     (nil))

(insn 197 196 198 16 (set (reg:V2DI 323)
        (plus:V2DI (reg:V2DI 268 [ vect_cst_.648 ])
            (reg:V2DI 319))) ../src/izp-gaussian.c:588 1572 {*addv2di3}
     (nil))

(insn 198 197 200 16 (set (mem:V2DI (plus:DI (reg:DI 199 [ ivtmp.697 ])
                (const_int 16 [0x10])) [2 MEM[base: D.8338_155, offset: 16B]+0 S16 A128])
        (reg:V2DI 323)) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (nil))

(debug_insn 200 198 201 16 (var_location:SI i (debug_expr:SI D#4)) -1
     (nil))

(insn 201 200 202 16 (parallel [
            (set (reg:SI 142 [ ivtmp.695 ])
                (plus:SI (reg:SI 142 [ ivtmp.695 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (nil))

(insn 202 201 204 16 (parallel [
            (set (reg:DI 199 [ ivtmp.697 ])
                (plus:DI (reg:DI 199 [ ivtmp.697 ])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 253 {*adddi_1}
     (nil))

(insn 204 202 205 16 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 142 [ ivtmp.695 ])
            (reg:SI 248 [ bnd.635 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 205 204 206 16 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 371)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 371)
;; End of basic block 16 -> ( 15 17)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 261 262 263 268 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 142 148 152 199 247 248 249 250 261 262 263 268 275 276 277


;; Succ edge  15 [91.0%] 
;; Succ edge  17 [9.0%]  (fallthru)

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 247 249 250 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 247 249 250
;; lr  def 	 17 [flags] 250
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 247 249 250 275 276 277
;; live  gen 	 17 [flags] 250
;; live  kill	 17 [flags]

;; Pred edge  16 [9.0%]  (fallthru)
(note 206 205 207 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 207 206 208 17 (parallel [
            (set (reg/v:SI 250 [ i ])
                (plus:SI (reg/v:SI 250 [ i ])
                    (reg:SI 249 [ ratio_mult_vf.636 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (nil))

(insn 208 207 209 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 247 [ niters.634 ])
            (reg:SI 249 [ ratio_mult_vf.636 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 209 208 210 17 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 235)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 0 [0])
        (nil))
 -> 235)
;; End of basic block 17 -> ( 18 20)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 250 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 250 275 276 277


;; Succ edge  18 [100.0%]  (fallthru)
;; Succ edge  20

;; Start of basic block ( 17 13) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 250 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 148 152 250
;; lr  def 	 17 [flags] 125 171 226 324 325 326 327 328 329
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 116 148 152 250 275 276 277
;; live  gen 	 125 171 226 324 325 326 327 328 329
;; live  kill	 17 [flags]

;; Pred edge  17 [100.0%]  (fallthru)
;; Pred edge  13
(code_label 210 209 211 18 21 "" [1 uses])

(note 211 210 212 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 212 211 213 18 (parallel [
            (set (reg:SI 324)
                (ashift:SI (reg:SI 116 [ prephitmp.568 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 497 {*ashlsi3_1}
     (nil))

(insn 213 212 214 18 (set (reg:DI 171 [ D.8279 ])
        (sign_extend:DI (reg:SI 324))) ../src/izp-gaussian.c:518 126 {*extendsidi2_rex64}
     (nil))

(insn 214 213 215 18 (parallel [
            (set (reg:SI 325)
                (mult:SI (reg:SI 116 [ prephitmp.568 ])
                    (reg/v:SI 250 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 333 {*mulsi3_1}
     (nil))

(insn 215 214 216 18 (parallel [
            (set (reg:SI 326)
                (ashift:SI (reg:SI 325)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 497 {*ashlsi3_1}
     (nil))

(insn 216 215 217 18 (set (reg:DI 327)
        (sign_extend:DI (reg:SI 326))) ../src/izp-gaussian.c:518 126 {*extendsidi2_rex64}
     (nil))

(insn 217 216 218 18 (parallel [
            (set (reg:DI 226 [ ivtmp.660 ])
                (plus:DI (reg/v/f:DI 152 [ heap ])
                    (reg:DI 327)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 253 {*adddi_1}
     (nil))

(insn 218 217 219 18 (set (reg:DI 328 [ i ])
        (sign_extend:DI (reg/v:SI 250 [ i ]))) ../src/izp-gaussian.c:518 126 {*extendsidi2_rex64}
     (nil))

(insn 219 218 220 18 (parallel [
            (set (reg:DI 329)
                (ashift:DI (reg:DI 328 [ i ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 498 {*ashldi3_1}
     (nil))

(insn 220 219 228 18 (parallel [
            (set (reg:DI 125 [ ivtmp.662 ])
                (plus:DI (reg/v/f:DI 148 [ extImage ])
                    (reg:DI 329)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 253 {*adddi_1}
     (nil))
;; End of basic block 18 -> ( 19)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 125 148 152 171 226 250 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 125 148 152 171 226 250 275 276 277


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 19 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 125 148 152 171 226 250 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 125 171 226 250
;; lr  def 	 17 [flags] 125 226 250
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 125 148 152 171 226 250 275 276 277
;; live  gen 	 17 [flags] 125 226 250
;; live  kill	 17 [flags]

;; Pred edge  19 [91.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 228 220 221 19 24 "" [1 uses])

(note 221 228 222 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 222 221 223 19 (set (mem/f:DI (reg:DI 125 [ ivtmp.662 ]) [2 MEM[base: D.8287_35, offset: 0B]+0 S8 A64])
        (reg:DI 226 [ ivtmp.660 ])) ../src/izp-gaussian.c:588 62 {*movdi_internal_rex64}
     (nil))

(insn 223 222 225 19 (parallel [
            (set (reg/v:SI 250 [ i ])
                (plus:SI (reg/v:SI 250 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 252 {*addsi_1}
     (nil))

(debug_insn 225 223 226 19 (var_location:SI i (reg/v:SI 250 [ i ])) -1
     (nil))

(insn 226 225 227 19 (parallel [
            (set (reg:DI 226 [ ivtmp.660 ])
                (plus:DI (reg:DI 226 [ ivtmp.660 ])
                    (reg:DI 171 [ D.8279 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 253 {*adddi_1}
     (nil))

(insn 227 226 229 19 (parallel [
            (set (reg:DI 125 [ ivtmp.662 ])
                (plus:DI (reg:DI 125 [ ivtmp.662 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 253 {*adddi_1}
     (nil))

(insn 229 227 230 19 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 115 [ prephitmp.568 ])
            (reg/v:SI 250 [ i ]))) ../src/izp-gaussian.c:587 6 {*cmpsi_1}
     (nil))

(jump_insn 230 229 235 19 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 228)
            (pc))) ../src/izp-gaussian.c:587 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 228)
;; End of basic block 19 -> ( 19 20)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 125 148 152 171 226 250 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 125 148 152 171 226 250 275 276 277


;; Succ edge  19 [91.0%] 
;; Succ edge  20 [9.0%]  (fallthru)

;; Start of basic block ( 19 8 10 17) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 148 152 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 148 152
;; lr  def 	 330
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 115 148 152 275 276 277
;; live  gen 	 330
;; live  kill	

;; Pred edge  19 [9.0%]  (fallthru)
;; Pred edge  8 [9.0%] 
;; Pred edge  10
;; Pred edge  17
(code_label 235 230 236 20 18 "" [3 uses])

(note 236 235 237 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 237 236 238 20 (set (reg:DI 330 [ prephitmp.568 ])
        (sign_extend:DI (reg:SI 115 [ prephitmp.568 ]))) ../src/izp-gaussian.c:590 126 {*extendsidi2_rex64}
     (nil))

(insn 238 237 241 20 (set (mem/f:DI (plus:DI (mult:DI (reg:DI 330 [ prephitmp.568 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 148 [ extImage ])) [2 *D.8102_91+0 S8 A64])
        (reg/v/f:DI 152 [ heap ])) ../src/izp-gaussian.c:590 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 20 -> ( 22)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 275 276 277


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 7 6) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 148
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 275 276 277
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 148
;; live  kill	

;; Pred edge  7 [4.3%] 
;; Pred edge  6 [4.3%] 
(code_label 241 238 242 21 17 "" [2 uses])

(note 242 241 243 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(debug_insn 243 242 244 21 (var_location:DI __stream (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) ../src/izp-gaussian.c:593 -1
     (nil))

(debug_insn 244 243 245 21 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2ae345ba6dc0 *.LC4>)) ../src/izp-gaussian.c:593 -1
     (nil))

(insn 245 244 246 21 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2ae345ba6dc0 *.LC4>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 246 245 247 21 (set (reg:SI 4 si)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 64 {*movsi_internal}
     (nil))

(insn 247 246 248 21 (set (reg:DI 5 di)
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 248 247 249 21 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 66 {*movqi_internal}
     (nil))

(call_insn 249 248 65 21 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__fprintf_chk") [flags 0x41]  <function_decl 0x2ae34567a300 __fprintf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 929 {*call_value_0_rex64}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))

(insn 65 249 250 21 (set (reg/v/f:DI 148 [ extImage ])
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 21 -> ( 22)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 275 276 277


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 20 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 277
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 275 276 277
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  21 [100.0%]  (fallthru)
(code_label 250 65 251 22 25 "" [0 uses])

(note 251 250 252 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(debug_insn 252 251 254 22 (var_location:DI extImage (clobber (const_int 0 [0]))) ../src/izp-gaussian.c:535 -1
     (nil))

(debug_insn 254 252 255 22 (var_location:SI i (const_int 0 [0])) -1
     (nil))

(insn 255 254 256 22 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 277 [ rows ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:539 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 256 255 276 22 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 376)
            (pc))) ../src/izp-gaussian.c:539 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 376)
;; End of basic block 22 -> ( 31 36)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 275 276 277


;; Succ edge  31 [91.0%] 
;; Succ edge  36 [9.0%]  (fallthru)

;; Start of basic block ( 23 35) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 126 148 200 202 203 210 211 212 230 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 200 202 203 210 212
;; lr  def 	 17 [flags] 203 210 229 331 332 333 334 335 336 337 338
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 126 148 200 202 203 210 211 212 230 275 276 277
;; live  gen 	 17 [flags] 203 210 229 331 332 333 334 335 336 337 338
;; live  kill	 17 [flags]

;; Pred edge  23 [91.0%] 
;; Pred edge  35 [100.0%]  (fallthru)
(code_label 276 256 260 23 28 "" [1 uses])

(note 260 276 261 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 261 260 263 23 (set (subreg:V16QI (reg:V4SI 332) 0)
        (unspec:V16QI [
                (mem:V16QI (plus:DI (reg/f:DI 202 [ pretmp.589 ])
                        (reg:DI 203 [ ivtmp.682 ])) [5 MEM[base: pretmp.589_156, index: ivtmp.682_158, offset: 0B]+0 S16 A32])
            ] UNSPEC_MOVU)) ../src/izp-gaussian.c:542 1138 {*sse2_movdqu}
     (nil))

(insn 263 261 264 23 (set (reg:V4SF 334)
        (const_vector:V4SF [
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])) ../src/izp-gaussian.c:542 1126 {*movv4sf_internal}
     (nil))

(insn 264 263 265 23 (set (reg:V4SF 335)
        (mem/u/c/i:V4SF (symbol_ref/u:DI ("*.LC5") [flags 0x2]) [3 S16 A128])) ../src/izp-gaussian.c:542 1126 {*movv4sf_internal}
     (expr_list:REG_EQUAL (const_vector:V4SF [
                (const_double:SF 4.294967296e+9 [0x0.8p+33])
                (const_double:SF 4.294967296e+9 [0x0.8p+33])
                (const_double:SF 4.294967296e+9 [0x0.8p+33])
                (const_double:SF 4.294967296e+9 [0x0.8p+33])
            ])
        (nil)))

(insn 265 264 266 23 (set (reg:V4SF 336)
        (float:V4SF (reg:V4SI 332))) ../src/izp-gaussian.c:542 1427 {sse2_cvtdq2ps}
     (nil))

(insn 266 265 267 23 (set (reg:V4SF 337)
        (lt:V4SF (reg:V4SF 336)
            (reg:V4SF 334))) ../src/izp-gaussian.c:542 1290 {sse_maskcmpv4sf3}
     (nil))

(insn 267 266 268 23 (set (reg:V4SF 338)
        (and:V4SF (reg:V4SF 337)
            (reg:V4SF 335))) ../src/izp-gaussian.c:542 1318 {*andv4sf3}
     (nil))

(insn 268 267 270 23 (set (reg:V4SF 331)
        (plus:V4SF (reg:V4SF 336)
            (reg:V4SF 338))) ../src/izp-gaussian.c:542 1166 {*addv4sf3}
     (nil))

(insn 270 268 271 23 (set (mem:V2SF (plus:DI (plus:DI (reg/f:DI 200 [ pretmp.584 ])
                    (reg:DI 203 [ ivtmp.682 ]))
                (const_int 32 [0x20])) [3 MEM[base: pretmp.584_150, index: ivtmp.682_158, offset: 32B]+0 S8 A32])
        (vec_select:V2SF (reg:V4SF 331)
            (parallel [
                    (const_int 0 [0])
                    (const_int 1 [0x1])
                ]))) ../src/izp-gaussian.c:541 1486 {sse_storelps}
     (nil))

(insn 271 270 273 23 (set (mem:V2SF (plus:DI (plus:DI (reg/f:DI 200 [ pretmp.584 ])
                    (reg:DI 203 [ ivtmp.682 ]))
                (const_int 40 [0x28])) [3 MEM[base: pretmp.584_150, index: ivtmp.682_158, offset: 32B]+8 S8 A32])
        (vec_select:V2SF (reg:V4SF 331)
            (parallel [
                    (const_int 2 [0x2])
                    (const_int 3 [0x3])
                ]))) ../src/izp-gaussian.c:541 1482 {sse_storehps}
     (nil))

(debug_insn 273 271 274 23 (var_location:SI j (debug_expr:SI D#5)) -1
     (nil))

(insn 274 273 275 23 (parallel [
            (set (reg:SI 210 [ ivtmp.679 ])
                (plus:SI (reg:SI 210 [ ivtmp.679 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:541 252 {*addsi_1}
     (nil))

(insn 275 274 277 23 (parallel [
            (set (reg:DI 203 [ ivtmp.682 ])
                (plus:DI (reg:DI 203 [ ivtmp.682 ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:541 253 {*adddi_1}
     (nil))

(insn 277 275 278 23 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 212 [ bnd.612 ])
            (reg:SI 210 [ ivtmp.679 ]))) ../src/izp-gaussian.c:541 6 {*cmpsi_1}
     (nil))

(jump_insn 278 277 279 23 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 276)
            (pc))) ../src/izp-gaussian.c:541 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 276)
;; End of basic block 23 -> ( 23 24)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 126 148 200 202 203 210 211 212 230 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 126 148 200 202 203 210 211 212 230 275 276 277


;; Succ edge  23 [91.0%] 
;; Succ edge  24 [9.0%]  (fallthru)

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 126 148 200 202 211 230 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 126 211
;; lr  def 	 17 [flags] 224
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 126 148 200 202 211 230 275 276 277
;; live  gen 	 17 [flags] 224
;; live  kill	

;; Pred edge  23 [9.0%]  (fallthru)
(note 279 278 280 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 280 279 281 24 (set (reg/v:SI 224 [ j ])
        (reg:SI 211 [ ratio_mult_vf.613 ])) ../src/izp-gaussian.c:541 64 {*movsi_internal}
     (nil))

(insn 281 280 282 24 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 126 [ D.8192 ])
            (reg/v:SI 224 [ j ]))) ../src/izp-gaussian.c:541 6 {*cmpsi_1}
     (nil))

(jump_insn 282 281 381 24 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 321)
            (pc))) ../src/izp-gaussian.c:541 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 0 [0])
        (nil))
 -> 321)
;; End of basic block 24 -> ( 26 30)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 275 276 277


;; Succ edge  26 [100.0%]  (fallthru)
;; Succ edge  30

;; Start of basic block ( 34 33) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 224
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 230 275 276 277
;; live  gen 	 224
;; live  kill	

;; Pred edge  34
;; Pred edge  33
(code_label 381 282 380 25 38 "" [2 uses])

(note 380 381 68 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 68 380 330 25 (set (reg/v:SI 224 [ j ])
        (const_int 0 [0])) ../src/izp-gaussian.c:518 64 {*movsi_internal}
     (nil))
;; End of basic block 25 -> ( 26)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 275 276 277


;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 25 24) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 240
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 275 276 277
;; live  gen 	 240
;; live  kill	

;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  24 [100.0%]  (fallthru)
(code_label 330 68 283 26 34 "" [0 uses])

(note 283 330 69 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 69 283 307 26 (set (reg:DI 240 [ ivtmp.672 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:518 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 26 -> ( 27)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 240 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 240 275 276 277


;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 27 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 240 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 200 202 224 240
;; lr  def 	 17 [flags] 243 339 340 341 342
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 240 275 276 277
;; live  gen 	 17 [flags] 243 339 340 341 342
;; live  kill	 17 [flags]

;; Pred edge  27 [91.0%] 
;; Pred edge  26 [100.0%]  (fallthru)
(code_label 307 69 284 27 32 "" [1 uses])

(note 284 307 285 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 285 284 286 27 (set (reg:DI 339 [ j ])
        (sign_extend:DI (reg/v:SI 224 [ j ]))) ../src/izp-gaussian.c:518 126 {*extendsidi2_rex64}
     (nil))

(insn 286 285 287 27 (parallel [
            (set (reg:DI 243 [ D.8307 ])
                (ashift:DI (reg:DI 339 [ j ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 498 {*ashldi3_1}
     (nil))

(insn 287 286 288 27 (parallel [
            (set (reg:DI 340)
                (plus:DI (reg/f:DI 200 [ pretmp.584 ])
                    (reg:DI 243 [ D.8307 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 253 {*adddi_1}
     (nil))

(insn 288 287 289 27 (parallel [
            (set (reg:DI 341)
                (plus:DI (reg/f:DI 202 [ pretmp.589 ])
                    (reg:DI 243 [ D.8307 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 253 {*adddi_1}
     (nil))

(insn 289 288 290 27 (set (reg:DI 342 [ MEM[base: D.8308_218, index: ivtmp.672_220, step: 4, offset: 0B] ])
        (zero_extend:DI (mem:SI (plus:DI (mult:DI (reg:DI 240 [ ivtmp.672 ])
                        (const_int 4 [0x4]))
                    (reg:DI 341)) [5 MEM[base: D.8308_218, index: ivtmp.672_220, step: 4, offset: 0B]+0 S4 A32]))) ../src/izp-gaussian.c:542 114 {*zero_extendsidi2_rex64}
     (nil))

(insn 290 289 292 27 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg:DI 342 [ MEM[base: D.8308_218, index: ivtmp.672_220, step: 4, offset: 0B] ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:542 3 {*cmpdi_ccno_1}
     (nil))

(insn 292 290 302 27 (set (reg:SF 343)
        (float:SF (reg:DI 342 [ MEM[base: D.8308_218, index: ivtmp.672_220, step: 4, offset: 0B] ]))) ../src/izp-gaussian.c:542 219 {*floatdisf2_sse_interunit}
     (nil))

(insn 302 292 304 27 (set (mem:SF (plus:DI (plus:DI (mult:DI (reg:DI 240 [ ivtmp.672 ])
                        (const_int 4 [0x4]))
                    (reg:DI 340))
                (const_int 32 [0x20])) [3 MEM[base: D.8311_219, index: ivtmp.672_220, step: 4, offset: 32B]+0 S4 A32])
        (reg:SF 343)) ../src/izp-gaussian.c:542 110 {*movsf_internal}
     (nil))

(debug_insn 304 302 305 27 (var_location:SI j (debug_expr:SI D#6)) -1
     (nil))

(insn 305 304 306 27 (parallel [
            (set (reg:DI 240 [ ivtmp.672 ])
                (plus:DI (reg:DI 240 [ ivtmp.672 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:541 253 {*adddi_1}
     (nil))

(insn 306 305 308 27 (parallel [
            (set (reg:SI 157 [ D.8314 ])
                (plus:SI (reg/v:SI 224 [ j ])
                    (subreg:SI (reg:DI 240 [ ivtmp.672 ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 252 {*addsi_1}
     (nil))

(insn 308 306 309 27 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 276 [ cols ])
            (reg:SI 157 [ D.8314 ]))) ../src/izp-gaussian.c:540 6 {*cmpsi_1}
     (nil))

(jump_insn 309 308 321 27 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 307)
            (pc))) ../src/izp-gaussian.c:540 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 307)
;; End of basic block 27 -> ( 27 30)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 240 275 276 277 340 342
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 200 202 224 230 240 275 276 277 340 342


;; Succ edge  27 [91.0%] 
;; Succ edge  30 [9.0%]  (fallthru)

;; Start of basic block ( 27 32 24) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230 277
;; lr  def 	 17 [flags] 230
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277
;; live  gen 	 17 [flags] 230
;; live  kill	 17 [flags]

;; Pred edge  27 [9.0%]  (fallthru)
;; Pred edge  32 [9.0%] 
;; Pred edge  24
(code_label 321 309 312 30 33 "" [2 uses])

(note 312 321 314 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(debug_insn 314 312 315 30 (var_location:SI i (debug_expr:SI D#7)) -1
     (nil))

(insn 315 314 316 30 (parallel [
            (set (reg:DI 230 [ ivtmp.689 ])
                (plus:DI (reg:DI 230 [ ivtmp.689 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:540 253 {*adddi_1}
     (nil))

(insn 316 315 317 30 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 277 [ rows ])
            (subreg:SI (reg:DI 230 [ ivtmp.689 ]) 0))) ../src/izp-gaussian.c:539 6 {*cmpsi_1}
     (nil))

(jump_insn 317 316 376 30 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 352)
            (pc))) ../src/izp-gaussian.c:539 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 352)
;; End of basic block 30 -> ( 32 36)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277


;; Succ edge  32 [91.0%]  (fallthru)
;; Succ edge  36 [9.0%] 

;; Start of basic block ( 22) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 230
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 275 276 277
;; live  gen 	 230
;; live  kill	

;; Pred edge  22 [91.0%] 
(code_label 376 317 375 31 37 "" [1 uses])

(note 375 376 70 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 70 375 318 31 (set (reg:DI 230 [ ivtmp.689 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:539 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 31 -> ( 32)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277


;; Succ edge  32 [100.0%]  (fallthru)

;; Start of basic block ( 31 30) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 276
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  31 [100.0%]  (fallthru)
;; Pred edge  30 [91.0%]  (fallthru)
(code_label 318 70 319 32 26 "" [0 uses])

(note 319 318 320 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(debug_insn 320 319 322 32 (var_location:SI j (const_int 0 [0])) -1
     (nil))

(insn 322 320 323 32 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 276 [ cols ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:540 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 323 322 324 32 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 321)
            (pc))) ../src/izp-gaussian.c:540 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 321)
;; End of basic block 32 -> ( 33 30)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277


;; Succ edge  33 [91.0%]  (fallthru)
;; Succ edge  30 [9.0%] 

;; Start of basic block ( 32) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276
;; lr  def 	 17 [flags] 126 200 202 211 212 348
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 230 275 276 277
;; live  gen 	 17 [flags] 126 200 202 211 212 348
;; live  kill	 17 [flags]

;; Pred edge  32 [91.0%]  (fallthru)
(note 324 323 325 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 325 324 326 33 (set (reg/f:DI 200 [ pretmp.584 ])
        (mem/f:DI (plus:DI (plus:DI (mult:DI (reg:DI 230 [ ivtmp.689 ])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 148 [ extImage ]))
                (const_int 64 [0x40])) [2 MEM[base: extImage_93, index: ivtmp.689_201, step: 8, offset: 64B]+0 S8 A64])) ../src/izp-gaussian.c:540 62 {*movdi_internal_rex64}
     (nil))

(insn 326 325 327 33 (set (reg/f:DI 202 [ pretmp.589 ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 230 [ ivtmp.689 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 275 [ image ])) [2 MEM[base: image_39(D), index: ivtmp.689_201, step: 8, offset: 0B]+0 S8 A64])) ../src/izp-gaussian.c:540 62 {*movdi_internal_rex64}
     (nil))

(insn 327 326 328 33 (set (reg:SI 126 [ D.8192 ])
        (reg/v:SI 276 [ cols ])) ../src/izp-gaussian.c:518 64 {*movsi_internal}
     (nil))

(insn 328 327 329 33 (parallel [
            (set (reg:SI 212 [ bnd.612 ])
                (lshiftrt:SI (reg/v:SI 276 [ cols ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 531 {*lshrsi3_1}
     (nil))

(insn 329 328 331 33 (parallel [
            (set (reg:SI 211 [ ratio_mult_vf.613 ])
                (ashift:SI (reg:SI 212 [ bnd.612 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 497 {*ashlsi3_1}
     (nil))

(insn 331 329 332 33 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 211 [ ratio_mult_vf.613 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:518 2 {*cmpsi_ccno_1}
     (nil))

(insn 332 331 333 33 (set (reg:QI 348)
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:518 585 {*setcc_qi}
     (nil))

(insn 333 332 334 33 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 348)
            (const_int 0 [0]))) ../src/izp-gaussian.c:518 0 {*cmpqi_ccno_1}
     (nil))

(jump_insn 334 333 386 33 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 381)
            (pc))) ../src/izp-gaussian.c:518 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 0 [0])
        (nil))
 -> 381)
;; End of basic block 33 -> ( 25 34)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 126 148 200 202 211 212 230 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 126 148 200 202 211 212 230 275 276 277


;; Succ edge  25
;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 126 148 200 202 211 212 230 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 126 200 202
;; lr  def 	 17 [flags] 350 351 352 354 355 357 358 359 360
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 126 148 200 202 211 212 230 275 276 277
;; live  gen 	 17 [flags] 350 351 352 354 355 357 358 359 360
;; live  kill	 17 [flags]

;; Pred edge  33 [100.0%]  (fallthru)
(note 386 334 335 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 335 386 336 34 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 276 [ cols ])
            (const_int 6 [0x6]))) ../src/izp-gaussian.c:518 6 {*cmpsi_1}
     (nil))

(insn 336 335 337 34 (set (reg:QI 350)
        (gtu:QI (reg:CC 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:518 585 {*setcc_qi}
     (nil))

(insn 337 336 338 34 (parallel [
            (set (reg/f:DI 351)
                (plus:DI (reg/f:DI 202 [ pretmp.589 ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 253 {*adddi_1}
     (nil))

(insn 338 337 339 34 (parallel [
            (set (reg/f:DI 352)
                (plus:DI (reg/f:DI 200 [ pretmp.584 ])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 253 {*adddi_1}
     (nil))

(insn 339 338 340 34 (set (reg:CC 17 flags)
        (compare:CC (reg/f:DI 351)
            (reg/f:DI 352))) ../src/izp-gaussian.c:518 7 {*cmpdi_1}
     (nil))

(insn 340 339 341 34 (set (reg:QI 354)
        (ltu:QI (reg:CC 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:518 585 {*setcc_qi}
     (nil))

(insn 341 340 342 34 (parallel [
            (set (reg/f:DI 355)
                (plus:DI (reg/f:DI 200 [ pretmp.584 ])
                    (const_int 48 [0x30])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 253 {*adddi_1}
     (nil))

(insn 342 341 343 34 (set (reg:CC 17 flags)
        (compare:CC (reg/f:DI 202 [ pretmp.589 ])
            (reg/f:DI 355))) ../src/izp-gaussian.c:518 7 {*cmpdi_1}
     (nil))

(insn 343 342 344 34 (set (reg:QI 357)
        (gtu:QI (reg:CC 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:518 585 {*setcc_qi}
     (nil))

(insn 344 343 345 34 (parallel [
            (set (reg:QI 358)
                (ior:QI (reg:QI 354)
                    (reg:QI 357)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 403 {*iorqi_1}
     (nil))

(insn 345 344 346 34 (parallel [
            (set (reg:QI 359)
                (and:QI (reg:QI 350)
                    (reg:QI 358)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 383 {*andqi_1}
     (nil))

(insn 346 345 347 34 (parallel [
            (set (reg:QI 360)
                (xor:QI (reg:QI 359)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:518 404 {*xorqi_1}
     (nil))

(insn 347 346 348 34 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 360)
            (const_int 0 [0]))) ../src/izp-gaussian.c:518 0 {*cmpqi_ccno_1}
     (nil))

(jump_insn 348 347 351 34 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 381)
            (pc))) ../src/izp-gaussian.c:518 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 0 [0])
        (nil))
 -> 381)
;; End of basic block 34 -> ( 35 25)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 126 148 200 202 211 212 230 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 126 148 200 202 211 212 230 275 276 277


;; Succ edge  35 [100.0%]  (fallthru)
;; Succ edge  25

;; Start of basic block ( 34) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 126 148 200 202 211 212 230 275 276 277
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 203 210
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 126 148 200 202 211 212 230 275 276 277
;; live  gen 	 203 210
;; live  kill	

;; Pred edge  34 [100.0%]  (fallthru)
(note 351 348 66 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 66 351 67 35 (set (reg:DI 203 [ ivtmp.682 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:518 62 {*movdi_internal_rex64}
     (nil))

(insn 67 66 352 35 (set (reg:SI 210 [ ivtmp.679 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:518 64 {*movsi_internal}
     (nil))
;; End of basic block 35 -> ( 23)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 126 148 200 202 203 210 211 212 230 275 276 277
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 126 148 200 202 203 210 211 212 230 275 276 277


;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 30 22) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148
;; lr  def 	 0 [ax] 274
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148
;; live  gen 	 0 [ax] 274
;; live  kill	

;; Pred edge  30 [9.0%] 
;; Pred edge  22 [9.0%]  (fallthru)
(code_label 352 67 353 36 27 "" [1 uses])

(note 353 352 358 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 358 353 361 36 (set (reg/i:DI 0 ax)
        (reg/v/f:DI 148 [ extImage ])) ../src/izp-gaussian.c:547 62 {*movdi_internal_rex64}
     (nil))

(insn 361 358 0 36 (use (reg/i:DI 0 ax)) ../src/izp-gaussian.c:547 -1
     (nil))
;; End of basic block 36 -> ( 1)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 120.
deleting insn with uid = 129.
deleting insn with uid = 145.
deleting insn with uid = 175.
deleting insn with uid = 178.
deleting insn with uid = 180.
deleting insn with uid = 188.
deleting insn with uid = 194.
deleting insn with uid = 195.
deleting insn with uid = 262.
deleting insn with uid = 269.
deleting insn with uid = 291.
deleting insn with uid = 295.
deleting insn with uid = 296.
deleting insn with uid = 297.
deleting insn with uid = 298.
deleting insn with uid = 299.
deleting insn with uid = 300.
deleting insn with uid = 301.
deleting insn with uid = 354.
deleting insn with uid = 383.
deleting insn with uid = 384.
deleting insn with uid = 385.
rescanning insn with uid = 119.
deleting insn with uid = 119.
rescanning insn with uid = 128.
deleting insn with uid = 128.
rescanning insn with uid = 146.
deleting insn with uid = 146.
rescanning insn with uid = 150.
deleting insn with uid = 150.
rescanning insn with uid = 151.
deleting insn with uid = 151.
rescanning insn with uid = 156.
deleting insn with uid = 156.
rescanning insn with uid = 159.
deleting insn with uid = 159.
rescanning insn with uid = 174.
deleting insn with uid = 174.
rescanning insn with uid = 177.
deleting insn with uid = 177.
rescanning insn with uid = 179.
deleting insn with uid = 179.
rescanning insn with uid = 193.
deleting insn with uid = 193.
rescanning insn with uid = 196.
deleting insn with uid = 196.
rescanning insn with uid = 198.
deleting insn with uid = 198.
rescanning insn with uid = 265.
deleting insn with uid = 265.
rescanning insn with uid = 270.
deleting insn with uid = 270.
rescanning insn with uid = 271.
deleting insn with uid = 271.
rescanning insn with uid = 281.
deleting insn with uid = 281.
rescanning insn with uid = 328.
deleting insn with uid = 328.
rescanning insn with uid = 335.
deleting insn with uid = 335.
rescanning insn with uid = 358.
deleting insn with uid = 358.
ending the processing of deferred insns

;; Function izp_transpose (izp_transpose)


25 basic blocks, 37 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  17 [4.3%]  3 [95.7%]  (fallthru)


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 85, maybe hot.
Predecessors:  2 [95.7%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  4 [95.7%]  (fallthru) 17 [4.3%] 


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 85, maybe hot.
Predecessors:  3 [95.7%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  5 [91.0%]  (fallthru) 16 [9.0%] 


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 77, maybe hot.
Predecessors:  4 [91.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  6 [100.0%]  (fallthru) 8


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 77, maybe hot.
Predecessors:  5 [100.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  7 [100.0%]  (fallthru) 16


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 77, maybe hot.
Predecessors:  6 [100.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  9 [100.0%]  (fallthru)


Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 0, maybe hot.
Predecessors:  5
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  9 [100.0%]  (fallthru)


Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 77, maybe hot.
Predecessors:  8 [100.0%]  (fallthru) 7 [100.0%]  (fallthru)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  10 [100.0%]  (fallthru) 14


Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 77, maybe hot.
Predecessors:  9 [100.0%]  (fallthru)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  12 [100.0%]  (fallthru)


Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 784, maybe hot.
Predecessors:  12 [91.0%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  12 [100.0%]  (fallthru)


Basic block 12 , prev 11, next 13, loop_depth 1, count 0, freq 861, maybe hot.
Predecessors:  11 [100.0%]  (fallthru) 10 [100.0%]  (fallthru)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  11 [91.0%]  13 [9.0%]  (fallthru)


Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 77, maybe hot.
Predecessors:  12 [9.0%]  (fallthru)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  14 [100.0%]  (fallthru) 16


Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 77, maybe hot.
Predecessors:  13 [100.0%]  (fallthru) 9
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  15 [100.0%]  (fallthru)


Basic block 15 , prev 14, next 16, loop_depth 1, count 0, freq 861, maybe hot.
Predecessors:  15 [91.0%]  14 [100.0%]  (fallthru)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  15 [91.0%]  16 [9.0%]  (fallthru)


Basic block 16 , prev 15, next 17, loop_depth 0, count 0, freq 85, maybe hot.
Predecessors:  15 [9.0%]  (fallthru) 4 [9.0%]  6 13
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  18 [100.0%]  (fallthru)


Basic block 17 , prev 16, next 18, loop_depth 0, count 0, freq 4, maybe hot.
Predecessors:  3 [4.3%]  2 [4.3%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  18 [100.0%]  (fallthru)


Basic block 18 , prev 17, next 19, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors:  16 [100.0%]  (fallthru) 17 [100.0%]  (fallthru)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  19 [91.0%]  (fallthru) 24 [9.0%] 


Basic block 19 , prev 18, next 20, loop_depth 0, count 0, freq 81, maybe hot.
Predecessors:  18 [91.0%]  (fallthru)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  22 [100.0%]  (fallthru)


Basic block 20 , prev 19, next 21, loop_depth 2, count 0, freq 9100, maybe hot.
Predecessors:  20 [91.0%]  23 [100.0%]  (fallthru)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  20 [91.0%]  21 [9.0%]  (fallthru)


Basic block 21 , prev 20, next 22, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  20 [9.0%]  (fallthru) 22 [9.0%] 
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  22 [91.0%]  (fallthru) 24 [9.0%] 


Basic block 22 , prev 21, next 23, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  21 [91.0%]  (fallthru) 19 [100.0%]  (fallthru)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  23 [91.0%]  (fallthru) 21 [9.0%] 


Basic block 23 , prev 22, next 24, loop_depth 1, count 0, freq 819, maybe hot.
Predecessors:  22 [91.0%]  (fallthru)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  20 [100.0%]  (fallthru)


Basic block 24 , prev 23, next 1, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors:  21 [9.0%]  18 [9.0%] 
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 1 , prev 24, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors:  24 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 25 n_edges 37 count 33 (  1.3)


izp_transpose

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,5u} r1={5d,2u} r2={4d} r4={7d,4u} r5={7d,4u} r6={1d,24u} r7={1d,27u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,23u} r17={52d,16u} r18={3d} r19={3d} r20={1d,24u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r65={2d,4u} r67={1d,1u} r69={2d,2u} r73={1d,4u} r74={1d,2u} r78={1d,1u} r80={2d,2u} r86={2d,8u} r90={1d,6u} r94={2d,4u} r95={2d,2u} r120={2d,2u} r121={1d,1u} r122={1d,1u} r128={1d,4u} r139={1d,2u} r144={1d,2u} r145={1d,2u} r146={1d,3u} r147={4d,10u} r150={1d,1u} r156={2d,2u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r161={1d,4u} r164={1d,2u} r169={1d,1u} r170={1d,1u} r171={1d,9u} r172={1d,7u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r182={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,2u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} 
;;    total ref usage 562{295d,267u,0e} in 150{147 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 17 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[3]->( 4 17 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 3 )->[4]->( 5 16 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 4 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 5 )->[6]->( 7 16 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 6 )->[7]->( 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 5 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 8 7 )->[9]->( 10 14 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 9 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 12 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 11 10 )->[12]->( 11 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 12 )->[13]->( 14 16 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 13 9 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 15 14 )->[15]->( 15 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 15 4 6 13 )->[16]->( 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 3 2 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 16 17 )->[18]->( 19 24 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 18 )->[19]->( 22 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 20 23 )->[20]->( 20 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 20 22 )->[21]->( 22 24 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 21 19 )->[22]->( 23 21 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 22 )->[23]->( 20 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 21 18 )->[24]->( 1 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 24 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
  Adding insn 42 to worklist
  Adding insn 38 to worklist
  Adding insn 35 to worklist
  Adding insn 29 to worklist
  Adding insn 26 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 46 to worklist
  Adding insn 50 to worklist
  Adding insn 48 to worklist
  Adding insn 62 to worklist
  Adding insn 68 to worklist
  Adding insn 66 to worklist
  Adding insn 64 to worklist
  Adding insn 75 to worklist
  Adding insn 113 to worklist
  Adding insn 108 to worklist
  Adding insn 106 to worklist
  Adding insn 101 to worklist
  Adding insn 117 to worklist
  Adding insn 138 to worklist
  Adding insn 133 to worklist
  Adding insn 130 to worklist
  Adding insn 146 to worklist
  Adding insn 157 to worklist
  Adding insn 152 to worklist
  Adding insn 151 to worklist
  Adding insn 164 to worklist
  Adding insn 162 to worklist
  Adding insn 160 to worklist
  Adding insn 181 to worklist
  Adding insn 177 to worklist
  Adding insn 175 to worklist
  Adding insn 187 to worklist
  Adding insn 184 to worklist
  Adding insn 193 to worklist
  Adding insn 190 to worklist
  Adding insn 207 to worklist
Finished finding needed instructions:
processing block 24 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 204 to worklist
  Adding insn 200 to worklist
processing block 21 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
  Adding insn 186 to worklist
  Adding insn 185 to worklist
processing block 20 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 94 121 170 171
  Adding insn 180 to worklist
  Adding insn 178 to worklist
  Adding insn 174 to worklist
  Adding insn 173 to worklist
processing block 23 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 94 121 170 171
  Adding insn 14 to worklist
  Adding insn 195 to worklist
processing block 22 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
  Adding insn 192 to worklist
processing block 19 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
  Adding insn 15 to worklist
  Adding insn 169 to worklist
  Adding insn 168 to worklist
  Adding insn 167 to worklist
  Adding insn 166 to worklist
processing block 18 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
  Adding insn 163 to worklist
processing block 17 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
  Adding insn 13 to worklist
  Adding insn 156 to worklist
  Adding insn 155 to worklist
  Adding insn 154 to worklist
  Adding insn 153 to worklist
processing block 11 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 156 157 159 164 170 171 172
  Adding insn 11 to worklist
processing block 16 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
  Adding insn 145 to worklist
processing block 15 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 86 90 95 147 150 170 171 172
  Adding insn 137 to worklist
  Adding insn 135 to worklist
  Adding insn 134 to worklist
  Adding insn 131 to worklist
processing block 14 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 86 90 95 147 150 170 171 172
  Adding insn 128 to worklist
  Adding insn 127 to worklist
  Adding insn 126 to worklist
  Adding insn 125 to worklist
  Adding insn 124 to worklist
  Adding insn 123 to worklist
  Adding insn 122 to worklist
  Adding insn 121 to worklist
  Adding insn 120 to worklist
processing block 13 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 147 170 171 172
  Adding insn 116 to worklist
  Adding insn 115 to worklist
processing block 12 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 157 158 159 164 170 171 172
  Adding insn 112 to worklist
  Adding insn 110 to worklist
  Adding insn 109 to worklist
  Adding insn 105 to worklist
  Adding insn 104 to worklist
  Adding insn 103 to worklist
  Adding insn 102 to worklist
  Adding insn 100 to worklist
  Adding insn 99 to worklist
  Adding insn 98 to worklist
  Adding insn 97 to worklist
  Adding insn 96 to worklist
  Adding insn 95 to worklist
  Adding insn 94 to worklist
  Adding insn 93 to worklist
  Adding insn 92 to worklist
processing block 10 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 156 157 159 164 170 171 172
  Adding insn 12 to worklist
  Adding insn 90 to worklist
  Adding insn 89 to worklist
  Adding insn 88 to worklist
  Adding insn 87 to worklist
  Adding insn 86 to worklist
  Adding insn 85 to worklist
  Adding insn 84 to worklist
  Adding insn 83 to worklist
  Adding insn 82 to worklist
  Adding insn 81 to worklist
  Adding insn 80 to worklist
  Adding insn 79 to worklist
  Adding insn 78 to worklist
  Adding insn 77 to worklist
processing block 9 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 144 145 146 147 170 171 172
  Adding insn 74 to worklist
  Adding insn 73 to worklist
  Adding insn 72 to worklist
  Adding insn 71 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 86 90 122 128 147 170 171 172
  Adding insn 9 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 86 90 122 128 170 171 172
  Adding insn 67 to worklist
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 86 90 122 128 147 170 171 172
  Adding insn 10 to worklist
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 74 86 90 122 128 170 171 172
  Adding insn 61 to worklist
  Adding insn 60 to worklist
  Adding insn 59 to worklist
  Adding insn 58 to worklist
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
  Adding insn 54 to worklist
  Adding insn 53 to worklist
  Adding insn 52 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
  Adding insn 49 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
  Adding insn 5 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 25 n_edges 37 count 30 (  1.2)
;; Following path with 55 sets: 2 3 4 5 8 
deferring rescan insn with uid = 27.
deferring rescan insn with uid = 28.
deferring rescan insn with uid = 36.
deferring rescan insn with uid = 37.
deferring rescan insn with uid = 53.
deferring rescan insn with uid = 53.
deferring rescan insn with uid = 54.
deferring rescan insn with uid = 58.
deferring rescan insn with uid = 59.
;; Following path with 59 sets: 2 3 4 5 6 7 
deferring rescan insn with uid = 64.
deferring rescan insn with uid = 67.
;; Following path with 28 sets: 9 10 
deferring rescan insn with uid = 82.
deferring rescan insn with uid = 83.
deferring rescan insn with uid = 85.
deferring rescan insn with uid = 86.
deferring rescan insn with uid = 87.
deferring rescan insn with uid = 88.
;; Following path with 23 sets: 12 11 
deferring rescan insn with uid = 101.
deferring rescan insn with uid = 102.
deferring rescan insn with uid = 103.
deferring rescan insn with uid = 103.
deferring rescan insn with uid = 104.
deferring rescan insn with uid = 106.
;; Following path with 26 sets: 12 13 
;; Following path with 15 sets: 14 
;; Following path with 10 sets: 15 
;; Following path with 2 sets: 16 
;; Following path with 8 sets: 17 
;; Following path with 12 sets: 18 19 
;; Following path with 5 sets: 22 23 
;; Following path with 8 sets: 20 
;; Following path with 5 sets: 21 
;; Following path with 3 sets: 24 
deferring rescan insn with uid = 204.


try_optimize_cfg iteration 1



izp_transpose

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,5u} r1={5d,2u} r2={4d} r4={7d,4u} r5={7d,4u} r6={1d,24u} r7={1d,27u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,23u} r17={52d,16u} r18={3d} r19={3d} r20={1d,24u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r65={2d,4u} r67={1d,1u} r69={2d,2u} r73={1d,4u} r74={1d,2u} r78={1d,1u} r80={2d,2u} r86={2d,8u} r90={1d,6u} r94={2d,4u} r95={2d,2u} r120={2d,2u} r121={1d,1u} r122={1d,1u} r128={1d,4u} r139={1d,2u} r144={1d,2u} r145={1d,2u} r146={1d,3u} r147={4d,10u} r150={1d,1u} r156={2d,2u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r161={1d,4u} r164={1d,2u} r169={1d,1u} r170={1d,1u} r171={1d,9u} r172={1d,7u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r182={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,2u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} 
;;    total ref usage 562{295d,267u,0e} in 150{147 regular + 3 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 86 90 170 171 172 173 174 175 176 177 178 179 180 182
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 86 90 170 171 172 173 174 175 176 177 178 179 180 182
;; live  kill	 17 [flags]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 16 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 5 16 6 2 (set (reg/v/f:DI 170 [ image ])
        (reg:DI 5 di [ image ])) ../src/izp-gaussian.c:549 62 {*movdi_internal_rex64}
     (nil))

(insn 6 5 7 2 (set (reg/v:SI 171 [ cols ])
        (reg:SI 4 si [ cols ])) ../src/izp-gaussian.c:549 64 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (reg/v:SI 172 [ rows ])
        (reg:SI 1 dx [ rows ])) ../src/izp-gaussian.c:549 64 {*movsi_internal}
     (nil))

(note 8 7 18 2 NOTE_INSN_FUNCTION_BEG)

(debug_insn 18 8 19 2 (var_location:SI width (reg/v:SI 172 [ rows ])) -1
     (nil))

(debug_insn 19 18 20 2 (var_location:SI height (reg/v:SI 171 [ cols ])) -1
     (nil))

(debug_insn 20 19 21 2 (var_location:SI size (const_int 4 [0x4])) -1
     (nil))

(insn 21 20 22 2 (parallel [
            (set (reg:SI 173)
                (plus:SI (reg/v:SI 171 [ cols ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:583 252 {*addsi_1}
     (nil))

(insn 22 21 23 2 (set (reg:DI 174)
        (sign_extend:DI (reg:SI 173))) ../src/izp-gaussian.c:583 126 {*extendsidi2_rex64}
     (nil))

(insn 23 22 24 2 (parallel [
            (set (reg:DI 175)
                (ashift:DI (reg:DI 174)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:583 498 {*ashldi3_1}
     (nil))

(insn 24 23 25 2 (set (reg:DI 4 si)
        (reg:DI 175)) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (nil))

(insn 25 24 26 2 (set (reg:DI 5 di)
        (const_int 32 [0x20])) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (nil))

(call_insn 26 25 27 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memalign") [flags 0x41]  <function_decl 0x2ae3457b0b00 memalign>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:583 929 {*call_value_0_rex64}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 27 26 28 2 (set (reg/v/f:DI 86 [ extImage ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (expr_list:REG_NOALIAS (reg/f:DI 176)
        (nil)))

(insn 28 27 29 2 (set (reg/f:DI 176)
        (reg/v/f:DI 86 [ extImage ])) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (nil))

(debug_insn 29 28 30 2 (var_location:DI idx (reg/v/f:DI 86 [ extImage ])) ../src/izp-gaussian.c:583 -1
     (nil))

(insn 30 29 31 2 (parallel [
            (set (reg:SI 177)
                (mult:SI (reg/v:SI 172 [ rows ])
                    (reg/v:SI 171 [ cols ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:584 333 {*mulsi3_1}
     (nil))

(insn 31 30 32 2 (parallel [
            (set (reg:SI 178)
                (ashift:SI (reg:SI 177)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:584 497 {*ashlsi3_1}
     (nil))

(insn 32 31 33 2 (set (reg:DI 179)
        (sign_extend:DI (reg:SI 178))) ../src/izp-gaussian.c:584 126 {*extendsidi2_rex64}
     (nil))

(insn 33 32 34 2 (set (reg:DI 4 si)
        (reg:DI 179)) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (nil))

(insn 34 33 35 2 (set (reg:DI 5 di)
        (const_int 32 [0x20])) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (nil))

(call_insn 35 34 36 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memalign") [flags 0x41]  <function_decl 0x2ae3457b0b00 memalign>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:584 929 {*call_value_0_rex64}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 36 35 37 2 (set (reg/v/f:DI 90 [ heap ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (expr_list:REG_NOALIAS (reg/f:DI 180)
        (nil)))

(insn 37 36 38 2 (set (reg/f:DI 180)
        (reg/v/f:DI 90 [ heap ])) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (nil))

(debug_insn 38 37 39 2 (var_location:DI heap (reg/v/f:DI 90 [ heap ])) ../src/izp-gaussian.c:584 -1
     (nil))

(insn 39 38 40 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 90 [ heap ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 3 {*cmpdi_ccno_1}
     (nil))

(insn 40 39 41 2 (set (reg:QI 182)
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 585 {*setcc_qi}
     (nil))

(insn 41 40 42 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 182)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 0 {*cmpqi_ccno_1}
     (nil))

(jump_insn 42 41 218 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 149)
            (pc))) ../src/izp-gaussian.c:586 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 434 [0x1b2])
        (nil))
 -> 149)
;; End of basic block 2 -> ( 17 3)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172


;; Succ edge  17 [4.3%] 
;; Succ edge  3 [95.7%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  def 	 17 [flags] 184
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; live  gen 	 17 [flags] 184
;; live  kill	

;; Pred edge  2 [95.7%]  (fallthru)
(note 218 42 43 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 43 218 44 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 86 [ extImage ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 3 {*cmpdi_ccno_1}
     (nil))

(insn 44 43 45 3 (set (reg:QI 184)
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 585 {*setcc_qi}
     (nil))

(insn 45 44 46 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 184)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 0 {*cmpqi_ccno_1}
     (nil))

(jump_insn 46 45 47 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 149)
            (pc))) ../src/izp-gaussian.c:586 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 434 [0x1b2])
        (nil))
 -> 149)
;; End of basic block 3 -> ( 4 17)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172


;; Succ edge  4 [95.7%]  (fallthru)
;; Succ edge  17 [4.3%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 171
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  3 [95.7%]  (fallthru)
(note 47 46 48 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 48 47 49 4 (var_location:SI i (const_int 0 [0])) -1
     (nil))

(insn 49 48 50 4 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 171 [ cols ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:587 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 50 49 51 4 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 143)
            (pc))) ../src/izp-gaussian.c:587 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 143)
;; End of basic block 4 -> ( 5 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172


;; Succ edge  5 [91.0%]  (fallthru)
;; Succ edge  16 [9.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 171
;; lr  def 	 17 [flags] 73 74 122 128 185 186 187 188
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; live  gen 	 17 [flags] 73 74 122 128 185 186 187 188
;; live  kill	 17 [flags]

;; Pred edge  4 [91.0%]  (fallthru)
(note 51 50 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 5 (set (reg:SI 73 [ niters.737 ])
        (reg/v:SI 171 [ cols ])) ../src/izp-gaussian.c:587 64 {*movsi_internal}
     (nil))

(insn 53 52 54 5 (set (reg/f:DI 74 [ D.8439 ])
        (reg/v/f:DI 86 [ extImage ])) ../src/izp-gaussian.c:549 62 {*movdi_internal_rex64}
     (nil))

(insn 54 53 55 5 (parallel [
            (set (reg:DI 185)
                (and:DI (reg/v/f:DI 86 [ extImage ])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 379 {*anddi_1}
     (nil))

(insn 55 54 56 5 (parallel [
            (set (reg:DI 186)
                (lshiftrt:DI (reg:DI 185)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 533 {*lshrdi3_1}
     (nil))

(insn 56 55 57 5 (parallel [
            (set (reg:DI 187)
                (neg:DI (reg:DI 186)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 448 {*negdi2_1}
     (nil))

(insn 57 56 58 5 (parallel [
            (set (reg:SI 188)
                (and:SI (subreg:SI (reg:DI 187) 0)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 380 {*andsi_1}
     (nil))

(insn 58 57 59 5 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 188)
            (reg/v:SI 171 [ cols ]))) ../src/izp-gaussian.c:549 6 {*cmpsi_1}
     (nil))

(insn 59 58 60 5 (set (reg:SI 128 [ prolog_loop_niters.741 ])
        (if_then_else:SI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg:SI 188)
            (reg/v:SI 171 [ cols ]))) ../src/izp-gaussian.c:549 885 {*movsicc_noc}
     (nil))

(insn 60 59 61 5 (set (reg:DI 122 [ prolog_loop_niters.742 ])
        (zero_extend:DI (reg:SI 128 [ prolog_loop_niters.741 ]))) ../src/izp-gaussian.c:549 114 {*zero_extendsidi2_rex64}
     (nil))

(insn 61 60 62 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 128 [ prolog_loop_niters.741 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:549 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 62 61 63 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 213)
            (pc))) ../src/izp-gaussian.c:549 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 0 [0])
        (nil))
 -> 213)
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 74 86 90 122 128 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 74 86 90 122 128 170 171 172


;; Succ edge  6 [100.0%]  (fallthru)
;; Succ edge  8

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 74 86 90 122 128 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 74 90 128
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 74 86 90 122 128 170 171 172
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
(note 63 62 64 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 64 63 66 6 (set (mem/f:DI (reg/v/f:DI 86 [ extImage ]) [2 MEM[base: D.8506_51, offset: 0B]+0 S8 A64])
        (reg/v/f:DI 90 [ heap ])) ../src/izp-gaussian.c:588 62 {*movdi_internal_rex64}
     (nil))

(debug_insn 66 64 67 6 (var_location:SI i (const_int 1 [0x1])) -1
     (nil))

(insn 67 66 68 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 171 [ cols ])
            (reg:SI 128 [ prolog_loop_niters.741 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 68 67 209 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 143)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 0 [0])
        (nil))
 -> 143)
;; End of basic block 6 -> ( 7 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 86 90 122 128 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 86 90 122 128 170 171 172


;; Succ edge  7 [100.0%]  (fallthru)
;; Succ edge  16

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 86 90 122 128 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 147
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 86 90 122 128 170 171 172
;; live  gen 	 147
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
(note 209 68 9 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 9 209 213 7 (set (reg/v:SI 147 [ i ])
        (const_int 1 [0x1])) ../src/izp-gaussian.c:587 64 {*movsi_internal}
     (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 86 90 122 128 147 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 86 90 122 128 147 170 171 172


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 86 90 122 128 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 147
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 86 90 122 128 170 171 172
;; live  gen 	 147
;; live  kill	

;; Pred edge  5
(code_label 213 9 212 8 59 "" [1 uses])

(note 212 213 10 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 10 212 69 8 (set (reg/v:SI 147 [ i ])
        (const_int 0 [0])) ../src/izp-gaussian.c:549 64 {*movsi_internal}
     (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 86 90 122 128 147 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 86 90 122 128 147 170 171 172


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 86 90 122 128 147 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 128
;; lr  def 	 17 [flags] 144 145 146
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73 86 90 122 128 147 170 171 172
;; live  gen 	 17 [flags] 144 145 146
;; live  kill	 17 [flags]

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 69 10 70 9 48 "" [0 uses])

(note 70 69 71 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 9 (parallel [
            (set (reg:SI 144 [ niters.745 ])
                (minus:SI (reg:SI 73 [ niters.737 ])
                    (reg:SI 128 [ prolog_loop_niters.741 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 291 {*subsi_1}
     (nil))

(insn 72 71 73 9 (parallel [
            (set (reg:SI 145 [ bnd.746 ])
                (lshiftrt:SI (reg:SI 144 [ niters.745 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 531 {*lshrsi3_1}
     (nil))

(insn 73 72 74 9 (parallel [
            (set (reg:SI 146 [ ratio_mult_vf.747 ])
                (ashift:SI (reg:SI 145 [ bnd.746 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 497 {*ashlsi3_1}
     (nil))

(insn 74 73 75 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 146 [ ratio_mult_vf.747 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:588 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 75 74 76 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 118)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 0 [0])
        (nil))
 -> 118)
;; End of basic block 9 -> ( 10 14)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 144 145 146 147 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 144 145 146 147 170 171 172


;; Succ edge  10 [100.0%]  (fallthru)
;; Succ edge  14

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 144 145 146 147 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 147 172
;; lr  def 	 17 [flags] 80 120 156 157 159 164 189 190 191 192 193 194 195 196 197
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 122 144 145 146 147 170 171 172
;; live  gen 	 80 120 156 157 159 164 189 190 191 192 193 194 195 196 197
;; live  kill	 17 [flags]

;; Pred edge  9 [100.0%]  (fallthru)
(note 76 75 77 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 78 10 (parallel [
            (set (reg:SI 190)
                (plus:SI (reg/v:SI 147 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (nil))

(insn 78 77 79 10 (parallel [
            (set (reg:SI 191)
                (plus:SI (reg/v:SI 147 [ i ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (nil))

(insn 79 78 80 10 (parallel [
            (set (reg:SI 192)
                (plus:SI (reg/v:SI 147 [ i ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (nil))

(insn 80 79 81 10 (set (reg:V2SI 193)
        (vec_concat:V2SI (reg:SI 191)
            (reg:SI 192))) ../src/izp-gaussian.c:588 1791 {*vec_concatv2si_sse2}
     (nil))

(insn 81 80 82 10 (set (reg:V2SI 194)
        (vec_concat:V2SI (reg/v:SI 147 [ i ])
            (reg:SI 190))) ../src/izp-gaussian.c:588 1791 {*vec_concatv2si_sse2}
     (nil))

(insn 82 81 83 10 (set (reg:V4SI 156 [ vect_vec_iv_.752 ])
        (vec_concat:V4SI (reg:V2SI 194)
            (reg:V2SI 193))) ../src/izp-gaussian.c:588 1794 {*vec_concatv4si_1}
     (nil))

(insn 83 82 84 10 (set (reg:V4SI 189)
        (reg:V4SI 156 [ vect_vec_iv_.752 ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))

(insn 84 83 85 10 (set (reg:V4SI 157 [ vect_cst_.751 ])
        (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_EQUAL (const_vector:V4SI [
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
            ])
        (nil)))

(insn 85 84 86 10 (set (reg:V4SI 159 [ vect_cst_.754 ])
        (vec_duplicate:V4SI (reg/v:SI 172 [ rows ]))) ../src/izp-gaussian.c:588 1785 {*vec_dupv4si}
     (nil))

(insn 86 85 87 10 (set (reg:V4SI 195)
        (reg:V4SI 159 [ vect_cst_.754 ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))

(insn 87 86 88 10 (set (reg:V2DI 164 [ vect_cst_.759 ])
        (vec_duplicate:V2DI (reg/v/f:DI 90 [ heap ]))) ../src/izp-gaussian.c:588 1787 {*vec_dupv2di_sse3}
     (nil))

(insn 88 87 89 10 (set (reg:V2DI 196)
        (reg:V2DI 164 [ vect_cst_.759 ])) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (nil))

(insn 89 88 90 10 (parallel [
            (set (reg:DI 197)
                (ashift:DI (reg:DI 122 [ prolog_loop_niters.742 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 498 {*ashldi3_1}
     (nil))

(insn 90 89 12 10 (parallel [
            (set (reg:DI 120 [ ivtmp.797 ])
                (plus:DI (reg/v/f:DI 86 [ extImage ])
                    (reg:DI 197)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 253 {*adddi_1}
     (nil))

(insn 12 90 217 10 (set (reg:SI 80 [ ivtmp.795 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:588 64 {*movsi_internal}
     (nil))
;; End of basic block 10 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 156 157 159 164 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 156 157 159 164 170 171 172


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 157 158 159 164 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 158
;; lr  def 	 156
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 157 158 159 164 170 171 172
;; live  gen 	 156
;; live  kill	

;; Pred edge  12 [91.0%] 
(code_label 217 12 216 11 60 "" [1 uses])

(note 216 217 11 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 11 216 111 11 (set (reg:V4SI 156 [ vect_vec_iv_.752 ])
        (reg:V4SI 158 [ vect_vec_iv_.752 ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))
;; End of basic block 11 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 156 157 159 164 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 156 157 159 164 170 171 172


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 156 157 159 164 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 120 145 156 157 159 164
;; lr  def 	 17 [flags] 80 120 139 158 161 198 199 200 202 203 204 205 207 208 209
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 156 157 159 164 170 171 172
;; live  gen 	 17 [flags] 80 120 139 158 161 198 199 200 202 203 204 205 207 208 209
;; live  kill	 17 [flags]

;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 111 11 91 12 51 "" [0 uses])

(note 91 111 92 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 93 12 (set (reg:V4SI 158 [ vect_vec_iv_.752 ])
        (plus:V4SI (reg:V4SI 156 [ vect_vec_iv_.752 ])
            (reg:V4SI 157 [ vect_cst_.751 ]))) ../src/izp-gaussian.c:588 1570 {*addv4si3}
     (nil))

(insn 93 92 94 12 (set (reg:V4SI 198)
        (mult:V4SI (reg:V4SI 159 [ vect_cst_.754 ])
            (reg:V4SI 156 [ vect_vec_iv_.752 ]))) ../src/izp-gaussian.c:588 1605 {*sse2_mulv4si3}
     (nil))

(insn 94 93 95 12 (set (reg:V4SI 199)
        (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_EQUAL (const_vector:V4SI [
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
            ])
        (nil)))

(insn 95 94 96 12 (set (reg:V4SI 161 [ vect_var_.755 ])
        (mult:V4SI (reg:V4SI 198)
            (reg:V4SI 199))) ../src/izp-gaussian.c:588 1605 {*sse2_mulv4si3}
     (nil))

(insn 96 95 97 12 (set (reg/f:DI 139 [ D.8532 ])
        (reg:DI 120 [ ivtmp.797 ])) ../src/izp-gaussian.c:549 62 {*movdi_internal_rex64}
     (nil))

(insn 97 96 98 12 (set (reg:V4SI 202)
        (const_vector:V4SI [
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
            ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))

(insn 98 97 99 12 (set (reg:V4SI 203)
        (gt:V4SI (reg:V4SI 202)
            (reg:V4SI 161 [ vect_var_.755 ]))) ../src/izp-gaussian.c:588 1665 {sse2_gtv4si3}
     (nil))

(insn 99 98 100 12 (set (subreg:V4SI (reg:V2DI 200) 0)
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 161 [ vect_var_.755 ])
                (reg:V4SI 203))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) ../src/izp-gaussian.c:588 1752 {vec_interleave_lowv4si}
     (nil))

(insn 100 99 101 12 (set (reg:V2DI 204)
        (plus:V2DI (reg:V2DI 164 [ vect_cst_.759 ])
            (reg:V2DI 200))) ../src/izp-gaussian.c:588 1572 {*addv2di3}
     (nil))

(insn 101 100 102 12 (set (mem:V2DI (reg:DI 120 [ ivtmp.797 ]) [2 MEM[base: D.8532_112, offset: 0B]+0 S16 A128])
        (reg:V2DI 204)) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (nil))

(insn 102 101 103 12 (set (reg:V4SI 207)
        (reg:V4SI 202)) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_EQUAL (const_vector:V4SI [
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
            ])
        (nil)))

(insn 103 102 104 12 (set (reg:V4SI 208)
        (reg:V4SI 203)) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))

(insn 104 103 105 12 (set (subreg:V4SI (reg:V2DI 205) 0)
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 161 [ vect_var_.755 ])
                (reg:V4SI 203))
            (parallel [
                    (const_int 2 [0x2])
                    (const_int 6 [0x6])
                    (const_int 3 [0x3])
                    (const_int 7 [0x7])
                ]))) ../src/izp-gaussian.c:588 1750 {vec_interleave_highv4si}
     (nil))

(insn 105 104 106 12 (set (reg:V2DI 209)
        (plus:V2DI (reg:V2DI 164 [ vect_cst_.759 ])
            (reg:V2DI 205))) ../src/izp-gaussian.c:588 1572 {*addv2di3}
     (nil))

(insn 106 105 108 12 (set (mem:V2DI (plus:DI (reg:DI 120 [ ivtmp.797 ])
                (const_int 16 [0x10])) [2 MEM[base: D.8532_112, offset: 16B]+0 S16 A128])
        (reg:V2DI 209)) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (nil))

(debug_insn 108 106 109 12 (var_location:SI i (debug_expr:SI D#8)) -1
     (nil))

(insn 109 108 110 12 (parallel [
            (set (reg:SI 80 [ ivtmp.795 ])
                (plus:SI (reg:SI 80 [ ivtmp.795 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (nil))

(insn 110 109 112 12 (parallel [
            (set (reg:DI 120 [ ivtmp.797 ])
                (plus:DI (reg:DI 120 [ ivtmp.797 ])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 253 {*adddi_1}
     (nil))

(insn 112 110 113 12 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 80 [ ivtmp.795 ])
            (reg:SI 145 [ bnd.746 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 113 112 114 12 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 217)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 217)
;; End of basic block 12 -> ( 11 13)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 157 158 159 164 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80 86 90 120 144 145 146 147 157 158 159 164 170 171 172


;; Succ edge  11 [91.0%] 
;; Succ edge  13 [9.0%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 144 146 147 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 144 146 147
;; lr  def 	 17 [flags] 147
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 144 146 147 170 171 172
;; live  gen 	 17 [flags] 147
;; live  kill	 17 [flags]

;; Pred edge  12 [9.0%]  (fallthru)
(note 114 113 115 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 115 114 116 13 (parallel [
            (set (reg/v:SI 147 [ i ])
                (plus:SI (reg/v:SI 147 [ i ])
                    (reg:SI 146 [ ratio_mult_vf.747 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (nil))

(insn 116 115 117 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 144 [ niters.745 ])
            (reg:SI 146 [ ratio_mult_vf.747 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 117 116 118 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 143)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 0 [0])
        (nil))
 -> 143)
;; End of basic block 13 -> ( 14 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 147 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 147 170 171 172


;; Succ edge  14 [100.0%]  (fallthru)
;; Succ edge  16

;; Start of basic block ( 13 9) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 147 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 147 172
;; lr  def 	 17 [flags] 69 95 150 210 211 212 213 214 215
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 147 170 171 172
;; live  gen 	 69 95 150 210 211 212 213 214 215
;; live  kill	 17 [flags]

;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  9
(code_label 118 117 119 14 50 "" [1 uses])

(note 119 118 120 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 120 119 121 14 (parallel [
            (set (reg:SI 210)
                (ashift:SI (reg/v:SI 172 [ rows ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 497 {*ashlsi3_1}
     (nil))

(insn 121 120 122 14 (set (reg:DI 150 [ D.8488 ])
        (sign_extend:DI (reg:SI 210))) ../src/izp-gaussian.c:549 126 {*extendsidi2_rex64}
     (nil))

(insn 122 121 123 14 (parallel [
            (set (reg:SI 211)
                (mult:SI (reg/v:SI 172 [ rows ])
                    (reg/v:SI 147 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 333 {*mulsi3_1}
     (nil))

(insn 123 122 124 14 (parallel [
            (set (reg:SI 212)
                (ashift:SI (reg:SI 211)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 497 {*ashlsi3_1}
     (nil))

(insn 124 123 125 14 (set (reg:DI 213)
        (sign_extend:DI (reg:SI 212))) ../src/izp-gaussian.c:549 126 {*extendsidi2_rex64}
     (nil))

(insn 125 124 126 14 (parallel [
            (set (reg:DI 69 [ ivtmp.771 ])
                (plus:DI (reg/v/f:DI 90 [ heap ])
                    (reg:DI 213)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 253 {*adddi_1}
     (nil))

(insn 126 125 127 14 (set (reg:DI 214 [ i ])
        (sign_extend:DI (reg/v:SI 147 [ i ]))) ../src/izp-gaussian.c:549 126 {*extendsidi2_rex64}
     (nil))

(insn 127 126 128 14 (parallel [
            (set (reg:DI 215)
                (ashift:DI (reg:DI 214 [ i ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 498 {*ashldi3_1}
     (nil))

(insn 128 127 136 14 (parallel [
            (set (reg:DI 95 [ ivtmp.773 ])
                (plus:DI (reg/v/f:DI 86 [ extImage ])
                    (reg:DI 215)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 253 {*adddi_1}
     (nil))
;; End of basic block 14 -> ( 15)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 86 90 95 147 150 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 86 90 95 147 150 170 171 172


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 15 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 86 90 95 147 150 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 95 147 150 171
;; lr  def 	 17 [flags] 69 95 147
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 86 90 95 147 150 170 171 172
;; live  gen 	 17 [flags] 69 95 147
;; live  kill	 17 [flags]

;; Pred edge  15 [91.0%] 
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 136 128 129 15 53 "" [1 uses])

(note 129 136 130 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 130 129 131 15 (set (mem/f:DI (reg:DI 95 [ ivtmp.773 ]) [2 MEM[base: D.8496_49, offset: 0B]+0 S8 A64])
        (reg:DI 69 [ ivtmp.771 ])) ../src/izp-gaussian.c:588 62 {*movdi_internal_rex64}
     (nil))

(insn 131 130 133 15 (parallel [
            (set (reg/v:SI 147 [ i ])
                (plus:SI (reg/v:SI 147 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 252 {*addsi_1}
     (nil))

(debug_insn 133 131 134 15 (var_location:SI i (reg/v:SI 147 [ i ])) -1
     (nil))

(insn 134 133 135 15 (parallel [
            (set (reg:DI 69 [ ivtmp.771 ])
                (plus:DI (reg:DI 69 [ ivtmp.771 ])
                    (reg:DI 150 [ D.8488 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 253 {*adddi_1}
     (nil))

(insn 135 134 137 15 (parallel [
            (set (reg:DI 95 [ ivtmp.773 ])
                (plus:DI (reg:DI 95 [ ivtmp.773 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 253 {*adddi_1}
     (nil))

(insn 137 135 138 15 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 171 [ cols ])
            (reg/v:SI 147 [ i ]))) ../src/izp-gaussian.c:587 6 {*cmpsi_1}
     (nil))

(jump_insn 138 137 143 15 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 136)
            (pc))) ../src/izp-gaussian.c:587 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 136)
;; End of basic block 15 -> ( 15 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 86 90 95 147 150 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 86 90 95 147 150 170 171 172


;; Succ edge  15 [91.0%] 
;; Succ edge  16 [9.0%]  (fallthru)

;; Start of basic block ( 15 4 6 13) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 171
;; lr  def 	 216
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 90 170 171 172
;; live  gen 	 216
;; live  kill	

;; Pred edge  15 [9.0%]  (fallthru)
;; Pred edge  4 [9.0%] 
;; Pred edge  6
;; Pred edge  13
(code_label 143 138 144 16 47 "" [3 uses])

(note 144 143 145 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 145 144 146 16 (set (reg:DI 216 [ cols ])
        (sign_extend:DI (reg/v:SI 171 [ cols ]))) ../src/izp-gaussian.c:590 126 {*extendsidi2_rex64}
     (nil))

(insn 146 145 149 16 (set (mem/f:DI (plus:DI (mult:DI (reg:DI 216 [ cols ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 86 [ extImage ])) [2 *D.8368_54+0 S8 A64])
        (reg/v/f:DI 90 [ heap ])) ../src/izp-gaussian.c:590 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 16 -> ( 18)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 86
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 170 171 172
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 86
;; live  kill	

;; Pred edge  3 [4.3%] 
;; Pred edge  2 [4.3%] 
(code_label 149 146 150 17 46 "" [2 uses])

(note 150 149 151 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(debug_insn 151 150 152 17 (var_location:DI __stream (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) ../src/izp-gaussian.c:593 -1
     (nil))

(debug_insn 152 151 153 17 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2ae345ba6dc0 *.LC4>)) ../src/izp-gaussian.c:593 -1
     (nil))

(insn 153 152 154 17 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2ae345ba6dc0 *.LC4>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 154 153 155 17 (set (reg:SI 4 si)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 64 {*movsi_internal}
     (nil))

(insn 155 154 156 17 (set (reg:DI 5 di)
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 156 155 157 17 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 66 {*movqi_internal}
     (nil))

(call_insn 157 156 13 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__fprintf_chk") [flags 0x41]  <function_decl 0x2ae34567a300 __fprintf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 929 {*call_value_0_rex64}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))

(insn 13 157 158 17 (set (reg/v/f:DI 86 [ extImage ])
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 17 -> ( 18)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 16 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 172
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
(code_label 158 13 159 18 54 "" [0 uses])

(note 159 158 160 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(debug_insn 160 159 162 18 (var_location:DI extImage (clobber (const_int 0 [0]))) ../src/izp-gaussian.c:552 -1
     (nil))

(debug_insn 162 160 163 18 (var_location:SI i (const_int 0 [0])) -1
     (nil))

(insn 163 162 164 18 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 172 [ rows ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:555 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 164 163 165 18 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 198)
            (pc))) ../src/izp-gaussian.c:555 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 198)
;; End of basic block 18 -> ( 19 24)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172


;; Succ edge  19 [91.0%]  (fallthru)
;; Succ edge  24 [9.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 172
;; lr  def 	 17 [flags] 65 67 217 218 219
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 170 171 172
;; live  gen 	 65 67 217 218 219
;; live  kill	 17 [flags]

;; Pred edge  18 [91.0%]  (fallthru)
(note 165 164 166 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 166 165 167 19 (parallel [
            (set (reg:SI 217)
                (plus:SI (reg/v:SI 172 [ rows ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 252 {*addsi_1}
     (nil))

(insn 167 166 168 19 (set (reg:DI 218)
        (zero_extend:DI (reg:SI 217))) ../src/izp-gaussian.c:549 114 {*zero_extendsidi2_rex64}
     (nil))

(insn 168 167 169 19 (parallel [
            (set (reg:DI 219)
                (plus:DI (reg:DI 218)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 253 {*adddi_1}
     (nil))

(insn 169 168 15 19 (parallel [
            (set (reg:DI 67 [ D.8524 ])
                (ashift:DI (reg:DI 219)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:549 498 {*ashldi3_1}
     (nil))

(insn 15 169 179 19 (set (reg:DI 65 [ ivtmp.792 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:549 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 19 -> ( 22)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 20 23) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 94 121 170 171
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 86 94 121 171
;; lr  def 	 17 [flags] 78 94 220
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 94 121 170 171
;; live  gen 	 17 [flags] 78 94 220
;; live  kill	 17 [flags]

;; Pred edge  20 [91.0%] 
;; Pred edge  23 [100.0%]  (fallthru)
(code_label 179 15 172 20 57 "" [1 uses])

(note 172 179 173 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 173 172 174 20 (set (reg:SF 78 [ D.6960 ])
        (mem:SF (plus:DI (mult:DI (reg:DI 94 [ ivtmp.783 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 121 [ pretmp.724 ])) [3 MEM[base: pretmp.724_90, index: ivtmp.783_111, step: 4, offset: 0B]+0 S4 A32])) ../src/izp-gaussian.c:557 110 {*movsf_internal}
     (nil))

(insn 174 173 175 20 (set (reg/f:DI 220 [ MEM[base: extImage_56, index: ivtmp.783_111, step: 8, offset: 0B] ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 94 [ ivtmp.783 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 86 [ extImage ])) [2 MEM[base: extImage_56, index: ivtmp.783_111, step: 8, offset: 0B]+0 S8 A64])) ../src/izp-gaussian.c:557 62 {*movdi_internal_rex64}
     (nil))

(insn 175 174 177 20 (set (mem:SF (plus:DI (reg/f:DI 220 [ MEM[base: extImage_56, index: ivtmp.783_111, step: 8, offset: 0B] ])
                (reg:DI 65 [ ivtmp.792 ])) [3 *D.6954_14+0 S4 A32])
        (reg:SF 78 [ D.6960 ])) ../src/izp-gaussian.c:557 110 {*movsf_internal}
     (nil))

(debug_insn 177 175 178 20 (var_location:SI j (debug_expr:SI D#9)) -1
     (nil))

(insn 178 177 180 20 (parallel [
            (set (reg:DI 94 [ ivtmp.783 ])
                (plus:DI (reg:DI 94 [ ivtmp.783 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:557 253 {*adddi_1}
     (nil))

(insn 180 178 181 20 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 171 [ cols ])
            (subreg:SI (reg:DI 94 [ ivtmp.783 ]) 0))) ../src/izp-gaussian.c:556 6 {*cmpsi_1}
     (nil))

(jump_insn 181 180 191 20 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 179)
            (pc))) ../src/izp-gaussian.c:556 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 179)
;; End of basic block 20 -> ( 20 21)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 94 121 170 171
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 94 121 170 171


;; Succ edge  20 [91.0%] 
;; Succ edge  21 [9.0%]  (fallthru)

;; Start of basic block ( 20 22) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67
;; lr  def 	 17 [flags] 65
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; live  gen 	 17 [flags] 65
;; live  kill	 17 [flags]

;; Pred edge  20 [9.0%]  (fallthru)
;; Pred edge  22 [9.0%] 
(code_label 191 181 182 21 58 "" [1 uses])

(note 182 191 184 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(debug_insn 184 182 185 21 (var_location:SI i (debug_expr:SI D#10)) -1
     (nil))

(insn 185 184 186 21 (parallel [
            (set (reg:DI 65 [ ivtmp.792 ])
                (plus:DI (reg:DI 65 [ ivtmp.792 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:556 253 {*adddi_1}
     (nil))

(insn 186 185 187 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 65 [ ivtmp.792 ])
            (reg:DI 67 [ D.8524 ]))) ../src/izp-gaussian.c:555 7 {*cmpdi_1}
     (nil))

(jump_insn 187 186 188 21 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 198)
            (pc))) ../src/izp-gaussian.c:555 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 198)
;; End of basic block 21 -> ( 22 24)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171


;; Succ edge  22 [91.0%]  (fallthru)
;; Succ edge  24 [9.0%] 

;; Start of basic block ( 21 19) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 171
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  21 [91.0%]  (fallthru)
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 188 187 189 22 56 "" [0 uses])

(note 189 188 190 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(debug_insn 190 189 192 22 (var_location:SI j (const_int 0 [0])) -1
     (nil))

(insn 192 190 193 22 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 171 [ cols ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:556 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 193 192 194 22 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 191)
            (pc))) ../src/izp-gaussian.c:556 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 191)
;; End of basic block 22 -> ( 23 21)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171


;; Succ edge  23 [91.0%]  (fallthru)
;; Succ edge  21 [9.0%] 

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 170
;; lr  def 	 94 121
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 170 171
;; live  gen 	 94 121
;; live  kill	

;; Pred edge  22 [91.0%]  (fallthru)
(note 194 193 195 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 195 194 14 23 (set (reg/f:DI 121 [ pretmp.724 ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 65 [ ivtmp.792 ])
                    (const_int 2 [0x2]))
                (reg/v/f:DI 170 [ image ])) [2 MEM[base: image_17(D), index: ivtmp.792_70, step: 2, offset: 0B]+0 S8 A64])) ../src/izp-gaussian.c:556 62 {*movdi_internal_rex64}
     (nil))

(insn 14 195 198 23 (set (reg:DI 94 [ ivtmp.783 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:556 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 23 -> ( 20)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 94 121 170 171
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 67 86 94 121 170 171


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 21 18) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  def 	 0 [ax] 169
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; live  gen 	 0 [ax] 169
;; live  kill	

;; Pred edge  21 [9.0%] 
;; Pred edge  18 [9.0%] 
(code_label 198 14 199 24 55 "" [2 uses])

(note 199 198 200 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 200 199 204 24 (set (reg/f:DI 169 [ <retval> ])
        (reg/v/f:DI 86 [ extImage ])) ../src/izp-gaussian.c:561 62 {*movdi_internal_rex64}
     (nil))

(insn 204 200 207 24 (set (reg/i:DI 0 ax)
        (reg/v/f:DI 86 [ extImage ])) ../src/izp-gaussian.c:562 62 {*movdi_internal_rex64}
     (nil))

(insn 207 204 0 24 (use (reg/i:DI 0 ax)) ../src/izp-gaussian.c:562 -1
     (nil))
;; End of basic block 24 -> ( 1)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 27.
deleting insn with uid = 27.
rescanning insn with uid = 28.
deleting insn with uid = 28.
rescanning insn with uid = 36.
deleting insn with uid = 36.
rescanning insn with uid = 37.
deleting insn with uid = 37.
verify found no changes in insn with uid = 53.
rescanning insn with uid = 54.
deleting insn with uid = 54.
rescanning insn with uid = 58.
deleting insn with uid = 58.
rescanning insn with uid = 59.
deleting insn with uid = 59.
rescanning insn with uid = 64.
deleting insn with uid = 64.
rescanning insn with uid = 67.
deleting insn with uid = 67.
rescanning insn with uid = 82.
deleting insn with uid = 82.
rescanning insn with uid = 83.
deleting insn with uid = 83.
rescanning insn with uid = 85.
deleting insn with uid = 85.
rescanning insn with uid = 86.
deleting insn with uid = 86.
rescanning insn with uid = 87.
deleting insn with uid = 87.
rescanning insn with uid = 88.
deleting insn with uid = 88.
rescanning insn with uid = 101.
deleting insn with uid = 101.
rescanning insn with uid = 102.
deleting insn with uid = 102.
rescanning insn with uid = 103.
deleting insn with uid = 103.
rescanning insn with uid = 104.
deleting insn with uid = 104.
rescanning insn with uid = 106.
deleting insn with uid = 106.
rescanning insn with uid = 204.
deleting insn with uid = 204.
ending the processing of deferred insns

;; Function izp_toUintArray (izp_toUintArray)


31 basic blocks, 47 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  17 [4.3%]  3 [95.7%]  (fallthru)


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 85, maybe hot.
Predecessors:  2 [95.7%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  4 [95.7%]  (fallthru) 17 [4.3%] 


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 85, maybe hot.
Predecessors:  3 [95.7%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  5 [91.0%]  (fallthru) 16 [9.0%] 


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 77, maybe hot.
Predecessors:  4 [91.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  6 [100.0%]  (fallthru) 8


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 77, maybe hot.
Predecessors:  5 [100.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  7 [100.0%]  (fallthru) 16


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 77, maybe hot.
Predecessors:  6 [100.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  9 [100.0%]  (fallthru)


Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 0, maybe hot.
Predecessors:  5
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  9 [100.0%]  (fallthru)


Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 77, maybe hot.
Predecessors:  8 [100.0%]  (fallthru) 7 [100.0%]  (fallthru)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  10 [100.0%]  (fallthru) 14


Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 77, maybe hot.
Predecessors:  9 [100.0%]  (fallthru)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  12 [100.0%]  (fallthru)


Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 784, maybe hot.
Predecessors:  12 [91.0%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  12 [100.0%]  (fallthru)


Basic block 12 , prev 11, next 13, loop_depth 1, count 0, freq 861, maybe hot.
Predecessors:  11 [100.0%]  (fallthru) 10 [100.0%]  (fallthru)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  11 [91.0%]  13 [9.0%]  (fallthru)


Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 77, maybe hot.
Predecessors:  12 [9.0%]  (fallthru)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  14 [100.0%]  (fallthru) 16


Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 77, maybe hot.
Predecessors:  13 [100.0%]  (fallthru) 9
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  15 [100.0%]  (fallthru)


Basic block 15 , prev 14, next 16, loop_depth 1, count 0, freq 861, maybe hot.
Predecessors:  15 [91.0%]  14 [100.0%]  (fallthru)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  15 [91.0%]  16 [9.0%]  (fallthru)


Basic block 16 , prev 15, next 17, loop_depth 0, count 0, freq 85, maybe hot.
Predecessors:  15 [9.0%]  (fallthru) 4 [9.0%]  6 13
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  18 [100.0%]  (fallthru)


Basic block 17 , prev 16, next 18, loop_depth 0, count 0, freq 4, maybe hot.
Predecessors:  3 [4.3%]  2 [4.3%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  18 [100.0%]  (fallthru)


Basic block 18 , prev 17, next 19, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors:  16 [100.0%]  (fallthru) 17 [100.0%]  (fallthru)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  25 [91.0%]  30 [9.0%]  (fallthru)


Basic block 19 , prev 18, next 20, loop_depth 2, count 0, freq 9100, maybe hot.
Predecessors:  19 [91.0%]  29 [100.0%]  (fallthru)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  19 [91.0%]  20 [9.0%]  (fallthru)


Basic block 20 , prev 19, next 21, loop_depth 1, count 0, freq 819, maybe hot.
Predecessors:  19 [9.0%]  (fallthru)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  22 [100.0%]  (fallthru) 24


Basic block 21 , prev 20, next 22, loop_depth 0, count 0, freq 0, maybe hot.
Predecessors:  28 27
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  22 [100.0%]  (fallthru)


Basic block 22 , prev 21, next 23, loop_depth 1, count 0, freq 819, maybe hot.
Predecessors:  21 [100.0%]  (fallthru) 20 [100.0%]  (fallthru)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  23 [100.0%]  (fallthru)


Basic block 23 , prev 22, next 24, loop_depth 2, count 0, freq 9100, maybe hot.
Predecessors:  23 [91.0%]  22 [100.0%]  (fallthru)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  23 [91.0%]  24 [9.0%]  (fallthru)


Basic block 24 , prev 23, next 25, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  23 [9.0%]  (fallthru) 26 [9.0%]  20
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  26 [91.0%]  (fallthru) 30 [9.0%] 


Basic block 25 , prev 24, next 26, loop_depth 0, count 0, freq 81, maybe hot.
Predecessors:  18 [91.0%] 
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  26 [100.0%]  (fallthru)


Basic block 26 , prev 25, next 27, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  25 [100.0%]  (fallthru) 24 [91.0%]  (fallthru)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  27 [91.0%]  (fallthru) 24 [9.0%] 


Basic block 27 , prev 26, next 28, loop_depth 1, count 0, freq 819, maybe hot.
Predecessors:  26 [91.0%]  (fallthru)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  21 28 [100.0%]  (fallthru)


Basic block 28 , prev 27, next 29, loop_depth 1, count 0, freq 819, maybe hot.
Predecessors:  27 [100.0%]  (fallthru)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  29 [100.0%]  (fallthru) 21


Basic block 29 , prev 28, next 30, loop_depth 0, count 0, freq 819, maybe hot.
Predecessors:  28 [100.0%]  (fallthru)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  19 [100.0%]  (fallthru)


Basic block 30 , prev 29, next 1, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors:  24 [9.0%]  18 [9.0%]  (fallthru)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 1 , prev 30, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors:  30 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 31 n_edges 47 count 47 (  1.5)


izp_toUintArray

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,5u} r1={5d,2u} r2={4d} r4={7d,4u} r5={7d,4u} r6={1d,30u} r7={1d,33u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,29u} r17={70d,24u} r18={3d} r19={3d} r20={1d,30u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r65={2d,2u} r66={1d,3u} r75={1d,2u} r81={2d,8u} r85={1d,6u} r91={1d,1u} r96={2d,2u} r100={2d,2u} r101={1d,1u} r115={2d,2u} r116={1d,4u} r117={1d,3u} r118={1d,2u} r119={1d,5u} r136={2d,4u} r143={2d,2u} r145={2d,2u} r148={1d,1u} r150={2d,4u} r151={1d,4u} r152={1d,2u} r158={1d,4u} r159={1d,1u} r160={2d,4u} r163={1d,2u} r167={1d,2u} r168={1d,2u} r169={1d,3u} r170={4d,10u} r180={2d,2u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r185={1d,4u} r188={1d,2u} r194={1d,1u} r195={1d,1u} r196={1d,8u} r197={1d,9u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r207={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,2u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={3d,3u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u,1e} r249={1d,1u} r251={1d,1u} r253={1d,1u} r254={1d,1u} r256={1d,1u} r257={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} 
;;    total ref usage 681{339d,341u,1e} in 190{187 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 17 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[3]->( 4 17 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 3 )->[4]->( 5 16 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 4 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 5 )->[6]->( 7 16 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 6 )->[7]->( 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 5 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 8 7 )->[9]->( 10 14 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 9 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 12 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 11 10 )->[12]->( 11 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 12 )->[13]->( 14 16 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 13 9 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 15 14 )->[15]->( 15 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 15 4 6 13 )->[16]->( 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 3 2 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 16 17 )->[18]->( 25 30 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 19 29 )->[19]->( 19 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 19 )->[20]->( 22 24 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 28 27 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 21 20 )->[22]->( 23 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 23 22 )->[23]->( 23 24 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 23 26 20 )->[24]->( 26 30 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 18 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 25 24 )->[26]->( 27 24 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 26 )->[27]->( 21 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 27 )->[28]->( 29 21 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 28 )->[29]->( 19 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 24 18 )->[30]->( 1 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 30 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
  Adding insn 45 to worklist
  Adding insn 41 to worklist
  Adding insn 38 to worklist
  Adding insn 32 to worklist
  Adding insn 29 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 49 to worklist
  Adding insn 53 to worklist
  Adding insn 51 to worklist
  Adding insn 65 to worklist
  Adding insn 71 to worklist
  Adding insn 69 to worklist
  Adding insn 67 to worklist
  Adding insn 78 to worklist
  Adding insn 116 to worklist
  Adding insn 111 to worklist
  Adding insn 109 to worklist
  Adding insn 104 to worklist
  Adding insn 120 to worklist
  Adding insn 141 to worklist
  Adding insn 136 to worklist
  Adding insn 133 to worklist
  Adding insn 149 to worklist
  Adding insn 160 to worklist
  Adding insn 155 to worklist
  Adding insn 154 to worklist
  Adding insn 167 to worklist
  Adding insn 165 to worklist
  Adding insn 163 to worklist
  Adding insn 185 to worklist
  Adding insn 180 to worklist
  Adding insn 178 to worklist
  Adding insn 189 to worklist
  Adding insn 205 to worklist
  Adding insn 200 to worklist
  Adding insn 198 to worklist
  Adding insn 213 to worklist
  Adding insn 210 to worklist
  Adding insn 219 to worklist
  Adding insn 216 to worklist
  Adding insn 230 to worklist
  Adding insn 243 to worklist
  Adding insn 256 to worklist
Finished finding needed instructions:
processing block 30 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 253 to worklist
  Adding insn 249 to worklist
processing block 24 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197
  Adding insn 212 to worklist
  Adding insn 211 to worklist
processing block 23 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 160 195 196 197
  Adding insn 204 to worklist
  Adding insn 202 to worklist
  Adding insn 201 to worklist
  Adding insn 197 to worklist
  Adding insn 196 to worklist
  Adding insn 195 to worklist
  Adding insn 194 to worklist
  Adding insn 193 to worklist
  Adding insn 192 to worklist
processing block 22 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 160 195 196 197
  Adding insn 17 to worklist
processing block 21 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 195 196 197
  Adding insn 16 to worklist
processing block 20 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 195 196 197
  Adding insn 188 to worklist
  Adding insn 187 to worklist
processing block 19 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 81 100 116 117 118 119 136 150 195 196 197
  Adding insn 184 to worklist
  Adding insn 182 to worklist
  Adding insn 181 to worklist
  Adding insn 177 to worklist
  Adding insn 176 to worklist
  Adding insn 175 to worklist
  Adding insn 174 to worklist
  Adding insn 173 to worklist
  Adding insn 172 to worklist
processing block 29 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 81 100 116 117 118 119 136 150 195 196 197
  Adding insn 15 to worklist
  Adding insn 14 to worklist
processing block 28 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 81 116 117 118 119 150 195 196 197
  Adding insn 242 to worklist
  Adding insn 241 to worklist
  Adding insn 240 to worklist
  Adding insn 239 to worklist
  Adding insn 238 to worklist
  Adding insn 237 to worklist
  Adding insn 236 to worklist
  Adding insn 235 to worklist
  Adding insn 234 to worklist
  Adding insn 233 to worklist
  Adding insn 232 to worklist
  Adding insn 231 to worklist
processing block 27 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 81 116 117 118 119 150 195 196 197
  Adding insn 229 to worklist
  Adding insn 228 to worklist
  Adding insn 227 to worklist
  Adding insn 225 to worklist
  Adding insn 224 to worklist
  Adding insn 223 to worklist
  Adding insn 222 to worklist
  Adding insn 221 to worklist
processing block 26 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197
  Adding insn 218 to worklist
processing block 25 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197
  Adding insn 18 to worklist
processing block 18 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 195 196 197
  Adding insn 166 to worklist
processing block 17 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 195 196 197
  Adding insn 13 to worklist
  Adding insn 159 to worklist
  Adding insn 158 to worklist
  Adding insn 157 to worklist
  Adding insn 156 to worklist
processing block 11 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 180 181 183 188 195 196 197
  Adding insn 11 to worklist
processing block 16 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 195 196 197
  Adding insn 148 to worklist
processing block 15 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 81 85 101 145 170 195 196 197
  Adding insn 140 to worklist
  Adding insn 138 to worklist
  Adding insn 137 to worklist
  Adding insn 134 to worklist
processing block 14 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 81 85 101 145 170 195 196 197
  Adding insn 131 to worklist
  Adding insn 130 to worklist
  Adding insn 129 to worklist
  Adding insn 128 to worklist
  Adding insn 127 to worklist
  Adding insn 126 to worklist
  Adding insn 125 to worklist
  Adding insn 124 to worklist
  Adding insn 123 to worklist
processing block 13 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 170 195 196 197
  Adding insn 119 to worklist
  Adding insn 118 to worklist
processing block 12 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 181 182 183 188 195 196 197
  Adding insn 115 to worklist
  Adding insn 113 to worklist
  Adding insn 112 to worklist
  Adding insn 108 to worklist
  Adding insn 107 to worklist
  Adding insn 106 to worklist
  Adding insn 105 to worklist
  Adding insn 103 to worklist
  Adding insn 102 to worklist
  Adding insn 101 to worklist
  Adding insn 100 to worklist
  Adding insn 99 to worklist
  Adding insn 98 to worklist
  Adding insn 97 to worklist
  Adding insn 96 to worklist
  Adding insn 95 to worklist
processing block 10 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 180 181 183 188 195 196 197
  Adding insn 12 to worklist
  Adding insn 93 to worklist
  Adding insn 92 to worklist
  Adding insn 91 to worklist
  Adding insn 90 to worklist
  Adding insn 89 to worklist
  Adding insn 88 to worklist
  Adding insn 87 to worklist
  Adding insn 86 to worklist
  Adding insn 85 to worklist
  Adding insn 84 to worklist
  Adding insn 83 to worklist
  Adding insn 82 to worklist
  Adding insn 81 to worklist
  Adding insn 80 to worklist
processing block 9 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 159 167 168 169 170 195 196 197
  Adding insn 77 to worklist
  Adding insn 76 to worklist
  Adding insn 75 to worklist
  Adding insn 74 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 151 158 159 170 195 196 197
  Adding insn 9 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 151 158 159 195 196 197
  Adding insn 70 to worklist
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 151 158 159 170 195 196 197
  Adding insn 10 to worklist
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 151 152 158 159 195 196 197
  Adding insn 64 to worklist
  Adding insn 63 to worklist
  Adding insn 62 to worklist
  Adding insn 61 to worklist
  Adding insn 60 to worklist
  Adding insn 59 to worklist
  Adding insn 58 to worklist
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
  Adding insn 52 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 7 to worklist
  Adding insn 6 to worklist
  Adding insn 5 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 31 n_edges 47 count 37 (  1.2)
;; Following path with 55 sets: 2 3 4 5 8 
deferring rescan insn with uid = 30.
deferring rescan insn with uid = 31.
deferring rescan insn with uid = 39.
deferring rescan insn with uid = 40.
deferring rescan insn with uid = 56.
deferring rescan insn with uid = 56.
deferring rescan insn with uid = 57.
deferring rescan insn with uid = 61.
deferring rescan insn with uid = 62.
;; Following path with 59 sets: 2 3 4 5 6 7 
deferring rescan insn with uid = 67.
deferring rescan insn with uid = 70.
;; Following path with 28 sets: 9 10 
deferring rescan insn with uid = 85.
deferring rescan insn with uid = 86.
deferring rescan insn with uid = 88.
deferring rescan insn with uid = 89.
deferring rescan insn with uid = 90.
deferring rescan insn with uid = 91.
;; Following path with 23 sets: 12 11 
deferring rescan insn with uid = 104.
deferring rescan insn with uid = 105.
deferring rescan insn with uid = 106.
deferring rescan insn with uid = 106.
deferring rescan insn with uid = 107.
deferring rescan insn with uid = 109.
;; Following path with 26 sets: 12 13 
;; Following path with 15 sets: 14 
;; Following path with 10 sets: 15 
;; Following path with 2 sets: 16 
;; Following path with 8 sets: 17 
;; Following path with 5 sets: 18 25 
;; Following path with 34 sets: 26 27 28 29 
deferring rescan insn with uid = 224.
deferring rescan insn with uid = 231.
;; Following path with 17 sets: 19 20 
deferring rescan insn with uid = 176.
deferring rescan insn with uid = 178.
deferring rescan insn with uid = 188.
;; Following path with 1 sets: 21 
;; Following path with 1 sets: 22 
;; Following path with 17 sets: 23 
;; Following path with 5 sets: 24 
;; Following path with 3 sets: 30 
deferring rescan insn with uid = 253.


try_optimize_cfg iteration 1



izp_toUintArray

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,5u} r1={5d,2u} r2={4d} r4={7d,4u} r5={7d,4u} r6={1d,30u} r7={1d,33u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,29u} r17={70d,24u} r18={3d} r19={3d} r20={1d,30u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r65={2d,2u} r66={1d,3u} r75={1d,2u} r81={2d,8u} r85={1d,6u} r91={1d,1u} r96={2d,2u} r100={2d,2u} r101={1d,1u} r115={2d,2u} r116={1d,4u} r117={1d,3u} r118={1d,2u} r119={1d,5u} r136={2d,4u} r143={2d,2u} r145={2d,2u} r148={1d,1u} r150={2d,4u} r151={1d,4u} r152={1d,2u} r158={1d,4u} r159={1d,1u} r160={2d,4u} r163={1d,2u} r167={1d,2u} r168={1d,2u} r169={1d,3u} r170={4d,10u} r180={2d,2u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r185={1d,4u} r188={1d,2u} r194={1d,1u} r195={1d,1u} r196={1d,8u} r197={1d,9u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r207={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,2u} r214={1d,1u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r225={1d,1u} r227={1d,1u} r228={1d,1u} r229={1d,1u} r230={1d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={1d,1u} r236={1d,1u} r237={1d,1u} r238={1d,1u} r239={1d,1u} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={3d,3u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r248={1d,1u,1e} r249={1d,1u} r251={1d,1u} r253={1d,1u} r254={1d,1u} r256={1d,1u} r257={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,1u} r262={1d,1u} 
;;    total ref usage 681{339d,341u,1e} in 190{187 regular + 3 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 81 85 195 196 197 198 199 200 201 202 203 204 205 207
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 81 85 195 196 197 198 199 200 201 202 203 204 205 207
;; live  kill	 17 [flags]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 19 0 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 5 19 6 2 (set (reg/v/f:DI 195 [ image ])
        (reg:DI 5 di [ image ])) ../src/izp-gaussian.c:565 62 {*movdi_internal_rex64}
     (nil))

(insn 6 5 7 2 (set (reg/v:SI 196 [ cols ])
        (reg:SI 4 si [ cols ])) ../src/izp-gaussian.c:565 64 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (reg/v:SI 197 [ rows ])
        (reg:SI 1 dx [ rows ])) ../src/izp-gaussian.c:565 64 {*movsi_internal}
     (nil))

(note 8 7 21 2 NOTE_INSN_FUNCTION_BEG)

(debug_insn 21 8 22 2 (var_location:SI width (reg/v:SI 196 [ cols ])) -1
     (nil))

(debug_insn 22 21 23 2 (var_location:SI height (reg/v:SI 197 [ rows ])) -1
     (nil))

(debug_insn 23 22 24 2 (var_location:SI size (const_int 4 [0x4])) -1
     (nil))

(insn 24 23 25 2 (parallel [
            (set (reg:SI 198)
                (plus:SI (reg/v:SI 197 [ rows ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:583 252 {*addsi_1}
     (nil))

(insn 25 24 26 2 (set (reg:DI 199)
        (sign_extend:DI (reg:SI 198))) ../src/izp-gaussian.c:583 126 {*extendsidi2_rex64}
     (nil))

(insn 26 25 27 2 (parallel [
            (set (reg:DI 200)
                (ashift:DI (reg:DI 199)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:583 498 {*ashldi3_1}
     (nil))

(insn 27 26 28 2 (set (reg:DI 4 si)
        (reg:DI 200)) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (nil))

(insn 28 27 29 2 (set (reg:DI 5 di)
        (const_int 32 [0x20])) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (nil))

(call_insn 29 28 30 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memalign") [flags 0x41]  <function_decl 0x2ae3457b0b00 memalign>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:583 929 {*call_value_0_rex64}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 30 29 31 2 (set (reg/v/f:DI 81 [ extImage ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (expr_list:REG_NOALIAS (reg/f:DI 201)
        (nil)))

(insn 31 30 32 2 (set (reg/f:DI 201)
        (reg/v/f:DI 81 [ extImage ])) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (nil))

(debug_insn 32 31 33 2 (var_location:DI idx (reg/v/f:DI 81 [ extImage ])) ../src/izp-gaussian.c:583 -1
     (nil))

(insn 33 32 34 2 (parallel [
            (set (reg:SI 202)
                (mult:SI (reg/v:SI 196 [ cols ])
                    (reg/v:SI 197 [ rows ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:584 333 {*mulsi3_1}
     (nil))

(insn 34 33 35 2 (parallel [
            (set (reg:SI 203)
                (ashift:SI (reg:SI 202)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:584 497 {*ashlsi3_1}
     (nil))

(insn 35 34 36 2 (set (reg:DI 204)
        (sign_extend:DI (reg:SI 203))) ../src/izp-gaussian.c:584 126 {*extendsidi2_rex64}
     (nil))

(insn 36 35 37 2 (set (reg:DI 4 si)
        (reg:DI 204)) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (nil))

(insn 37 36 38 2 (set (reg:DI 5 di)
        (const_int 32 [0x20])) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (nil))

(call_insn 38 37 39 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memalign") [flags 0x41]  <function_decl 0x2ae3457b0b00 memalign>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:584 929 {*call_value_0_rex64}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 39 38 40 2 (set (reg/v/f:DI 85 [ heap ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (expr_list:REG_NOALIAS (reg/f:DI 205)
        (nil)))

(insn 40 39 41 2 (set (reg/f:DI 205)
        (reg/v/f:DI 85 [ heap ])) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (nil))

(debug_insn 41 40 42 2 (var_location:DI heap (reg/v/f:DI 85 [ heap ])) ../src/izp-gaussian.c:584 -1
     (nil))

(insn 42 41 43 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 85 [ heap ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 3 {*cmpdi_ccno_1}
     (nil))

(insn 43 42 44 2 (set (reg:QI 207)
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 585 {*setcc_qi}
     (nil))

(insn 44 43 45 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 207)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 0 {*cmpqi_ccno_1}
     (nil))

(jump_insn 45 44 277 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 152)
            (pc))) ../src/izp-gaussian.c:586 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 434 [0x1b2])
        (nil))
 -> 152)
;; End of basic block 2 -> ( 17 3)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197


;; Succ edge  17 [4.3%] 
;; Succ edge  3 [95.7%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81
;; lr  def 	 17 [flags] 209
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; live  gen 	 17 [flags] 209
;; live  kill	

;; Pred edge  2 [95.7%]  (fallthru)
(note 277 45 46 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 46 277 47 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 81 [ extImage ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 3 {*cmpdi_ccno_1}
     (nil))

(insn 47 46 48 3 (set (reg:QI 209)
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 585 {*setcc_qi}
     (nil))

(insn 48 47 49 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 209)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 0 {*cmpqi_ccno_1}
     (nil))

(jump_insn 49 48 50 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 152)
            (pc))) ../src/izp-gaussian.c:586 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 434 [0x1b2])
        (nil))
 -> 152)
;; End of basic block 3 -> ( 4 17)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197


;; Succ edge  4 [95.7%]  (fallthru)
;; Succ edge  17 [4.3%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 197
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  3 [95.7%]  (fallthru)
(note 50 49 51 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 51 50 52 4 (var_location:SI i (const_int 0 [0])) -1
     (nil))

(insn 52 51 53 4 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 197 [ rows ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:587 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 53 52 54 4 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 146)
            (pc))) ../src/izp-gaussian.c:587 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 146)
;; End of basic block 4 -> ( 5 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197


;; Succ edge  5 [91.0%]  (fallthru)
;; Succ edge  16 [9.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 197
;; lr  def 	 17 [flags] 151 152 158 159 210 211 212 213
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; live  gen 	 17 [flags] 151 152 158 159 210 211 212 213
;; live  kill	 17 [flags]

;; Pred edge  4 [91.0%]  (fallthru)
(note 54 53 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 55 54 56 5 (set (reg:SI 151 [ niters.864 ])
        (reg/v:SI 197 [ rows ])) ../src/izp-gaussian.c:587 64 {*movsi_internal}
     (nil))

(insn 56 55 57 5 (set (reg/f:DI 152 [ D.8669 ])
        (reg/v/f:DI 81 [ extImage ])) ../src/izp-gaussian.c:564 62 {*movdi_internal_rex64}
     (nil))

(insn 57 56 58 5 (parallel [
            (set (reg:DI 210)
                (and:DI (reg/v/f:DI 81 [ extImage ])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 379 {*anddi_1}
     (nil))

(insn 58 57 59 5 (parallel [
            (set (reg:DI 211)
                (lshiftrt:DI (reg:DI 210)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 533 {*lshrdi3_1}
     (nil))

(insn 59 58 60 5 (parallel [
            (set (reg:DI 212)
                (neg:DI (reg:DI 211)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 448 {*negdi2_1}
     (nil))

(insn 60 59 61 5 (parallel [
            (set (reg:SI 213)
                (and:SI (subreg:SI (reg:DI 212) 0)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 380 {*andsi_1}
     (nil))

(insn 61 60 62 5 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 213)
            (reg/v:SI 197 [ rows ]))) ../src/izp-gaussian.c:564 6 {*cmpsi_1}
     (nil))

(insn 62 61 63 5 (set (reg:SI 158 [ prolog_loop_niters.868 ])
        (if_then_else:SI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg:SI 213)
            (reg/v:SI 197 [ rows ]))) ../src/izp-gaussian.c:564 885 {*movsicc_noc}
     (nil))

(insn 63 62 64 5 (set (reg:DI 159 [ prolog_loop_niters.869 ])
        (zero_extend:DI (reg:SI 158 [ prolog_loop_niters.868 ]))) ../src/izp-gaussian.c:564 114 {*zero_extendsidi2_rex64}
     (nil))

(insn 64 63 65 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 158 [ prolog_loop_niters.868 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:564 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 65 64 66 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 262)
            (pc))) ../src/izp-gaussian.c:564 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 0 [0])
        (nil))
 -> 262)
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 151 152 158 159 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 151 152 158 159 195 196 197


;; Succ edge  6 [100.0%]  (fallthru)
;; Succ edge  8

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 151 152 158 159 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85 151 152 158
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 151 152 158 159 195 196 197
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
(note 66 65 67 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 69 6 (set (mem/f:DI (reg/v/f:DI 81 [ extImage ]) [2 MEM[base: D.8736_24, offset: 0B]+0 S8 A64])
        (reg/v/f:DI 85 [ heap ])) ../src/izp-gaussian.c:588 62 {*movdi_internal_rex64}
     (nil))

(debug_insn 69 67 70 6 (var_location:SI i (const_int 1 [0x1])) -1
     (nil))

(insn 70 69 71 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 197 [ rows ])
            (reg:SI 158 [ prolog_loop_niters.868 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 71 70 258 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 146)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 0 [0])
        (nil))
 -> 146)
;; End of basic block 6 -> ( 7 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 151 158 159 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 151 158 159 195 196 197


;; Succ edge  7 [100.0%]  (fallthru)
;; Succ edge  16

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 151 158 159 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 170
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 151 158 159 195 196 197
;; live  gen 	 170
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
(note 258 71 9 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 9 258 262 7 (set (reg/v:SI 170 [ i ])
        (const_int 1 [0x1])) ../src/izp-gaussian.c:587 64 {*movsi_internal}
     (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 151 158 159 170 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 151 158 159 170 195 196 197


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 151 158 159 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 170
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 151 158 159 195 196 197
;; live  gen 	 170
;; live  kill	

;; Pred edge  5
(code_label 262 9 261 8 80 "" [1 uses])

(note 261 262 10 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 10 261 72 8 (set (reg/v:SI 170 [ i ])
        (const_int 0 [0])) ../src/izp-gaussian.c:564 64 {*movsi_internal}
     (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 151 158 159 170 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 151 158 159 170 195 196 197


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 151 158 159 170 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 151 158
;; lr  def 	 17 [flags] 167 168 169
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 151 158 159 170 195 196 197
;; live  gen 	 17 [flags] 167 168 169
;; live  kill	 17 [flags]

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 72 10 73 9 66 "" [0 uses])

(note 73 72 74 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 74 73 75 9 (parallel [
            (set (reg:SI 167 [ niters.872 ])
                (minus:SI (reg:SI 151 [ niters.864 ])
                    (reg:SI 158 [ prolog_loop_niters.868 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 291 {*subsi_1}
     (nil))

(insn 75 74 76 9 (parallel [
            (set (reg:SI 168 [ bnd.873 ])
                (lshiftrt:SI (reg:SI 167 [ niters.872 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 531 {*lshrsi3_1}
     (nil))

(insn 76 75 77 9 (parallel [
            (set (reg:SI 169 [ ratio_mult_vf.874 ])
                (ashift:SI (reg:SI 168 [ bnd.873 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 497 {*ashlsi3_1}
     (nil))

(insn 77 76 78 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 169 [ ratio_mult_vf.874 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:588 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 78 77 79 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 121)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 0 [0])
        (nil))
 -> 121)
;; End of basic block 9 -> ( 10 14)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 159 167 168 169 170 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 159 167 168 169 170 195 196 197


;; Succ edge  10 [100.0%]  (fallthru)
;; Succ edge  14

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 159 167 168 169 170 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 159 170 196
;; lr  def 	 17 [flags] 96 115 180 181 183 188 214 215 216 217 218 219 220 221 222
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 159 167 168 169 170 195 196 197
;; live  gen 	 96 115 180 181 183 188 214 215 216 217 218 219 220 221 222
;; live  kill	 17 [flags]

;; Pred edge  9 [100.0%]  (fallthru)
(note 79 78 80 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 80 79 81 10 (parallel [
            (set (reg:SI 215)
                (plus:SI (reg/v:SI 170 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (nil))

(insn 81 80 82 10 (parallel [
            (set (reg:SI 216)
                (plus:SI (reg/v:SI 170 [ i ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (nil))

(insn 82 81 83 10 (parallel [
            (set (reg:SI 217)
                (plus:SI (reg/v:SI 170 [ i ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (nil))

(insn 83 82 84 10 (set (reg:V2SI 218)
        (vec_concat:V2SI (reg:SI 216)
            (reg:SI 217))) ../src/izp-gaussian.c:588 1791 {*vec_concatv2si_sse2}
     (nil))

(insn 84 83 85 10 (set (reg:V2SI 219)
        (vec_concat:V2SI (reg/v:SI 170 [ i ])
            (reg:SI 215))) ../src/izp-gaussian.c:588 1791 {*vec_concatv2si_sse2}
     (nil))

(insn 85 84 86 10 (set (reg:V4SI 180 [ vect_vec_iv_.879 ])
        (vec_concat:V4SI (reg:V2SI 219)
            (reg:V2SI 218))) ../src/izp-gaussian.c:588 1794 {*vec_concatv4si_1}
     (nil))

(insn 86 85 87 10 (set (reg:V4SI 214)
        (reg:V4SI 180 [ vect_vec_iv_.879 ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))

(insn 87 86 88 10 (set (reg:V4SI 181 [ vect_cst_.878 ])
        (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_EQUAL (const_vector:V4SI [
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
            ])
        (nil)))

(insn 88 87 89 10 (set (reg:V4SI 183 [ vect_cst_.881 ])
        (vec_duplicate:V4SI (reg/v:SI 196 [ cols ]))) ../src/izp-gaussian.c:588 1785 {*vec_dupv4si}
     (nil))

(insn 89 88 90 10 (set (reg:V4SI 220)
        (reg:V4SI 183 [ vect_cst_.881 ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))

(insn 90 89 91 10 (set (reg:V2DI 188 [ vect_cst_.886 ])
        (vec_duplicate:V2DI (reg/v/f:DI 85 [ heap ]))) ../src/izp-gaussian.c:588 1787 {*vec_dupv2di_sse3}
     (nil))

(insn 91 90 92 10 (set (reg:V2DI 221)
        (reg:V2DI 188 [ vect_cst_.886 ])) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (nil))

(insn 92 91 93 10 (parallel [
            (set (reg:DI 222)
                (ashift:DI (reg:DI 159 [ prolog_loop_niters.869 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 498 {*ashldi3_1}
     (nil))

(insn 93 92 12 10 (parallel [
            (set (reg:DI 115 [ ivtmp.932 ])
                (plus:DI (reg/v/f:DI 81 [ extImage ])
                    (reg:DI 222)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 253 {*adddi_1}
     (nil))

(insn 12 93 266 10 (set (reg:SI 96 [ ivtmp.930 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:588 64 {*movsi_internal}
     (nil))
;; End of basic block 10 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 180 181 183 188 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 180 181 183 188 195 196 197


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 181 182 183 188 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 182
;; lr  def 	 180
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 181 182 183 188 195 196 197
;; live  gen 	 180
;; live  kill	

;; Pred edge  12 [91.0%] 
(code_label 266 12 265 11 81 "" [1 uses])

(note 265 266 11 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 11 265 114 11 (set (reg:V4SI 180 [ vect_vec_iv_.879 ])
        (reg:V4SI 182 [ vect_vec_iv_.879 ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))
;; End of basic block 11 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 180 181 183 188 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 180 181 183 188 195 196 197


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 180 181 183 188 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 115 168 180 181 183 188
;; lr  def 	 17 [flags] 75 96 115 182 185 223 224 225 227 228 229 230 232 233 234
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 180 181 183 188 195 196 197
;; live  gen 	 17 [flags] 75 96 115 182 185 223 224 225 227 228 229 230 232 233 234
;; live  kill	 17 [flags]

;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 114 11 94 12 69 "" [0 uses])

(note 94 114 95 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 12 (set (reg:V4SI 182 [ vect_vec_iv_.879 ])
        (plus:V4SI (reg:V4SI 180 [ vect_vec_iv_.879 ])
            (reg:V4SI 181 [ vect_cst_.878 ]))) ../src/izp-gaussian.c:588 1570 {*addv4si3}
     (nil))

(insn 96 95 97 12 (set (reg:V4SI 223)
        (mult:V4SI (reg:V4SI 183 [ vect_cst_.881 ])
            (reg:V4SI 180 [ vect_vec_iv_.879 ]))) ../src/izp-gaussian.c:588 1605 {*sse2_mulv4si3}
     (nil))

(insn 97 96 98 12 (set (reg:V4SI 224)
        (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_EQUAL (const_vector:V4SI [
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
            ])
        (nil)))

(insn 98 97 99 12 (set (reg:V4SI 185 [ vect_var_.882 ])
        (mult:V4SI (reg:V4SI 223)
            (reg:V4SI 224))) ../src/izp-gaussian.c:588 1605 {*sse2_mulv4si3}
     (nil))

(insn 99 98 100 12 (set (reg/f:DI 75 [ D.8774 ])
        (reg:DI 115 [ ivtmp.932 ])) ../src/izp-gaussian.c:564 62 {*movdi_internal_rex64}
     (nil))

(insn 100 99 101 12 (set (reg:V4SI 227)
        (const_vector:V4SI [
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
            ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))

(insn 101 100 102 12 (set (reg:V4SI 228)
        (gt:V4SI (reg:V4SI 227)
            (reg:V4SI 185 [ vect_var_.882 ]))) ../src/izp-gaussian.c:588 1665 {sse2_gtv4si3}
     (nil))

(insn 102 101 103 12 (set (subreg:V4SI (reg:V2DI 225) 0)
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 185 [ vect_var_.882 ])
                (reg:V4SI 228))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) ../src/izp-gaussian.c:588 1752 {vec_interleave_lowv4si}
     (nil))

(insn 103 102 104 12 (set (reg:V2DI 229)
        (plus:V2DI (reg:V2DI 188 [ vect_cst_.886 ])
            (reg:V2DI 225))) ../src/izp-gaussian.c:588 1572 {*addv2di3}
     (nil))

(insn 104 103 105 12 (set (mem:V2DI (reg:DI 115 [ ivtmp.932 ]) [2 MEM[base: D.8774_27, offset: 0B]+0 S16 A128])
        (reg:V2DI 229)) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (nil))

(insn 105 104 106 12 (set (reg:V4SI 232)
        (reg:V4SI 227)) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_EQUAL (const_vector:V4SI [
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
            ])
        (nil)))

(insn 106 105 107 12 (set (reg:V4SI 233)
        (reg:V4SI 228)) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))

(insn 107 106 108 12 (set (subreg:V4SI (reg:V2DI 230) 0)
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 185 [ vect_var_.882 ])
                (reg:V4SI 228))
            (parallel [
                    (const_int 2 [0x2])
                    (const_int 6 [0x6])
                    (const_int 3 [0x3])
                    (const_int 7 [0x7])
                ]))) ../src/izp-gaussian.c:588 1750 {vec_interleave_highv4si}
     (nil))

(insn 108 107 109 12 (set (reg:V2DI 234)
        (plus:V2DI (reg:V2DI 188 [ vect_cst_.886 ])
            (reg:V2DI 230))) ../src/izp-gaussian.c:588 1572 {*addv2di3}
     (nil))

(insn 109 108 111 12 (set (mem:V2DI (plus:DI (reg:DI 115 [ ivtmp.932 ])
                (const_int 16 [0x10])) [2 MEM[base: D.8774_27, offset: 16B]+0 S16 A128])
        (reg:V2DI 234)) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (nil))

(debug_insn 111 109 112 12 (var_location:SI i (debug_expr:SI D#11)) -1
     (nil))

(insn 112 111 113 12 (parallel [
            (set (reg:SI 96 [ ivtmp.930 ])
                (plus:SI (reg:SI 96 [ ivtmp.930 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (nil))

(insn 113 112 115 12 (parallel [
            (set (reg:DI 115 [ ivtmp.932 ])
                (plus:DI (reg:DI 115 [ ivtmp.932 ])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 253 {*adddi_1}
     (nil))

(insn 115 113 116 12 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 96 [ ivtmp.930 ])
            (reg:SI 168 [ bnd.873 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 116 115 117 12 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 266)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 266)
;; End of basic block 12 -> ( 11 13)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 181 182 183 188 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 96 115 167 168 169 170 181 182 183 188 195 196 197


;; Succ edge  11 [91.0%] 
;; Succ edge  13 [9.0%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 167 169 170 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 167 169 170
;; lr  def 	 17 [flags] 170
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 167 169 170 195 196 197
;; live  gen 	 17 [flags] 170
;; live  kill	 17 [flags]

;; Pred edge  12 [9.0%]  (fallthru)
(note 117 116 118 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 118 117 119 13 (parallel [
            (set (reg/v:SI 170 [ i ])
                (plus:SI (reg/v:SI 170 [ i ])
                    (reg:SI 169 [ ratio_mult_vf.874 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (nil))

(insn 119 118 120 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 167 [ niters.872 ])
            (reg:SI 169 [ ratio_mult_vf.874 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 120 119 121 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 146)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 0 [0])
        (nil))
 -> 146)
;; End of basic block 13 -> ( 14 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 170 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 170 195 196 197


;; Succ edge  14 [100.0%]  (fallthru)
;; Succ edge  16

;; Start of basic block ( 13 9) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 170 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 170 196
;; lr  def 	 17 [flags] 65 101 145 235 236 237 238 239 240
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 170 195 196 197
;; live  gen 	 65 101 145 235 236 237 238 239 240
;; live  kill	 17 [flags]

;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  9
(code_label 121 120 122 14 68 "" [1 uses])

(note 122 121 123 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 14 (parallel [
            (set (reg:SI 235)
                (ashift:SI (reg/v:SI 196 [ cols ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 497 {*ashlsi3_1}
     (nil))

(insn 124 123 125 14 (set (reg:DI 101 [ D.8718 ])
        (sign_extend:DI (reg:SI 235))) ../src/izp-gaussian.c:564 126 {*extendsidi2_rex64}
     (nil))

(insn 125 124 126 14 (parallel [
            (set (reg:SI 236)
                (mult:SI (reg/v:SI 196 [ cols ])
                    (reg/v:SI 170 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 333 {*mulsi3_1}
     (nil))

(insn 126 125 127 14 (parallel [
            (set (reg:SI 237)
                (ashift:SI (reg:SI 236)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 497 {*ashlsi3_1}
     (nil))

(insn 127 126 128 14 (set (reg:DI 238)
        (sign_extend:DI (reg:SI 237))) ../src/izp-gaussian.c:564 126 {*extendsidi2_rex64}
     (nil))

(insn 128 127 129 14 (parallel [
            (set (reg:DI 145 [ ivtmp.898 ])
                (plus:DI (reg/v/f:DI 85 [ heap ])
                    (reg:DI 238)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 253 {*adddi_1}
     (nil))

(insn 129 128 130 14 (set (reg:DI 239 [ i ])
        (sign_extend:DI (reg/v:SI 170 [ i ]))) ../src/izp-gaussian.c:564 126 {*extendsidi2_rex64}
     (nil))

(insn 130 129 131 14 (parallel [
            (set (reg:DI 240)
                (ashift:DI (reg:DI 239 [ i ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 498 {*ashldi3_1}
     (nil))

(insn 131 130 139 14 (parallel [
            (set (reg:DI 65 [ ivtmp.900 ])
                (plus:DI (reg/v/f:DI 81 [ extImage ])
                    (reg:DI 240)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 253 {*adddi_1}
     (nil))
;; End of basic block 14 -> ( 15)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 81 85 101 145 170 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 81 85 101 145 170 195 196 197


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 15 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 81 85 101 145 170 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 101 145 170 197
;; lr  def 	 17 [flags] 65 145 170
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 81 85 101 145 170 195 196 197
;; live  gen 	 17 [flags] 65 145 170
;; live  kill	 17 [flags]

;; Pred edge  15 [91.0%] 
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 139 131 132 15 71 "" [1 uses])

(note 132 139 133 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 133 132 134 15 (set (mem/f:DI (reg:DI 65 [ ivtmp.900 ]) [2 MEM[base: D.8726_14, offset: 0B]+0 S8 A64])
        (reg:DI 145 [ ivtmp.898 ])) ../src/izp-gaussian.c:588 62 {*movdi_internal_rex64}
     (nil))

(insn 134 133 136 15 (parallel [
            (set (reg/v:SI 170 [ i ])
                (plus:SI (reg/v:SI 170 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 252 {*addsi_1}
     (nil))

(debug_insn 136 134 137 15 (var_location:SI i (reg/v:SI 170 [ i ])) -1
     (nil))

(insn 137 136 138 15 (parallel [
            (set (reg:DI 145 [ ivtmp.898 ])
                (plus:DI (reg:DI 145 [ ivtmp.898 ])
                    (reg:DI 101 [ D.8718 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 253 {*adddi_1}
     (nil))

(insn 138 137 140 15 (parallel [
            (set (reg:DI 65 [ ivtmp.900 ])
                (plus:DI (reg:DI 65 [ ivtmp.900 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 253 {*adddi_1}
     (nil))

(insn 140 138 141 15 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 197 [ rows ])
            (reg/v:SI 170 [ i ]))) ../src/izp-gaussian.c:587 6 {*cmpsi_1}
     (nil))

(jump_insn 141 140 146 15 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 139)
            (pc))) ../src/izp-gaussian.c:587 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 139)
;; End of basic block 15 -> ( 15 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 81 85 101 145 170 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65 81 85 101 145 170 195 196 197


;; Succ edge  15 [91.0%] 
;; Succ edge  16 [9.0%]  (fallthru)

;; Start of basic block ( 15 4 6 13) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 197
;; lr  def 	 241
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 85 195 196 197
;; live  gen 	 241
;; live  kill	

;; Pred edge  15 [9.0%]  (fallthru)
;; Pred edge  4 [9.0%] 
;; Pred edge  6
;; Pred edge  13
(code_label 146 141 147 16 65 "" [3 uses])

(note 147 146 148 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 148 147 149 16 (set (reg:DI 241 [ rows ])
        (sign_extend:DI (reg/v:SI 197 [ rows ]))) ../src/izp-gaussian.c:590 126 {*extendsidi2_rex64}
     (nil))

(insn 149 148 152 16 (set (mem/f:DI (plus:DI (mult:DI (reg:DI 241 [ rows ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 81 [ extImage ])) [2 *D.8559_56+0 S8 A64])
        (reg/v/f:DI 85 [ heap ])) ../src/izp-gaussian.c:590 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 16 -> ( 18)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 195 196 197


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 81
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 195 196 197
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 81
;; live  kill	

;; Pred edge  3 [4.3%] 
;; Pred edge  2 [4.3%] 
(code_label 152 149 153 17 64 "" [2 uses])

(note 153 152 154 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(debug_insn 154 153 155 17 (var_location:DI __stream (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) ../src/izp-gaussian.c:593 -1
     (nil))

(debug_insn 155 154 156 17 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2ae345ba6dc0 *.LC4>)) ../src/izp-gaussian.c:593 -1
     (nil))

(insn 156 155 157 17 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2ae345ba6dc0 *.LC4>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 157 156 158 17 (set (reg:SI 4 si)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 64 {*movsi_internal}
     (nil))

(insn 158 157 159 17 (set (reg:DI 5 di)
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 159 158 160 17 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 66 {*movqi_internal}
     (nil))

(call_insn 160 159 13 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__fprintf_chk") [flags 0x41]  <function_decl 0x2ae34567a300 __fprintf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 929 {*call_value_0_rex64}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))

(insn 13 160 161 17 (set (reg/v/f:DI 81 [ extImage ])
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 17 -> ( 18)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 195 196 197


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 16 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 197
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 195 196 197
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
(code_label 161 13 162 18 72 "" [0 uses])

(note 162 161 163 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(debug_insn 163 162 165 18 (var_location:DI extImage (clobber (const_int 0 [0]))) ../src/izp-gaussian.c:568 -1
     (nil))

(debug_insn 165 163 166 18 (var_location:SI i (const_int 0 [0])) -1
     (nil))

(insn 166 165 167 18 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 197 [ rows ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:572 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 167 166 183 18 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 271)
            (pc))) ../src/izp-gaussian.c:572 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 271)
;; End of basic block 18 -> ( 25 30)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 195 196 197


;; Succ edge  25 [91.0%] 
;; Succ edge  30 [9.0%]  (fallthru)

;; Start of basic block ( 19 29) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 81 100 116 117 118 119 136 150 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 100 116 118 119 136
;; lr  def 	 17 [flags] 100 136 148 242 243 244
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 81 100 116 117 118 119 136 150 195 196 197
;; live  gen 	 17 [flags] 100 136 148 242 243 244
;; live  kill	 17 [flags]

;; Pred edge  19 [91.0%] 
;; Pred edge  29 [100.0%]  (fallthru)
(code_label 183 167 171 19 75 "" [1 uses])

(note 171 183 172 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 172 171 173 19 (set (reg:V4SF 243)
        (const_vector:V4SF [
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
                (const_double:SF 0.0 [0x0.0p+0])
            ])) ../src/izp-gaussian.c:574 1126 {*movv4sf_internal}
     (nil))

(insn 173 172 174 19 (set (reg:V4SF 243)
        (vec_concat:V4SF (mem:V2SF (plus:DI (reg/f:DI 119 [ pretmp.829 ])
                    (reg:DI 136 [ ivtmp.919 ])) [3 MEM[base: pretmp.829_93, index: ivtmp.919_113, offset: 0B]+0 S8 A32])
            (vec_select:V2SF (reg:V4SF 243)
                (parallel [
                        (const_int 2 [0x2])
                        (const_int 3 [0x3])
                    ])))) ../src/izp-gaussian.c:574 1488 {sse_loadlps}
     (nil))

(insn 174 173 175 19 (set (reg:V4SF 243)
        (vec_concat:V4SF (vec_select:V2SF (reg:V4SF 243)
                (parallel [
                        (const_int 0 [0])
                        (const_int 1 [0x1])
                    ]))
            (mem:V2SF (plus:DI (plus:DI (reg/f:DI 119 [ pretmp.829 ])
                        (reg:DI 136 [ ivtmp.919 ]))
                    (const_int 8 [0x8])) [3 MEM[base: pretmp.829_93, index: ivtmp.919_113, offset: 0B]+8 S8 A32]))) ../src/izp-gaussian.c:574 1484 {sse_loadhps}
     (nil))

(insn 175 174 176 19 (set (reg:V4SF 244)
        (reg:V4SF 243)) ../src/izp-gaussian.c:574 1126 {*movv4sf_internal}
     (nil))

(insn 176 175 177 19 (set (reg:V4SI 242)
        (fix:V4SI (reg:V4SF 243))) ../src/izp-gaussian.c:574 1433 {sse2_cvttps2dq}
     (nil))

(insn 177 176 178 19 (set (reg:V4SI 148 [ vect_var_.857 ])
        (reg:V4SI 242)) ../src/izp-gaussian.c:574 1123 {*movv4si_internal}
     (nil))

(insn 178 177 180 19 (set (mem:V16QI (plus:DI (reg/f:DI 116 [ pretmp.826 ])
                (reg:DI 136 [ ivtmp.919 ])) [5 MEM[base: pretmp.826_89, index: ivtmp.919_113, offset: 0B]+0 S16 A32])
        (unspec:V16QI [
                (subreg:V16QI (reg:V4SI 242) 0)
            ] UNSPEC_MOVU)) ../src/izp-gaussian.c:574 1138 {*sse2_movdqu}
     (nil))

(debug_insn 180 178 181 19 (var_location:SI j (debug_expr:SI D#12)) -1
     (nil))

(insn 181 180 182 19 (parallel [
            (set (reg:SI 100 [ ivtmp.916 ])
                (plus:SI (reg:SI 100 [ ivtmp.916 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:574 252 {*addsi_1}
     (nil))

(insn 182 181 184 19 (parallel [
            (set (reg:DI 136 [ ivtmp.919 ])
                (plus:DI (reg:DI 136 [ ivtmp.919 ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:574 253 {*adddi_1}
     (nil))

(insn 184 182 185 19 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 118 [ bnd.849 ])
            (reg:SI 100 [ ivtmp.916 ]))) ../src/izp-gaussian.c:574 6 {*cmpsi_1}
     (nil))

(jump_insn 185 184 186 19 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 183)
            (pc))) ../src/izp-gaussian.c:574 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 183)
;; End of basic block 19 -> ( 19 20)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 81 100 116 117 118 119 136 150 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 81 100 116 117 118 119 136 150 195 196 197


;; Succ edge  19 [91.0%] 
;; Succ edge  20 [9.0%]  (fallthru)

;; Start of basic block ( 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 81 116 117 119 150 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 117
;; lr  def 	 17 [flags] 143
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 81 116 117 119 150 195 196 197
;; live  gen 	 17 [flags] 143
;; live  kill	

;; Pred edge  19 [9.0%]  (fallthru)
(note 186 185 187 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 187 186 188 20 (set (reg/v:SI 143 [ j ])
        (reg:SI 117 [ ratio_mult_vf.850 ])) ../src/izp-gaussian.c:574 64 {*movsi_internal}
     (nil))

(insn 188 187 189 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 66 [ D.8630 ])
            (reg/v:SI 143 [ j ]))) ../src/izp-gaussian.c:574 6 {*cmpsi_1}
     (nil))

(jump_insn 189 188 276 20 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 217)
            (pc))) ../src/izp-gaussian.c:574 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 0 [0])
        (nil))
 -> 217)
;; End of basic block 20 -> ( 22 24)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 195 196 197


;; Succ edge  22 [100.0%]  (fallthru)
;; Succ edge  24

;; Start of basic block ( 28 27) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 143
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 150 195 196 197
;; live  gen 	 143
;; live  kill	

;; Pred edge  28
;; Pred edge  27
(code_label 276 189 275 21 83 "" [2 uses])

(note 275 276 16 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 16 275 226 21 (set (reg/v:SI 143 [ j ])
        (const_int 0 [0])) ../src/izp-gaussian.c:564 64 {*movsi_internal}
     (nil))
;; End of basic block 21 -> ( 22)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 195 196 197


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 21 20) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 160
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 195 196 197
;; live  gen 	 160
;; live  kill	

;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%]  (fallthru)
(code_label 226 16 190 22 79 "" [0 uses])

(note 190 226 17 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 17 190 203 22 (set (reg:DI 160 [ ivtmp.910 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:564 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 22 -> ( 23)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 160 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 160 195 196 197


;; Succ edge  23 [100.0%]  (fallthru)

;; Start of basic block ( 23 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 160 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 119 143 160 196
;; lr  def 	 17 [flags] 91 160 163 245 246 247 248 249
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 160 195 196 197
;; live  gen 	 17 [flags] 91 160 163 245 246 247 248 249
;; live  kill	 17 [flags]

;; Pred edge  23 [91.0%] 
;; Pred edge  22 [100.0%]  (fallthru)
(code_label 203 17 191 23 77 "" [1 uses])

(note 191 203 192 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 192 191 193 23 (set (reg:DI 245 [ j ])
        (sign_extend:DI (reg/v:SI 143 [ j ]))) ../src/izp-gaussian.c:564 126 {*extendsidi2_rex64}
     (nil))

(insn 193 192 194 23 (parallel [
            (set (reg:DI 163 [ D.8745 ])
                (ashift:DI (reg:DI 245 [ j ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 498 {*ashldi3_1}
     (nil))

(insn 194 193 195 23 (parallel [
            (set (reg:DI 246)
                (plus:DI (reg/f:DI 116 [ pretmp.826 ])
                    (reg:DI 163 [ D.8745 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 253 {*adddi_1}
     (nil))

(insn 195 194 196 23 (parallel [
            (set (reg:DI 247)
                (plus:DI (reg/f:DI 119 [ pretmp.829 ])
                    (reg:DI 163 [ D.8745 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 253 {*adddi_1}
     (nil))

(insn 196 195 197 23 (set (reg:SF 248 [ MEM[base: D.8746_158, index: ivtmp.910_160, step: 4, offset: 0B] ])
        (mem:SF (plus:DI (mult:DI (reg:DI 160 [ ivtmp.910 ])
                    (const_int 4 [0x4]))
                (reg:DI 247)) [3 MEM[base: D.8746_158, index: ivtmp.910_160, step: 4, offset: 0B]+0 S4 A32])) ../src/izp-gaussian.c:574 110 {*movsf_internal}
     (nil))

(insn 197 196 198 23 (set (reg:SI 249)
        (fix:SI (reg:SF 248 [ MEM[base: D.8746_158, index: ivtmp.910_160, step: 4, offset: 0B] ]))) ../src/izp-gaussian.c:574 156 {fix_truncsfsi_sse}
     (nil))

(insn 198 197 200 23 (set (mem:SI (plus:DI (mult:DI (reg:DI 160 [ ivtmp.910 ])
                    (const_int 4 [0x4]))
                (reg:DI 246)) [5 MEM[base: D.8749_159, index: ivtmp.910_160, step: 4, offset: 0B]+0 S4 A32])
        (reg:SI 249)) ../src/izp-gaussian.c:574 64 {*movsi_internal}
     (expr_list:REG_EQUAL (fix:SI (reg:SF 248 [ MEM[base: D.8746_158, index: ivtmp.910_160, step: 4, offset: 0B] ]))
        (nil)))

(debug_insn 200 198 201 23 (var_location:SI j (debug_expr:SI D#13)) -1
     (nil))

(insn 201 200 202 23 (parallel [
            (set (reg:DI 160 [ ivtmp.910 ])
                (plus:DI (reg:DI 160 [ ivtmp.910 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:574 253 {*adddi_1}
     (nil))

(insn 202 201 204 23 (parallel [
            (set (reg:SI 91 [ D.8752 ])
                (plus:SI (reg/v:SI 143 [ j ])
                    (subreg:SI (reg:DI 160 [ ivtmp.910 ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 252 {*addsi_1}
     (nil))

(insn 204 202 205 23 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 196 [ cols ])
            (reg:SI 91 [ D.8752 ]))) ../src/izp-gaussian.c:573 6 {*cmpsi_1}
     (nil))

(jump_insn 205 204 217 23 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 203)
            (pc))) ../src/izp-gaussian.c:573 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 203)
;; End of basic block 23 -> ( 23 24)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 160 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 116 119 143 150 160 195 196 197


;; Succ edge  23 [91.0%] 
;; Succ edge  24 [9.0%]  (fallthru)

;; Start of basic block ( 23 26 20) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 150 197
;; lr  def 	 17 [flags] 150
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197
;; live  gen 	 17 [flags] 150
;; live  kill	 17 [flags]

;; Pred edge  23 [9.0%]  (fallthru)
;; Pred edge  26 [9.0%] 
;; Pred edge  20
(code_label 217 205 208 24 78 "" [2 uses])

(note 208 217 210 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(debug_insn 210 208 211 24 (var_location:SI i (debug_expr:SI D#14)) -1
     (nil))

(insn 211 210 212 24 (parallel [
            (set (reg:DI 150 [ ivtmp.925 ])
                (plus:DI (reg:DI 150 [ ivtmp.925 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:573 253 {*adddi_1}
     (nil))

(insn 212 211 213 24 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 197 [ rows ])
            (subreg:SI (reg:DI 150 [ ivtmp.925 ]) 0))) ../src/izp-gaussian.c:572 6 {*cmpsi_1}
     (nil))

(jump_insn 213 212 271 24 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 247)
            (pc))) ../src/izp-gaussian.c:572 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 247)
;; End of basic block 24 -> ( 26 30)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197


;; Succ edge  26 [91.0%]  (fallthru)
;; Succ edge  30 [9.0%] 

;; Start of basic block ( 18) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 150
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 195 196 197
;; live  gen 	 150
;; live  kill	

;; Pred edge  18 [91.0%] 
(code_label 271 213 270 25 82 "" [1 uses])

(note 270 271 18 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 18 270 214 25 (set (reg:DI 150 [ ivtmp.925 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:572 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 25 -> ( 26)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197


;; Succ edge  26 [100.0%]  (fallthru)

;; Start of basic block ( 25 24) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 196
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  25 [100.0%]  (fallthru)
;; Pred edge  24 [91.0%]  (fallthru)
(code_label 214 18 215 26 73 "" [0 uses])

(note 215 214 216 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(debug_insn 216 215 218 26 (var_location:SI j (const_int 0 [0])) -1
     (nil))

(insn 218 216 219 26 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 196 [ cols ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:573 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 219 218 220 26 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 217)
            (pc))) ../src/izp-gaussian.c:573 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 217)
;; End of basic block 26 -> ( 27 24)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197


;; Succ edge  27 [91.0%]  (fallthru)
;; Succ edge  24 [9.0%] 

;; Start of basic block ( 26) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196
;; lr  def 	 17 [flags] 66 116 117 118 119 251
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81 150 195 196 197
;; live  gen 	 17 [flags] 66 116 117 118 119 251
;; live  kill	 17 [flags]

;; Pred edge  26 [91.0%]  (fallthru)
(note 220 219 221 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 221 220 222 27 (set (reg/f:DI 116 [ pretmp.826 ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 150 [ ivtmp.925 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 81 [ extImage ])) [2 MEM[base: extImage_58, index: ivtmp.925_141, step: 8, offset: 0B]+0 S8 A64])) ../src/izp-gaussian.c:573 62 {*movdi_internal_rex64}
     (nil))

(insn 222 221 223 27 (set (reg/f:DI 119 [ pretmp.829 ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 150 [ ivtmp.925 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 195 [ image ])) [2 MEM[base: image_17(D), index: ivtmp.925_141, step: 8, offset: 0B]+0 S8 A64])) ../src/izp-gaussian.c:573 62 {*movdi_internal_rex64}
     (nil))

(insn 223 222 224 27 (set (reg:SI 66 [ D.8630 ])
        (reg/v:SI 196 [ cols ])) ../src/izp-gaussian.c:564 64 {*movsi_internal}
     (nil))

(insn 224 223 225 27 (parallel [
            (set (reg:SI 118 [ bnd.849 ])
                (lshiftrt:SI (reg/v:SI 196 [ cols ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 531 {*lshrsi3_1}
     (nil))

(insn 225 224 227 27 (parallel [
            (set (reg:SI 117 [ ratio_mult_vf.850 ])
                (ashift:SI (reg:SI 118 [ bnd.849 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 497 {*ashlsi3_1}
     (nil))

(insn 227 225 228 27 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 117 [ ratio_mult_vf.850 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:564 2 {*cmpsi_ccno_1}
     (nil))

(insn 228 227 229 27 (set (reg:QI 251)
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:564 585 {*setcc_qi}
     (nil))

(insn 229 228 230 27 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 251)
            (const_int 0 [0]))) ../src/izp-gaussian.c:564 0 {*cmpqi_ccno_1}
     (nil))

(jump_insn 230 229 278 27 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 276)
            (pc))) ../src/izp-gaussian.c:564 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 0 [0])
        (nil))
 -> 276)
;; End of basic block 27 -> ( 21 28)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 81 116 117 118 119 150 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 81 116 117 118 119 150 195 196 197


;; Succ edge  21
;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 81 116 117 118 119 150 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 116 119
;; lr  def 	 17 [flags] 253 254 256 257 259 260 261 262
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 81 116 117 118 119 150 195 196 197
;; live  gen 	 17 [flags] 253 254 256 257 259 260 261 262
;; live  kill	 17 [flags]

;; Pred edge  27 [100.0%]  (fallthru)
(note 278 230 231 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 231 278 232 28 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 196 [ cols ])
            (const_int 5 [0x5]))) ../src/izp-gaussian.c:564 6 {*cmpsi_1}
     (nil))

(insn 232 231 233 28 (set (reg:QI 253)
        (gtu:QI (reg:CC 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:564 585 {*setcc_qi}
     (nil))

(insn 233 232 234 28 (parallel [
            (set (reg/f:DI 254)
                (plus:DI (reg/f:DI 116 [ pretmp.826 ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 253 {*adddi_1}
     (nil))

(insn 234 233 235 28 (set (reg:CC 17 flags)
        (compare:CC (reg/f:DI 119 [ pretmp.829 ])
            (reg/f:DI 254))) ../src/izp-gaussian.c:564 7 {*cmpdi_1}
     (nil))

(insn 235 234 236 28 (set (reg:QI 256)
        (gtu:QI (reg:CC 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:564 585 {*setcc_qi}
     (nil))

(insn 236 235 237 28 (parallel [
            (set (reg/f:DI 257)
                (plus:DI (reg/f:DI 119 [ pretmp.829 ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 253 {*adddi_1}
     (nil))

(insn 237 236 238 28 (set (reg:CC 17 flags)
        (compare:CC (reg/f:DI 116 [ pretmp.826 ])
            (reg/f:DI 257))) ../src/izp-gaussian.c:564 7 {*cmpdi_1}
     (nil))

(insn 238 237 239 28 (set (reg:QI 259)
        (gtu:QI (reg:CC 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:564 585 {*setcc_qi}
     (nil))

(insn 239 238 240 28 (parallel [
            (set (reg:QI 260)
                (ior:QI (reg:QI 256)
                    (reg:QI 259)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 403 {*iorqi_1}
     (nil))

(insn 240 239 241 28 (parallel [
            (set (reg:QI 261)
                (and:QI (reg:QI 253)
                    (reg:QI 260)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 383 {*andqi_1}
     (nil))

(insn 241 240 242 28 (parallel [
            (set (reg:QI 262)
                (xor:QI (reg:QI 261)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:564 404 {*xorqi_1}
     (nil))

(insn 242 241 243 28 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 262)
            (const_int 0 [0]))) ../src/izp-gaussian.c:564 0 {*cmpqi_ccno_1}
     (nil))

(jump_insn 243 242 246 28 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 276)
            (pc))) ../src/izp-gaussian.c:564 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 0 [0])
        (nil))
 -> 276)
;; End of basic block 28 -> ( 29 21)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 81 116 117 118 119 150 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 81 116 117 118 119 150 195 196 197


;; Succ edge  29 [100.0%]  (fallthru)
;; Succ edge  21

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 81 116 117 118 119 150 195 196 197
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 100 136
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 81 116 117 118 119 150 195 196 197
;; live  gen 	 100 136
;; live  kill	

;; Pred edge  28 [100.0%]  (fallthru)
(note 246 243 14 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 14 246 15 29 (set (reg:DI 136 [ ivtmp.919 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:564 62 {*movdi_internal_rex64}
     (nil))

(insn 15 14 247 29 (set (reg:SI 100 [ ivtmp.916 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:564 64 {*movsi_internal}
     (nil))
;; End of basic block 29 -> ( 19)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 81 100 116 117 118 119 136 150 195 196 197
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 81 100 116 117 118 119 136 150 195 196 197


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 24 18) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81
;; lr  def 	 0 [ax] 194
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 81
;; live  gen 	 0 [ax] 194
;; live  kill	

;; Pred edge  24 [9.0%] 
;; Pred edge  18 [9.0%]  (fallthru)
(code_label 247 15 248 30 74 "" [1 uses])

(note 248 247 249 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 249 248 253 30 (set (reg/f:DI 194 [ <retval> ])
        (reg/v/f:DI 81 [ extImage ])) ../src/izp-gaussian.c:578 62 {*movdi_internal_rex64}
     (nil))

(insn 253 249 256 30 (set (reg/i:DI 0 ax)
        (reg/v/f:DI 81 [ extImage ])) ../src/izp-gaussian.c:579 62 {*movdi_internal_rex64}
     (nil))

(insn 256 253 0 30 (use (reg/i:DI 0 ax)) ../src/izp-gaussian.c:579 -1
     (nil))
;; End of basic block 30 -> ( 1)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 30.
deleting insn with uid = 30.
rescanning insn with uid = 31.
deleting insn with uid = 31.
rescanning insn with uid = 39.
deleting insn with uid = 39.
rescanning insn with uid = 40.
deleting insn with uid = 40.
verify found no changes in insn with uid = 56.
rescanning insn with uid = 57.
deleting insn with uid = 57.
rescanning insn with uid = 61.
deleting insn with uid = 61.
rescanning insn with uid = 62.
deleting insn with uid = 62.
rescanning insn with uid = 67.
deleting insn with uid = 67.
rescanning insn with uid = 70.
deleting insn with uid = 70.
rescanning insn with uid = 85.
deleting insn with uid = 85.
rescanning insn with uid = 86.
deleting insn with uid = 86.
rescanning insn with uid = 88.
deleting insn with uid = 88.
rescanning insn with uid = 89.
deleting insn with uid = 89.
rescanning insn with uid = 90.
deleting insn with uid = 90.
rescanning insn with uid = 91.
deleting insn with uid = 91.
rescanning insn with uid = 104.
deleting insn with uid = 104.
rescanning insn with uid = 105.
deleting insn with uid = 105.
rescanning insn with uid = 106.
deleting insn with uid = 106.
rescanning insn with uid = 107.
deleting insn with uid = 107.
rescanning insn with uid = 109.
deleting insn with uid = 109.
rescanning insn with uid = 176.
deleting insn with uid = 176.
rescanning insn with uid = 178.
deleting insn with uid = 178.
rescanning insn with uid = 188.
deleting insn with uid = 188.
rescanning insn with uid = 224.
deleting insn with uid = 224.
rescanning insn with uid = 231.
deleting insn with uid = 231.
rescanning insn with uid = 253.
deleting insn with uid = 253.
ending the processing of deferred insns

;; Function izp_allocarray (izp_allocarray)


19 basic blocks, 27 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 941, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 941, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  17 [4.3%]  3 [95.7%]  (fallthru)


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  2 [95.7%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  4 [95.7%]  (fallthru) 17 [4.3%] 


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  3 [95.7%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  5 [91.0%]  (fallthru) 16 [9.0%] 


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 819, maybe hot.
Predecessors:  4 [91.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  6 [100.0%]  (fallthru) 8


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 819, maybe hot.
Predecessors:  5 [100.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  7 [100.0%]  (fallthru) 16


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 819, maybe hot.
Predecessors:  6 [100.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  9 [100.0%]  (fallthru)


Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 0, maybe hot.
Predecessors:  5
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  9 [100.0%]  (fallthru)


Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 819, maybe hot.
Predecessors:  8 [100.0%]  (fallthru) 7 [100.0%]  (fallthru)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  10 [100.0%]  (fallthru) 14


Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 819, maybe hot.
Predecessors:  9 [100.0%]  (fallthru)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  12 [100.0%]  (fallthru)


Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 8281, maybe hot.
Predecessors:  12 [91.0%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  12 [100.0%]  (fallthru)


Basic block 12 , prev 11, next 13, loop_depth 1, count 0, freq 9100, maybe hot.
Predecessors:  11 [100.0%]  (fallthru) 10 [100.0%]  (fallthru)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  11 [91.0%]  13 [9.0%]  (fallthru)


Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 819, maybe hot.
Predecessors:  12 [9.0%]  (fallthru)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  14 [100.0%]  (fallthru) 16


Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 819, maybe hot.
Predecessors:  13 [100.0%]  (fallthru) 9
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  15 [100.0%]  (fallthru)


Basic block 15 , prev 14, next 16, loop_depth 1, count 0, freq 9100, maybe hot.
Predecessors:  15 [91.0%]  14 [100.0%]  (fallthru)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  15 [91.0%]  16 [9.0%]  (fallthru)


Basic block 16 , prev 15, next 17, loop_depth 0, count 0, freq 900, maybe hot.
Predecessors:  15 [9.0%]  (fallthru) 4 [9.0%]  6 13
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  18 [100.0%]  (fallthru)


Basic block 17 , prev 16, next 18, loop_depth 0, count 0, freq 41, maybe hot.
Predecessors:  3 [4.3%]  2 [4.3%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  18 [100.0%]  (fallthru)


Basic block 18 , prev 17, next 1, loop_depth 0, count 0, freq 941, maybe hot.
Predecessors:  16 [100.0%]  (fallthru) 17 [100.0%]  (fallthru)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 1 , prev 18, loop_depth 0, count 0, freq 941, maybe hot.
Predecessors:  18 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 19 n_edges 27 count 22 (  1.2)


izp_allocarray

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,5u} r1={5d,2u} r2={4d} r4={7d,4u} r5={7d,4u} r6={1d,18u} r7={1d,21u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,17u} r17={43d,12u} r18={3d} r19={3d} r20={1d,18u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r62={2d,7u} r69={1d,6u} r74={2d,2u} r88={1d,1u} r90={1d,2u} r91={1d,4u} r101={1d,4u} r102={1d,1u} r103={2d,2u} r104={2d,2u} r109={1d,2u} r110={1d,2u} r111={1d,2u} r112={1d,3u} r113={4d,10u} r117={2d,2u} r122={2d,2u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r127={1d,1u} r128={1d,4u} r131={1d,2u} r137={1d,1u} r138={1d,4u} r139={1d,6u} r140={1d,4u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r150={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,2u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} 
;;    total ref usage 497{276d,221u,0e} in 123{120 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 17 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[3]->( 4 17 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 3 )->[4]->( 5 16 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 4 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 5 )->[6]->( 7 16 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 6 )->[7]->( 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 5 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 8 7 )->[9]->( 10 14 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 9 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 12 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 11 10 )->[12]->( 11 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 12 )->[13]->( 14 16 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 13 9 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 15 14 )->[15]->( 15 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 15 4 6 13 )->[16]->( 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 3 2 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 16 17 )->[18]->( 1 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 18 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
  Adding insn 36 to worklist
  Adding insn 32 to worklist
  Adding insn 29 to worklist
  Adding insn 23 to worklist
  Adding insn 20 to worklist
  Adding insn 40 to worklist
  Adding insn 44 to worklist
  Adding insn 42 to worklist
  Adding insn 56 to worklist
  Adding insn 62 to worklist
  Adding insn 60 to worklist
  Adding insn 58 to worklist
  Adding insn 69 to worklist
  Adding insn 108 to worklist
  Adding insn 103 to worklist
  Adding insn 101 to worklist
  Adding insn 96 to worklist
  Adding insn 112 to worklist
  Adding insn 133 to worklist
  Adding insn 128 to worklist
  Adding insn 125 to worklist
  Adding insn 141 to worklist
  Adding insn 152 to worklist
  Adding insn 147 to worklist
  Adding insn 146 to worklist
  Adding insn 162 to worklist
Finished finding needed instructions:
processing block 18 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 159 to worklist
  Adding insn 155 to worklist
processing block 17 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
  Adding insn 12 to worklist
  Adding insn 151 to worklist
  Adding insn 150 to worklist
  Adding insn 149 to worklist
  Adding insn 148 to worklist
processing block 11 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 122 123 125 127 131 138 139 140
  Adding insn 10 to worklist
processing block 16 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
  Adding insn 140 to worklist
processing block 15 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 74 88 113 117 139
  Adding insn 132 to worklist
  Adding insn 130 to worklist
  Adding insn 129 to worklist
  Adding insn 126 to worklist
processing block 14 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 74 88 113 117 139
  Adding insn 123 to worklist
  Adding insn 122 to worklist
  Adding insn 121 to worklist
  Adding insn 120 to worklist
  Adding insn 119 to worklist
  Adding insn 118 to worklist
  Adding insn 117 to worklist
  Adding insn 116 to worklist
  Adding insn 115 to worklist
processing block 13 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 113 138 139 140
  Adding insn 111 to worklist
  Adding insn 110 to worklist
processing block 12 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 123 124 125 127 131 138 139 140
  Adding insn 107 to worklist
  Adding insn 105 to worklist
  Adding insn 104 to worklist
  Adding insn 100 to worklist
  Adding insn 99 to worklist
  Adding insn 98 to worklist
  Adding insn 97 to worklist
  Adding insn 95 to worklist
  Adding insn 94 to worklist
  Adding insn 93 to worklist
  Adding insn 92 to worklist
  Adding insn 91 to worklist
  Adding insn 90 to worklist
  Adding insn 89 to worklist
  Adding insn 88 to worklist
processing block 10 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 122 123 125 127 131 138 139 140
  Adding insn 11 to worklist
  Adding insn 86 to worklist
  Adding insn 85 to worklist
  Adding insn 84 to worklist
  Adding insn 83 to worklist
  Adding insn 82 to worklist
  Adding insn 81 to worklist
  Adding insn 80 to worklist
  Adding insn 79 to worklist
  Adding insn 78 to worklist
  Adding insn 77 to worklist
  Adding insn 76 to worklist
  Adding insn 75 to worklist
  Adding insn 74 to worklist
  Adding insn 73 to worklist
  Adding insn 72 to worklist
  Adding insn 71 to worklist
processing block 9 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 102 110 111 112 113 138 139 140
  Adding insn 68 to worklist
  Adding insn 67 to worklist
  Adding insn 66 to worklist
  Adding insn 65 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 91 101 102 113 138 139 140
  Adding insn 8 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 91 101 102 138 139 140
  Adding insn 61 to worklist
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 91 101 102 113 138 139 140
  Adding insn 9 to worklist
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 90 91 101 102 138 139 140
  Adding insn 55 to worklist
  Adding insn 54 to worklist
  Adding insn 53 to worklist
  Adding insn 52 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
  Adding insn 49 to worklist
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
  Adding insn 43 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 6 to worklist
  Adding insn 5 to worklist
  Adding insn 4 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 19 n_edges 27 count 22 (  1.2)
;; Following path with 52 sets: 2 3 4 5 8 
deferring rescan insn with uid = 21.
deferring rescan insn with uid = 22.
deferring rescan insn with uid = 30.
deferring rescan insn with uid = 31.
deferring rescan insn with uid = 47.
deferring rescan insn with uid = 47.
deferring rescan insn with uid = 48.
deferring rescan insn with uid = 52.
deferring rescan insn with uid = 53.
;; Following path with 56 sets: 2 3 4 5 6 7 
deferring rescan insn with uid = 58.
deferring rescan insn with uid = 61.
;; Following path with 30 sets: 9 10 
deferring rescan insn with uid = 76.
deferring rescan insn with uid = 77.
deferring rescan insn with uid = 79.
deferring rescan insn with uid = 80.
deferring rescan insn with uid = 81.
deferring rescan insn with uid = 82.
deferring rescan insn with uid = 83.
deferring rescan insn with uid = 84.
;; Following path with 22 sets: 12 11 
deferring rescan insn with uid = 96.
deferring rescan insn with uid = 97.
deferring rescan insn with uid = 98.
deferring rescan insn with uid = 98.
deferring rescan insn with uid = 99.
deferring rescan insn with uid = 101.
;; Following path with 25 sets: 12 13 
;; Following path with 15 sets: 14 
;; Following path with 10 sets: 15 
;; Following path with 2 sets: 16 
;; Following path with 8 sets: 17 
;; Following path with 3 sets: 18 
deferring rescan insn with uid = 159.


try_optimize_cfg iteration 1



izp_allocarray

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags]
;;  ref usage 	r0={6d,5u} r1={5d,2u} r2={4d} r4={7d,4u} r5={7d,4u} r6={1d,18u} r7={1d,21u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,17u} r17={43d,12u} r18={3d} r19={3d} r20={1d,18u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={4d} r38={4d} r39={3d} r40={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r62={2d,7u} r69={1d,6u} r74={2d,2u} r88={1d,1u} r90={1d,2u} r91={1d,4u} r101={1d,4u} r102={1d,1u} r103={2d,2u} r104={2d,2u} r109={1d,2u} r110={1d,2u} r111={1d,2u} r112={1d,3u} r113={4d,10u} r117={2d,2u} r122={2d,2u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r127={1d,1u} r128={1d,4u} r131={1d,2u} r137={1d,1u} r138={1d,4u} r139={1d,6u} r140={1d,4u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r150={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,2u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} 
;;    total ref usage 497{276d,221u,0e} in 123{120 regular + 3 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 62 69 138 139 140 141 142 143 144 145 146 147 148 150
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 62 69 138 139 140 141 142 143 144 145 146 147 148 150
;; live  kill	 17 [flags]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 13 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 4 13 5 2 (set (reg/v:SI 138 [ width ])
        (reg:SI 5 di [ width ])) ../src/izp-gaussian.c:581 64 {*movsi_internal}
     (nil))

(insn 5 4 6 2 (set (reg/v:SI 139 [ height ])
        (reg:SI 4 si [ height ])) ../src/izp-gaussian.c:581 64 {*movsi_internal}
     (nil))

(insn 6 5 7 2 (set (reg/v:SI 140 [ size ])
        (reg:SI 1 dx [ size ])) ../src/izp-gaussian.c:581 64 {*movsi_internal}
     (nil))

(note 7 6 15 2 NOTE_INSN_FUNCTION_BEG)

(insn 15 7 16 2 (parallel [
            (set (reg:SI 141)
                (plus:SI (reg/v:SI 139 [ height ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:583 252 {*addsi_1}
     (nil))

(insn 16 15 17 2 (set (reg:DI 142)
        (sign_extend:DI (reg:SI 141))) ../src/izp-gaussian.c:583 126 {*extendsidi2_rex64}
     (nil))

(insn 17 16 18 2 (parallel [
            (set (reg:DI 143)
                (ashift:DI (reg:DI 142)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:583 498 {*ashldi3_1}
     (nil))

(insn 18 17 19 2 (set (reg:DI 4 si)
        (reg:DI 143)) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (nil))

(insn 19 18 20 2 (set (reg:DI 5 di)
        (const_int 32 [0x20])) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (nil))

(call_insn 20 19 21 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memalign") [flags 0x41]  <function_decl 0x2ae3457b0b00 memalign>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:583 929 {*call_value_0_rex64}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 21 20 22 2 (set (reg/v/f:DI 62 [ idx ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (expr_list:REG_NOALIAS (reg/f:DI 144)
        (nil)))

(insn 22 21 23 2 (set (reg/f:DI 144)
        (reg/v/f:DI 62 [ idx ])) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (nil))

(debug_insn 23 22 24 2 (var_location:DI idx (reg/v/f:DI 62 [ idx ])) ../src/izp-gaussian.c:583 -1
     (nil))

(insn 24 23 25 2 (parallel [
            (set (reg:SI 145)
                (mult:SI (reg/v:SI 138 [ width ])
                    (reg/v:SI 139 [ height ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:584 333 {*mulsi3_1}
     (nil))

(insn 25 24 26 2 (parallel [
            (set (reg:SI 146)
                (mult:SI (reg:SI 145)
                    (reg/v:SI 140 [ size ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:584 333 {*mulsi3_1}
     (nil))

(insn 26 25 27 2 (set (reg:DI 147)
        (sign_extend:DI (reg:SI 146))) ../src/izp-gaussian.c:584 126 {*extendsidi2_rex64}
     (nil))

(insn 27 26 28 2 (set (reg:DI 4 si)
        (reg:DI 147)) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (nil))

(insn 28 27 29 2 (set (reg:DI 5 di)
        (const_int 32 [0x20])) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (nil))

(call_insn 29 28 30 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memalign") [flags 0x41]  <function_decl 0x2ae3457b0b00 memalign>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:584 929 {*call_value_0_rex64}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 30 29 31 2 (set (reg/v/f:DI 69 [ heap ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (expr_list:REG_NOALIAS (reg/f:DI 148)
        (nil)))

(insn 31 30 32 2 (set (reg/f:DI 148)
        (reg/v/f:DI 69 [ heap ])) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (nil))

(debug_insn 32 31 33 2 (var_location:DI heap (reg/v/f:DI 69 [ heap ])) ../src/izp-gaussian.c:584 -1
     (nil))

(insn 33 32 34 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 69 [ heap ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 3 {*cmpdi_ccno_1}
     (nil))

(insn 34 33 35 2 (set (reg:QI 150)
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 585 {*setcc_qi}
     (nil))

(insn 35 34 36 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 150)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 0 {*cmpqi_ccno_1}
     (nil))

(jump_insn 36 35 173 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 144)
            (pc))) ../src/izp-gaussian.c:586 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 434 [0x1b2])
        (nil))
 -> 144)
;; End of basic block 2 -> ( 17 3)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140


;; Succ edge  17 [4.3%] 
;; Succ edge  3 [95.7%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  def 	 17 [flags] 152
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; live  gen 	 17 [flags] 152
;; live  kill	

;; Pred edge  2 [95.7%]  (fallthru)
(note 173 36 37 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 37 173 38 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 62 [ idx ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 3 {*cmpdi_ccno_1}
     (nil))

(insn 38 37 39 3 (set (reg:QI 152)
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 585 {*setcc_qi}
     (nil))

(insn 39 38 40 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 152)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 0 {*cmpqi_ccno_1}
     (nil))

(jump_insn 40 39 41 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 144)
            (pc))) ../src/izp-gaussian.c:586 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 434 [0x1b2])
        (nil))
 -> 144)
;; End of basic block 3 -> ( 4 17)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140


;; Succ edge  4 [95.7%]  (fallthru)
;; Succ edge  17 [4.3%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 139
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  3 [95.7%]  (fallthru)
(note 41 40 42 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 42 41 43 4 (var_location:SI i (const_int 0 [0])) -1
     (nil))

(insn 43 42 44 4 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 139 [ height ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:587 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 44 43 45 4 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 138)
            (pc))) ../src/izp-gaussian.c:587 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 138)
;; End of basic block 4 -> ( 5 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140


;; Succ edge  5 [91.0%]  (fallthru)
;; Succ edge  16 [9.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 139
;; lr  def 	 17 [flags] 90 91 101 102 153 154 155 156
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 138 139 140
;; live  gen 	 17 [flags] 90 91 101 102 153 154 155 156
;; live  kill	 17 [flags]

;; Pred edge  4 [91.0%]  (fallthru)
(note 45 44 46 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 46 45 47 5 (set (reg:SI 91 [ niters.951 ])
        (reg/v:SI 139 [ height ])) ../src/izp-gaussian.c:587 64 {*movsi_internal}
     (nil))

(insn 47 46 48 5 (set (reg/f:DI 90 [ D.8825 ])
        (reg/v/f:DI 62 [ idx ])) ../src/izp-gaussian.c:581 62 {*movdi_internal_rex64}
     (nil))

(insn 48 47 49 5 (parallel [
            (set (reg:DI 153)
                (and:DI (reg/v/f:DI 62 [ idx ])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:581 379 {*anddi_1}
     (nil))

(insn 49 48 50 5 (parallel [
            (set (reg:DI 154)
                (lshiftrt:DI (reg:DI 153)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:581 533 {*lshrdi3_1}
     (nil))

(insn 50 49 51 5 (parallel [
            (set (reg:DI 155)
                (neg:DI (reg:DI 154)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:581 448 {*negdi2_1}
     (nil))

(insn 51 50 52 5 (parallel [
            (set (reg:SI 156)
                (and:SI (subreg:SI (reg:DI 155) 0)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:581 380 {*andsi_1}
     (nil))

(insn 52 51 53 5 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 156)
            (reg/v:SI 139 [ height ]))) ../src/izp-gaussian.c:581 6 {*cmpsi_1}
     (nil))

(insn 53 52 54 5 (set (reg:SI 101 [ prolog_loop_niters.955 ])
        (if_then_else:SI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg:SI 156)
            (reg/v:SI 139 [ height ]))) ../src/izp-gaussian.c:581 885 {*movsicc_noc}
     (nil))

(insn 54 53 55 5 (set (reg:DI 102 [ prolog_loop_niters.956 ])
        (zero_extend:DI (reg:SI 101 [ prolog_loop_niters.955 ]))) ../src/izp-gaussian.c:581 114 {*zero_extendsidi2_rex64}
     (nil))

(insn 55 54 56 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 101 [ prolog_loop_niters.955 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:581 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 56 55 57 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 168)
            (pc))) ../src/izp-gaussian.c:581 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 0 [0])
        (nil))
 -> 168)
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 90 91 101 102 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 90 91 101 102 138 139 140


;; Succ edge  6 [100.0%]  (fallthru)
;; Succ edge  8

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 90 91 101 102 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 69 90 91 101
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 90 91 101 102 138 139 140
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
(note 57 56 58 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 60 6 (set (mem/f:DI (reg/v/f:DI 62 [ idx ]) [2 MEM[base: D.8892_146, offset: 0B]+0 S8 A64])
        (reg/v/f:DI 69 [ heap ])) ../src/izp-gaussian.c:588 62 {*movdi_internal_rex64}
     (nil))

(debug_insn 60 58 61 6 (var_location:SI i (const_int 1 [0x1])) -1
     (nil))

(insn 61 60 62 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 139 [ height ])
            (reg:SI 101 [ prolog_loop_niters.955 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 62 61 164 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 138)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 0 [0])
        (nil))
 -> 138)
;; End of basic block 6 -> ( 7 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 91 101 102 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 91 101 102 138 139 140


;; Succ edge  7 [100.0%]  (fallthru)
;; Succ edge  16

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 91 101 102 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 113
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 91 101 102 138 139 140
;; live  gen 	 113
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
(note 164 62 8 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 8 164 168 7 (set (reg/v:SI 113 [ i ])
        (const_int 1 [0x1])) ../src/izp-gaussian.c:587 64 {*movsi_internal}
     (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 91 101 102 113 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 91 101 102 113 138 139 140


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 91 101 102 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 113
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 91 101 102 138 139 140
;; live  gen 	 113
;; live  kill	

;; Pred edge  5
(code_label 168 8 167 8 98 "" [1 uses])

(note 167 168 9 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 9 167 63 8 (set (reg/v:SI 113 [ i ])
        (const_int 0 [0])) ../src/izp-gaussian.c:581 64 {*movsi_internal}
     (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 91 101 102 113 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 91 101 102 113 138 139 140


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 91 101 102 113 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 91 101
;; lr  def 	 17 [flags] 110 111 112
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 91 101 102 113 138 139 140
;; live  gen 	 17 [flags] 110 111 112
;; live  kill	 17 [flags]

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 63 9 64 9 91 "" [0 uses])

(note 64 63 65 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 65 64 66 9 (parallel [
            (set (reg:SI 110 [ niters.959 ])
                (minus:SI (reg:SI 91 [ niters.951 ])
                    (reg:SI 101 [ prolog_loop_niters.955 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 291 {*subsi_1}
     (nil))

(insn 66 65 67 9 (parallel [
            (set (reg:SI 111 [ bnd.960 ])
                (lshiftrt:SI (reg:SI 110 [ niters.959 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 531 {*lshrsi3_1}
     (nil))

(insn 67 66 68 9 (parallel [
            (set (reg:SI 112 [ ratio_mult_vf.961 ])
                (ashift:SI (reg:SI 111 [ bnd.960 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 497 {*ashlsi3_1}
     (nil))

(insn 68 67 69 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 112 [ ratio_mult_vf.961 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:588 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 69 68 70 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 113)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 0 [0])
        (nil))
 -> 113)
;; End of basic block 9 -> ( 10 14)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 102 110 111 112 113 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 102 110 111 112 113 138 139 140


;; Succ edge  10 [100.0%]  (fallthru)
;; Succ edge  14

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 102 110 111 112 113 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 102 113 138 140
;; lr  def 	 17 [flags] 103 104 122 123 125 127 131 157 158 159 160 161 162 163 164 165 166
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 102 110 111 112 113 138 139 140
;; live  gen 	 103 104 122 123 125 127 131 157 158 159 160 161 162 163 164 165 166
;; live  kill	 17 [flags]

;; Pred edge  9 [100.0%]  (fallthru)
(note 70 69 71 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 10 (parallel [
            (set (reg:SI 158)
                (plus:SI (reg/v:SI 113 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (nil))

(insn 72 71 73 10 (parallel [
            (set (reg:SI 159)
                (plus:SI (reg/v:SI 113 [ i ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (nil))

(insn 73 72 74 10 (parallel [
            (set (reg:SI 160)
                (plus:SI (reg/v:SI 113 [ i ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (nil))

(insn 74 73 75 10 (set (reg:V2SI 161)
        (vec_concat:V2SI (reg:SI 159)
            (reg:SI 160))) ../src/izp-gaussian.c:588 1791 {*vec_concatv2si_sse2}
     (nil))

(insn 75 74 76 10 (set (reg:V2SI 162)
        (vec_concat:V2SI (reg/v:SI 113 [ i ])
            (reg:SI 158))) ../src/izp-gaussian.c:588 1791 {*vec_concatv2si_sse2}
     (nil))

(insn 76 75 77 10 (set (reg:V4SI 122 [ vect_vec_iv_.966 ])
        (vec_concat:V4SI (reg:V2SI 162)
            (reg:V2SI 161))) ../src/izp-gaussian.c:588 1794 {*vec_concatv4si_1}
     (nil))

(insn 77 76 78 10 (set (reg:V4SI 157)
        (reg:V4SI 122 [ vect_vec_iv_.966 ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))

(insn 78 77 79 10 (set (reg:V4SI 123 [ vect_cst_.965 ])
        (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_EQUAL (const_vector:V4SI [
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
            ])
        (nil)))

(insn 79 78 80 10 (set (reg:V4SI 125 [ vect_cst_.968 ])
        (vec_duplicate:V4SI (reg/v:SI 138 [ width ]))) ../src/izp-gaussian.c:588 1785 {*vec_dupv4si}
     (nil))

(insn 80 79 81 10 (set (reg:V4SI 163)
        (reg:V4SI 125 [ vect_cst_.968 ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))

(insn 81 80 82 10 (set (reg:V4SI 127 [ vect_cst_.970 ])
        (vec_duplicate:V4SI (reg/v:SI 140 [ size ]))) ../src/izp-gaussian.c:588 1785 {*vec_dupv4si}
     (nil))

(insn 82 81 83 10 (set (reg:V4SI 164)
        (reg:V4SI 127 [ vect_cst_.970 ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))

(insn 83 82 84 10 (set (reg:V2DI 131 [ vect_cst_.973 ])
        (vec_duplicate:V2DI (reg/v/f:DI 69 [ heap ]))) ../src/izp-gaussian.c:588 1787 {*vec_dupv2di_sse3}
     (nil))

(insn 84 83 85 10 (set (reg:V2DI 165)
        (reg:V2DI 131 [ vect_cst_.973 ])) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (nil))

(insn 85 84 86 10 (parallel [
            (set (reg:DI 166)
                (ashift:DI (reg:DI 102 [ prolog_loop_niters.956 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 498 {*ashldi3_1}
     (nil))

(insn 86 85 11 10 (parallel [
            (set (reg:DI 104 [ ivtmp.998 ])
                (plus:DI (reg/v/f:DI 62 [ idx ])
                    (reg:DI 166)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 253 {*adddi_1}
     (nil))

(insn 11 86 172 10 (set (reg:SI 103 [ ivtmp.996 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:588 64 {*movsi_internal}
     (nil))
;; End of basic block 10 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 122 123 125 127 131 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 122 123 125 127 131 138 139 140


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 123 124 125 127 131 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  def 	 122
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 123 124 125 127 131 138 139 140
;; live  gen 	 122
;; live  kill	

;; Pred edge  12 [91.0%] 
(code_label 172 11 171 11 99 "" [1 uses])

(note 171 172 10 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 10 171 106 11 (set (reg:V4SI 122 [ vect_vec_iv_.966 ])
        (reg:V4SI 124 [ vect_vec_iv_.966 ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))
;; End of basic block 11 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 122 123 125 127 131 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 122 123 125 127 131 138 139 140


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 122 123 125 127 131 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 103 104 111 122 123 125 127 131
;; lr  def 	 17 [flags] 103 104 109 124 128 167 168 170 171 172 173 175 176 177
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 122 123 125 127 131 138 139 140
;; live  gen 	 17 [flags] 103 104 109 124 128 167 168 170 171 172 173 175 176 177
;; live  kill	 17 [flags]

;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 106 10 87 12 94 "" [0 uses])

(note 87 106 88 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 89 12 (set (reg:V4SI 124 [ vect_vec_iv_.966 ])
        (plus:V4SI (reg:V4SI 122 [ vect_vec_iv_.966 ])
            (reg:V4SI 123 [ vect_cst_.965 ]))) ../src/izp-gaussian.c:588 1570 {*addv4si3}
     (nil))

(insn 89 88 90 12 (set (reg:V4SI 167)
        (mult:V4SI (reg:V4SI 122 [ vect_vec_iv_.966 ])
            (reg:V4SI 125 [ vect_cst_.968 ]))) ../src/izp-gaussian.c:588 1605 {*sse2_mulv4si3}
     (nil))

(insn 90 89 91 12 (set (reg:V4SI 128 [ vect_var_.969 ])
        (mult:V4SI (reg:V4SI 167)
            (reg:V4SI 127 [ vect_cst_.970 ]))) ../src/izp-gaussian.c:588 1605 {*sse2_mulv4si3}
     (nil))

(insn 91 90 92 12 (set (reg/f:DI 109 [ D.8900 ])
        (reg:DI 104 [ ivtmp.998 ])) ../src/izp-gaussian.c:581 62 {*movdi_internal_rex64}
     (nil))

(insn 92 91 93 12 (set (reg:V4SI 170)
        (const_vector:V4SI [
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
            ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))

(insn 93 92 94 12 (set (reg:V4SI 171)
        (gt:V4SI (reg:V4SI 170)
            (reg:V4SI 128 [ vect_var_.969 ]))) ../src/izp-gaussian.c:588 1665 {sse2_gtv4si3}
     (nil))

(insn 94 93 95 12 (set (subreg:V4SI (reg:V2DI 168) 0)
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 128 [ vect_var_.969 ])
                (reg:V4SI 171))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) ../src/izp-gaussian.c:588 1752 {vec_interleave_lowv4si}
     (nil))

(insn 95 94 96 12 (set (reg:V2DI 172)
        (plus:V2DI (reg:V2DI 131 [ vect_cst_.973 ])
            (reg:V2DI 168))) ../src/izp-gaussian.c:588 1572 {*addv2di3}
     (nil))

(insn 96 95 97 12 (set (mem:V2DI (reg:DI 104 [ ivtmp.998 ]) [2 MEM[base: D.8900_92, offset: 0B]+0 S16 A128])
        (reg:V2DI 172)) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (nil))

(insn 97 96 98 12 (set (reg:V4SI 175)
        (reg:V4SI 170)) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_EQUAL (const_vector:V4SI [
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
            ])
        (nil)))

(insn 98 97 99 12 (set (reg:V4SI 176)
        (reg:V4SI 171)) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))

(insn 99 98 100 12 (set (subreg:V4SI (reg:V2DI 173) 0)
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 128 [ vect_var_.969 ])
                (reg:V4SI 171))
            (parallel [
                    (const_int 2 [0x2])
                    (const_int 6 [0x6])
                    (const_int 3 [0x3])
                    (const_int 7 [0x7])
                ]))) ../src/izp-gaussian.c:588 1750 {vec_interleave_highv4si}
     (nil))

(insn 100 99 101 12 (set (reg:V2DI 177)
        (plus:V2DI (reg:V2DI 131 [ vect_cst_.973 ])
            (reg:V2DI 173))) ../src/izp-gaussian.c:588 1572 {*addv2di3}
     (nil))

(insn 101 100 103 12 (set (mem:V2DI (plus:DI (reg:DI 104 [ ivtmp.998 ])
                (const_int 16 [0x10])) [2 MEM[base: D.8900_92, offset: 16B]+0 S16 A128])
        (reg:V2DI 177)) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (nil))

(debug_insn 103 101 104 12 (var_location:SI i (debug_expr:SI D#15)) -1
     (nil))

(insn 104 103 105 12 (parallel [
            (set (reg:SI 103 [ ivtmp.996 ])
                (plus:SI (reg:SI 103 [ ivtmp.996 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (nil))

(insn 105 104 107 12 (parallel [
            (set (reg:DI 104 [ ivtmp.998 ])
                (plus:DI (reg:DI 104 [ ivtmp.998 ])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 253 {*adddi_1}
     (nil))

(insn 107 105 108 12 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 103 [ ivtmp.996 ])
            (reg:SI 111 [ bnd.960 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 108 107 109 12 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 172)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 172)
;; End of basic block 12 -> ( 11 13)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 123 124 125 127 131 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 103 104 110 111 112 113 123 124 125 127 131 138 139 140


;; Succ edge  11 [91.0%] 
;; Succ edge  13 [9.0%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 110 112 113 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 110 112 113
;; lr  def 	 17 [flags] 113
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 110 112 113 138 139 140
;; live  gen 	 17 [flags] 113
;; live  kill	 17 [flags]

;; Pred edge  12 [9.0%]  (fallthru)
(note 109 108 110 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 110 109 111 13 (parallel [
            (set (reg/v:SI 113 [ i ])
                (plus:SI (reg/v:SI 113 [ i ])
                    (reg:SI 112 [ ratio_mult_vf.961 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (nil))

(insn 111 110 112 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 110 [ niters.959 ])
            (reg:SI 112 [ ratio_mult_vf.961 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 112 111 113 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 138)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 0 [0])
        (nil))
 -> 138)
;; End of basic block 13 -> ( 14 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 113 138 139 140
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 113 138 139 140


;; Succ edge  14 [100.0%]  (fallthru)
;; Succ edge  16

;; Start of basic block ( 13 9) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 113 138 139 140
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 113 138 140
;; lr  def 	 17 [flags] 74 88 117 178 179 180 181 182 183
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 113 138 139 140
;; live  gen 	 74 88 117 178 179 180 181 182 183
;; live  kill	 17 [flags]

;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  9
(code_label 113 112 114 14 93 "" [1 uses])

(note 114 113 115 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 115 114 116 14 (parallel [
            (set (reg:SI 178)
                (mult:SI (reg/v:SI 138 [ width ])
                    (reg/v:SI 140 [ size ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:581 333 {*mulsi3_1}
     (nil))

(insn 116 115 117 14 (set (reg:DI 88 [ D.8874 ])
        (sign_extend:DI (reg:SI 178))) ../src/izp-gaussian.c:581 126 {*extendsidi2_rex64}
     (nil))

(insn 117 116 118 14 (parallel [
            (set (reg:SI 179)
                (mult:SI (reg/v:SI 138 [ width ])
                    (reg/v:SI 113 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:581 333 {*mulsi3_1}
     (nil))

(insn 118 117 119 14 (parallel [
            (set (reg:SI 180)
                (mult:SI (reg:SI 179)
                    (reg/v:SI 140 [ size ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:581 333 {*mulsi3_1}
     (nil))

(insn 119 118 120 14 (set (reg:DI 181)
        (sign_extend:DI (reg:SI 180))) ../src/izp-gaussian.c:581 126 {*extendsidi2_rex64}
     (nil))

(insn 120 119 121 14 (parallel [
            (set (reg:DI 117 [ ivtmp.985 ])
                (plus:DI (reg/v/f:DI 69 [ heap ])
                    (reg:DI 181)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:581 253 {*adddi_1}
     (nil))

(insn 121 120 122 14 (set (reg:DI 182 [ i ])
        (sign_extend:DI (reg/v:SI 113 [ i ]))) ../src/izp-gaussian.c:581 126 {*extendsidi2_rex64}
     (nil))

(insn 122 121 123 14 (parallel [
            (set (reg:DI 183)
                (ashift:DI (reg:DI 182 [ i ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:581 498 {*ashldi3_1}
     (nil))

(insn 123 122 131 14 (parallel [
            (set (reg:DI 74 [ ivtmp.987 ])
                (plus:DI (reg/v/f:DI 62 [ idx ])
                    (reg:DI 183)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:581 253 {*adddi_1}
     (nil))
;; End of basic block 14 -> ( 15)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 74 88 113 117 139
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 74 88 113 117 139


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 15 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 74 88 113 117 139
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 74 88 113 117 139
;; lr  def 	 17 [flags] 74 113 117
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 74 88 113 117 139
;; live  gen 	 17 [flags] 74 113 117
;; live  kill	 17 [flags]

;; Pred edge  15 [91.0%] 
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 131 123 124 15 96 "" [1 uses])

(note 124 131 125 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 125 124 126 15 (set (mem/f:DI (reg:DI 74 [ ivtmp.987 ]) [2 MEM[base: D.8882_24, offset: 0B]+0 S8 A64])
        (reg:DI 117 [ ivtmp.985 ])) ../src/izp-gaussian.c:588 62 {*movdi_internal_rex64}
     (nil))

(insn 126 125 128 15 (parallel [
            (set (reg/v:SI 113 [ i ])
                (plus:SI (reg/v:SI 113 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 252 {*addsi_1}
     (nil))

(debug_insn 128 126 129 15 (var_location:SI i (reg/v:SI 113 [ i ])) -1
     (nil))

(insn 129 128 130 15 (parallel [
            (set (reg:DI 117 [ ivtmp.985 ])
                (plus:DI (reg:DI 117 [ ivtmp.985 ])
                    (reg:DI 88 [ D.8874 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 253 {*adddi_1}
     (nil))

(insn 130 129 132 15 (parallel [
            (set (reg:DI 74 [ ivtmp.987 ])
                (plus:DI (reg:DI 74 [ ivtmp.987 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 253 {*adddi_1}
     (nil))

(insn 132 130 133 15 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 139 [ height ])
            (reg/v:SI 113 [ i ]))) ../src/izp-gaussian.c:587 6 {*cmpsi_1}
     (nil))

(jump_insn 133 132 138 15 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 131)
            (pc))) ../src/izp-gaussian.c:587 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 131)
;; End of basic block 15 -> ( 15 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 74 88 113 117 139
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 74 88 113 117 139


;; Succ edge  15 [91.0%] 
;; Succ edge  16 [9.0%]  (fallthru)

;; Start of basic block ( 15 4 6 13) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 139
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 139
;; lr  def 	 184
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 69 139
;; live  gen 	 184
;; live  kill	

;; Pred edge  15 [9.0%]  (fallthru)
;; Pred edge  4 [9.0%] 
;; Pred edge  6
;; Pred edge  13
(code_label 138 133 139 16 90 "" [3 uses])

(note 139 138 140 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 140 139 141 16 (set (reg:DI 184 [ height ])
        (sign_extend:DI (reg/v:SI 139 [ height ]))) ../src/izp-gaussian.c:590 126 {*extendsidi2_rex64}
     (nil))

(insn 141 140 144 16 (set (mem/f:DI (plus:DI (mult:DI (reg:DI 184 [ height ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 62 [ idx ])) [2 *D.6925_28+0 S8 A64])
        (reg/v/f:DI 69 [ heap ])) ../src/izp-gaussian.c:590 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 16 -> ( 18)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 62
;; live  kill	

;; Pred edge  3 [4.3%] 
;; Pred edge  2 [4.3%] 
(code_label 144 141 145 17 89 "" [2 uses])

(note 145 144 146 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(debug_insn 146 145 147 17 (var_location:DI __stream (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) ../src/izp-gaussian.c:593 -1
     (nil))

(debug_insn 147 146 148 17 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2ae345ba6dc0 *.LC4>)) ../src/izp-gaussian.c:593 -1
     (nil))

(insn 148 147 149 17 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2ae345ba6dc0 *.LC4>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 149 148 150 17 (set (reg:SI 4 si)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 64 {*movsi_internal}
     (nil))

(insn 150 149 151 17 (set (reg:DI 5 di)
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 151 150 152 17 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 66 {*movqi_internal}
     (nil))

(call_insn 152 151 12 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__fprintf_chk") [flags 0x41]  <function_decl 0x2ae34567a300 __fprintf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 929 {*call_value_0_rex64}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))

(insn 12 152 153 17 (set (reg/v/f:DI 62 [ idx ])
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 17 -> ( 18)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 16 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; lr  def 	 0 [ax] 137
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62
;; live  gen 	 0 [ax] 137
;; live  kill	

;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
(code_label 153 12 154 18 97 "" [0 uses])

(note 154 153 155 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 155 154 159 18 (set (reg/f:DI 137 [ <retval> ])
        (reg/v/f:DI 62 [ idx ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 159 155 162 18 (set (reg/i:DI 0 ax)
        (reg/v/f:DI 62 [ idx ])) ../src/izp-gaussian.c:596 62 {*movdi_internal_rex64}
     (nil))

(insn 162 159 0 18 (use (reg/i:DI 0 ax)) ../src/izp-gaussian.c:596 -1
     (nil))
;; End of basic block 18 -> ( 1)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 21.
deleting insn with uid = 21.
rescanning insn with uid = 22.
deleting insn with uid = 22.
rescanning insn with uid = 30.
deleting insn with uid = 30.
rescanning insn with uid = 31.
deleting insn with uid = 31.
verify found no changes in insn with uid = 47.
rescanning insn with uid = 48.
deleting insn with uid = 48.
rescanning insn with uid = 52.
deleting insn with uid = 52.
rescanning insn with uid = 53.
deleting insn with uid = 53.
rescanning insn with uid = 58.
deleting insn with uid = 58.
rescanning insn with uid = 61.
deleting insn with uid = 61.
rescanning insn with uid = 76.
deleting insn with uid = 76.
rescanning insn with uid = 77.
deleting insn with uid = 77.
rescanning insn with uid = 79.
deleting insn with uid = 79.
rescanning insn with uid = 80.
deleting insn with uid = 80.
rescanning insn with uid = 81.
deleting insn with uid = 81.
rescanning insn with uid = 82.
deleting insn with uid = 82.
rescanning insn with uid = 83.
deleting insn with uid = 83.
rescanning insn with uid = 84.
deleting insn with uid = 84.
rescanning insn with uid = 96.
deleting insn with uid = 96.
rescanning insn with uid = 97.
deleting insn with uid = 97.
rescanning insn with uid = 98.
deleting insn with uid = 98.
rescanning insn with uid = 99.
deleting insn with uid = 99.
rescanning insn with uid = 101.
deleting insn with uid = 101.
rescanning insn with uid = 159.
deleting insn with uid = 159.
ending the processing of deferred insns

;; Function izp_gaussianMatrix (izp_gaussianMatrix)


39 basic blocks, 60 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  17 [4.3%]  3 [95.7%]  (fallthru)


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 85, maybe hot.
Predecessors:  2 [95.7%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  4 [95.7%]  (fallthru) 17 [4.3%] 


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 85, maybe hot.
Predecessors:  3 [95.7%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  5 [91.0%]  (fallthru) 16 [9.0%] 


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 77, maybe hot.
Predecessors:  4 [91.0%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  6 [100.0%]  (fallthru) 8


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 77, maybe hot.
Predecessors:  5 [100.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  7 [100.0%]  (fallthru) 16


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 77, maybe hot.
Predecessors:  6 [100.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  9 [100.0%]  (fallthru)


Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 0, maybe hot.
Predecessors:  5
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  9 [100.0%]  (fallthru)


Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 77, maybe hot.
Predecessors:  8 [100.0%]  (fallthru) 7 [100.0%]  (fallthru)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  10 [100.0%]  (fallthru) 14


Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 77, maybe hot.
Predecessors:  9 [100.0%]  (fallthru)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  12 [100.0%]  (fallthru)


Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 784, maybe hot.
Predecessors:  12 [91.0%] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  12 [100.0%]  (fallthru)


Basic block 12 , prev 11, next 13, loop_depth 1, count 0, freq 861, maybe hot.
Predecessors:  11 [100.0%]  (fallthru) 10 [100.0%]  (fallthru)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  11 [91.0%]  13 [9.0%]  (fallthru)


Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 77, maybe hot.
Predecessors:  12 [9.0%]  (fallthru)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  14 [100.0%]  (fallthru) 16


Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 77, maybe hot.
Predecessors:  13 [100.0%]  (fallthru) 9
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  15 [100.0%]  (fallthru)


Basic block 15 , prev 14, next 16, loop_depth 1, count 0, freq 861, maybe hot.
Predecessors:  15 [91.0%]  14 [100.0%]  (fallthru)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  15 [91.0%]  16 [9.0%]  (fallthru)


Basic block 16 , prev 15, next 17, loop_depth 0, count 0, freq 85, maybe hot.
Predecessors:  15 [9.0%]  (fallthru) 4 [9.0%]  6 13
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  18 [100.0%]  (fallthru)


Basic block 17 , prev 16, next 18, loop_depth 0, count 0, freq 4, maybe hot.
Predecessors:  3 [4.3%]  2 [4.3%] 
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  18 [100.0%]  (fallthru)


Basic block 18 , prev 17, next 19, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors:  16 [100.0%]  (fallthru) 17 [100.0%]  (fallthru)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  21 [91.0%]  38 [9.0%]  (fallthru)


Basic block 19 , prev 18, next 20, loop_depth 2, count 0, freq 9100, maybe hot.
Predecessors:  19 [91.0%]  23 [100.0%]  (fallthru)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  19 [91.0%]  20 [9.0%]  (fallthru)


Basic block 20 , prev 19, next 21, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  19 [9.0%]  (fallthru) 22 [9.0%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  22 [91.0%]  (fallthru) 24 [9.0%] 


Basic block 21 , prev 20, next 22, loop_depth 0, count 0, freq 81, maybe hot.
Predecessors:  18 [91.0%] 
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  22 [100.0%]  (fallthru)


Basic block 22 , prev 21, next 23, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  21 [100.0%]  (fallthru) 20 [91.0%]  (fallthru)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  23 [91.0%]  (fallthru) 20 [9.0%] 


Basic block 23 , prev 22, next 24, loop_depth 1, count 0, freq 819, maybe hot.
Predecessors:  22 [91.0%]  (fallthru)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  19 [100.0%]  (fallthru)


Basic block 24 , prev 23, next 25, loop_depth 0, count 0, freq 81, maybe hot.
Predecessors:  20 [9.0%] 
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  30 [100.0%]  (fallthru)


Basic block 25 , prev 24, next 26, loop_depth 2, count 0, freq 9100, maybe hot.
Predecessors:  25 [91.0%]  37 [100.0%]  (fallthru)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  25 [91.0%]  26 [9.0%]  (fallthru)


Basic block 26 , prev 25, next 27, loop_depth 1, count 0, freq 819, maybe hot.
Predecessors:  25 [9.0%]  (fallthru)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  27 [100.0%]  (fallthru) 29


Basic block 27 , prev 26, next 28, loop_depth 1, count 0, freq 819, maybe hot.
Predecessors:  26 [100.0%]  (fallthru) 36
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  28 [100.0%]  (fallthru)


Basic block 28 , prev 27, next 29, loop_depth 2, count 0, freq 9100, maybe hot.
Predecessors:  28 [91.0%]  27 [100.0%]  (fallthru)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  28 [91.0%]  29 [9.0%]  (fallthru)


Basic block 29 , prev 28, next 30, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  34 30 [9.0%]  26 28 [9.0%]  (fallthru)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  30 [91.0%]  (fallthru) 38 [9.0%] 


Basic block 30 , prev 29, next 31, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  29 [91.0%]  (fallthru) 24 [100.0%]  (fallthru)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  31 [91.0%]  (fallthru) 29 [9.0%] 


Basic block 31 , prev 30, next 32, loop_depth 1, count 0, freq 819, maybe hot.
Predecessors:  30 [91.0%]  (fallthru)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  32 [100.0%]  (fallthru) 35


Basic block 32 , prev 31, next 33, loop_depth 0, count 0, freq 819, maybe hot.
Predecessors:  31 [100.0%]  (fallthru)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  33 [100.0%]  (fallthru)


Basic block 33 , prev 32, next 34, loop_depth 2, count 0, freq 9100, maybe hot.
Predecessors:  32 [100.0%]  (fallthru) 33 [91.0%] 
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  33 [91.0%]  34 [9.0%]  (fallthru)


Basic block 34 , prev 33, next 35, loop_depth 1, count 0, freq 819, maybe hot.
Predecessors:  33 [9.0%]  (fallthru)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  36 [100.0%]  (fallthru) 29


Basic block 35 , prev 34, next 36, loop_depth 0, count 0, freq 0, maybe hot.
Predecessors:  31
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  36 [100.0%]  (fallthru)


Basic block 36 , prev 35, next 37, loop_depth 1, count 0, freq 819, maybe hot.
Predecessors:  35 [100.0%]  (fallthru) 34 [100.0%]  (fallthru)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  37 [100.0%]  (fallthru) 27


Basic block 37 , prev 36, next 38, loop_depth 1, count 0, freq 819, maybe hot.
Predecessors:  36 [100.0%]  (fallthru)
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  25 [100.0%]  (fallthru)


Basic block 38 , prev 37, next 1, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors:  29 [9.0%]  18 [9.0%]  (fallthru)
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 1 , prev 38, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors:  38 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 39 n_edges 60 count 54 (  1.4)


izp_gaussianMatrix

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0]
;;  ref usage 	r0={7d,5u} r1={6d,1u} r2={5d} r4={8d,4u} r5={8d,4u} r6={1d,38u} r7={1d,42u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,37u} r17={94d,26u} r18={4d} r19={4d} r20={1d,38u} r21={6d,3u} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r76={1d,2u} r78={1d,2u} r82={1d,4u} r86={1d,1u} r89={1d,1u} r90={1d,3u} r96={2d,7u} r97={2d,4u} r102={1d,5u} r105={1d,2u} r106={1d,2u} r109={2d,4u} r116={2d,9u} r120={1d,6u} r124={2d,2u} r126={1d,2u} r135={1d,1u} r148={2d,2u} r149={2d,2u} r162={1d,2u} r163={1d,2u} r164={1d,3u} r166={2d,3u} r169={1d,1u} r176={2d,2u} r177={2d,2u} r178={1d,2u} r179={1d,2u} r180={1d,3u} r181={5d,8u} r182={2d,3u} r186={1d,1u} r190={1d,2u} r193={1d,1u} r195={2d,3u} r197={1d,4u} r198={1d,2u} r204={1d,4u} r205={1d,1u} r206={2d,2u} r209={1d,2u} r214={1d,2u} r215={1d,2u} r216={1d,3u} r217={4d,10u} r225={2d,2u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r230={1d,4u} r233={1d,2u} r241={1d,2u} r242={1d,1u} r243={1d,11u} r244={1d,11u} r245={1d,3u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r255={1d,1u} r257={1d,1u} r258={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,2u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r272={1d,1u} r273={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} r278={1d,1u} r280={1d,1u} r281={1d,1u} r282={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r289={1d,1u} r290={1d,2u,1e} r291={1d,1u} r292={1d,1u} r293={1d,1u} r294={1d,2u,1e} r295={1d,1u} r296={1d,1u} r297={1d,1u} r298={1d,1u} r299={1d,1u} r300={1d,1u} r301={1d,1u} r302={1d,1u} r303={1d,1u} r304={1d,1u} r305={1d,1u} r306={1d,1u} r307={1d,1u} r308={1d,1u} r309={1d,1u} r310={1d,1u} r311={1d,1u} r312={1d,1u} r313={1d,1u} r314={1d,1u} r315={1d,1u} r316={1d,1u} r317={1d,1u} r318={1d,2u} r319={1d,1u} r320={1d,1u} r321={1d,1u} r322={1d,1u} 
;;    total ref usage 894{445d,447u,2e} in 253{249 regular + 4 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 17 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[3]->( 4 17 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 3 )->[4]->( 5 16 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 4 )->[5]->( 6 8 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 5 )->[6]->( 7 16 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 6 )->[7]->( 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 5 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 8 7 )->[9]->( 10 14 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 9 )->[10]->( 12 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 12 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 11 10 )->[12]->( 11 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 12 )->[13]->( 14 16 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 13 9 )->[14]->( 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 15 14 )->[15]->( 15 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 15 4 6 13 )->[16]->( 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 3 2 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 16 17 )->[18]->( 21 38 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 19 23 )->[19]->( 19 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 19 22 )->[20]->( 22 24 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 18 )->[21]->( 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 21 20 )->[22]->( 23 20 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 22 )->[23]->( 19 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 20 )->[24]->( 30 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 25 37 )->[25]->( 25 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 25 )->[26]->( 27 29 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 26 36 )->[27]->( 28 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 28 27 )->[28]->( 28 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 34 30 26 28 )->[29]->( 30 38 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 29 24 )->[30]->( 31 29 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 30 )->[31]->( 32 35 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 31 )->[32]->( 33 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 32 33 )->[33]->( 33 34 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 33 )->[34]->( 36 29 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 31 )->[35]->( 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 35 34 )->[36]->( 37 27 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 36 )->[37]->( 25 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 29 18 )->[38]->( 1 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 38 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
  Adding insn 54 to worklist
  Adding insn 50 to worklist
  Adding insn 47 to worklist
  Adding insn 41 to worklist
  Adding insn 38 to worklist
  Adding insn 32 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
  Adding insn 58 to worklist
  Adding insn 62 to worklist
  Adding insn 60 to worklist
  Adding insn 74 to worklist
  Adding insn 80 to worklist
  Adding insn 78 to worklist
  Adding insn 76 to worklist
  Adding insn 87 to worklist
  Adding insn 125 to worklist
  Adding insn 120 to worklist
  Adding insn 118 to worklist
  Adding insn 113 to worklist
  Adding insn 129 to worklist
  Adding insn 150 to worklist
  Adding insn 145 to worklist
  Adding insn 142 to worklist
  Adding insn 158 to worklist
  Adding insn 169 to worklist
  Adding insn 164 to worklist
  Adding insn 163 to worklist
  Adding insn 191 to worklist
  Adding insn 189 to worklist
  Adding insn 188 to worklist
  Adding insn 186 to worklist
  Adding insn 185 to worklist
  Adding insn 179 to worklist
  Adding insn 173 to worklist
  Adding insn 172 to worklist
  Adding insn 220 to worklist
  Adding insn 216 to worklist
  Adding insn 215 to worklist
  Adding insn 211 to worklist
  Adding insn 209 to worklist
  Adding insn 206 to worklist
  Adding insn 227 to worklist
  Adding insn 224 to worklist
  Adding insn 223 to worklist
  Adding insn 234 to worklist
  Adding insn 231 to worklist
  Adding insn 230 to worklist
  Adding insn 247 to worklist
  Adding insn 260 to worklist
  Adding insn 255 to worklist
  Adding insn 253 to worklist
  Adding insn 264 to worklist
  Adding insn 280 to worklist
  Adding insn 276 to worklist
  Adding insn 273 to worklist
  Adding insn 289 to worklist
  Adding insn 286 to worklist
  Adding insn 295 to worklist
  Adding insn 292 to worklist
  Adding insn 308 to worklist
  Adding insn 320 to worklist
  Adding insn 316 to worklist
  Adding insn 313 to worklist
  Adding insn 324 to worklist
  Adding insn 332 to worklist
  Adding insn 349 to worklist
Finished finding needed instructions:
processing block 38 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 346 to worklist
  Adding insn 342 to worklist
processing block 29 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244
  Adding insn 288 to worklist
  Adding insn 287 to worklist
processing block 28 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 181 195 206 243 244
  Adding insn 279 to worklist
  Adding insn 277 to worklist
  Adding insn 274 to worklist
  Adding insn 272 to worklist
  Adding insn 271 to worklist
  Adding insn 270 to worklist
processing block 27 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 181 195 206 243 244
  Adding insn 268 to worklist
  Adding insn 267 to worklist
  Adding insn 266 to worklist
processing block 26 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 181 195 243 244
  Adding insn 263 to worklist
  Adding insn 262 to worklist
processing block 25 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 166 177 178 179 180 181 190 193 195 243 244
  Adding insn 259 to worklist
  Adding insn 257 to worklist
  Adding insn 256 to worklist
  Adding insn 252 to worklist
  Adding insn 251 to worklist
processing block 37 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 166 177 178 179 180 181 190 193 195 243 244
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 337 to worklist
  Adding insn 336 to worklist
  Adding insn 335 to worklist
  Adding insn 334 to worklist
processing block 36 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 169 178 179 180 181 195 243 244
  Adding insn 331 to worklist
  Adding insn 329 to worklist
  Adding insn 328 to worklist
  Adding insn 327 to worklist
processing block 34 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 96 102 116 164 169 181 195 243 244
  Adding insn 323 to worklist
processing block 33 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 96 102 116 164 169 181 182 195 243 244
  Adding insn 319 to worklist
  Adding insn 317 to worklist
  Adding insn 314 to worklist
  Adding insn 312 to worklist
  Adding insn 311 to worklist
  Adding insn 310 to worklist
processing block 32 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 96 102 116 164 169 181 182 195 243 244
  Adding insn 26 to worklist
processing block 35 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 96 102 116 164 169 181 195 243 244
  Adding insn 27 to worklist
processing block 31 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 96 102 116 164 169 182 195 243 244
  Adding insn 307 to worklist
  Adding insn 306 to worklist
  Adding insn 305 to worklist
  Adding insn 304 to worklist
  Adding insn 303 to worklist
  Adding insn 302 to worklist
  Adding insn 301 to worklist
  Adding insn 300 to worklist
  Adding insn 299 to worklist
  Adding insn 298 to worklist
  Adding insn 297 to worklist
processing block 30 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244
  Adding insn 294 to worklist
processing block 24 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244
  Adding insn 25 to worklist
processing block 20 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 76 78 96 97 116 243 244 245
  Adding insn 226 to worklist
  Adding insn 225 to worklist
processing block 19 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 76 78 86 96 97 109 116 135 243 244 245
  Adding insn 219 to worklist
  Adding insn 217 to worklist
  Adding insn 212 to worklist
  Adding insn 210 to worklist
  Adding insn 208 to worklist
  Adding insn 207 to worklist
  Adding insn 205 to worklist
  Adding insn 204 to worklist
  Adding insn 203 to worklist
  Adding insn 202 to worklist
  Adding insn 201 to worklist
  Adding insn 200 to worklist
  Adding insn 199 to worklist
  Adding insn 198 to worklist
  Adding insn 197 to worklist
  Adding insn 196 to worklist
processing block 23 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 76 78 86 96 97 109 116 135 243 244 245
  Adding insn 20 to worklist
  Adding insn 242 to worklist
  Adding insn 241 to worklist
  Adding insn 240 to worklist
  Adding insn 239 to worklist
  Adding insn 238 to worklist
  Adding insn 237 to worklist
  Adding insn 236 to worklist
processing block 22 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 76 78 96 97 116 243 244 245
  Adding insn 233 to worklist
processing block 21 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 76 78 96 97 116 243 244 245
  Adding insn 22 to worklist
  Adding insn 21 to worklist
processing block 18 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 76 78 116 243 244 245
  Adding insn 190 to worklist
  Adding insn 184 to worklist
  Adding insn 183 to worklist
  Adding insn 182 to worklist
  Adding insn 181 to worklist
  Adding insn 180 to worklist
  Adding insn 178 to worklist
  Adding insn 177 to worklist
  Adding insn 176 to worklist
  Adding insn 175 to worklist
  Adding insn 174 to worklist
processing block 17 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 243 244 245
  Adding insn 19 to worklist
  Adding insn 168 to worklist
  Adding insn 167 to worklist
  Adding insn 166 to worklist
  Adding insn 165 to worklist
processing block 11 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 225 226 228 233 243 244 245
  Adding insn 17 to worklist
processing block 16 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 243 244 245
  Adding insn 157 to worklist
processing block 15 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 148 176 186 217 243 244 245
  Adding insn 149 to worklist
  Adding insn 147 to worklist
  Adding insn 146 to worklist
  Adding insn 143 to worklist
processing block 14 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 148 176 186 217 243 244 245
  Adding insn 140 to worklist
  Adding insn 139 to worklist
  Adding insn 138 to worklist
  Adding insn 137 to worklist
  Adding insn 136 to worklist
  Adding insn 135 to worklist
  Adding insn 134 to worklist
  Adding insn 133 to worklist
  Adding insn 132 to worklist
processing block 13 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 217 243 244 245
  Adding insn 128 to worklist
  Adding insn 127 to worklist
processing block 12 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 226 227 228 233 243 244 245
  Adding insn 124 to worklist
  Adding insn 122 to worklist
  Adding insn 121 to worklist
  Adding insn 117 to worklist
  Adding insn 116 to worklist
  Adding insn 115 to worklist
  Adding insn 114 to worklist
  Adding insn 112 to worklist
  Adding insn 111 to worklist
  Adding insn 110 to worklist
  Adding insn 109 to worklist
  Adding insn 108 to worklist
  Adding insn 107 to worklist
  Adding insn 106 to worklist
  Adding insn 105 to worklist
  Adding insn 104 to worklist
processing block 10 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 225 226 228 233 243 244 245
  Adding insn 18 to worklist
  Adding insn 102 to worklist
  Adding insn 101 to worklist
  Adding insn 100 to worklist
  Adding insn 99 to worklist
  Adding insn 98 to worklist
  Adding insn 97 to worklist
  Adding insn 96 to worklist
  Adding insn 95 to worklist
  Adding insn 94 to worklist
  Adding insn 93 to worklist
  Adding insn 92 to worklist
  Adding insn 91 to worklist
  Adding insn 90 to worklist
  Adding insn 89 to worklist
processing block 9 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 205 214 215 216 217 243 244 245
  Adding insn 86 to worklist
  Adding insn 85 to worklist
  Adding insn 84 to worklist
  Adding insn 83 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 197 204 205 217 243 244 245
  Adding insn 15 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 197 204 205 243 244 245
  Adding insn 79 to worklist
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 197 204 205 217 243 244 245
  Adding insn 16 to worklist
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 197 198 204 205 243 244 245
  Adding insn 73 to worklist
  Adding insn 72 to worklist
  Adding insn 71 to worklist
  Adding insn 70 to worklist
  Adding insn 69 to worklist
  Adding insn 68 to worklist
  Adding insn 67 to worklist
  Adding insn 66 to worklist
  Adding insn 65 to worklist
  Adding insn 64 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
  Adding insn 61 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
  Adding insn 57 to worklist
  Adding insn 56 to worklist
  Adding insn 55 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
  Adding insn 53 to worklist
  Adding insn 52 to worklist
  Adding insn 51 to worklist
  Adding insn 49 to worklist
  Adding insn 48 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 42 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 37 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 39 n_edges 60 count 48 (  1.2)
;; Following path with 55 sets: 2 3 4 5 8 
deferring rescan insn with uid = 39.
deferring rescan insn with uid = 40.
deferring rescan insn with uid = 48.
deferring rescan insn with uid = 49.
deferring rescan insn with uid = 65.
deferring rescan insn with uid = 65.
deferring rescan insn with uid = 66.
deferring rescan insn with uid = 70.
deferring rescan insn with uid = 71.
;; Following path with 59 sets: 2 3 4 5 6 7 
deferring rescan insn with uid = 76.
deferring rescan insn with uid = 79.
;; Following path with 28 sets: 9 10 
deferring rescan insn with uid = 94.
deferring rescan insn with uid = 95.
deferring rescan insn with uid = 97.
deferring rescan insn with uid = 98.
deferring rescan insn with uid = 99.
deferring rescan insn with uid = 100.
;; Following path with 23 sets: 12 11 
deferring rescan insn with uid = 113.
deferring rescan insn with uid = 114.
deferring rescan insn with uid = 115.
deferring rescan insn with uid = 115.
deferring rescan insn with uid = 116.
deferring rescan insn with uid = 118.
;; Following path with 26 sets: 12 13 
;; Following path with 15 sets: 14 
;; Following path with 10 sets: 15 
;; Following path with 2 sets: 16 
;; Following path with 8 sets: 17 
;; Following path with 29 sets: 18 21 
;; Following path with 15 sets: 22 23 
deferring rescan insn with uid = 238.
deferring rescan insn with uid = 239.
;; Following path with 27 sets: 19 
deferring rescan insn with uid = 198.
deferring rescan insn with uid = 199.
;; Following path with 8 sets: 20 24 
;; Following path with 20 sets: 30 31 35 
deferring rescan insn with uid = 300.
deferring rescan insn with uid = 304.
deferring rescan insn with uid = 305.
;; Following path with 20 sets: 30 31 32 
;; Following path with 13 sets: 33 34 
deferring rescan insn with uid = 311.
deferring rescan insn with uid = 313.
;; Following path with 16 sets: 36 37 
deferring rescan insn with uid = 336.
deferring rescan insn with uid = 337.
;; Following path with 14 sets: 25 26 
;; Following path with 5 sets: 27 
;; Following path with 11 sets: 28 
deferring rescan insn with uid = 271.
deferring rescan insn with uid = 273.
;; Following path with 5 sets: 29 
;; Following path with 3 sets: 38 
deferring rescan insn with uid = 346.


try_optimize_cfg iteration 1



izp_gaussianMatrix

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0]
;;  ref usage 	r0={7d,5u} r1={6d,1u} r2={5d} r4={8d,4u} r5={8d,4u} r6={1d,38u} r7={1d,42u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,37u} r17={94d,26u} r18={4d} r19={4d} r20={1d,38u} r21={6d,3u} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={5d} r38={5d} r39={4d} r40={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r76={1d,2u} r78={1d,2u} r82={1d,4u} r86={1d,1u} r89={1d,1u} r90={1d,3u} r96={2d,7u} r97={2d,4u} r102={1d,5u} r105={1d,2u} r106={1d,2u} r109={2d,4u} r116={2d,9u} r120={1d,6u} r124={2d,2u} r126={1d,2u} r135={1d,1u} r148={2d,2u} r149={2d,2u} r162={1d,2u} r163={1d,2u} r164={1d,3u} r166={2d,3u} r169={1d,1u} r176={2d,2u} r177={2d,2u} r178={1d,2u} r179={1d,2u} r180={1d,3u} r181={5d,8u} r182={2d,3u} r186={1d,1u} r190={1d,2u} r193={1d,1u} r195={2d,3u} r197={1d,4u} r198={1d,2u} r204={1d,4u} r205={1d,1u} r206={2d,2u} r209={1d,2u} r214={1d,2u} r215={1d,2u} r216={1d,3u} r217={4d,10u} r225={2d,2u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r230={1d,4u} r233={1d,2u} r241={1d,2u} r242={1d,1u} r243={1d,11u} r244={1d,11u} r245={1d,3u} r246={1d,1u} r247={1d,1u} r248={1d,1u} r249={1d,1u} r250={1d,1u} r251={1d,1u} r252={1d,1u} r253={1d,1u} r255={1d,1u} r257={1d,1u} r258={1d,1u} r259={1d,1u} r260={1d,1u} r261={1d,2u} r262={1d,1u} r263={1d,1u} r264={1d,1u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} r270={1d,1u} r271={1d,1u} r272={1d,1u} r273={1d,1u} r275={1d,1u} r276={1d,1u} r277={1d,1u} r278={1d,1u} r280={1d,1u} r281={1d,1u} r282={1d,1u} r283={1d,1u} r284={1d,1u} r285={1d,1u} r286={1d,1u} r287={1d,1u} r288={1d,1u} r289={1d,1u} r290={1d,2u,1e} r291={1d,1u} r292={1d,1u} r293={1d,1u} r294={1d,2u,1e} r295={1d,1u} r296={1d,1u} r297={1d,1u} r298={1d,1u} r299={1d,1u} r300={1d,1u} r301={1d,1u} r302={1d,1u} r303={1d,1u} r304={1d,1u} r305={1d,1u} r306={1d,1u} r307={1d,1u} r308={1d,1u} r309={1d,1u} r310={1d,1u} r311={1d,1u} r312={1d,1u} r313={1d,1u} r314={1d,1u} r315={1d,1u} r316={1d,1u} r317={1d,1u} r318={1d,2u} r319={1d,1u} r320={1d,1u} r321={1d,1u} r322={1d,1u} 
;;    total ref usage 894{445d,447u,2e} in 253{249 regular + 4 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 116 120 243 244 245 246 247 248 249 250 251 252 253 255
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0]
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 116 120 243 244 245 246 247 248 249 250 251 252 253 255
;; live  kill	 17 [flags]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 28 0 11 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 11 28 12 2 (set (reg/v:SI 243 [ n ])
        (reg:SI 5 di [ n ])) ../src/izp-gaussian.c:598 64 {*movsi_internal}
     (nil))

(insn 12 11 13 2 (set (reg/v:SI 244 [ m ])
        (reg:SI 4 si [ m ])) ../src/izp-gaussian.c:598 64 {*movsi_internal}
     (nil))

(insn 13 12 14 2 (set (reg/v:SF 245 [ sigma ])
        (reg:SF 21 xmm0 [ sigma ])) ../src/izp-gaussian.c:598 110 {*movsf_internal}
     (nil))

(note 14 13 30 2 NOTE_INSN_FUNCTION_BEG)

(debug_insn 30 14 31 2 (var_location:SI width (reg/v:SI 244 [ m ])) -1
     (nil))

(debug_insn 31 30 32 2 (var_location:SI height (reg/v:SI 243 [ n ])) -1
     (nil))

(debug_insn 32 31 33 2 (var_location:SI size (const_int 4 [0x4])) -1
     (nil))

(insn 33 32 34 2 (parallel [
            (set (reg:SI 246)
                (plus:SI (reg/v:SI 243 [ n ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:583 252 {*addsi_1}
     (nil))

(insn 34 33 35 2 (set (reg:DI 247)
        (sign_extend:DI (reg:SI 246))) ../src/izp-gaussian.c:583 126 {*extendsidi2_rex64}
     (nil))

(insn 35 34 36 2 (parallel [
            (set (reg:DI 248)
                (ashift:DI (reg:DI 247)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:583 498 {*ashldi3_1}
     (nil))

(insn 36 35 37 2 (set (reg:DI 4 si)
        (reg:DI 248)) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (nil))

(insn 37 36 38 2 (set (reg:DI 5 di)
        (const_int 32 [0x20])) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (nil))

(call_insn 38 37 39 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memalign") [flags 0x41]  <function_decl 0x2ae3457b0b00 memalign>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:583 929 {*call_value_0_rex64}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 39 38 40 2 (set (reg/v/f:DI 116 [ g ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (expr_list:REG_NOALIAS (reg/f:DI 249)
        (nil)))

(insn 40 39 41 2 (set (reg/f:DI 249)
        (reg/v/f:DI 116 [ g ])) ../src/izp-gaussian.c:583 62 {*movdi_internal_rex64}
     (nil))

(debug_insn 41 40 42 2 (var_location:DI idx (reg/v/f:DI 116 [ g ])) ../src/izp-gaussian.c:583 -1
     (nil))

(insn 42 41 43 2 (parallel [
            (set (reg:SI 250)
                (mult:SI (reg/v:SI 244 [ m ])
                    (reg/v:SI 243 [ n ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:584 333 {*mulsi3_1}
     (nil))

(insn 43 42 44 2 (parallel [
            (set (reg:SI 251)
                (ashift:SI (reg:SI 250)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:584 497 {*ashlsi3_1}
     (nil))

(insn 44 43 45 2 (set (reg:DI 252)
        (sign_extend:DI (reg:SI 251))) ../src/izp-gaussian.c:584 126 {*extendsidi2_rex64}
     (nil))

(insn 45 44 46 2 (set (reg:DI 4 si)
        (reg:DI 252)) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (nil))

(insn 46 45 47 2 (set (reg:DI 5 di)
        (const_int 32 [0x20])) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (nil))

(call_insn 47 46 48 2 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("memalign") [flags 0x41]  <function_decl 0x2ae3457b0b00 memalign>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:584 929 {*call_value_0_rex64}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 48 47 49 2 (set (reg/v/f:DI 120 [ heap ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (expr_list:REG_NOALIAS (reg/f:DI 253)
        (nil)))

(insn 49 48 50 2 (set (reg/f:DI 253)
        (reg/v/f:DI 120 [ heap ])) ../src/izp-gaussian.c:584 62 {*movdi_internal_rex64}
     (nil))

(debug_insn 50 49 51 2 (var_location:DI heap (reg/v/f:DI 120 [ heap ])) ../src/izp-gaussian.c:584 -1
     (nil))

(insn 51 50 52 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 120 [ heap ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 3 {*cmpdi_ccno_1}
     (nil))

(insn 52 51 53 2 (set (reg:QI 255)
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 585 {*setcc_qi}
     (nil))

(insn 53 52 54 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 255)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 0 {*cmpqi_ccno_1}
     (nil))

(jump_insn 54 53 371 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 161)
            (pc))) ../src/izp-gaussian.c:586 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 434 [0x1b2])
        (nil))
 -> 161)
;; End of basic block 2 -> ( 17 3)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245


;; Succ edge  17 [4.3%] 
;; Succ edge  3 [95.7%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116
;; lr  def 	 17 [flags] 257
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; live  gen 	 17 [flags] 257
;; live  kill	

;; Pred edge  2 [95.7%]  (fallthru)
(note 371 54 55 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 55 371 56 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 116 [ g ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 3 {*cmpdi_ccno_1}
     (nil))

(insn 56 55 57 3 (set (reg:QI 257)
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 585 {*setcc_qi}
     (nil))

(insn 57 56 58 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 257)
            (const_int 0 [0]))) ../src/izp-gaussian.c:586 0 {*cmpqi_ccno_1}
     (nil))

(jump_insn 58 57 59 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 161)
            (pc))) ../src/izp-gaussian.c:586 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 434 [0x1b2])
        (nil))
 -> 161)
;; End of basic block 3 -> ( 4 17)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245


;; Succ edge  4 [95.7%]  (fallthru)
;; Succ edge  17 [4.3%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 243
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  3 [95.7%]  (fallthru)
(note 59 58 60 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 60 59 61 4 (var_location:SI i (const_int 0 [0])) -1
     (nil))

(insn 61 60 62 4 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 243 [ n ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:587 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 62 61 63 4 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 155)
            (pc))) ../src/izp-gaussian.c:587 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 155)
;; End of basic block 4 -> ( 5 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245


;; Succ edge  5 [91.0%]  (fallthru)
;; Succ edge  16 [9.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 243
;; lr  def 	 17 [flags] 197 198 204 205 258 259 260 261
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; live  gen 	 17 [flags] 197 198 204 205 258 259 260 261
;; live  kill	 17 [flags]

;; Pred edge  4 [91.0%]  (fallthru)
(note 63 62 64 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 64 63 65 5 (set (reg:SI 197 [ niters.1067 ])
        (reg/v:SI 243 [ n ])) ../src/izp-gaussian.c:587 64 {*movsi_internal}
     (nil))

(insn 65 64 66 5 (set (reg/f:DI 198 [ D.9042 ])
        (reg/v/f:DI 116 [ g ])) ../src/izp-gaussian.c:598 62 {*movdi_internal_rex64}
     (nil))

(insn 66 65 67 5 (parallel [
            (set (reg:DI 258)
                (and:DI (reg/v/f:DI 116 [ g ])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 379 {*anddi_1}
     (nil))

(insn 67 66 68 5 (parallel [
            (set (reg:DI 259)
                (lshiftrt:DI (reg:DI 258)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 533 {*lshrdi3_1}
     (nil))

(insn 68 67 69 5 (parallel [
            (set (reg:DI 260)
                (neg:DI (reg:DI 259)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 448 {*negdi2_1}
     (nil))

(insn 69 68 70 5 (parallel [
            (set (reg:SI 261)
                (and:SI (subreg:SI (reg:DI 260) 0)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 380 {*andsi_1}
     (nil))

(insn 70 69 71 5 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 261)
            (reg/v:SI 243 [ n ]))) ../src/izp-gaussian.c:598 6 {*cmpsi_1}
     (nil))

(insn 71 70 72 5 (set (reg:SI 204 [ prolog_loop_niters.1071 ])
        (if_then_else:SI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg:SI 261)
            (reg/v:SI 243 [ n ]))) ../src/izp-gaussian.c:598 885 {*movsicc_noc}
     (nil))

(insn 72 71 73 5 (set (reg:DI 205 [ prolog_loop_niters.1072 ])
        (zero_extend:DI (reg:SI 204 [ prolog_loop_niters.1071 ]))) ../src/izp-gaussian.c:598 114 {*zero_extendsidi2_rex64}
     (nil))

(insn 73 72 74 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 204 [ prolog_loop_niters.1071 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:598 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 74 73 75 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 355)
            (pc))) ../src/izp-gaussian.c:598 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 0 [0])
        (nil))
 -> 355)
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 197 198 204 205 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 197 198 204 205 243 244 245


;; Succ edge  6 [100.0%]  (fallthru)
;; Succ edge  8

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 197 198 204 205 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 120 197 198 204
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 197 198 204 205 243 244 245
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
(note 75 74 76 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 76 75 78 6 (set (mem/f:DI (reg/v/f:DI 116 [ g ]) [2 MEM[base: D.9109_87, offset: 0B]+0 S8 A64])
        (reg/v/f:DI 120 [ heap ])) ../src/izp-gaussian.c:588 62 {*movdi_internal_rex64}
     (nil))

(debug_insn 78 76 79 6 (var_location:SI i (const_int 1 [0x1])) -1
     (nil))

(insn 79 78 80 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 243 [ n ])
            (reg:SI 204 [ prolog_loop_niters.1071 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 80 79 351 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 155)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 0 [0])
        (nil))
 -> 155)
;; End of basic block 6 -> ( 7 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 197 204 205 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 197 204 205 243 244 245


;; Succ edge  7 [100.0%]  (fallthru)
;; Succ edge  16

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 197 204 205 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 217
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 197 204 205 243 244 245
;; live  gen 	 217
;; live  kill	

;; Pred edge  6 [100.0%]  (fallthru)
(note 351 80 15 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 15 351 355 7 (set (reg/v:SI 217 [ i ])
        (const_int 1 [0x1])) ../src/izp-gaussian.c:587 64 {*movsi_internal}
     (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 197 204 205 217 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 197 204 205 217 243 244 245


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 197 204 205 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 217
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 197 204 205 243 244 245
;; live  gen 	 217
;; live  kill	

;; Pred edge  5
(code_label 355 15 354 8 125 "" [1 uses])

(note 354 355 16 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 16 354 81 8 (set (reg/v:SI 217 [ i ])
        (const_int 0 [0])) ../src/izp-gaussian.c:598 64 {*movsi_internal}
     (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 197 204 205 217 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 197 204 205 217 243 244 245


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 197 204 205 217 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 197 204
;; lr  def 	 17 [flags] 214 215 216
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 197 204 205 217 243 244 245
;; live  gen 	 17 [flags] 214 215 216
;; live  kill	 17 [flags]

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 81 16 82 9 104 "" [0 uses])

(note 82 81 83 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 9 (parallel [
            (set (reg:SI 214 [ niters.1075 ])
                (minus:SI (reg:SI 197 [ niters.1067 ])
                    (reg:SI 204 [ prolog_loop_niters.1071 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 291 {*subsi_1}
     (nil))

(insn 84 83 85 9 (parallel [
            (set (reg:SI 215 [ bnd.1076 ])
                (lshiftrt:SI (reg:SI 214 [ niters.1075 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 531 {*lshrsi3_1}
     (nil))

(insn 85 84 86 9 (parallel [
            (set (reg:SI 216 [ ratio_mult_vf.1077 ])
                (ashift:SI (reg:SI 215 [ bnd.1076 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 497 {*ashlsi3_1}
     (nil))

(insn 86 85 87 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 216 [ ratio_mult_vf.1077 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:588 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 87 86 88 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 130)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 0 [0])
        (nil))
 -> 130)
;; End of basic block 9 -> ( 10 14)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 205 214 215 216 217 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 205 214 215 216 217 243 244 245


;; Succ edge  10 [100.0%]  (fallthru)
;; Succ edge  14

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 205 214 215 216 217 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 205 217 244
;; lr  def 	 17 [flags] 124 149 225 226 228 233 262 263 264 265 266 267 268 269 270
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 205 214 215 216 217 243 244 245
;; live  gen 	 124 149 225 226 228 233 262 263 264 265 266 267 268 269 270
;; live  kill	 17 [flags]

;; Pred edge  9 [100.0%]  (fallthru)
(note 88 87 89 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 89 88 90 10 (parallel [
            (set (reg:SI 263)
                (plus:SI (reg/v:SI 217 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (nil))

(insn 90 89 91 10 (parallel [
            (set (reg:SI 264)
                (plus:SI (reg/v:SI 217 [ i ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (nil))

(insn 91 90 92 10 (parallel [
            (set (reg:SI 265)
                (plus:SI (reg/v:SI 217 [ i ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (nil))

(insn 92 91 93 10 (set (reg:V2SI 266)
        (vec_concat:V2SI (reg:SI 264)
            (reg:SI 265))) ../src/izp-gaussian.c:588 1791 {*vec_concatv2si_sse2}
     (nil))

(insn 93 92 94 10 (set (reg:V2SI 267)
        (vec_concat:V2SI (reg/v:SI 217 [ i ])
            (reg:SI 263))) ../src/izp-gaussian.c:588 1791 {*vec_concatv2si_sse2}
     (nil))

(insn 94 93 95 10 (set (reg:V4SI 225 [ vect_vec_iv_.1082 ])
        (vec_concat:V4SI (reg:V2SI 267)
            (reg:V2SI 266))) ../src/izp-gaussian.c:588 1794 {*vec_concatv4si_1}
     (nil))

(insn 95 94 96 10 (set (reg:V4SI 262)
        (reg:V4SI 225 [ vect_vec_iv_.1082 ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))

(insn 96 95 97 10 (set (reg:V4SI 226 [ vect_cst_.1081 ])
        (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_EQUAL (const_vector:V4SI [
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
            ])
        (nil)))

(insn 97 96 98 10 (set (reg:V4SI 228 [ vect_cst_.1084 ])
        (vec_duplicate:V4SI (reg/v:SI 244 [ m ]))) ../src/izp-gaussian.c:588 1785 {*vec_dupv4si}
     (nil))

(insn 98 97 99 10 (set (reg:V4SI 268)
        (reg:V4SI 228 [ vect_cst_.1084 ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))

(insn 99 98 100 10 (set (reg:V2DI 233 [ vect_cst_.1089 ])
        (vec_duplicate:V2DI (reg/v/f:DI 120 [ heap ]))) ../src/izp-gaussian.c:588 1787 {*vec_dupv2di_sse3}
     (nil))

(insn 100 99 101 10 (set (reg:V2DI 269)
        (reg:V2DI 233 [ vect_cst_.1089 ])) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (nil))

(insn 101 100 102 10 (parallel [
            (set (reg:DI 270)
                (ashift:DI (reg:DI 205 [ prolog_loop_niters.1072 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 498 {*ashldi3_1}
     (nil))

(insn 102 101 18 10 (parallel [
            (set (reg:DI 149 [ ivtmp.1153 ])
                (plus:DI (reg/v/f:DI 116 [ g ])
                    (reg:DI 270)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 253 {*adddi_1}
     (nil))

(insn 18 102 359 10 (set (reg:SI 124 [ ivtmp.1151 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:588 64 {*movsi_internal}
     (nil))
;; End of basic block 10 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 225 226 228 233 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 225 226 228 233 243 244 245


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 12) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 226 227 228 233 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 227
;; lr  def 	 225
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 226 227 228 233 243 244 245
;; live  gen 	 225
;; live  kill	

;; Pred edge  12 [91.0%] 
(code_label 359 18 358 11 126 "" [1 uses])

(note 358 359 17 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 17 358 123 11 (set (reg:V4SI 225 [ vect_vec_iv_.1082 ])
        (reg:V4SI 227 [ vect_vec_iv_.1082 ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))
;; End of basic block 11 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 225 226 228 233 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 225 226 228 233 243 244 245


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 225 226 228 233 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124 149 215 225 226 228 233
;; lr  def 	 17 [flags] 124 149 227 230 241 271 272 273 275 276 277 278 280 281 282
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 225 226 228 233 243 244 245
;; live  gen 	 17 [flags] 124 149 227 230 241 271 272 273 275 276 277 278 280 281 282
;; live  kill	 17 [flags]

;; Pred edge  11 [100.0%]  (fallthru)
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 123 17 103 12 107 "" [0 uses])

(note 103 123 104 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 104 103 105 12 (set (reg:V4SI 227 [ vect_vec_iv_.1082 ])
        (plus:V4SI (reg:V4SI 225 [ vect_vec_iv_.1082 ])
            (reg:V4SI 226 [ vect_cst_.1081 ]))) ../src/izp-gaussian.c:588 1570 {*addv4si3}
     (nil))

(insn 105 104 106 12 (set (reg:V4SI 271)
        (mult:V4SI (reg:V4SI 228 [ vect_cst_.1084 ])
            (reg:V4SI 225 [ vect_vec_iv_.1082 ]))) ../src/izp-gaussian.c:588 1605 {*sse2_mulv4si3}
     (nil))

(insn 106 105 107 12 (set (reg:V4SI 272)
        (mem/u/c/i:V4SI (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [5 S16 A128])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_EQUAL (const_vector:V4SI [
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
                (const_int 4 [0x4])
            ])
        (nil)))

(insn 107 106 108 12 (set (reg:V4SI 230 [ vect_var_.1085 ])
        (mult:V4SI (reg:V4SI 271)
            (reg:V4SI 272))) ../src/izp-gaussian.c:588 1605 {*sse2_mulv4si3}
     (nil))

(insn 108 107 109 12 (set (reg/f:DI 241 [ D.9179 ])
        (reg:DI 149 [ ivtmp.1153 ])) ../src/izp-gaussian.c:598 62 {*movdi_internal_rex64}
     (nil))

(insn 109 108 110 12 (set (reg:V4SI 275)
        (const_vector:V4SI [
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
            ])) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))

(insn 110 109 111 12 (set (reg:V4SI 276)
        (gt:V4SI (reg:V4SI 275)
            (reg:V4SI 230 [ vect_var_.1085 ]))) ../src/izp-gaussian.c:588 1665 {sse2_gtv4si3}
     (nil))

(insn 111 110 112 12 (set (subreg:V4SI (reg:V2DI 273) 0)
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 230 [ vect_var_.1085 ])
                (reg:V4SI 276))
            (parallel [
                    (const_int 0 [0])
                    (const_int 4 [0x4])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5])
                ]))) ../src/izp-gaussian.c:588 1752 {vec_interleave_lowv4si}
     (nil))

(insn 112 111 113 12 (set (reg:V2DI 277)
        (plus:V2DI (reg:V2DI 233 [ vect_cst_.1089 ])
            (reg:V2DI 273))) ../src/izp-gaussian.c:588 1572 {*addv2di3}
     (nil))

(insn 113 112 114 12 (set (mem:V2DI (reg:DI 149 [ ivtmp.1153 ]) [2 MEM[base: D.9179_311, offset: 0B]+0 S16 A128])
        (reg:V2DI 277)) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (nil))

(insn 114 113 115 12 (set (reg:V4SI 280)
        (reg:V4SI 275)) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (expr_list:REG_EQUAL (const_vector:V4SI [
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
                (const_int 0 [0])
            ])
        (nil)))

(insn 115 114 116 12 (set (reg:V4SI 281)
        (reg:V4SI 276)) ../src/izp-gaussian.c:588 1123 {*movv4si_internal}
     (nil))

(insn 116 115 117 12 (set (subreg:V4SI (reg:V2DI 278) 0)
        (vec_select:V4SI (vec_concat:V8SI (reg:V4SI 230 [ vect_var_.1085 ])
                (reg:V4SI 276))
            (parallel [
                    (const_int 2 [0x2])
                    (const_int 6 [0x6])
                    (const_int 3 [0x3])
                    (const_int 7 [0x7])
                ]))) ../src/izp-gaussian.c:588 1750 {vec_interleave_highv4si}
     (nil))

(insn 117 116 118 12 (set (reg:V2DI 282)
        (plus:V2DI (reg:V2DI 233 [ vect_cst_.1089 ])
            (reg:V2DI 278))) ../src/izp-gaussian.c:588 1572 {*addv2di3}
     (nil))

(insn 118 117 120 12 (set (mem:V2DI (plus:DI (reg:DI 149 [ ivtmp.1153 ])
                (const_int 16 [0x10])) [2 MEM[base: D.9179_311, offset: 16B]+0 S16 A128])
        (reg:V2DI 282)) ../src/izp-gaussian.c:588 1124 {*movv2di_internal}
     (nil))

(debug_insn 120 118 121 12 (var_location:SI i (debug_expr:SI D#17)) -1
     (nil))

(insn 121 120 122 12 (parallel [
            (set (reg:SI 124 [ ivtmp.1151 ])
                (plus:SI (reg:SI 124 [ ivtmp.1151 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (nil))

(insn 122 121 124 12 (parallel [
            (set (reg:DI 149 [ ivtmp.1153 ])
                (plus:DI (reg:DI 149 [ ivtmp.1153 ])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 253 {*adddi_1}
     (nil))

(insn 124 122 125 12 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 124 [ ivtmp.1151 ])
            (reg:SI 215 [ bnd.1076 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 125 124 126 12 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 359)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 359)
;; End of basic block 12 -> ( 11 13)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 226 227 228 233 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 124 149 214 215 216 217 226 227 228 233 243 244 245


;; Succ edge  11 [91.0%] 
;; Succ edge  13 [9.0%]  (fallthru)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 214 216 217 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 214 216 217
;; lr  def 	 17 [flags] 217
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 214 216 217 243 244 245
;; live  gen 	 17 [flags] 217
;; live  kill	 17 [flags]

;; Pred edge  12 [9.0%]  (fallthru)
(note 126 125 127 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 127 126 128 13 (parallel [
            (set (reg/v:SI 217 [ i ])
                (plus:SI (reg/v:SI 217 [ i ])
                    (reg:SI 216 [ ratio_mult_vf.1077 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:588 252 {*addsi_1}
     (nil))

(insn 128 127 129 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 214 [ niters.1075 ])
            (reg:SI 216 [ ratio_mult_vf.1077 ]))) ../src/izp-gaussian.c:588 6 {*cmpsi_1}
     (nil))

(jump_insn 129 128 130 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 155)
            (pc))) ../src/izp-gaussian.c:588 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 0 [0])
        (nil))
 -> 155)
;; End of basic block 13 -> ( 14 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 217 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 217 243 244 245


;; Succ edge  14 [100.0%]  (fallthru)
;; Succ edge  16

;; Start of basic block ( 13 9) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 217 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 217 244
;; lr  def 	 17 [flags] 148 176 186 283 284 285 286 287 288
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 217 243 244 245
;; live  gen 	 148 176 186 283 284 285 286 287 288
;; live  kill	 17 [flags]

;; Pred edge  13 [100.0%]  (fallthru)
;; Pred edge  9
(code_label 130 129 131 14 106 "" [1 uses])

(note 131 130 132 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 132 131 133 14 (parallel [
            (set (reg:SI 283)
                (ashift:SI (reg/v:SI 244 [ m ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 497 {*ashlsi3_1}
     (nil))

(insn 133 132 134 14 (set (reg:DI 186 [ D.9091 ])
        (sign_extend:DI (reg:SI 283))) ../src/izp-gaussian.c:598 126 {*extendsidi2_rex64}
     (nil))

(insn 134 133 135 14 (parallel [
            (set (reg:SI 284)
                (mult:SI (reg/v:SI 244 [ m ])
                    (reg/v:SI 217 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 333 {*mulsi3_1}
     (nil))

(insn 135 134 136 14 (parallel [
            (set (reg:SI 285)
                (ashift:SI (reg:SI 284)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 497 {*ashlsi3_1}
     (nil))

(insn 136 135 137 14 (set (reg:DI 286)
        (sign_extend:DI (reg:SI 285))) ../src/izp-gaussian.c:598 126 {*extendsidi2_rex64}
     (nil))

(insn 137 136 138 14 (parallel [
            (set (reg:DI 176 [ ivtmp.1101 ])
                (plus:DI (reg/v/f:DI 120 [ heap ])
                    (reg:DI 286)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 253 {*adddi_1}
     (nil))

(insn 138 137 139 14 (set (reg:DI 287 [ i ])
        (sign_extend:DI (reg/v:SI 217 [ i ]))) ../src/izp-gaussian.c:598 126 {*extendsidi2_rex64}
     (nil))

(insn 139 138 140 14 (parallel [
            (set (reg:DI 288)
                (ashift:DI (reg:DI 287 [ i ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 498 {*ashldi3_1}
     (nil))

(insn 140 139 148 14 (parallel [
            (set (reg:DI 148 [ ivtmp.1103 ])
                (plus:DI (reg/v/f:DI 116 [ g ])
                    (reg:DI 288)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 253 {*adddi_1}
     (nil))
;; End of basic block 14 -> ( 15)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 148 176 186 217 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 148 176 186 217 243 244 245


;; Succ edge  15 [100.0%]  (fallthru)

;; Start of basic block ( 15 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 148 176 186 217 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148 176 186 217 243
;; lr  def 	 17 [flags] 148 176 217
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 148 176 186 217 243 244 245
;; live  gen 	 17 [flags] 148 176 217
;; live  kill	 17 [flags]

;; Pred edge  15 [91.0%] 
;; Pred edge  14 [100.0%]  (fallthru)
(code_label 148 140 141 15 109 "" [1 uses])

(note 141 148 142 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 142 141 143 15 (set (mem/f:DI (reg:DI 148 [ ivtmp.1103 ]) [2 MEM[base: D.9099_302, offset: 0B]+0 S8 A64])
        (reg:DI 176 [ ivtmp.1101 ])) ../src/izp-gaussian.c:588 62 {*movdi_internal_rex64}
     (nil))

(insn 143 142 145 15 (parallel [
            (set (reg/v:SI 217 [ i ])
                (plus:SI (reg/v:SI 217 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 252 {*addsi_1}
     (nil))

(debug_insn 145 143 146 15 (var_location:SI i (reg/v:SI 217 [ i ])) -1
     (nil))

(insn 146 145 147 15 (parallel [
            (set (reg:DI 176 [ ivtmp.1101 ])
                (plus:DI (reg:DI 176 [ ivtmp.1101 ])
                    (reg:DI 186 [ D.9091 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 253 {*adddi_1}
     (nil))

(insn 147 146 149 15 (parallel [
            (set (reg:DI 148 [ ivtmp.1103 ])
                (plus:DI (reg:DI 148 [ ivtmp.1103 ])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:587 253 {*adddi_1}
     (nil))

(insn 149 147 150 15 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 243 [ n ])
            (reg/v:SI 217 [ i ]))) ../src/izp-gaussian.c:587 6 {*cmpsi_1}
     (nil))

(jump_insn 150 149 155 15 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 148)
            (pc))) ../src/izp-gaussian.c:587 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 148)
;; End of basic block 15 -> ( 15 16)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 148 176 186 217 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 148 176 186 217 243 244 245


;; Succ edge  15 [91.0%] 
;; Succ edge  16 [9.0%]  (fallthru)

;; Start of basic block ( 15 4 6 13) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243
;; lr  def 	 289
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 120 243 244 245
;; live  gen 	 289
;; live  kill	

;; Pred edge  15 [9.0%]  (fallthru)
;; Pred edge  4 [9.0%] 
;; Pred edge  6
;; Pred edge  13
(code_label 155 150 156 16 103 "" [3 uses])

(note 156 155 157 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 157 156 158 16 (set (reg:DI 289 [ n ])
        (sign_extend:DI (reg/v:SI 243 [ n ]))) ../src/izp-gaussian.c:590 126 {*extendsidi2_rex64}
     (nil))

(insn 158 157 161 16 (set (mem/f:DI (plus:DI (mult:DI (reg:DI 289 [ n ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 116 [ g ])) [2 *D.8927_95+0 S8 A64])
        (reg/v/f:DI 120 [ heap ])) ../src/izp-gaussian.c:590 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 16 -> ( 18)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 243 244 245


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 116
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 243 244 245
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 116
;; live  kill	

;; Pred edge  3 [4.3%] 
;; Pred edge  2 [4.3%] 
(code_label 161 158 162 17 102 "" [2 uses])

(note 162 161 163 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(debug_insn 163 162 164 17 (var_location:DI __stream (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) ../src/izp-gaussian.c:593 -1
     (nil))

(debug_insn 164 163 165 17 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2ae345ba6dc0 *.LC4>)) ../src/izp-gaussian.c:593 -1
     (nil))

(insn 165 164 166 17 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x2ae345ba6dc0 *.LC4>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 166 165 167 17 (set (reg:SI 4 si)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 64 {*movsi_internal}
     (nil))

(insn 167 166 168 17 (set (reg:DI 5 di)
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 168 167 169 17 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 66 {*movqi_internal}
     (nil))

(call_insn 169 168 19 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__fprintf_chk") [flags 0x41]  <function_decl 0x2ae34567a300 __fprintf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 929 {*call_value_0_rex64}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))

(insn 19 169 170 17 (set (reg/v/f:DI 116 [ g ])
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 17 -> ( 18)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 243 244 245


;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 16 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 243 244
;; lr  def 	 17 [flags] 76 78 290 291 292 293 294 295 296 297
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 243 244 245
;; live  gen 	 17 [flags] 76 78 290 291 292 293 294 295 296 297
;; live  kill	 17 [flags]

;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%]  (fallthru)
(code_label 170 19 171 18 110 "" [0 uses])

(note 171 170 172 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(debug_insn 172 171 173 18 (var_location:DI g (clobber (const_int 0 [0]))) ../src/izp-gaussian.c:600 -1
     (nil))

(debug_insn 173 172 174 18 (var_location:SF sum (const_double:SF 0.0 [0x0.0p+0])) ../src/izp-gaussian.c:601 -1
     (nil))

(insn 174 173 175 18 (parallel [
            (set (reg:SI 290)
                (plus:SI (reg/v:SI 243 [ n ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:602 252 {*addsi_1}
     (nil))

(insn 175 174 176 18 (parallel [
            (set (reg:SI 291)
                (lshiftrt:SI (reg:SI 290)
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:602 531 {*lshrsi3_1}
     (nil))

(insn 176 175 177 18 (parallel [
            (set (reg:SI 292)
                (plus:SI (reg:SI 291)
                    (reg:SI 290)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:602 252 {*addsi_1}
     (nil))

(insn 177 176 178 18 (parallel [
            (set (reg:SI 293)
                (ashiftrt:SI (reg:SI 292)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:602 532 {*ashrsi3_1}
     (expr_list:REG_EQUAL (div:SI (reg:SI 290)
            (const_int 2 [0x2]))
        (nil)))

(insn 178 177 179 18 (set (reg/v:SI 76 [ yoff ])
        (reg:SI 293)) ../src/izp-gaussian.c:602 64 {*movsi_internal}
     (nil))

(debug_insn 179 178 180 18 (var_location:SI yoff (reg/v:SI 76 [ yoff ])) ../src/izp-gaussian.c:602 -1
     (nil))

(insn 180 179 181 18 (parallel [
            (set (reg:SI 294)
                (plus:SI (reg/v:SI 244 [ m ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:603 252 {*addsi_1}
     (nil))

(insn 181 180 182 18 (parallel [
            (set (reg:SI 295)
                (lshiftrt:SI (reg:SI 294)
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:603 531 {*lshrsi3_1}
     (nil))

(insn 182 181 183 18 (parallel [
            (set (reg:SI 296)
                (plus:SI (reg:SI 295)
                    (reg:SI 294)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:603 252 {*addsi_1}
     (nil))

(insn 183 182 184 18 (parallel [
            (set (reg:SI 297)
                (ashiftrt:SI (reg:SI 296)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:603 532 {*ashrsi3_1}
     (expr_list:REG_EQUAL (div:SI (reg:SI 294)
            (const_int 2 [0x2]))
        (nil)))

(insn 184 183 185 18 (set (reg/v:SI 78 [ xoff ])
        (reg:SI 297)) ../src/izp-gaussian.c:603 64 {*movsi_internal}
     (nil))

(debug_insn 185 184 186 18 (var_location:SI xoff (reg/v:SI 78 [ xoff ])) ../src/izp-gaussian.c:603 -1
     (nil))

(debug_insn 186 185 188 18 (var_location:SF tmp (const_double:SF 0.0 [0x0.0p+0])) ../src/izp-gaussian.c:605 -1
     (nil))

(debug_insn 188 186 189 18 (var_location:SI y (const_int 0 [0])) -1
     (nil))

(debug_insn 189 188 190 18 (var_location:SF sum (const_double:SF 0.0 [0x0.0p+0])) -1
     (nil))

(insn 190 189 191 18 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 243 [ n ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:606 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 191 190 218 18 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 364)
            (pc))) ../src/izp-gaussian.c:606 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 364)
;; End of basic block 18 -> ( 21 38)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 76 78 116 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 76 78 116 243 244 245


;; Succ edge  21 [91.0%] 
;; Succ edge  38 [9.0%]  (fallthru)

;; Start of basic block ( 19 23) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 76 78 86 96 97 109 116 135 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 78 86 96 97 109 116 135 244
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 89 90 96 109 162 163 298 299 300 301 302 303 304 305
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 76 78 86 96 97 109 116 135 243 244 245
;; live  gen 	 17 [flags] 21 [xmm0] 89 90 96 109 162 163 298 299 300 301 302 303 304 305
;; live  kill	 17 [flags]

;; Pred edge  19 [91.0%] 
;; Pred edge  23 [100.0%]  (fallthru)
(code_label 218 191 195 19 113 "" [1 uses])

(note 195 218 196 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 196 195 197 19 (set (reg:SI 162 [ D.9148 ])
        (subreg:SI (reg:DI 109 [ ivtmp.1137 ]) 0)) ../src/izp-gaussian.c:598 64 {*movsi_internal}
     (nil))

(insn 197 196 198 19 (set (reg:SI 163 [ D.9149 ])
        (reg/v:SI 78 [ xoff ])) ../src/izp-gaussian.c:598 64 {*movsi_internal}
     (nil))

(insn 198 197 199 19 (parallel [
            (set (reg:SI 298)
                (minus:SI (reg:SI 162 [ D.9148 ])
                    (reg/v:SI 78 [ xoff ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 291 {*subsi_1}
     (nil))

(insn 199 198 200 19 (parallel [
            (set (reg:SI 299)
                (minus:SI (reg/v:SI 78 [ xoff ])
                    (reg:SI 162 [ D.9148 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 291 {*subsi_1}
     (nil))

(insn 200 199 201 19 (parallel [
            (set (reg:SI 300)
                (mult:SI (reg:SI 298)
                    (reg:SI 299)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:609 333 {*mulsi3_1}
     (nil))

(insn 201 200 202 19 (parallel [
            (set (reg:SI 301)
                (plus:SI (reg:SI 300)
                    (reg:SI 135 [ pretmp.1020 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:609 252 {*addsi_1}
     (nil))

(insn 202 201 203 19 (set (reg:SF 302)
        (float:SF (reg:SI 301))) ../src/izp-gaussian.c:610 217 {*floatsisf2_sse_interunit}
     (nil))

(insn 203 202 204 19 (set (reg:SF 303)
        (div:SF (reg:SF 302)
            (reg:SF 86 [ D.6883 ]))) ../src/izp-gaussian.c:610 740 {*fop_sf_1_sse}
     (nil))

(insn 204 203 205 19 (set (reg:DF 304)
        (float_extend:DF (reg:SF 303))) ../src/izp-gaussian.c:608 136 {*extendsfdf2_sse}
     (nil))

(insn 205 204 206 19 (set (reg:DF 21 xmm0)
        (reg:DF 304)) ../src/izp-gaussian.c:608 107 {*movdf_internal_rex64}
     (nil))

(call_insn 206 205 207 19 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("exp") [flags 0x41]  <function_decl 0x2ae34552ee00 exp>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:608 929 {*call_value_0_rex64}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
        (nil)))

(insn 207 206 208 19 (set (reg:DF 89 [ D.6886 ])
        (reg:DF 21 xmm0)) ../src/izp-gaussian.c:608 107 {*movdf_internal_rex64}
     (nil))

(insn 208 207 209 19 (set (reg/v:SF 90 [ tmp ])
        (float_truncate:SF (reg:DF 89 [ D.6886 ]))) ../src/izp-gaussian.c:608 141 {*truncdfsf_fast_sse}
     (nil))

(debug_insn 209 208 210 19 (var_location:SF tmp (reg/v:SF 90 [ tmp ])) ../src/izp-gaussian.c:608 -1
     (nil))

(insn 210 209 211 19 (set (reg/f:DI 305 [ MEM[base: g_97, index: ivtmp.1144_126, step: 8, offset: 0B] ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 97 [ ivtmp.1144 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 116 [ g ])) [2 MEM[base: g_97, index: ivtmp.1144_126, step: 8, offset: 0B]+0 S8 A64])) ../src/izp-gaussian.c:611 62 {*movdi_internal_rex64}
     (nil))

(insn 211 210 212 19 (set (mem:SF (plus:DI (mult:DI (reg:DI 109 [ ivtmp.1137 ])
                    (const_int 4 [0x4]))
                (reg/f:DI 305 [ MEM[base: g_97, index: ivtmp.1144_126, step: 8, offset: 0B] ])) [3 *D.6893_39+0 S4 A32])
        (reg/v:SF 90 [ tmp ])) ../src/izp-gaussian.c:611 110 {*movsf_internal}
     (nil))

(insn 212 211 215 19 (set (reg/v:SF 96 [ sum ])
        (plus:SF (reg/v:SF 96 [ sum ])
            (reg/v:SF 90 [ tmp ]))) ../src/izp-gaussian.c:612 729 {*fop_sf_comm_sse}
     (nil))

(debug_insn 215 212 216 19 (var_location:SI x (debug_expr:SI D#19)) -1
     (nil))

(debug_insn 216 215 217 19 (var_location:SF sum (reg/v:SF 96 [ sum ])) -1
     (nil))

(insn 217 216 219 19 (parallel [
            (set (reg:DI 109 [ ivtmp.1137 ])
                (plus:DI (reg:DI 109 [ ivtmp.1137 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:612 253 {*adddi_1}
     (nil))

(insn 219 217 220 19 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 244 [ m ])
            (subreg:SI (reg:DI 109 [ ivtmp.1137 ]) 0))) ../src/izp-gaussian.c:607 6 {*cmpsi_1}
     (nil))

(jump_insn 220 219 232 19 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 218)
            (pc))) ../src/izp-gaussian.c:607 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 218)
;; End of basic block 19 -> ( 19 20)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 76 78 86 96 97 109 116 135 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 76 78 86 96 97 109 116 135 243 244 245


;; Succ edge  19 [91.0%] 
;; Succ edge  20 [9.0%]  (fallthru)

;; Start of basic block ( 19 22) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 76 78 96 97 116 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 97 243
;; lr  def 	 17 [flags] 97
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 76 78 96 97 116 243 244 245
;; live  gen 	 17 [flags] 97
;; live  kill	 17 [flags]

;; Pred edge  19 [9.0%]  (fallthru)
;; Pred edge  22 [9.0%] 
(code_label 232 220 221 20 115 "" [1 uses])

(note 221 232 223 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(debug_insn 223 221 224 20 (var_location:SI y (debug_expr:SI D#20)) -1
     (nil))

(debug_insn 224 223 225 20 (var_location:SF sum (reg/v:SF 96 [ sum ])) -1
     (nil))

(insn 225 224 226 20 (parallel [
            (set (reg:DI 97 [ ivtmp.1144 ])
                (plus:DI (reg:DI 97 [ ivtmp.1144 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:607 253 {*adddi_1}
     (nil))

(insn 226 225 227 20 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 243 [ n ])
            (subreg:SI (reg:DI 97 [ ivtmp.1144 ]) 0))) ../src/izp-gaussian.c:606 6 {*cmpsi_1}
     (nil))

(jump_insn 227 226 364 20 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 245)
            (pc))) ../src/izp-gaussian.c:606 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 245)
;; End of basic block 20 -> ( 22 24)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 76 78 96 97 116 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 76 78 96 97 116 243 244 245


;; Succ edge  22 [91.0%]  (fallthru)
;; Succ edge  24 [9.0%] 

;; Start of basic block ( 18) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 76 78 116 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 96 97
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 76 78 116 243 244 245
;; live  gen 	 96 97
;; live  kill	

;; Pred edge  18 [91.0%] 
(code_label 364 227 363 21 127 "" [1 uses])

(note 363 364 21 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 21 363 22 21 (set (reg:DI 97 [ ivtmp.1144 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:606 62 {*movdi_internal_rex64}
     (nil))

(insn 22 21 228 21 (set (reg/v:SF 96 [ sum ])
        (mem/u/c/i:SF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [3 S4 A32])) ../src/izp-gaussian.c:606 110 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 0.0 [0x0.0p+0])
        (nil)))
;; End of basic block 21 -> ( 22)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 76 78 96 97 116 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 76 78 96 97 116 243 244 245


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 21 20) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 76 78 96 97 116 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 244
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 76 78 96 97 116 243 244 245
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  20 [91.0%]  (fallthru)
(code_label 228 22 229 22 111 "" [0 uses])

(note 229 228 230 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(debug_insn 230 229 231 22 (var_location:SI x (const_int 0 [0])) -1
     (nil))

(debug_insn 231 230 233 22 (var_location:SF sum (reg/v:SF 96 [ sum ])) -1
     (nil))

(insn 233 231 234 22 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 244 [ m ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:607 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 234 233 235 22 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 232)
            (pc))) ../src/izp-gaussian.c:607 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 232)
;; End of basic block 22 -> ( 23 20)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 76 78 96 97 116 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 76 78 96 97 116 243 244 245


;; Succ edge  23 [91.0%]  (fallthru)
;; Succ edge  20 [9.0%] 

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 76 78 96 97 116 243 244 245
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 76 97 245
;; lr  def 	 17 [flags] 86 105 106 109 135 306 307 308
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 76 78 96 97 116 243 244 245
;; live  gen 	 86 105 106 109 135 306 307 308
;; live  kill	 17 [flags]

;; Pred edge  22 [91.0%]  (fallthru)
(note 235 234 236 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 236 235 237 23 (set (reg:SI 105 [ D.9168 ])
        (subreg:SI (reg:DI 97 [ ivtmp.1144 ]) 0)) ../src/izp-gaussian.c:598 64 {*movsi_internal}
     (nil))

(insn 237 236 238 23 (set (reg:SI 106 [ D.9169 ])
        (reg/v:SI 76 [ yoff ])) ../src/izp-gaussian.c:598 64 {*movsi_internal}
     (nil))

(insn 238 237 239 23 (parallel [
            (set (reg:SI 306)
                (minus:SI (reg/v:SI 76 [ yoff ])
                    (reg:SI 105 [ D.9168 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 291 {*subsi_1}
     (nil))

(insn 239 238 240 23 (parallel [
            (set (reg:SI 307)
                (minus:SI (reg:SI 105 [ D.9168 ])
                    (reg/v:SI 76 [ yoff ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 291 {*subsi_1}
     (nil))

(insn 240 239 241 23 (parallel [
            (set (reg:SI 135 [ pretmp.1020 ])
                (mult:SI (reg:SI 306)
                    (reg:SI 307)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 333 {*mulsi3_1}
     (nil))

(insn 241 240 242 23 (set (reg:SF 308)
        (plus:SF (reg/v:SF 245 [ sigma ])
            (reg/v:SF 245 [ sigma ]))) ../src/izp-gaussian.c:610 729 {*fop_sf_comm_sse}
     (nil))

(insn 242 241 20 23 (set (reg:SF 86 [ D.6883 ])
        (mult:SF (reg:SF 308)
            (reg/v:SF 245 [ sigma ]))) ../src/izp-gaussian.c:610 729 {*fop_sf_comm_sse}
     (nil))

(insn 20 242 245 23 (set (reg:DI 109 [ ivtmp.1137 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:610 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 23 -> ( 19)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 76 78 86 96 97 109 116 135 243 244 245
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 76 78 86 96 97 109 116 135 243 244 245


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 20) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 243 244
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 195
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 243 244
;; live  gen 	 195
;; live  kill	

;; Pred edge  20 [9.0%] 
(code_label 245 20 246 24 114 "" [1 uses])

(note 246 245 247 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(debug_insn 247 246 25 24 (var_location:SI y (const_int 0 [0])) -1
     (nil))

(insn 25 247 258 24 (set (reg:DI 195 [ ivtmp.1132 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:606 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 24 -> ( 30)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244


;; Succ edge  30 [100.0%]  (fallthru)

;; Start of basic block ( 25 37) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 166 177 178 179 180 181 190 193 195 243 244
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 166 177 179 190 193
;; lr  def 	 17 [flags] 166 177 309 310
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 166 177 178 179 180 181 190 193 195 243 244
;; live  gen 	 17 [flags] 166 177 309 310
;; live  kill	 17 [flags]

;; Pred edge  25 [91.0%] 
;; Pred edge  37 [100.0%]  (fallthru)
(code_label 258 25 250 25 117 "" [1 uses])

(note 250 258 251 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 251 250 252 25 (set (reg:V4SF 309 [ MEM[base: vect_p.1058_207, index: ivtmp.1126_156, offset: 0B] ])
        (mem:V4SF (plus:DI (reg/f:DI 190 [ vect_p.1058 ])
                (reg:DI 166 [ ivtmp.1126 ])) [3 MEM[base: vect_p.1058_207, index: ivtmp.1126_156, offset: 0B]+0 S16 A128])) ../src/izp-gaussian.c:619 1126 {*movv4sf_internal}
     (nil))

(insn 252 251 253 25 (set (reg:V4SF 310)
        (div:V4SF (reg:V4SF 309 [ MEM[base: vect_p.1058_207, index: ivtmp.1126_156, offset: 0B] ])
            (reg:V4SF 193 [ vect_cst_.1061 ]))) ../src/izp-gaussian.c:619 1194 {sse_divv4sf3}
     (nil))

(insn 253 252 255 25 (set (mem:V4SF (plus:DI (reg/f:DI 190 [ vect_p.1058 ])
                (reg:DI 166 [ ivtmp.1126 ])) [3 MEM[base: vect_p.1058_207, index: ivtmp.1126_156, offset: 0B]+0 S16 A128])
        (reg:V4SF 310)) ../src/izp-gaussian.c:619 1126 {*movv4sf_internal}
     (nil))

(debug_insn 255 253 256 25 (var_location:SI x (debug_expr:SI D#16)) -1
     (nil))

(insn 256 255 257 25 (parallel [
            (set (reg:SI 177 [ ivtmp.1123 ])
                (plus:SI (reg:SI 177 [ ivtmp.1123 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:619 252 {*addsi_1}
     (nil))

(insn 257 256 259 25 (parallel [
            (set (reg:DI 166 [ ivtmp.1126 ])
                (plus:DI (reg:DI 166 [ ivtmp.1126 ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:619 253 {*adddi_1}
     (nil))

(insn 259 257 260 25 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 177 [ ivtmp.1123 ])
            (reg:SI 179 [ bnd.1052 ]))) ../src/izp-gaussian.c:619 6 {*cmpsi_1}
     (nil))

(jump_insn 260 259 261 25 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 258)
            (pc))) ../src/izp-gaussian.c:619 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 258)
;; End of basic block 25 -> ( 25 26)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 166 177 178 179 180 181 190 193 195 243 244
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 166 177 178 179 180 181 190 193 195 243 244


;; Succ edge  25 [91.0%] 
;; Succ edge  26 [9.0%]  (fallthru)

;; Start of basic block ( 25) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 178 180 181 195 243 244
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 178 180 181
;; lr  def 	 17 [flags] 181
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 178 180 181 195 243 244
;; live  gen 	 17 [flags] 181
;; live  kill	 17 [flags]

;; Pred edge  25 [9.0%]  (fallthru)
(note 261 260 262 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 262 261 263 26 (parallel [
            (set (reg/v:SI 181 [ x ])
                (plus:SI (reg/v:SI 181 [ x ])
                    (reg:SI 180 [ ratio_mult_vf.1053 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:619 252 {*addsi_1}
     (nil))

(insn 263 262 264 26 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 178 [ niters.1051 ])
            (reg:SI 180 [ ratio_mult_vf.1053 ]))) ../src/izp-gaussian.c:619 6 {*cmpsi_1}
     (nil))

(jump_insn 264 263 330 26 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 293)
            (pc))) ../src/izp-gaussian.c:619 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 0 [0])
        (nil))
 -> 293)
;; End of basic block 26 -> ( 27 29)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 181 195 243 244
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 181 195 243 244


;; Succ edge  27 [100.0%]  (fallthru)
;; Succ edge  29

;; Start of basic block ( 26 36) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 181 195 243 244
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 164 181
;; lr  def 	 17 [flags] 206 311 312
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 181 195 243 244
;; live  gen 	 206 311 312
;; live  kill	 17 [flags]

;; Pred edge  26 [100.0%]  (fallthru)
;; Pred edge  36
(code_label 330 264 265 27 124 "" [1 uses])

(note 265 330 266 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 266 265 267 27 (set (reg:DI 311 [ x ])
        (sign_extend:DI (reg/v:SI 181 [ x ]))) ../src/izp-gaussian.c:598 126 {*extendsidi2_rex64}
     (nil))

(insn 267 266 268 27 (parallel [
            (set (reg:DI 312)
                (ashift:DI (reg:DI 311 [ x ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 498 {*ashldi3_1}
     (nil))

(insn 268 267 278 27 (parallel [
            (set (reg:DI 206 [ ivtmp.1116 ])
                (plus:DI (reg/f:DI 164 [ pretmp.1033 ])
                    (reg:DI 312)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 253 {*adddi_1}
     (nil))
;; End of basic block 27 -> ( 28)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 181 195 206 243 244
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 181 195 206 243 244


;; Succ edge  28 [100.0%]  (fallthru)

;; Start of basic block ( 28 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 181 195 206 243 244
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 181 206 244
;; lr  def 	 17 [flags] 181 206 209 313 314
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 181 195 206 243 244
;; live  gen 	 17 [flags] 181 206 209 313 314
;; live  kill	 17 [flags]

;; Pred edge  28 [91.0%] 
;; Pred edge  27 [100.0%]  (fallthru)
(code_label 278 268 269 28 119 "" [1 uses])

(note 269 278 270 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 270 269 271 28 (set (reg/f:DI 209 [ D.9119 ])
        (reg:DI 206 [ ivtmp.1116 ])) ../src/izp-gaussian.c:598 62 {*movdi_internal_rex64}
     (nil))

(insn 271 270 272 28 (set (reg:SF 313 [ MEM[base: D.9119_238, offset: 0B] ])
        (mem:SF (reg:DI 206 [ ivtmp.1116 ]) [3 MEM[base: D.9119_238, offset: 0B]+0 S4 A32])) ../src/izp-gaussian.c:619 110 {*movsf_internal}
     (nil))

(insn 272 271 273 28 (set (reg:SF 314)
        (div:SF (reg:SF 313 [ MEM[base: D.9119_238, offset: 0B] ])
            (reg/v:SF 96 [ sum ]))) ../src/izp-gaussian.c:619 740 {*fop_sf_1_sse}
     (nil))

(insn 273 272 274 28 (set (mem:SF (reg:DI 206 [ ivtmp.1116 ]) [3 MEM[base: D.9119_238, offset: 0B]+0 S4 A32])
        (reg:SF 314)) ../src/izp-gaussian.c:619 110 {*movsf_internal}
     (nil))

(insn 274 273 276 28 (parallel [
            (set (reg/v:SI 181 [ x ])
                (plus:SI (reg/v:SI 181 [ x ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:618 252 {*addsi_1}
     (nil))

(debug_insn 276 274 277 28 (var_location:SI x (reg/v:SI 181 [ x ])) -1
     (nil))

(insn 277 276 279 28 (parallel [
            (set (reg:DI 206 [ ivtmp.1116 ])
                (plus:DI (reg:DI 206 [ ivtmp.1116 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:618 253 {*adddi_1}
     (nil))

(insn 279 277 280 28 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 244 [ m ])
            (reg/v:SI 181 [ x ]))) ../src/izp-gaussian.c:618 6 {*cmpsi_1}
     (nil))

(jump_insn 280 279 293 28 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 278)
            (pc))) ../src/izp-gaussian.c:618 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 278)
;; End of basic block 28 -> ( 28 29)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 181 195 206 243 244
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 181 195 206 243 244


;; Succ edge  28 [91.0%] 
;; Succ edge  29 [9.0%]  (fallthru)

;; Start of basic block ( 34 30 26 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 195 243
;; lr  def 	 17 [flags] 195
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244
;; live  gen 	 17 [flags] 195
;; live  kill	 17 [flags]

;; Pred edge  34
;; Pred edge  30 [9.0%] 
;; Pred edge  26
;; Pred edge  28 [9.0%]  (fallthru)
(code_label 293 280 284 29 120 "" [3 uses])

(note 284 293 286 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(debug_insn 286 284 287 29 (var_location:SI y (debug_expr:SI D#18)) -1
     (nil))

(insn 287 286 288 29 (parallel [
            (set (reg:DI 195 [ ivtmp.1132 ])
                (plus:DI (reg:DI 195 [ ivtmp.1132 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:618 253 {*adddi_1}
     (nil))

(insn 288 287 289 29 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 243 [ n ])
            (subreg:SI (reg:DI 195 [ ivtmp.1132 ]) 0))) ../src/izp-gaussian.c:617 6 {*cmpsi_1}
     (nil))

(jump_insn 289 288 290 29 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 340)
            (pc))) ../src/izp-gaussian.c:617 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 340)
;; End of basic block 29 -> ( 30 38)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244


;; Succ edge  30 [91.0%]  (fallthru)
;; Succ edge  38 [9.0%] 

;; Start of basic block ( 29 24) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 244
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  29 [91.0%]  (fallthru)
;; Pred edge  24 [100.0%]  (fallthru)
(code_label 290 289 291 30 116 "" [0 uses])

(note 291 290 292 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(debug_insn 292 291 294 30 (var_location:SI x (const_int 0 [0])) -1
     (nil))

(insn 294 292 295 30 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 244 [ m ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:618 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 295 294 296 30 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 293)
            (pc))) ../src/izp-gaussian.c:618 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 293)
;; End of basic block 30 -> ( 31 29)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244


;; Succ edge  31 [91.0%]  (fallthru)
;; Succ edge  29 [9.0%] 

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 195 244
;; lr  def 	 17 [flags] 82 102 164 169 182 315 316 317 318
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 195 243 244
;; live  gen 	 17 [flags] 82 102 164 169 182 315 316 317 318
;; live  kill	 17 [flags]

;; Pred edge  30 [91.0%]  (fallthru)
(note 296 295 297 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 297 296 298 31 (set (reg/f:DI 164 [ pretmp.1033 ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 195 [ ivtmp.1132 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 116 [ g ])) [2 MEM[base: g_97, index: ivtmp.1132_217, step: 8, offset: 0B]+0 S8 A64])) ../src/izp-gaussian.c:618 62 {*movdi_internal_rex64}
     (nil))

(insn 298 297 299 31 (set (reg:SI 82 [ niters.1043 ])
        (reg/v:SI 244 [ m ])) ../src/izp-gaussian.c:618 64 {*movsi_internal}
     (nil))

(insn 299 298 300 31 (set (reg:DI 182 [ ivtmp.1121 ])
        (reg/f:DI 164 [ pretmp.1033 ])) ../src/izp-gaussian.c:598 62 {*movdi_internal_rex64}
     (nil))

(insn 300 299 301 31 (parallel [
            (set (reg:DI 315)
                (and:DI (reg/f:DI 164 [ pretmp.1033 ])
                    (const_int 15 [0xf])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 379 {*anddi_1}
     (nil))

(insn 301 300 302 31 (parallel [
            (set (reg:DI 316)
                (lshiftrt:DI (reg:DI 315)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 533 {*lshrdi3_1}
     (nil))

(insn 302 301 303 31 (parallel [
            (set (reg:DI 317)
                (neg:DI (reg:DI 316)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 448 {*negdi2_1}
     (nil))

(insn 303 302 304 31 (parallel [
            (set (reg:SI 318)
                (and:SI (subreg:SI (reg:DI 317) 0)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:598 380 {*andsi_1}
     (nil))

(insn 304 303 305 31 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 318)
            (reg/v:SI 244 [ m ]))) ../src/izp-gaussian.c:598 6 {*cmpsi_1}
     (nil))

(insn 305 304 306 31 (set (reg:SI 102 [ prolog_loop_niters.1047 ])
        (if_then_else:SI (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (reg:SI 318)
            (reg/v:SI 244 [ m ]))) ../src/izp-gaussian.c:598 885 {*movsicc_noc}
     (nil))

(insn 306 305 307 31 (set (reg:DI 169 [ prolog_loop_niters.1048 ])
        (zero_extend:DI (reg:SI 102 [ prolog_loop_niters.1047 ]))) ../src/izp-gaussian.c:598 114 {*zero_extendsidi2_rex64}
     (nil))

(insn 307 306 308 31 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 102 [ prolog_loop_niters.1047 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:598 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 308 307 365 31 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 370)
            (pc))) ../src/izp-gaussian.c:598 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 0 [0])
        (nil))
 -> 370)
;; End of basic block 31 -> ( 32 35)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 96 102 116 164 169 182 195 243 244
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 96 102 116 164 169 182 195 243 244


;; Succ edge  32 [100.0%]  (fallthru)
;; Succ edge  35

;; Start of basic block ( 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 96 102 116 164 169 182 195 243 244
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 181
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 96 102 116 164 169 182 195 243 244
;; live  gen 	 181
;; live  kill	

;; Pred edge  31 [100.0%]  (fallthru)
(note 365 308 26 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 26 365 318 32 (set (reg/v:SI 181 [ x ])
        (const_int 0 [0])) ../src/izp-gaussian.c:598 64 {*movsi_internal}
     (nil))
;; End of basic block 32 -> ( 33)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 96 102 116 164 169 181 182 195 243 244
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 96 102 116 164 169 181 182 195 243 244


;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 32 33) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 96 102 116 164 169 181 182 195 243 244
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 102 181 182
;; lr  def 	 17 [flags] 126 181 182 319 320
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 96 102 116 164 169 181 182 195 243 244
;; live  gen 	 17 [flags] 126 181 182 319 320
;; live  kill	 17 [flags]

;; Pred edge  32 [100.0%]  (fallthru)
;; Pred edge  33 [91.0%] 
(code_label 318 26 309 33 122 "" [1 uses])

(note 309 318 310 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 310 309 311 33 (set (reg/f:DI 126 [ D.9126 ])
        (reg:DI 182 [ ivtmp.1121 ])) ../src/izp-gaussian.c:598 62 {*movdi_internal_rex64}
     (nil))

(insn 311 310 312 33 (set (reg:SF 319 [ MEM[base: D.9126_89, offset: 0B] ])
        (mem:SF (reg:DI 182 [ ivtmp.1121 ]) [3 MEM[base: D.9126_89, offset: 0B]+0 S4 A32])) ../src/izp-gaussian.c:619 110 {*movsf_internal}
     (nil))

(insn 312 311 313 33 (set (reg:SF 320)
        (div:SF (reg:SF 319 [ MEM[base: D.9126_89, offset: 0B] ])
            (reg/v:SF 96 [ sum ]))) ../src/izp-gaussian.c:619 740 {*fop_sf_1_sse}
     (nil))

(insn 313 312 314 33 (set (mem:SF (reg:DI 182 [ ivtmp.1121 ]) [3 MEM[base: D.9126_89, offset: 0B]+0 S4 A32])
        (reg:SF 320)) ../src/izp-gaussian.c:619 110 {*movsf_internal}
     (nil))

(insn 314 313 316 33 (parallel [
            (set (reg/v:SI 181 [ x ])
                (plus:SI (reg/v:SI 181 [ x ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:618 252 {*addsi_1}
     (nil))

(debug_insn 316 314 317 33 (var_location:SI x (reg/v:SI 181 [ x ])) -1
     (nil))

(insn 317 316 319 33 (parallel [
            (set (reg:DI 182 [ ivtmp.1121 ])
                (plus:DI (reg:DI 182 [ ivtmp.1121 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:618 253 {*adddi_1}
     (nil))

(insn 319 317 320 33 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 102 [ prolog_loop_niters.1047 ])
            (reg/v:SI 181 [ x ]))) ../src/izp-gaussian.c:618 6 {*cmpsi_1}
     (nil))

(jump_insn 320 319 321 33 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 318)
            (pc))) ../src/izp-gaussian.c:618 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 318)
;; End of basic block 33 -> ( 33 34)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 96 102 116 164 169 181 182 195 243 244
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 96 102 116 164 169 181 182 195 243 244


;; Succ edge  33 [91.0%] 
;; Succ edge  34 [9.0%]  (fallthru)

;; Start of basic block ( 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 96 102 116 164 169 181 195 243 244
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 102
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 96 102 116 164 169 181 195 243 244
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  33 [9.0%]  (fallthru)
(note 321 320 323 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 323 321 324 34 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 82 [ niters.1043 ])
            (reg:SI 102 [ prolog_loop_niters.1047 ]))) ../src/izp-gaussian.c:618 6 {*cmpsi_1}
     (nil))

(jump_insn 324 323 370 34 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 293)
            (pc))) ../src/izp-gaussian.c:618 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 0 [0])
        (nil))
 -> 293)
;; End of basic block 34 -> ( 36 29)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 96 102 116 164 169 181 195 243 244
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 96 102 116 164 169 181 195 243 244


;; Succ edge  36 [100.0%]  (fallthru)
;; Succ edge  29

;; Start of basic block ( 31) -> 35
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 96 102 116 164 169 195 243 244
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 181
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 96 102 116 164 169 195 243 244
;; live  gen 	 181
;; live  kill	

;; Pred edge  31
(code_label 370 324 369 35 128 "" [1 uses])

(note 369 370 27 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 27 369 325 35 (set (reg/v:SI 181 [ x ])
        (const_int 0 [0])) ../src/izp-gaussian.c:598 64 {*movsi_internal}
     (nil))
;; End of basic block 35 -> ( 36)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 96 102 116 164 169 181 195 243 244
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 96 102 116 164 169 181 195 243 244


;; Succ edge  36 [100.0%]  (fallthru)

;; Start of basic block ( 35 34) -> 36
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 96 102 116 164 169 181 195 243 244
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 102
;; lr  def 	 17 [flags] 178 179 180
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 82 96 102 116 164 169 181 195 243 244
;; live  gen 	 17 [flags] 178 179 180
;; live  kill	 17 [flags]

;; Pred edge  35 [100.0%]  (fallthru)
;; Pred edge  34 [100.0%]  (fallthru)
(code_label 325 27 326 36 121 "" [0 uses])

(note 326 325 327 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 327 326 328 36 (parallel [
            (set (reg:SI 178 [ niters.1051 ])
                (minus:SI (reg:SI 82 [ niters.1043 ])
                    (reg:SI 102 [ prolog_loop_niters.1047 ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:618 291 {*subsi_1}
     (nil))

(insn 328 327 329 36 (parallel [
            (set (reg:SI 179 [ bnd.1052 ])
                (lshiftrt:SI (reg:SI 178 [ niters.1051 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:618 531 {*lshrsi3_1}
     (nil))

(insn 329 328 331 36 (parallel [
            (set (reg:SI 180 [ ratio_mult_vf.1053 ])
                (ashift:SI (reg:SI 179 [ bnd.1052 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:618 497 {*ashlsi3_1}
     (nil))

(insn 331 329 332 36 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 180 [ ratio_mult_vf.1053 ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:618 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 332 331 333 36 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 330)
            (pc))) ../src/izp-gaussian.c:618 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 0 [0])
        (nil))
 -> 330)
;; End of basic block 36 -> ( 37 27)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 169 178 179 180 181 195 243 244
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 169 178 179 180 181 195 243 244


;; Succ edge  37 [100.0%]  (fallthru)
;; Succ edge  27

;; Start of basic block ( 36) -> 37
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 169 178 179 180 181 195 243 244
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 164 169
;; lr  def 	 17 [flags] 166 177 190 193 321 322
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 169 178 179 180 181 195 243 244
;; live  gen 	 166 177 190 193 321 322
;; live  kill	 17 [flags]

;; Pred edge  36 [100.0%]  (fallthru)
(note 333 332 334 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 334 333 335 37 (parallel [
            (set (reg:DI 321)
                (ashift:DI (reg:DI 169 [ prolog_loop_niters.1048 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:618 498 {*ashldi3_1}
     (nil))

(insn 335 334 336 37 (parallel [
            (set (reg/f:DI 190 [ vect_p.1058 ])
                (plus:DI (reg/f:DI 164 [ pretmp.1033 ])
                    (reg:DI 321)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:618 253 {*adddi_1}
     (nil))

(insn 336 335 337 37 (set (reg:V4SF 193 [ vect_cst_.1061 ])
        (vec_duplicate:V4SF (reg/v:SF 96 [ sum ]))) ../src/izp-gaussian.c:618 1492 {*vec_dupv4sf}
     (nil))

(insn 337 336 23 37 (set (reg:V4SF 322)
        (reg:V4SF 193 [ vect_cst_.1061 ])) ../src/izp-gaussian.c:618 1126 {*movv4sf_internal}
     (nil))

(insn 23 337 24 37 (set (reg:DI 166 [ ivtmp.1126 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:606 62 {*movdi_internal_rex64}
     (nil))

(insn 24 23 340 37 (set (reg:SI 177 [ ivtmp.1123 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:606 64 {*movsi_internal}
     (nil))
;; End of basic block 37 -> ( 25)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 166 177 178 179 180 181 190 193 195 243 244
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96 116 164 166 177 178 179 180 181 190 193 195 243 244


;; Succ edge  25 [100.0%]  (fallthru)

;; Start of basic block ( 29 18) -> 38
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116
;; lr  def 	 0 [ax] 242
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116
;; live  gen 	 0 [ax] 242
;; live  kill	

;; Pred edge  29 [9.0%] 
;; Pred edge  18 [9.0%]  (fallthru)
(code_label 340 24 341 38 112 "" [1 uses])

(note 341 340 342 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 342 341 346 38 (set (reg/f:DI 242 [ <retval> ])
        (reg/v/f:DI 116 [ g ])) ../src/izp-gaussian.c:623 62 {*movdi_internal_rex64}
     (nil))

(insn 346 342 349 38 (set (reg/i:DI 0 ax)
        (reg/v/f:DI 116 [ g ])) ../src/izp-gaussian.c:624 62 {*movdi_internal_rex64}
     (nil))

(insn 349 346 0 38 (use (reg/i:DI 0 ax)) ../src/izp-gaussian.c:624 -1
     (nil))
;; End of basic block 38 -> ( 1)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 39.
deleting insn with uid = 39.
rescanning insn with uid = 40.
deleting insn with uid = 40.
rescanning insn with uid = 48.
deleting insn with uid = 48.
rescanning insn with uid = 49.
deleting insn with uid = 49.
verify found no changes in insn with uid = 65.
rescanning insn with uid = 66.
deleting insn with uid = 66.
rescanning insn with uid = 70.
deleting insn with uid = 70.
rescanning insn with uid = 71.
deleting insn with uid = 71.
rescanning insn with uid = 76.
deleting insn with uid = 76.
rescanning insn with uid = 79.
deleting insn with uid = 79.
rescanning insn with uid = 94.
deleting insn with uid = 94.
rescanning insn with uid = 95.
deleting insn with uid = 95.
rescanning insn with uid = 97.
deleting insn with uid = 97.
rescanning insn with uid = 98.
deleting insn with uid = 98.
rescanning insn with uid = 99.
deleting insn with uid = 99.
rescanning insn with uid = 100.
deleting insn with uid = 100.
rescanning insn with uid = 113.
deleting insn with uid = 113.
rescanning insn with uid = 114.
deleting insn with uid = 114.
rescanning insn with uid = 115.
deleting insn with uid = 115.
rescanning insn with uid = 116.
deleting insn with uid = 116.
rescanning insn with uid = 118.
deleting insn with uid = 118.
rescanning insn with uid = 198.
deleting insn with uid = 198.
rescanning insn with uid = 199.
deleting insn with uid = 199.
rescanning insn with uid = 238.
deleting insn with uid = 238.
rescanning insn with uid = 239.
deleting insn with uid = 239.
rescanning insn with uid = 271.
deleting insn with uid = 271.
rescanning insn with uid = 273.
deleting insn with uid = 273.
rescanning insn with uid = 300.
deleting insn with uid = 300.
rescanning insn with uid = 304.
deleting insn with uid = 304.
rescanning insn with uid = 305.
deleting insn with uid = 305.
rescanning insn with uid = 311.
deleting insn with uid = 311.
rescanning insn with uid = 313.
deleting insn with uid = 313.
rescanning insn with uid = 336.
deleting insn with uid = 336.
rescanning insn with uid = 337.
deleting insn with uid = 337.
rescanning insn with uid = 346.
deleting insn with uid = 346.
ending the processing of deferred insns

;; Function main (main) (executed once)


13 basic blocks, 16 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  3 [19.1%]  (fallthru) 4 [80.9%] 


Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 1912.
Predecessors:  2 [19.1%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  12 [100.0%]  (fallthru)


Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 8088, maybe hot.
Predecessors:  2 [80.9%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  5 [10.1%]  (fallthru) 6 [89.9%] 


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 820.
Predecessors:  4 [10.1%]  (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  12 [100.0%]  (fallthru)


Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 7268, maybe hot.
Predecessors:  4 [89.9%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  8 [21.0%]  7 [79.0%]  (fallthru)


Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 5742.
Predecessors:  6 [79.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  9 [100.0%]  (fallthru)


Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 1526.
Predecessors:  6 [21.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  9 [100.0%]  (fallthru)


Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 7268, maybe hot.
Predecessors:  7 [100.0%]  (fallthru) 8 [100.0%]  (fallthru)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  10 [69.8%]  (fallthru) 11 [30.2%] 


Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 5075.
Predecessors:  9 [69.8%]  (fallthru)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  11 [100.0%]  (fallthru)


Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 7268, maybe hot.
Predecessors:  9 [30.2%]  10 [100.0%]  (fallthru)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  12 [100.0%]  (fallthru)


Basic block 12 , prev 11, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  3 [100.0%]  (fallthru) 5 [100.0%]  (fallthru) 11 [100.0%]  (fallthru)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 1 , prev 12, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  12 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 13 n_edges 16 count 13 (    1)


main

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 18[fpsr] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={37d,18u} r1={42d,13u} r2={36d,7u} r4={48d,20u} r5={57d,29u} r6={1d,12u} r7={1d,40u} r8={28d} r9={28d} r10={28d} r11={28d} r12={28d} r13={28d} r14={28d} r15={28d} r16={1d,11u} r17={46d,4u} r18={30d} r19={28d} r20={1d,23u} r21={31d,2u} r22={29d} r23={29d} r24={29d} r25={29d} r26={29d} r27={29d} r28={29d} r29={28d} r30={28d} r31={28d} r32={28d} r33={28d} r34={28d} r35={28d} r36={28d} r37={33d,4u} r38={30d,1u} r39={28d} r40={28d} r45={28d} r46={28d} r47={28d} r48={28d} r49={28d} r50={28d} r51={28d} r52={28d} r59={3d,1u} r62={1d,2u} r66={1d,3u} r70={1d,1u} r76={1d,5u} r80={1d,2u} r85={1d,3u} r92={1d,4u} r93={1d,7u} r104={1d,4u} r105={1d,3u} r111={1d,2u} r112={1d,2u} r116={1d,1u} r117={1d,2u} r118={1d,2u} r123={1d,1u} r124={1d,5u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={2d,1u} r150={1d,2u} r151={2d,2u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,2u} r160={1d,1u} r161={1d} 
;;    total ref usage 1683{1411d,272u,0e} in 205{177 regular + 28 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[3]->( 12 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 4 )->[5]->( 12 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 4 )->[6]->( 8 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 6 )->[7]->( 9 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 6 )->[8]->( 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 7 8 )->[9]->( 10 11 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 9 )->[10]->( 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 9 10 )->[11]->( 12 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 3 5 11 )->[12]->( 1 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 12 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(0){ }u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 13 to worklist
  Adding insn 2 to worklist
  Adding insn 26 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 18 to worklist
  Adding insn 45 to worklist
  Adding insn 43 to worklist
  Adding insn 41 to worklist
  Adding insn 37 to worklist
  Adding insn 31 to worklist
  Adding insn 55 to worklist
  Adding insn 48 to worklist
  Adding insn 47 to worklist
  Adding insn 164 to worklist
  Adding insn 162 to worklist
  Adding insn 161 to worklist
  Adding insn 155 to worklist
  Adding insn 154 to worklist
  Adding insn 151 to worklist
  Adding insn 150 to worklist
  Adding insn 148 to worklist
  Adding insn 144 to worklist
  Adding insn 138 to worklist
  Adding insn 136 to worklist
  Adding insn 134 to worklist
  Adding insn 132 to worklist
  Adding insn 128 to worklist
  Adding insn 121 to worklist
  Adding insn 119 to worklist
  Adding insn 117 to worklist
  Adding insn 115 to worklist
  Adding insn 113 to worklist
  Adding insn 111 to worklist
  Adding insn 109 to worklist
  Adding insn 107 to worklist
  Adding insn 103 to worklist
  Adding insn 102 to worklist
  Adding insn 97 to worklist
  Adding insn 96 to worklist
  Adding insn 93 to worklist
  Adding insn 92 to worklist
  Adding insn 90 to worklist
  Adding insn 86 to worklist
  Adding insn 84 to worklist
  Adding insn 81 to worklist
  Adding insn 79 to worklist
  Adding insn 73 to worklist
  Adding insn 67 to worklist
  Adding insn 66 to worklist
  Adding insn 64 to worklist
  Adding insn 200 to worklist
  Adding insn 198 to worklist
  Adding insn 196 to worklist
  Adding insn 193 to worklist
  Adding insn 191 to worklist
  Adding insn 187 to worklist
  Adding insn 208 to worklist
  Adding insn 223 to worklist
  Adding insn 219 to worklist
  Adding insn 218 to worklist
  Adding insn 216 to worklist
  Adding insn 214 to worklist
  Adding insn 212 to worklist
  Adding insn 233 to worklist
Finished finding needed instructions:
processing block 12 lr out =  0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
  Adding insn 230 to worklist
  Adding insn 226 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
  Adding insn 5 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 19 to worklist
  Adding insn 17 to worklist
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
  Adding insn 6 to worklist
  Adding insn 54 to worklist
  Adding insn 53 to worklist
  Adding insn 52 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
  Adding insn 49 to worklist
processing block 11 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
  Adding insn 7 to worklist
  Adding insn 222 to worklist
  Adding insn 221 to worklist
  Adding insn 220 to worklist
  Adding insn 217 to worklist
  Adding insn 215 to worklist
  Adding insn 213 to worklist
  Adding insn 211 to worklist
processing block 10 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104
  Adding insn 207 to worklist
  Adding insn 206 to worklist
  Adding insn 205 to worklist
  Adding insn 204 to worklist
  Adding insn 203 to worklist
  Adding insn 202 to worklist
processing block 9 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104 105
  Adding insn 199 to worklist
  Adding insn 197 to worklist
  Adding insn 195 to worklist
  Adding insn 194 to worklist
  Adding insn 192 to worklist
  Adding insn 190 to worklist
  Adding insn 189 to worklist
  Adding insn 188 to worklist
  Adding insn 186 to worklist
  Adding insn 185 to worklist
  Adding insn 184 to worklist
  Adding insn 183 to worklist
  Adding insn 182 to worklist
  Adding insn 181 to worklist
  Adding insn 180 to worklist
  Adding insn 179 to worklist
  Adding insn 178 to worklist
  Adding insn 177 to worklist
  Adding insn 176 to worklist
  Adding insn 175 to worklist
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 149
  Adding insn 173 to worklist
  Adding insn 172 to worklist
  Adding insn 171 to worklist
  Adding insn 170 to worklist
  Adding insn 169 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 149
  Adding insn 165 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93
  Adding insn 163 to worklist
  Adding insn 160 to worklist
  Adding insn 159 to worklist
  Adding insn 158 to worklist
  Adding insn 157 to worklist
  Adding insn 156 to worklist
  Adding insn 153 to worklist
  Adding insn 152 to worklist
  Adding insn 149 to worklist
  Adding insn 147 to worklist
  Adding insn 146 to worklist
  Adding insn 145 to worklist
  Adding insn 143 to worklist
  Adding insn 142 to worklist
  Adding insn 141 to worklist
  Adding insn 140 to worklist
  Adding insn 139 to worklist
  Adding insn 137 to worklist
  Adding insn 135 to worklist
  Adding insn 133 to worklist
  Adding insn 131 to worklist
  Adding insn 130 to worklist
  Adding insn 129 to worklist
  Adding insn 127 to worklist
  Adding insn 126 to worklist
  Adding insn 125 to worklist
  Adding insn 124 to worklist
  Adding insn 123 to worklist
  Adding insn 122 to worklist
  Adding insn 120 to worklist
  Adding insn 118 to worklist
  Adding insn 116 to worklist
  Adding insn 114 to worklist
  Adding insn 112 to worklist
  Adding insn 110 to worklist
  Adding insn 108 to worklist
  Adding insn 106 to worklist
  Adding insn 105 to worklist
  Adding insn 104 to worklist
  Adding insn 101 to worklist
  Adding insn 100 to worklist
  Adding insn 99 to worklist
  Adding insn 98 to worklist
  Adding insn 95 to worklist
  Adding insn 94 to worklist
  Adding insn 91 to worklist
  Adding insn 89 to worklist
  Adding insn 88 to worklist
  Adding insn 87 to worklist
  Adding insn 85 to worklist
  Adding insn 83 to worklist
  Adding insn 82 to worklist
  Adding insn 80 to worklist
  Adding insn 78 to worklist
  Adding insn 77 to worklist
  Adding insn 76 to worklist
  Adding insn 75 to worklist
  Adding insn 74 to worklist
  Adding insn 72 to worklist
  Adding insn 71 to worklist
  Adding insn 70 to worklist
  Adding insn 69 to worklist
  Adding insn 68 to worklist
  Adding insn 65 to worklist
  Adding insn 63 to worklist
  Adding insn 62 to worklist
  Adding insn 61 to worklist
  Adding insn 60 to worklist
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 124
  Adding insn 44 to worklist
  Adding insn 42 to worklist
  Adding insn 40 to worklist
  Adding insn 39 to worklist
  Adding insn 38 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
  Adding insn 14 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 3 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 13 n_edges 16 count 13 (    1)
;; Following path with 149 sets: 2 4 6 8 
deferring rescan insn with uid = 96.
deferring rescan insn with uid = 97.
deferring rescan insn with uid = 98.
deferring rescan insn with uid = 100.
deferring rescan insn with uid = 116.
deferring rescan insn with uid = 117.
deferring rescan insn with uid = 118.
deferring rescan insn with uid = 119.
deferring rescan insn with uid = 120.
deferring rescan insn with uid = 121.
deferring rescan insn with uid = 154.
deferring rescan insn with uid = 155.
deferring rescan insn with uid = 156.
deferring rescan insn with uid = 158.
;; Following path with 142 sets: 2 4 6 7 
;; Following path with 34 sets: 2 4 5 
;; Following path with 20 sets: 2 3 
;; Following path with 36 sets: 9 10 
;; Following path with 14 sets: 11 
;; Following path with 3 sets: 12 
deferring rescan insn with uid = 230.


try_optimize_cfg iteration 1



main

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 4[si] 5[di] 7[sp] 17[flags] 18[fpsr] 21[xmm0] 37[r8] 38[r9]
;;  ref usage 	r0={37d,18u} r1={42d,13u} r2={36d,7u} r4={48d,20u} r5={57d,29u} r6={1d,12u} r7={1d,40u} r8={28d} r9={28d} r10={28d} r11={28d} r12={28d} r13={28d} r14={28d} r15={28d} r16={1d,11u} r17={46d,4u} r18={30d} r19={28d} r20={1d,23u} r21={31d,2u} r22={29d} r23={29d} r24={29d} r25={29d} r26={29d} r27={29d} r28={29d} r29={28d} r30={28d} r31={28d} r32={28d} r33={28d} r34={28d} r35={28d} r36={28d} r37={33d,4u} r38={30d,1u} r39={28d} r40={28d} r45={28d} r46={28d} r47={28d} r48={28d} r49={28d} r50={28d} r51={28d} r52={28d} r59={3d,1u} r62={1d,2u} r66={1d,3u} r70={1d,1u} r76={1d,5u} r80={1d,2u} r85={1d,3u} r92={1d,4u} r93={1d,7u} r104={1d,4u} r105={1d,3u} r111={1d,2u} r112={1d,2u} r116={1d,1u} r117={1d,2u} r118={1d,2u} r123={1d,1u} r124={1d,5u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={2d,1u} r150={1d,2u} r151={2d,2u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,2u} r160={1d,1u} r161={1d} 
;;    total ref usage 1683{1411d,272u,0e} in 205{177 regular + 28 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 124 125
;; live  in  	 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 4 [si] 5 [di] 17 [flags] 124 125
;; live  kill	 17 [flags]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 8 3 2 (set (mem/c/i:SI (plus:DI (reg/f:DI 20 frame)
                (const_int -36 [0xffffffffffffffdc])) [5 argc+0 S4 A32])
        (reg:SI 5 di [ argc ])) ../src/izp-gaussian.c:74 64 {*movsi_internal}
     (nil))

(insn 3 2 4 2 (set (reg/v/f:DI 124 [ argv ])
        (reg:DI 4 si [ argv ])) ../src/izp-gaussian.c:74 62 {*movdi_internal_rex64}
     (nil))

(note 4 3 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 4 11 2 (parallel [
            (set (reg/f:DI 125)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -36 [0xffffffffffffffdc])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:76 253 {*adddi_1}
     (nil))

(insn 11 10 12 2 (set (reg:DI 4 si)
        (reg/v/f:DI 124 [ argv ])) ../src/izp-gaussian.c:76 62 {*movdi_internal_rex64}
     (nil))

(insn 12 11 13 2 (set (reg:DI 5 di)
        (reg/f:DI 125)) ../src/izp-gaussian.c:76 62 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -36 [0xffffffffffffffdc]))
        (nil)))

(call_insn 13 12 14 2 (call (mem:QI (symbol_ref:DI ("pgm_init") [flags 0x41]  <function_decl 0x2ae34578a600 pgm_init>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:76 618 {*call_0}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 14 13 15 2 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c/i:SI (plus:DI (reg/f:DI 20 frame)
                    (const_int -36 [0xffffffffffffffdc])) [5 argc+0 S4 A32])
            (const_int 1 [0x1]))) ../src/izp-gaussian.c:78 6 {*cmpsi_1}
     (nil))

(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) ../src/izp-gaussian.c:78 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 8088 [0x1f98])
        (nil))
 -> 29)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124


;; Succ edge  3 [19.1%]  (fallthru)
;; Succ edge  4 [80.9%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 62
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 59 62
;; live  kill	

;; Pred edge  2 [19.1%]  (fallthru)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 3 (set (reg:DI 5 di)
        (mem/f:DI (reg/v/f:DI 124 [ argv ]) [2 *argv_2(D)+0 S8 A64])) ../src/izp-gaussian.c:79 62 {*movdi_internal_rex64}
     (nil))

(call_insn 18 17 19 3 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__xpg_basename") [flags 0x41]  <function_decl 0x2ae3457b0500 __xpg_basename>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:79 929 {*call_value_0_rex64}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 19 18 20 3 (set (reg/v/f:DI 62 [ prog ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:79 62 {*movdi_internal_rex64}
     (nil))

(debug_insn 20 19 21 3 (var_location:DI prog (reg/v/f:DI 62 [ prog ])) ../src/izp-gaussian.c:79 -1
     (nil))

(debug_insn 21 20 22 3 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC6") [flags 0x2]  <var_decl 0x2ae345d4c960 *.LC6>)) ../src/izp-gaussian.c:80 -1
     (nil))

(insn 22 21 23 3 (set (reg:DI 1 dx)
        (reg/v/f:DI 62 [ prog ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 23 22 24 3 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC6") [flags 0x2]  <var_decl 0x2ae345d4c960 *.LC6>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 24 23 25 3 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 25 24 26 3 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 66 {*movqi_internal}
     (nil))

(call_insn 26 25 5 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2ae34567a400 __printf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 929 {*call_value_0_rex64}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))

(insn 5 26 29 3 (set (reg:SI 59 [ D.7353 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:82 64 {*movsi_internal}
     (nil))
;; End of basic block 3 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 66 126 127
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 66 126 127
;; live  kill	

;; Pred edge  2 [80.9%] 
(code_label 29 5 30 4 136 "" [1 uses])

(note 30 29 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 31 30 32 4 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC7") [flags 0x2]  <var_decl 0x2ae345d4ca00 *.LC7>)) ../src/izp-gaussian.c:86 -1
     (nil))

(insn 32 31 33 4 (set (reg/f:DI 126 [ MEM[(char * *)argv_2(D) + 8B] ])
        (mem/f:DI (plus:DI (reg/v/f:DI 124 [ argv ])
                (const_int 8 [0x8])) [2 MEM[(char * *)argv_2(D) + 8B]+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 33 32 34 4 (set (reg:DI 1 dx)
        (reg/f:DI 126 [ MEM[(char * *)argv_2(D) + 8B] ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 34 33 35 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC7") [flags 0x2]  <var_decl 0x2ae345d4ca00 *.LC7>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 35 34 36 4 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 36 35 37 4 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 66 {*movqi_internal}
     (nil))

(call_insn 37 36 38 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2ae34567a400 __printf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 929 {*call_value_0_rex64}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (nil))))))

(insn 38 37 39 4 (set (reg/f:DI 127 [ MEM[(char * *)argv_2(D) + 8B] ])
        (mem/f:DI (plus:DI (reg/v/f:DI 124 [ argv ])
                (const_int 8 [0x8])) [2 MEM[(char * *)argv_2(D) + 8B]+0 S8 A64])) ../src/izp-gaussian.c:87 62 {*movdi_internal_rex64}
     (nil))

(insn 39 38 40 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC8") [flags 0x2]  <var_decl 0x2ae345d4caa0 *.LC8>)) ../src/izp-gaussian.c:87 62 {*movdi_internal_rex64}
     (nil))

(insn 40 39 41 4 (set (reg:DI 5 di)
        (reg/f:DI 127 [ MEM[(char * *)argv_2(D) + 8B] ])) ../src/izp-gaussian.c:87 62 {*movdi_internal_rex64}
     (nil))

(call_insn 41 40 42 4 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fopen") [flags 0x41]  <function_decl 0x2ae345655b00 fopen>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:87 929 {*call_value_0_rex64}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 42 41 43 4 (set (reg/v/f:DI 66 [ fp ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:87 62 {*movdi_internal_rex64}
     (nil))

(debug_insn 43 42 44 4 (var_location:DI fp (reg/v/f:DI 66 [ fp ])) ../src/izp-gaussian.c:87 -1
     (nil))

(insn 44 43 45 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 66 [ fp ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:89 3 {*cmpdi_ccno_1}
     (nil))

(jump_insn 45 44 46 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) ../src/izp-gaussian.c:89 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 8986 [0x231a])
        (nil))
 -> 58)
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 124
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66 124


;; Succ edge  5 [10.1%]  (fallthru)
;; Succ edge  6 [89.9%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59 128
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 124
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 59 128
;; live  kill	

;; Pred edge  4 [10.1%]  (fallthru)
(note 46 45 47 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(debug_insn 47 46 48 5 (var_location:DI __stream (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) ../src/izp-gaussian.c:90 -1
     (nil))

(debug_insn 48 47 49 5 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC9") [flags 0x2]  <var_decl 0x2ae345d4cb40 *.LC9>)) ../src/izp-gaussian.c:90 -1
     (nil))

(insn 49 48 50 5 (set (reg/f:DI 128 [ MEM[(char * *)argv_2(D) + 8B] ])
        (mem/f:DI (plus:DI (reg/v/f:DI 124 [ argv ])
                (const_int 8 [0x8])) [2 MEM[(char * *)argv_2(D) + 8B]+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 50 49 51 5 (set (reg:DI 2 cx)
        (reg/f:DI 128 [ MEM[(char * *)argv_2(D) + 8B] ])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 51 50 52 5 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC9") [flags 0x2]  <var_decl 0x2ae345d4cb40 *.LC9>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 52 51 53 5 (set (reg:SI 4 si)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 64 {*movsi_internal}
     (nil))

(insn 53 52 54 5 (set (reg:DI 5 di)
        (mem/f/c/i:DI (symbol_ref:DI ("stderr") [flags 0x40]  <var_decl 0x2ae34564c320 stderr>) [2 stderr+0 S8 A64])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 62 {*movdi_internal_rex64}
     (nil))

(insn 54 53 55 5 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 66 {*movqi_internal}
     (nil))

(call_insn 55 54 6 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__fprintf_chk") [flags 0x41]  <function_decl 0x2ae34567a300 __fprintf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:98 929 {*call_value_0_rex64}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx))
                        (nil)))))))

(insn 6 55 58 5 (set (reg:SI 59 [ D.7353 ])
        (const_int 1 [0x1])) ../src/izp-gaussian.c:91 64 {*movsi_internal}
     (nil))
;; End of basic block 5 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 70 76 80 85 92 93 111 112 116 117 118 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 66
;; live  gen 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 17 [flags] 21 [xmm0] 37 [r8] 70 76 80 85 92 93 111 112 116 117 118 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148
;; live  kill	 17 [flags] 18 [fpsr]

;; Pred edge  4 [89.9%] 
(code_label 58 6 59 6 138 "" [1 uses])

(note 59 58 60 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 60 59 61 6 (set (reg:DI 2 cx)
        (symbol_ref:DI ("maxval")  <var_decl 0x2ae3457e0d20 maxval>)) ../src/izp-gaussian.c:95 62 {*movdi_internal_rex64}
     (nil))

(insn 61 60 62 6 (set (reg:DI 1 dx)
        (symbol_ref:DI ("rows")  <var_decl 0x2ae3457e0b40 rows>)) ../src/izp-gaussian.c:95 62 {*movdi_internal_rex64}
     (nil))

(insn 62 61 63 6 (set (reg:DI 4 si)
        (symbol_ref:DI ("cols")  <var_decl 0x2ae3457e0aa0 cols>)) ../src/izp-gaussian.c:95 62 {*movdi_internal_rex64}
     (nil))

(insn 63 62 64 6 (set (reg:DI 5 di)
        (reg/v/f:DI 66 [ fp ])) ../src/izp-gaussian.c:95 62 {*movdi_internal_rex64}
     (nil))

(call_insn 64 63 65 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("pgm_readpgm") [flags 0x41]  <function_decl 0x2ae34578a800 pgm_readpgm>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:95 929 {*call_value_0_rex64}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx))
                    (nil))))))

(insn 65 64 66 6 (set (reg/f:DI 70 [ image.5 ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:95 62 {*movdi_internal_rex64}
     (nil))

(insn 66 65 67 6 (set (mem/f/c/i:DI (symbol_ref:DI ("image") [flags 0x2]  <var_decl 0x2ae3457e0dc0 image>) [2 image+0 S8 A64])
        (reg/f:DI 70 [ image.5 ])) ../src/izp-gaussian.c:95 62 {*movdi_internal_rex64}
     (nil))

(debug_insn 67 66 68 6 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC10") [flags 0x2]  <var_decl 0x2ae345d4cbe0 *.LC10>)) ../src/izp-gaussian.c:96 -1
     (nil))

(insn 68 67 69 6 (set (reg:SI 2 cx)
        (mem/c/i:SI (symbol_ref:DI ("cols")  <var_decl 0x2ae3457e0aa0 cols>) [5 cols+0 S4 A32])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 69 68 70 6 (set (reg:SI 1 dx)
        (mem/c/i:SI (symbol_ref:DI ("rows")  <var_decl 0x2ae3457e0b40 rows>) [5 rows+0 S4 A32])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 70 69 71 6 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC10") [flags 0x2]  <var_decl 0x2ae345d4cbe0 *.LC10>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 71 70 72 6 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 72 71 73 6 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 66 {*movqi_internal}
     (nil))

(call_insn 73 72 74 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2ae34567a400 __printf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 929 {*call_value_0_rex64}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx))
                        (nil)))))))

(insn 74 73 75 6 (set (reg:DI 37 r8)
        (symbol_ref:DI ("newRows")  <var_decl 0x2ae3457e0c80 newRows>)) ../src/izp-gaussian.c:99 62 {*movdi_internal_rex64}
     (nil))

(insn 75 74 76 6 (set (reg:DI 2 cx)
        (symbol_ref:DI ("newCols")  <var_decl 0x2ae3457e0be0 newCols>)) ../src/izp-gaussian.c:99 62 {*movdi_internal_rex64}
     (nil))

(insn 76 75 77 6 (set (reg:SI 1 dx)
        (mem/c/i:SI (symbol_ref:DI ("rows")  <var_decl 0x2ae3457e0b40 rows>) [5 rows+0 S4 A32])) ../src/izp-gaussian.c:99 64 {*movsi_internal}
     (nil))

(insn 77 76 78 6 (set (reg:SI 4 si)
        (mem/c/i:SI (symbol_ref:DI ("cols")  <var_decl 0x2ae3457e0aa0 cols>) [5 cols+0 S4 A32])) ../src/izp-gaussian.c:99 64 {*movsi_internal}
     (nil))

(insn 78 77 79 6 (set (reg:DI 5 di)
        (mem/f/c/i:DI (symbol_ref:DI ("image") [flags 0x2]  <var_decl 0x2ae3457e0dc0 image>) [2 image+0 S8 A64])) ../src/izp-gaussian.c:99 62 {*movdi_internal_rex64}
     (nil))

(call_insn 79 78 80 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("izp_extendImage") [flags 0x3]  <function_decl 0x2ae345854900 izp_extendImage>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:99 929 {*call_value_0_rex64}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:DI 2 cx))
                    (expr_list:REG_DEP_TRUE (use (reg:DI 37 r8))
                        (nil)))))))

(insn 80 79 81 6 (set (reg/v/f:DI 76 [ extendedImage ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:99 62 {*movdi_internal_rex64}
     (nil))

(debug_insn 81 80 82 6 (var_location:DI extendedImage (reg/v/f:DI 76 [ extendedImage ])) ../src/izp-gaussian.c:99 -1
     (nil))

(insn 82 81 83 6 (set (reg/f:DI 129 [ image ])
        (mem/f/c/i:DI (symbol_ref:DI ("image") [flags 0x2]  <var_decl 0x2ae3457e0dc0 image>) [2 image+0 S8 A64])) ../src/izp-gaussian.c:103 62 {*movdi_internal_rex64}
     (nil))

(insn 83 82 84 6 (set (reg:DI 5 di)
        (mem/f:DI (reg/f:DI 129 [ image ]) [2 *image.8_30+0 S8 A64])) ../src/izp-gaussian.c:103 62 {*movdi_internal_rex64}
     (nil))

(call_insn 84 83 85 6 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2ae34558b000 free>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:103 618 {*call_0}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 85 84 86 6 (set (reg:DI 5 di)
        (mem/f/c/i:DI (symbol_ref:DI ("image") [flags 0x2]  <var_decl 0x2ae3457e0dc0 image>) [2 image+0 S8 A64])) ../src/izp-gaussian.c:104 62 {*movdi_internal_rex64}
     (nil))

(call_insn 86 85 87 6 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2ae34558b000 free>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:104 618 {*call_0}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 87 86 88 6 (set (reg:SF 21 xmm0)
        (mem/u/c/i:SF (symbol_ref/u:DI ("*.LC11") [flags 0x2]) [3 S4 A32])) ../src/izp-gaussian.c:109 110 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 3.0e+0 [0x0.cp+2])
        (nil)))

(insn 88 87 89 6 (set (reg:SI 4 si)
        (const_int 7 [0x7])) ../src/izp-gaussian.c:109 64 {*movsi_internal}
     (nil))

(insn 89 88 90 6 (set (reg:SI 5 di)
        (const_int 1 [0x1])) ../src/izp-gaussian.c:109 64 {*movsi_internal}
     (nil))

(call_insn 90 89 91 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("izp_gaussianMatrix") [flags 0x3]  <function_decl 0x2ae345854d00 izp_gaussianMatrix>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:109 929 {*call_value_0_rex64}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SF 21 xmm0))
                (nil)))))

(insn 91 90 92 6 (set (reg/v/f:DI 80 [ gaussRow ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:109 62 {*movdi_internal_rex64}
     (nil))

(debug_insn 92 91 93 6 (var_location:DI gaussRow (reg/v/f:DI 80 [ gaussRow ])) ../src/izp-gaussian.c:109 -1
     (nil))

(insn 93 92 94 6 (parallel [
            (set (reg:SI 130 [ lo ])
                (asm_operands/v:SI ("rdtsc") ("=a") 0 []
                     []
                     [] ../src/izp-gaussian.c:184))
            (set (reg:SI 131 [ hi ])
                (asm_operands/v:SI ("rdtsc") ("=d") 1 []
                     []
                     [] ../src/izp-gaussian.c:184))
            (clobber (reg:QI 18 fpsr))
            (clobber (reg:QI 17 flags))
        ]) ../src/izp-gaussian.c:637 -1
     (nil))

(insn 94 93 95 6 (set (reg/v:SI 111 [ lo ])
        (reg:SI 130 [ lo ])) ../src/izp-gaussian.c:637 64 {*movsi_internal}
     (nil))

(insn 95 94 96 6 (set (reg/v:SI 112 [ hi ])
        (reg:SI 131 [ hi ])) ../src/izp-gaussian.c:637 64 {*movsi_internal}
     (nil))

(debug_insn 96 95 97 6 (var_location:SI hi (reg:SI 131 [ hi ])) ../src/izp-gaussian.c:637 -1
     (nil))

(debug_insn 97 96 98 6 (var_location:SI lo (reg:SI 130 [ lo ])) ../src/izp-gaussian.c:637 -1
     (nil))

(insn 98 97 99 6 (set (reg:DI 132 [ hi ])
        (zero_extend:DI (reg:SI 131 [ hi ]))) ../src/izp-gaussian.c:638 114 {*zero_extendsidi2_rex64}
     (nil))

(insn 99 98 100 6 (parallel [
            (set (reg:DI 133)
                (ashift:DI (reg:DI 132 [ hi ])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:638 498 {*ashldi3_1}
     (nil))

(insn 100 99 101 6 (set (reg:DI 134 [ lo ])
        (zero_extend:DI (reg:SI 130 [ lo ]))) ../src/izp-gaussian.c:638 114 {*zero_extendsidi2_rex64}
     (nil))

(insn 101 100 102 6 (parallel [
            (set (reg/v:DI 116 [ start ])
                (ior:DI (reg:DI 133)
                    (reg:DI 134 [ lo ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:638 401 {*iordi_1}
     (nil))

(debug_insn 102 101 103 6 (var_location:DI start (clobber (const_int 0 [0]))) ../src/izp-gaussian.c:113 -1
     (nil))

(debug_insn 103 102 104 6 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC12") [flags 0x2]  <var_decl 0x2ae345d4cdc0 *.LC12>)) ../src/izp-gaussian.c:144 -1
     (nil))

(insn 104 103 105 6 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC12") [flags 0x2]  <var_decl 0x2ae345d4cdc0 *.LC12>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 105 104 106 6 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 106 105 107 6 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 66 {*movqi_internal}
     (nil))

(call_insn 107 106 108 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2ae34567a400 __printf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 929 {*call_value_0_rex64}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (nil)))))

(insn 108 107 109 6 (set (reg:SF 135)
        (mem/u/c/i:SF (symbol_ref/u:DI ("*.LC13") [flags 0x2]) [3 S4 A32])) ../src/izp-gaussian.c:146 110 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0628999769687652587890625e-1 [0x0.d9ae92p-3])
        (nil)))

(insn 109 108 110 6 (set (mem/s/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [3 row+0 S4 A64])
        (reg:SF 135)) ../src/izp-gaussian.c:146 110 {*movsf_internal}
     (nil))

(insn 110 109 111 6 (set (reg:SF 136)
        (mem/u/c/i:SF (symbol_ref/u:DI ("*.LC14") [flags 0x2]) [3 S4 A32])) ../src/izp-gaussian.c:146 110 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.40320003032684326171875e-1 [0x0.8fb00cp-2])
        (nil)))

(insn 111 110 112 6 (set (mem/s/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [3 row+4 S4 A32])
        (reg:SF 136)) ../src/izp-gaussian.c:146 110 {*movsf_internal}
     (nil))

(insn 112 111 113 6 (set (reg:SF 137)
        (mem/u/c/i:SF (symbol_ref/u:DI ("*.LC15") [flags 0x2]) [3 S4 A32])) ../src/izp-gaussian.c:146 110 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.65769994258880615234375e-1 [0x0.a9bf9cp-2])
        (nil)))

(insn 113 112 114 6 (set (mem/s/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [3 row+8 S4 A64])
        (reg:SF 137)) ../src/izp-gaussian.c:146 110 {*movsf_internal}
     (nil))

(insn 114 113 115 6 (set (reg:SF 138)
        (mem/u/c/i:SF (symbol_ref/u:DI ("*.LC16") [flags 0x2]) [3 S4 A32])) ../src/izp-gaussian.c:146 110 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.7523999512195587158203125e-1 [0x0.b3721dp-2])
        (nil)))

(insn 115 114 116 6 (set (mem/s/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [3 row+12 S4 A32])
        (reg:SF 138)) ../src/izp-gaussian.c:146 110 {*movsf_internal}
     (nil))

(insn 116 115 117 6 (set (reg:SF 139)
        (reg:SF 137)) ../src/izp-gaussian.c:146 110 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.65769994258880615234375e-1 [0x0.a9bf9cp-2])
        (nil)))

(insn 117 116 118 6 (set (mem/s/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [3 row+16 S4 A64])
        (reg:SF 137)) ../src/izp-gaussian.c:146 110 {*movsf_internal}
     (nil))

(insn 118 117 119 6 (set (reg:SF 140)
        (reg:SF 136)) ../src/izp-gaussian.c:146 110 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.40320003032684326171875e-1 [0x0.8fb00cp-2])
        (nil)))

(insn 119 118 120 6 (set (mem/s/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [3 row+20 S4 A32])
        (reg:SF 136)) ../src/izp-gaussian.c:146 110 {*movsf_internal}
     (nil))

(insn 120 119 121 6 (set (reg:SF 141)
        (reg:SF 135)) ../src/izp-gaussian.c:146 110 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0628999769687652587890625e-1 [0x0.d9ae92p-3])
        (nil)))

(insn 121 120 122 6 (set (mem/s/c:SF (plus:DI (reg/f:DI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [3 row+24 S4 A64])
        (reg:SF 135)) ../src/izp-gaussian.c:146 110 {*movsf_internal}
     (nil))

(insn 122 121 123 6 (parallel [
            (set (reg/f:DI 142)
                (plus:DI (reg/f:DI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:148 253 {*adddi_1}
     (nil))

(insn 123 122 124 6 (set (reg:SI 37 r8)
        (const_int 7 [0x7])) ../src/izp-gaussian.c:148 64 {*movsi_internal}
     (nil))

(insn 124 123 125 6 (set (reg:SI 2 cx)
        (mem/c/i:SI (symbol_ref:DI ("rows")  <var_decl 0x2ae3457e0b40 rows>) [5 rows+0 S4 A32])) ../src/izp-gaussian.c:148 64 {*movsi_internal}
     (nil))

(insn 125 124 126 6 (set (reg:SI 1 dx)
        (mem/c/i:SI (symbol_ref:DI ("cols")  <var_decl 0x2ae3457e0aa0 cols>) [5 cols+0 S4 A32])) ../src/izp-gaussian.c:148 64 {*movsi_internal}
     (nil))

(insn 126 125 127 6 (set (reg:DI 4 si)
        (reg/f:DI 142)) ../src/izp-gaussian.c:148 62 {*movdi_internal_rex64}
     (expr_list:REG_EQUAL (plus:DI (reg/f:DI 20 frame)
            (const_int -32 [0xffffffffffffffe0]))
        (nil)))

(insn 127 126 128 6 (set (reg:DI 5 di)
        (reg/v/f:DI 76 [ extendedImage ])) ../src/izp-gaussian.c:148 62 {*movdi_internal_rex64}
     (nil))

(call_insn 128 127 129 6 (call (mem:QI (symbol_ref:DI ("izp_convolve1D") [flags 0x3]  <function_decl 0x2ae345854b00 izp_convolve1D>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:148 618 {*call_0}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 37 r8))
                        (nil)))))))

(insn 129 128 130 6 (set (reg:SI 1 dx)
        (mem/c/i:SI (symbol_ref:DI ("newRows")  <var_decl 0x2ae3457e0c80 newRows>) [5 newRows+0 S4 A32])) ../src/izp-gaussian.c:150 64 {*movsi_internal}
     (nil))

(insn 130 129 131 6 (set (reg:SI 4 si)
        (mem/c/i:SI (symbol_ref:DI ("newCols")  <var_decl 0x2ae3457e0be0 newCols>) [5 newCols+0 S4 A32])) ../src/izp-gaussian.c:150 64 {*movsi_internal}
     (nil))

(insn 131 130 132 6 (set (reg:DI 5 di)
        (reg/v/f:DI 76 [ extendedImage ])) ../src/izp-gaussian.c:150 62 {*movdi_internal_rex64}
     (nil))

(call_insn 132 131 133 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("izp_transpose") [flags 0x3]  <function_decl 0x2ae345854e00 izp_transpose>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:150 929 {*call_value_0_rex64}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                (nil)))))

(insn 133 132 134 6 (set (reg/v/f:DI 85 [ transposed ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:150 62 {*movdi_internal_rex64}
     (nil))

(debug_insn 134 133 135 6 (var_location:DI transposed (reg/v/f:DI 85 [ transposed ])) ../src/izp-gaussian.c:150 -1
     (nil))

(insn 135 134 136 6 (set (reg:DI 5 di)
        (mem/f:DI (reg/v/f:DI 76 [ extendedImage ]) [2 *extendedImage_29+0 S8 A64])) ../src/izp-gaussian.c:152 62 {*movdi_internal_rex64}
     (nil))

(call_insn 136 135 137 6 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2ae34558b000 free>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:152 618 {*call_0}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 137 136 138 6 (set (reg:DI 5 di)
        (reg/v/f:DI 76 [ extendedImage ])) ../src/izp-gaussian.c:153 62 {*movdi_internal_rex64}
     (nil))

(call_insn 138 137 139 6 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2ae34558b000 free>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:153 618 {*call_0}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 139 138 140 6 (set (reg:SI 37 r8)
        (const_int 7 [0x7])) ../src/izp-gaussian.c:155 64 {*movsi_internal}
     (nil))

(insn 140 139 141 6 (set (reg:SI 2 cx)
        (mem/c/i:SI (symbol_ref:DI ("cols")  <var_decl 0x2ae3457e0aa0 cols>) [5 cols+0 S4 A32])) ../src/izp-gaussian.c:155 64 {*movsi_internal}
     (nil))

(insn 141 140 142 6 (set (reg:SI 1 dx)
        (mem/c/i:SI (symbol_ref:DI ("rows")  <var_decl 0x2ae3457e0b40 rows>) [5 rows+0 S4 A32])) ../src/izp-gaussian.c:155 64 {*movsi_internal}
     (nil))

(insn 142 141 143 6 (set (reg:DI 4 si)
        (mem/f:DI (reg/v/f:DI 80 [ gaussRow ]) [2 *gaussRow_33+0 S8 A64])) ../src/izp-gaussian.c:155 62 {*movdi_internal_rex64}
     (nil))

(insn 143 142 144 6 (set (reg:DI 5 di)
        (reg/v/f:DI 85 [ transposed ])) ../src/izp-gaussian.c:155 62 {*movdi_internal_rex64}
     (nil))

(call_insn 144 143 145 6 (call (mem:QI (symbol_ref:DI ("izp_convolve1D") [flags 0x3]  <function_decl 0x2ae345854b00 izp_convolve1D>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:155 618 {*call_0}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 37 r8))
                        (nil)))))))

(insn 145 144 146 6 (set (reg:SI 1 dx)
        (mem/c/i:SI (symbol_ref:DI ("newCols")  <var_decl 0x2ae3457e0be0 newCols>) [5 newCols+0 S4 A32])) ../src/izp-gaussian.c:156 64 {*movsi_internal}
     (nil))

(insn 146 145 147 6 (set (reg:SI 4 si)
        (mem/c/i:SI (symbol_ref:DI ("newRows")  <var_decl 0x2ae3457e0c80 newRows>) [5 newRows+0 S4 A32])) ../src/izp-gaussian.c:156 64 {*movsi_internal}
     (nil))

(insn 147 146 148 6 (set (reg:DI 5 di)
        (reg/v/f:DI 85 [ transposed ])) ../src/izp-gaussian.c:156 62 {*movdi_internal_rex64}
     (nil))

(call_insn 148 147 149 6 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("izp_transpose") [flags 0x3]  <function_decl 0x2ae345854e00 izp_transpose>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:156 929 {*call_value_0_rex64}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                (nil)))))

(insn 149 148 150 6 (set (reg/v/f:DI 92 [ extendedImage ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:156 62 {*movdi_internal_rex64}
     (nil))

(debug_insn 150 149 151 6 (var_location:DI extendedImage (reg/v/f:DI 92 [ extendedImage ])) ../src/izp-gaussian.c:156 -1
     (nil))

(insn 151 150 152 6 (parallel [
            (set (reg:SI 143 [ lo ])
                (asm_operands/v:SI ("rdtsc") ("=a") 0 []
                     []
                     [] ../src/izp-gaussian.c:184))
            (set (reg:SI 144 [ hi ])
                (asm_operands/v:SI ("rdtsc") ("=d") 1 []
                     []
                     [] ../src/izp-gaussian.c:184))
            (clobber (reg:QI 18 fpsr))
            (clobber (reg:QI 17 flags))
        ]) ../src/izp-gaussian.c:637 -1
     (nil))

(insn 152 151 153 6 (set (reg/v:SI 117 [ lo ])
        (reg:SI 143 [ lo ])) ../src/izp-gaussian.c:637 64 {*movsi_internal}
     (nil))

(insn 153 152 154 6 (set (reg/v:SI 118 [ hi ])
        (reg:SI 144 [ hi ])) ../src/izp-gaussian.c:637 64 {*movsi_internal}
     (nil))

(debug_insn 154 153 155 6 (var_location:SI hi (reg:SI 144 [ hi ])) ../src/izp-gaussian.c:637 -1
     (nil))

(debug_insn 155 154 156 6 (var_location:SI lo (reg:SI 143 [ lo ])) ../src/izp-gaussian.c:637 -1
     (nil))

(insn 156 155 157 6 (set (reg:DI 145 [ hi ])
        (zero_extend:DI (reg:SI 144 [ hi ]))) ../src/izp-gaussian.c:638 114 {*zero_extendsidi2_rex64}
     (nil))

(insn 157 156 158 6 (parallel [
            (set (reg:DI 146)
                (ashift:DI (reg:DI 145 [ hi ])
                    (const_int 32 [0x20])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:638 498 {*ashldi3_1}
     (nil))

(insn 158 157 159 6 (set (reg:DI 147 [ lo ])
        (zero_extend:DI (reg:SI 143 [ lo ]))) ../src/izp-gaussian.c:638 114 {*zero_extendsidi2_rex64}
     (nil))

(insn 159 158 160 6 (parallel [
            (set (reg:DI 148)
                (ior:DI (reg:DI 146)
                    (reg:DI 147 [ lo ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:638 401 {*iordi_1}
     (nil))

(insn 160 159 161 6 (parallel [
            (set (reg/v:DI 93 [ cycles ])
                (minus:DI (reg:DI 148)
                    (reg/v:DI 116 [ start ])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:162 292 {*subdi_1}
     (nil))

(debug_insn 161 160 162 6 (var_location:DI cycles (reg/v:DI 93 [ cycles ])) ../src/izp-gaussian.c:162 -1
     (nil))

(debug_insn 162 161 163 6 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC18") [flags 0x2]  <var_decl 0x2ae345da3000 *.LC18>)) ../src/izp-gaussian.c:163 -1
     (nil))

(insn 163 162 164 6 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (reg/v:DI 93 [ cycles ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:164 3 {*cmpdi_ccno_1}
     (nil))

(jump_insn 164 163 235 6 (set (pc)
        (if_then_else (lt (reg:CCGOC 17 flags)
                (const_int 0 [0]))
            (label_ref 168)
            (pc))) ../src/izp-gaussian.c:164 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 2100 [0x834])
        (nil))
 -> 168)
;; End of basic block 6 -> ( 8 7)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93


;; Succ edge  8 [21.0%] 
;; Succ edge  7 [79.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  def 	 149
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93
;; live  gen 	 149
;; live  kill	

;; Pred edge  6 [79.0%]  (fallthru)
(note 235 164 165 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 165 235 168 7 (set (reg:SF 149)
        (float:SF (reg/v:DI 93 [ cycles ]))) ../src/izp-gaussian.c:164 219 {*floatdisf2_sse_interunit}
     (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 149
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 149


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 93
;; lr  def 	 17 [flags] 149 150 151 152
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93
;; live  gen 	 149 150 151 152
;; live  kill	 17 [flags]

;; Pred edge  6 [21.0%] 
(code_label 168 165 236 8 139 "" [1 uses])

(note 236 168 169 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 169 236 170 8 (parallel [
            (set (reg:DI 151)
                (lshiftrt:DI (reg/v:DI 93 [ cycles ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:164 533 {*lshrdi3_1}
     (nil))

(insn 170 169 171 8 (parallel [
            (set (reg:DI 152)
                (and:DI (reg/v:DI 93 [ cycles ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:164 379 {*anddi_1}
     (nil))

(insn 171 170 172 8 (parallel [
            (set (reg:DI 151)
                (ior:DI (reg:DI 151)
                    (reg:DI 152)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:164 401 {*iordi_1}
     (nil))

(insn 172 171 173 8 (set (reg:SF 150)
        (float:SF (reg:DI 151))) ../src/izp-gaussian.c:164 219 {*floatdisf2_sse_interunit}
     (nil))

(insn 173 172 174 8 (set (reg:SF 149)
        (plus:SF (reg:SF 150)
            (reg:SF 150))) ../src/izp-gaussian.c:164 729 {*fop_sf_comm_sse}
     (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 149
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 149


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 149
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 149
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 104 105 153 154 155 156 157 158 160 161
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 93 149
;; live  gen 	 0 [ax] 1 [dx] 4 [si] 5 [di] 17 [flags] 21 [xmm0] 104 105 153 154 155 156 157 158 160 161
;; live  kill	 17 [flags]

;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 174 173 237 9 140 "" [0 uses])

(note 237 174 175 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 175 237 176 9 (set (reg:DF 153)
        (float_extend:DF (reg:SF 149))) ../src/izp-gaussian.c:163 136 {*extendsfdf2_sse}
     (nil))

(insn 176 175 177 9 (set (reg:DF 155)
        (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC17") [flags 0x2]) [7 S8 A64])) ../src/izp-gaussian.c:163 107 {*movdf_internal_rex64}
     (expr_list:REG_EQUAL (const_double:DF 2.0e+10 [0x0.9502f9p+35])
        (nil)))

(insn 177 176 178 9 (set (reg:DF 154)
        (div:DF (reg:DF 153)
            (reg:DF 155))) ../src/izp-gaussian.c:163 741 {*fop_df_1_sse}
     (nil))

(insn 178 177 179 9 (set (reg:SI 157 [ rows ])
        (mem/c/i:SI (symbol_ref:DI ("rows")  <var_decl 0x2ae3457e0b40 rows>) [5 rows+0 S4 A32])) ../src/izp-gaussian.c:163 64 {*movsi_internal}
     (nil))

(insn 179 178 180 9 (parallel [
            (set (reg:SI 156)
                (mult:SI (reg:SI 157 [ rows ])
                    (mem/c/i:SI (symbol_ref:DI ("cols")  <var_decl 0x2ae3457e0aa0 cols>) [5 cols+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:163 333 {*mulsi3_1}
     (nil))

(insn 180 179 181 9 (set (reg:DI 158)
        (sign_extend:DI (reg:SI 156))) ../src/izp-gaussian.c:163 126 {*extendsidi2_rex64}
     (nil))

(insn 181 180 182 9 (parallel [
            (set (reg:DI 160)
                (udiv:DI (reg/v:DI 93 [ cycles ])
                    (reg:DI 158)))
            (set (reg:DI 161)
                (umod:DI (reg/v:DI 93 [ cycles ])
                    (reg:DI 158)))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:163 363 {*udivmoddi4}
     (nil))

(insn 182 181 183 9 (set (reg:DF 21 xmm0)
        (reg:DF 154)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 107 {*movdf_internal_rex64}
     (nil))

(insn 183 182 184 9 (set (reg:DI 1 dx)
        (reg:DI 160)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 184 183 185 9 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC18") [flags 0x2]  <var_decl 0x2ae345da3000 *.LC18>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 185 184 186 9 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 186 185 187 9 (set (reg:QI 0 ax)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 66 {*movqi_internal}
     (nil))

(call_insn 187 186 188 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2ae34567a400 __printf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 929 {*call_value_0_rex64}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                    (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
                        (nil)))))))

(insn 188 187 189 9 (set (reg:SI 1 dx)
        (mem/c/i:SI (symbol_ref:DI ("newRows")  <var_decl 0x2ae3457e0c80 newRows>) [5 newRows+0 S4 A32])) ../src/izp-gaussian.c:168 64 {*movsi_internal}
     (nil))

(insn 189 188 190 9 (set (reg:SI 4 si)
        (mem/c/i:SI (symbol_ref:DI ("newCols")  <var_decl 0x2ae3457e0be0 newCols>) [5 newCols+0 S4 A32])) ../src/izp-gaussian.c:168 64 {*movsi_internal}
     (nil))

(insn 190 189 191 9 (set (reg:DI 5 di)
        (reg/v/f:DI 92 [ extendedImage ])) ../src/izp-gaussian.c:168 62 {*movdi_internal_rex64}
     (nil))

(call_insn 191 190 192 9 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("izp_toUintArray") [flags 0x3]  <function_decl 0x2ae345854f00 izp_toUintArray>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:168 929 {*call_value_0_rex64}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                (nil)))))

(insn 192 191 193 9 (set (reg/v/f:DI 104 [ uintImage ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:168 62 {*movdi_internal_rex64}
     (nil))

(debug_insn 193 192 194 9 (var_location:DI uintImage (reg/v/f:DI 104 [ uintImage ])) ../src/izp-gaussian.c:168 -1
     (nil))

(insn 194 193 195 9 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC19") [flags 0x2]  <var_decl 0x2ae345da30a0 *.LC19>)) ../src/izp-gaussian.c:171 62 {*movdi_internal_rex64}
     (nil))

(insn 195 194 196 9 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC20") [flags 0x2]  <var_decl 0x2ae345da3140 *.LC20>)) ../src/izp-gaussian.c:171 62 {*movdi_internal_rex64}
     (nil))

(call_insn 196 195 197 9 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("fopen") [flags 0x41]  <function_decl 0x2ae345655b00 fopen>) [0 S1 A8])
            (const_int 0 [0]))) ../src/izp-gaussian.c:171 929 {*call_value_0_rex64}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (nil))))

(insn 197 196 198 9 (set (reg/v/f:DI 105 [ fpOut ])
        (reg:DI 0 ax)) ../src/izp-gaussian.c:171 62 {*movdi_internal_rex64}
     (nil))

(debug_insn 198 197 199 9 (var_location:DI fpOut (reg/v/f:DI 105 [ fpOut ])) ../src/izp-gaussian.c:171 -1
     (nil))

(insn 199 198 200 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:DI 105 [ fpOut ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:172 3 {*cmpdi_ccno_1}
     (nil))

(jump_insn 200 199 201 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 209)
            (pc))) ../src/izp-gaussian.c:172 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
        (nil))
 -> 209)
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104 105
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104 105


;; Succ edge  10 [69.8%]  (fallthru)
;; Succ edge  11 [30.2%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104 105
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104 105
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104 105
;; live  gen 	 1 [dx] 2 [cx] 4 [si] 5 [di] 37 [r8] 38 [r9]
;; live  kill	

;; Pred edge  9 [69.8%]  (fallthru)
(note 201 200 202 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 202 201 203 10 (set (reg:SI 38 r9)
        (const_int 0 [0])) ../src/izp-gaussian.c:173 64 {*movsi_internal}
     (nil))

(insn 203 202 204 10 (set (reg:SI 37 r8)
        (mem/c/i:SI (symbol_ref:DI ("maxval")  <var_decl 0x2ae3457e0d20 maxval>) [5 maxval+0 S4 A32])) ../src/izp-gaussian.c:173 64 {*movsi_internal}
     (nil))

(insn 204 203 205 10 (set (reg:SI 2 cx)
        (mem/c/i:SI (symbol_ref:DI ("newRows")  <var_decl 0x2ae3457e0c80 newRows>) [5 newRows+0 S4 A32])) ../src/izp-gaussian.c:173 64 {*movsi_internal}
     (nil))

(insn 205 204 206 10 (set (reg:SI 1 dx)
        (mem/c/i:SI (symbol_ref:DI ("newCols")  <var_decl 0x2ae3457e0be0 newCols>) [5 newCols+0 S4 A32])) ../src/izp-gaussian.c:173 64 {*movsi_internal}
     (nil))

(insn 206 205 207 10 (set (reg:DI 4 si)
        (reg/v/f:DI 104 [ uintImage ])) ../src/izp-gaussian.c:173 62 {*movdi_internal_rex64}
     (nil))

(insn 207 206 208 10 (set (reg:DI 5 di)
        (reg/v/f:DI 105 [ fpOut ])) ../src/izp-gaussian.c:173 62 {*movdi_internal_rex64}
     (nil))

(call_insn 208 207 209 10 (call (mem:QI (symbol_ref:DI ("pgm_writepgm") [flags 0x41]  <function_decl 0x2ae34578ab00 pgm_writepgm>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:173 618 {*call_0}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 dx))
                (expr_list:REG_DEP_TRUE (use (reg:SI 2 cx))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 37 r8))
                        (expr_list:REG_DEP_TRUE (use (reg:SI 38 r9))
                            (nil))))))))
;; End of basic block 10 -> ( 11)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 9 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 59
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 92 104
;; live  gen 	 0 [ax] 4 [si] 5 [di] 59
;; live  kill	

;; Pred edge  9 [30.2%] 
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 209 208 210 11 141 "" [1 uses])

(note 210 209 211 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 211 210 212 11 (set (reg:DI 5 di)
        (mem/f:DI (reg/v/f:DI 92 [ extendedImage ]) [2 *extendedImage_47+0 S8 A64])) ../src/izp-gaussian.c:176 62 {*movdi_internal_rex64}
     (nil))

(call_insn 212 211 213 11 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2ae34558b000 free>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:176 618 {*call_0}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 213 212 214 11 (set (reg:DI 5 di)
        (reg/v/f:DI 92 [ extendedImage ])) ../src/izp-gaussian.c:177 62 {*movdi_internal_rex64}
     (nil))

(call_insn 214 213 215 11 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2ae34558b000 free>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:177 618 {*call_0}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 215 214 216 11 (set (reg:DI 5 di)
        (mem/f:DI (reg/v/f:DI 104 [ uintImage ]) [2 *uintImage_61+0 S8 A64])) ../src/izp-gaussian.c:179 62 {*movdi_internal_rex64}
     (nil))

(call_insn 216 215 217 11 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2ae34558b000 free>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:179 618 {*call_0}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 217 216 218 11 (set (reg:DI 5 di)
        (reg/v/f:DI 104 [ uintImage ])) ../src/izp-gaussian.c:180 62 {*movdi_internal_rex64}
     (nil))

(call_insn 218 217 219 11 (call (mem:QI (symbol_ref:DI ("free") [flags 0x41]  <function_decl 0x2ae34558b000 free>) [0 S1 A8])
        (const_int 0 [0])) ../src/izp-gaussian.c:180 618 {*call_0}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(debug_insn 219 218 220 11 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC21") [flags 0x2]  <var_decl 0x2ae345da31e0 *.LC21>)) ../src/izp-gaussian.c:182 -1
     (nil))

(insn 220 219 221 11 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC21") [flags 0x2]  <var_decl 0x2ae345da31e0 *.LC21>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 221 220 222 11 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 222 221 223 11 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 66 {*movqi_internal}
     (nil))

(call_insn 223 222 7 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2ae34567a400 __printf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 929 {*call_value_0_rex64}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (nil)))))

(insn 7 223 224 11 (set (reg:SI 59 [ D.7353 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:183 64 {*movsi_internal}
     (nil))
;; End of basic block 11 -> ( 12)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 3 5 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  def 	 0 [ax] 123
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; live  gen 	 0 [ax] 123
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 224 7 225 12 137 "" [0 uses])

(note 225 224 226 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 226 225 230 12 (set (reg:SI 123 [ <retval> ])
        (reg:SI 59 [ D.7353 ])) ../src/izp-gaussian.c:183 64 {*movsi_internal}
     (nil))

(insn 230 226 233 12 (set (reg/i:SI 0 ax)
        (reg:SI 59 [ D.7353 ])) ../src/izp-gaussian.c:184 64 {*movsi_internal}
     (nil))

(insn 233 230 0 12 (use (reg/i:SI 0 ax)) ../src/izp-gaussian.c:184 -1
     (nil))
;; End of basic block 12 -> ( 1)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
rescanning insn with uid = 96.
deleting insn with uid = 96.
rescanning insn with uid = 97.
deleting insn with uid = 97.
rescanning insn with uid = 98.
deleting insn with uid = 98.
rescanning insn with uid = 100.
deleting insn with uid = 100.
rescanning insn with uid = 116.
deleting insn with uid = 116.
rescanning insn with uid = 117.
deleting insn with uid = 117.
rescanning insn with uid = 118.
deleting insn with uid = 118.
rescanning insn with uid = 119.
deleting insn with uid = 119.
rescanning insn with uid = 120.
deleting insn with uid = 120.
rescanning insn with uid = 121.
deleting insn with uid = 121.
rescanning insn with uid = 154.
deleting insn with uid = 154.
rescanning insn with uid = 155.
deleting insn with uid = 155.
rescanning insn with uid = 156.
deleting insn with uid = 156.
rescanning insn with uid = 158.
deleting insn with uid = 158.
rescanning insn with uid = 230.
deleting insn with uid = 230.
ending the processing of deferred insns

;; Function izp_printMatrix (izp_printMatrix)


9 basic blocks, 12 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors: 
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

Successors:  2 [100.0%]  (fallthru)


Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  5 [91.0%]  8 [9.0%]  (fallthru)


Basic block 3 , prev 2, next 4, loop_depth 2, count 0, freq 9100, maybe hot.
Predecessors:  3 [91.0%]  7 [100.0%]  (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  3 [91.0%]  4 [9.0%]  (fallthru)


Basic block 4 , prev 3, next 5, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  3 [9.0%]  (fallthru) 6 [9.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  6 [91.0%]  (fallthru) 8 [9.0%] 


Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 81, maybe hot.
Predecessors:  2 [91.0%] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  6 [100.0%]  (fallthru)


Basic block 6 , prev 5, next 7, loop_depth 1, count 0, freq 900, maybe hot.
Predecessors:  5 [100.0%]  (fallthru) 4 [91.0%]  (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  7 [91.0%]  (fallthru) 4 [9.0%] 


Basic block 7 , prev 6, next 8, loop_depth 1, count 0, freq 819, maybe hot.
Predecessors:  6 [91.0%]  (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  3 [100.0%]  (fallthru)


Basic block 8 , prev 7, next 1, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors:  4 [9.0%]  2 [9.0%]  (fallthru)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

Successors:  EXIT [100.0%]  (fallthru)


Basic block 1 , prev 8, loop_depth 0, count 0, freq 89, maybe hot.
Predecessors:  8 [100.0%]  (fallthru)
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Successors: 


starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 12 count 12 (  1.3)


izp_printMatrix

Dataflow summary:
def_info->table_size = 0, use_info->table_size = 0
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0]
;;  ref usage 	r0={5d,2u} r1={3d,1u} r2={3d} r4={5d,3u} r5={5d,3u} r6={1d,8u} r7={1d,10u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,7u} r17={11d,4u} r18={2d} r19={2d} r20={1d,8u} r21={4d,1u} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r60={1d,1u} r61={2d,3u} r68={2d,3u} r83={1d,1u} r84={1d,2u} r85={1d,2u} r86={1d,1u} r87={1d,1u} r88={1d,1u} r89={1d,1u} r90={1d,1u} 
;;    total ref usage 200{136d,64u,0e} in 36{34 regular + 2 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(0){ }d-1(1){ }d-1(2){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(16){ }d-1(20){ }d-1(21){ }d-1(22){ }d-1(23){ }d-1(24){ }d-1(25){ }d-1(26){ }d-1(27){ }d-1(28){ }d-1(37){ }d-1(38){ }}
;; bb 0 artificial_uses: { }

( 0 )->[2]->( 5 8 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 3 7 )->[3]->( 3 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 3 6 )->[4]->( 6 8 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 2 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 5 4 )->[6]->( 7 4 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 6 )->[7]->( 3 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 4 2 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u-1(6){ }u-1(7){ }u-1(20){ }}

Finding needed instructions:
  Adding insn 13 to worklist
  Adding insn 11 to worklist
  Adding insn 31 to worklist
  Adding insn 27 to worklist
  Adding insn 25 to worklist
  Adding insn 18 to worklist
  Adding insn 42 to worklist
  Adding insn 39 to worklist
  Adding insn 37 to worklist
  Adding insn 33 to worklist
  Adding insn 48 to worklist
  Adding insn 45 to worklist
Finished finding needed instructions:
processing block 8 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame]
processing block 4 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85
  Adding insn 41 to worklist
  Adding insn 40 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 34 to worklist
processing block 3 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 83 84 85
  Adding insn 30 to worklist
  Adding insn 28 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
processing block 7 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 83 84 85
  Adding insn 6 to worklist
  Adding insn 53 to worklist
  Adding insn 52 to worklist
  Adding insn 51 to worklist
  Adding insn 50 to worklist
processing block 6 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85
  Adding insn 47 to worklist
processing block 5 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85
  Adding insn 7 to worklist
processing block 2 lr out =  6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 84 85
  Adding insn 12 to worklist
  Adding insn 4 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 12 count 11 (  1.2)
;; Following path with 7 sets: 2 5 
;; Following path with 11 sets: 6 7 
;; Following path with 13 sets: 3 
;; Following path with 10 sets: 4 


try_optimize_cfg iteration 1



izp_printMatrix

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15]
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 37 [r8] 38 [r9]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 4[si] 5[di] 7[sp] 17[flags] 21[xmm0]
;;  ref usage 	r0={5d,2u} r1={3d,1u} r2={3d} r4={5d,3u} r5={5d,3u} r6={1d,8u} r7={1d,10u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,7u} r17={11d,4u} r18={2d} r19={2d} r20={1d,8u} r21={4d,1u} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={3d} r38={3d} r39={2d} r40={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r60={1d,1u} r61={2d,3u} r68={2d,3u} r83={1d,1u} r84={1d,2u} r85={1d,2u} r86={1d,1u} r87={1d,1u} r88={1d,1u} r89={1d,1u} r90={1d,1u} 
;;    total ref usage 200{136d,64u,0e} in 36{34 regular + 2 call} insns.
;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 83 84 85
;; live  in  	 1 [dx] 4 [si] 5 [di] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	 17 [flags] 83 84 85
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 8 3 2 (set (reg/v/f:DI 83 [ mat ])
        (reg:DI 5 di [ mat ])) ../src/izp-gaussian.c:626 62 {*movdi_internal_rex64}
     (nil))

(insn 3 2 4 2 (set (reg/v:SI 84 [ n ])
        (reg:SI 4 si [ n ])) ../src/izp-gaussian.c:626 64 {*movsi_internal}
     (nil))

(insn 4 3 5 2 (set (reg/v:SI 85 [ m ])
        (reg:SI 1 dx [ m ])) ../src/izp-gaussian.c:626 64 {*movsi_internal}
     (nil))

(note 5 4 11 2 NOTE_INSN_FUNCTION_BEG)

(debug_insn 11 5 12 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))

(insn 12 11 13 2 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 84 [ n ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:627 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 13 12 29 2 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 64)
            (pc))) ../src/izp-gaussian.c:627 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 64)
;; End of basic block 2 -> ( 5 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 84 85
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 84 85


;; Succ edge  5 [91.0%] 
;; Succ edge  8 [9.0%]  (fallthru)

;; Start of basic block ( 3 7) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 83 84 85
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 83
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 61 86 87
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 83 84 85
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 21 [xmm0] 61 86 87
;; live  kill	 17 [flags]

;; Pred edge  3 [91.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 29 13 17 3 147 "" [1 uses])

(note 17 29 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(debug_insn 18 17 19 3 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC22") [flags 0x2]  <var_decl 0x2ae345dc75a0 *.LC22>)) ../src/izp-gaussian.c:629 -1
     (nil))

(insn 19 18 20 3 (set (reg/f:DI 86 [ MEM[base: mat_9(D), index: ivtmp.1183_38, step: 8, offset: 0B] ])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 68 [ ivtmp.1183 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 83 [ mat ])) [2 MEM[base: mat_9(D), index: ivtmp.1183_38, step: 8, offset: 0B]+0 S8 A64])) ../src/izp-gaussian.c:629 62 {*movdi_internal_rex64}
     (nil))

(insn 20 19 21 3 (set (reg:DF 87)
        (float_extend:DF (mem:SF (plus:DI (reg/f:DI 86 [ MEM[base: mat_9(D), index: ivtmp.1183_38, step: 8, offset: 0B] ])
                    (reg:DI 61 [ ivtmp.1181 ])) [3 *D.6865_14+0 S4 A32]))) ../src/izp-gaussian.c:629 136 {*extendsfdf2_sse}
     (nil))

(insn 21 20 22 3 (set (reg:DF 21 xmm0)
        (reg:DF 87)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 107 {*movdf_internal_rex64}
     (nil))

(insn 22 21 23 3 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC22") [flags 0x2]  <var_decl 0x2ae345dc75a0 *.LC22>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 23 22 24 3 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 24 23 25 3 (set (reg:QI 0 ax)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 66 {*movqi_internal}
     (nil))

(call_insn 25 24 27 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2ae34567a400 __printf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 929 {*call_value_0_rex64}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (expr_list:REG_DEP_TRUE (use (reg:DF 21 xmm0))
                    (nil))))))

(debug_insn 27 25 28 3 (var_location:SI j (debug_expr:SI D#21)) -1
     (nil))

(insn 28 27 30 3 (parallel [
            (set (reg:DI 61 [ ivtmp.1181 ])
                (plus:DI (reg:DI 61 [ ivtmp.1181 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 253 {*adddi_1}
     (nil))

(insn 30 28 31 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:DI 61 [ ivtmp.1181 ])
            (reg:DI 60 [ D.9224 ]))) ../src/izp-gaussian.c:628 7 {*cmpdi_1}
     (nil))

(jump_insn 31 30 46 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) ../src/izp-gaussian.c:628 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil))
 -> 29)
;; End of basic block 3 -> ( 3 4)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 83 84 85
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 83 84 85


;; Succ edge  3 [91.0%] 
;; Succ edge  4 [9.0%]  (fallthru)

;; Start of basic block ( 3 6) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 84
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [xmm0] 22 [xmm1] 23 [xmm2] 24 [xmm3] 25 [xmm4] 26 [xmm5] 27 [xmm6] 28 [xmm7] 29 [mm0] 30 [mm1] 31 [mm2] 32 [mm3] 33 [mm4] 34 [mm5] 35 [mm6] 36 [mm7] 37 [r8] 38 [r9] 39 [r10] 40 [r11] 45 [xmm8] 46 [xmm9] 47 [xmm10] 48 [xmm11] 49 [xmm12] 50 [xmm13] 51 [xmm14] 52 [xmm15] 68
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85
;; live  gen 	 0 [ax] 4 [si] 5 [di] 17 [flags] 68
;; live  kill	 17 [flags]

;; Pred edge  3 [9.0%]  (fallthru)
;; Pred edge  6 [9.0%] 
(code_label 46 31 32 4 148 "" [1 uses])

(note 32 46 33 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(debug_insn 33 32 34 4 (var_location:DI __fmt (symbol_ref/f:DI ("*.LC23") [flags 0x2]  <var_decl 0x2ae345dc7640 *.LC23>)) ../src/izp-gaussian.c:631 -1
     (nil))

(insn 34 33 35 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC23") [flags 0x2]  <var_decl 0x2ae345dc7640 *.LC23>)) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 62 {*movdi_internal_rex64}
     (nil))

(insn 35 34 36 4 (set (reg:SI 5 di)
        (const_int 1 [0x1])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 64 {*movsi_internal}
     (nil))

(insn 36 35 37 4 (set (reg:QI 0 ax)
        (const_int 0 [0])) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 66 {*movqi_internal}
     (nil))

(call_insn 37 36 39 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__printf_chk") [flags 0x41]  <function_decl 0x2ae34567a400 __printf_chk>) [0 S1 A8])
            (const_int 0 [0]))) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 929 {*call_value_0_rex64}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:QI 0 ax))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
            (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
                (nil)))))

(debug_insn 39 37 40 4 (var_location:SI i (debug_expr:SI D#22)) -1
     (nil))

(insn 40 39 41 4 (parallel [
            (set (reg:DI 68 [ ivtmp.1183 ])
                (plus:DI (reg:DI 68 [ ivtmp.1183 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) /usr/include/x86_64-linux-gnu/bits/stdio2.h:105 253 {*adddi_1}
     (nil))

(insn 41 40 42 4 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 84 [ n ])
            (subreg:SI (reg:DI 68 [ ivtmp.1183 ]) 0))) ../src/izp-gaussian.c:627 6 {*cmpsi_1}
     (nil))

(jump_insn 42 41 64 4 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 58)
            (pc))) ../src/izp-gaussian.c:627 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 58)
;; End of basic block 4 -> ( 6 8)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85


;; Succ edge  6 [91.0%]  (fallthru)
;; Succ edge  8 [9.0%] 

;; Start of basic block ( 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 84 85
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 68
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 83 84 85
;; live  gen 	 68
;; live  kill	

;; Pred edge  2 [91.0%] 
(code_label 64 42 63 5 149 "" [1 uses])

(note 63 64 7 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 7 63 43 5 (set (reg:DI 68 [ ivtmp.1183 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:627 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 5 -> ( 6)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 5 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85
;; lr  def 	 17 [flags]
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85
;; live  gen 	 17 [flags]
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  4 [91.0%]  (fallthru)
(code_label 43 7 44 6 145 "" [0 uses])

(note 44 43 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(debug_insn 45 44 47 6 (var_location:SI j (const_int 0 [0])) -1
     (nil))

(insn 47 45 48 6 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 85 [ m ])
            (const_int 0 [0]))) ../src/izp-gaussian.c:628 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 48 47 49 6 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 46)
            (pc))) ../src/izp-gaussian.c:628 591 {*jcc_1}
     (expr_list:REG_BR_PROB (const_int 900 [0x384])
        (nil))
 -> 46)
;; End of basic block 6 -> ( 7 4)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85


;; Succ edge  7 [91.0%]  (fallthru)
;; Succ edge  4 [9.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 85
;; lr  def 	 17 [flags] 60 61 88 89 90
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 68 83 84 85
;; live  gen 	 60 61 88 89 90
;; live  kill	 17 [flags]

;; Pred edge  6 [91.0%]  (fallthru)
(note 49 48 50 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 7 (parallel [
            (set (reg:SI 88)
                (plus:SI (reg/v:SI 85 [ m ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:626 252 {*addsi_1}
     (nil))

(insn 51 50 52 7 (set (reg:DI 89)
        (zero_extend:DI (reg:SI 88))) ../src/izp-gaussian.c:626 114 {*zero_extendsidi2_rex64}
     (nil))

(insn 52 51 53 7 (parallel [
            (set (reg:DI 90)
                (plus:DI (reg:DI 89)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:626 253 {*adddi_1}
     (nil))

(insn 53 52 6 7 (parallel [
            (set (reg:DI 60 [ D.9224 ])
                (ashift:DI (reg:DI 90)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) ../src/izp-gaussian.c:626 498 {*ashldi3_1}
     (nil))

(insn 6 53 58 7 (set (reg:DI 61 [ ivtmp.1181 ])
        (const_int 0 [0])) ../src/izp-gaussian.c:626 62 {*movdi_internal_rex64}
     (nil))
;; End of basic block 7 -> ( 3)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 83 84 85
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 61 68 83 84 85


;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 4 2) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	
;; live  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [9.0%] 
;; Pred edge  2 [9.0%]  (fallthru)
(code_label 58 6 59 8 144 "" [1 uses])

(note 59 58 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 8 -> ( 1)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; live  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns
