// Seed: 3164472502
module module_0 (
    id_1,
    id_2
);
  inout tri id_2;
  assign module_2.id_2 = 0;
  output wire id_1;
  wire id_3;
  ;
  logic id_4;
  ;
  assign id_2 = id_3 + id_3;
endmodule
module module_1 (
    input wand id_0,
    input tri  id_1
);
  logic id_3 = -1'b0;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 #(
    parameter id_2 = 32'd58
) (
    output wand id_0,
    input  wand id_1,
    input  wand _id_2
);
  wire [1 'd0 -  id_2 : id_2] id_4;
  assign id_0 = id_0++;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
