Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Jul 20 07:49:30 2017

  SmartGuide Results
  ------------------
  This section describes the guide results after invoking the Router. This
  report accurately reflects the differences between the input design
  and the guide design.

  Number of Components in the input design    |    743
    Number of guided Components               |    707 out of    743  95.2%
    Number of re-implemented Components       |     16 out of    743   2.2%
    Number of new/changed Components          |     20 out of    743   2.7%
  Number of Nets in the input design          |   2216
    Number of guided Nets                     |   1715 out of   2216  77.4%
    Number of partially guided Nets           |    180 out of   2216   8.1%
    Number of re-routed Nets                  |    294 out of   2216  13.3%
    Number of new/changed Nets                |     27 out of   2216   1.2%


The following Components were re-implemented.
---------------------------------------------
 upro/cu/out41 : SLICE_X20Y54.
 upro/cu/data_out<38> : SLICE_X21Y54.
 upro/MAR/store<11> : SLICE_X22Y53.
 upro/cu/addr_ins[8]_GND_126_o_equal_31_o : SLICE_X22Y54.
 upro/PC/store<11> : SLICE_X23Y53.
 upro/R7/store<11> : SLICE_X23Y56.
 upro/IR/store<15> : SLICE_X25Y50.
 upro/cu/data_out<31> : SLICE_X25Y52.
 upro/R5/store<11> : SLICE_X27Y56.
 upro/alu/ctrl[4]_ctrl[4]_DLATCH_14_q : SLICE_X28Y54.
 upro/cu/data_out<3> : SLICE_X29Y59.
 upro/MDR/_n0050_inv : SLICE_X30Y57.
 upro/alu/b_bus[15]_GND_90_o_add_11_OUT<1> : SLICE_X32Y55.
 io/GND_4_o_GND_4_o_AND_24_o : SLICE_X32Y56.
 upro/alu/Mcompar_b_bus[15]_acc[15]_LessThan_18_o_cy<7> : SLICE_X33Y60.
 upro/alu/Mmux_ctrl[4]_X_102_o_Mux_43_o_9 : SLICE_X35Y55.


The following Components are new/changed.
-----------------------------------------
 hit : PAD160.
 upro/cu/addr_ins[8]_GND_126_o_equal_53_o<8>1 : SLICE_X18Y53.
 N461 : SLICE_X18Y54.
 upro/cu/out21 : SLICE_X19Y56.
 N90 : SLICE_X20Y56.
 upro/cu/data_out<30> : SLICE_X20Y57.
 upro/cu/_n0155 : SLICE_X21Y53.
 N141 : SLICE_X22Y52.
 N143 : SLICE_X24Y53.
 upro/R7/read_en_inv : SLICE_X25Y59.
 upro/IR/read_en_inv : SLICE_X25Y60.
 upro/cu/addr_ins[8]_PWR_61_o_select_56_OUT<33>12 : SLICE_X26Y53.
 upro/cu/addr_ins[8]_GND_126_o_equal_35_o<8>1 : SLICE_X27Y52.
 N152 : SLICE_X27Y53.
 upro/cu/addr_ins[8]_GND_126_o_equal_20_o : SLICE_X27Y54.
 N95 : SLICE_X27Y55.
 N111 : SLICE_X29Y52.
 test_ins_4_OBUF : SLICE_X29Y54.
 upro/ACC/store<11> : SLICE_X32Y58.
 io/uutrx/RxD_state_FSM_FFd3-In21 : SLICE_X41Y57.


The following Nets were re-routed.
----------------------------------
 upro/cu/data_out<2>.
 upro/MAR/store<11>.
 upro/cu/data_out<1>.
 upro/cu/data_out<0>.
 upro/PC/store<11>.
 upro/MDR/_n0050_inv.
 upro/MDR/store<10>.
 upro/MDR/store<11>.
 io/_n0473_inv.
 io/GND_4_o_GND_4_o_AND_24_o.
 io/uutrx/RxD_data_ready.
 io/_n0242.
 upro/IR/store<6>.
 upro/cu/write_loc<1>.
 upro/cu/write_loc<3>.
 upro/cu/write_loc<2>.
 upro/cu/write_loc<13>.
 upro/cu/addr_ins[8]_GND_126_o_equal_30_o<8>1.
 upro/cu/data_out<30>.
 upro/IR/store<14>.
 upro/IR/store<8>.
 upro/cu/data_out<31>.
 upro/m8/Mmux_mux_out11.
 upro/alu/ctrl[4]_X_120_o_Mux_79_o.
 upro/cu/addr_ins[8]_PWR_61_o_equal_52_o.
 upro/cu/addr_ins[8]_PWR_61_o_select_56_OUT<14>2.
 upro/cu/data_out<27>.
 N16.
 upro/alu/Mmux_ctrl[4]_X_120_o_Mux_79_o_6_f7.
 N102.
 upro/Sh1451.
 io/uutrx/_n0169_inv.
 upro/alu/Mmux_ctrl[4]_X_98_o_Mux_35_o_9.
 upro/alu/GND_90_o_b_bus[15]_add_1_OUT<10>_bdd0.
 upro/alu/Mmux_ctrl[4]_X_106_o_Mux_51_o_9.
 N78.
 test_ins_8_OBUF.
 N80.
 upro/cu/data_out<38>.
 upro/cu/write_loc<5>.
 upro/cu/write_loc<9>.
 upro/alu/Mmux_ctrl[4]_X_96_o_Mux_31_o_11.
 upro/alu/Mmux_ctrl[4]_X_98_o_Mux_35_o_11.
 N108.
 upro/cu/data_out<28>.
 N421.
 upro/m8/Mmux_mux_out711.
 N112.
 upro/cu/addr_ins[8]_PWR_61_o_select_56_OUT<4>1.
 upro/cu/addr_ins[8]_GND_126_o_equal_12_o<8>2.
 test_ins_6_OBUF.
 test_ins_4_OBUF.
 upro/cu/addr_ins[8]_GND_126_o_equal_22_o<8>2.
 N14.
 upro/cu/data_out<26>.
 upro/alu/Mmux_ctrl[4]_X_104_o_Mux_47_o_101.
 upro/alu/Mmux_ctrl[4]_X_104_o_Mux_47_o_11.
 upro/alu/Mmux_ctrl[4]_X_104_o_Mux_47_o_10.
 upro/alu/Mmux_ctrl[4]_X_102_o_Mux_43_o_9.
 N21.
 upro/IR/store<15>.
 upro/m8/Mmux_mux_out811.
 upro/R4/read_en_inv.
 upro/cu/data_out<3>.
 upro/R1/read_en_inv.
 upro/alu/Mmux_ctrl[4]_out[15]_Mux_19_o_10.
 upro/cu/addr_ins[8]_GND_126_o_equal_47_o.
 upro/cu/out41.
 upro/cu/addr_ins[8]_GND_126_o_equal_55_o.
 upro/cu/out42.
 N118.
 upro/cu/addr_ins[8]_PWR_61_o_select_56_OUT<12>3.
 upro/cu/addr_ins[8]_GND_126_o_equal_35_o<8>1.
 upro/cu/addr_ins[8]_GND_126_o_equal_20_o.
 upro/cu/addr_ins[8]_GND_126_o_equal_21_o.
 upro/cu/addr_ins[8]_GND_126_o_equal_53_o<8>1.
 N381.
 test_ins_0_OBUF.
 upro/cu/addr_ins[8]_GND_126_o_equal_44_o<8>1.
 upro/IR/read_en_inv.
 upro/R6/read_en_inv.
 upro/alu/Mmux_ctrl[4]_X_92_o_Mux_23_o_9.
 upro/alu/Mmux_ctrl[4]_X_94_o_Mux_27_o_9.
 upro/R7/read_en_inv.
 upro/R5/read_en_inv.
 upro/MAR/store<10>.
 upro/PC/store<10>.
 upro/alu/Mmux_ctrl[4]_X_92_o_Mux_23_o_11.
 upro/MDR/store[15]_memory_bus_in[15]_mux_4_OUT<11>.
 upro/IR/_n0050_inv.
 N25.
 N26.
 upro/IR/store[15]_memory_bus_in[15]_mux_4_OUT<14>.
 upro/MDR/store[15]_memory_bus_in[15]_mux_4_OUT<15>.
 io/addr_io[15]_addr_io[15]_mux_66_OUT<14>.
 io/GND_4_o_GND_4_o_sub_46_OUT<15>.
 io/addr_io[15]_GND_4_o_add_11_OUT<15>.
 io/GND_4_o_GND_4_o_sub_46_OUT<14>.
 io/addr_io[15]_GND_4_o_add_11_OUT<14>.
 io/addr_io[15]_addr_io[15]_mux_66_OUT<15>.
 bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb.
 N143.
 upro/IR/store<2>.
 upro/R4/store<12>.
 upro/MDR/store[15]_memory_bus_in[15]_mux_4_OUT<6>.
 upro/MDR/store[15]_memory_bus_in[15]_mux_4_OUT<7>.
 upro/MDR/store[15]_memory_bus_in[15]_mux_4_OUT<8>.
 upro/alu/ctrl[4]_ctrl[4]_DLATCH_14_q.
 upro/ACC/store<7>.
 upro/ACC/store<6>.
 upro/alu/out.
 upro/alu/Mcompar_b_bus[15]_acc[15]_LessThan_18_o_cy<7>.
 upro/alu/acc[15]_unary_minus_3_OUT<4>.
 upro/ACC/store<4>.
 upro/MDR/store[15]_memory_bus_in[15]_mux_4_OUT<9>.
 upro/MDR/store[15]_memory_bus_in[15]_mux_4_OUT<10>.
 upro/cu/addr_ins[8]_PWR_61_o_select_56_OUT<27>.
 upro/cu/addr_ins[8]_PWR_61_o_select_56_OUT<26>.
 upro/cu/addr_ins[8]_PWR_61_o_select_56_OUT<24>.
 upro/R10/store<11>.
 upro/R9/store<11>.
 upro/R7/store<11>.
 upro/R5/store<11>.
 upro/R1/store<11>.
 upro/R3/store<11>.
 upro/ACC/store<5>.
 upro/R10/store<8>.
 upro/R9/store<8>.
 upro/R8/store<8>.
 upro/R7/store<8>.
 upro/R5/store<8>.
 upro/R1/store<8>.
 upro/MAR/store<8>.
 upro/MDR/store<8>.
 upro/PC/store<8>.
 upro/alu/acc[15]_GND_90_o_add_9_OUT<0>.
 upro/R5/store<12>.
 upro/R1/store<12>.
 upro/R10/store<9>.
 upro/R9/store<9>.
 upro/R7/store<9>.
 upro/R5/store<9>.
 upro/R1/store<9>.
 upro/R3/store<9>.
 upro/MAR/store<9>.
 upro/MDR/store<9>.
 upro/PC/store<9>.
 upro/R10/store<13>.
 upro/R9/store<13>.
 upro/R5/store<13>.
 upro/R1/store<13>.
 upro/R9/store<14>.
 upro/R5/store<14>.
 upro/R1/store<14>.
 upro/R2/store<14>.
 upro/alu/acc[15]_unary_minus_3_OUT<0>.
 upro/R10/store<15>.
 upro/R7/store<15>.
 upro/R5/store<15>.
 upro/R1/store<15>.
 upro/R7/store<1>.
 upro/R5/store<1>.
 upro/R4/store<1>.
 upro/R1/store<1>.
 upro/R5/store<2>.
 upro/R1/store<2>.
 upro/R5/store<7>.
 upro/R1/store<7>.
 upro/R2/store<7>.
 upro/R7/store<0>.
 upro/R5/store<0>.
 upro/R1/store<0>.
 upro/R5/store<3>.
 upro/R1/store<3>.
 upro/R9/store<4>.
 upro/R7/store<4>.
 upro/R5/store<4>.
 upro/R1/store<4>.
 upro/R8/store<5>.
 upro/R5/store<5>.
 upro/R1/store<5>.
 upro/R10/store<10>.
 upro/R9/store<10>.
 upro/R8/store<10>.
 upro/R7/store<10>.
 upro/R5/store<10>.
 upro/R1/store<10>.
 upro/R7/store<6>.
 upro/R5/store<6>.
 upro/R1/store<6>.
 upro/alu/Mcompar_b_bus[15]_acc[15]_LessThan_18_o_cy<6>.
 test_ins_1_OBUF.
 test_ins_5_OBUF.
 upro/alu/ctrl[4]_X_98_o_Mux_35_o.
 upro/alu/ctrl[4]_X_96_o_Mux_31_o.
 upro/alu/ctrl[4]_X_92_o_Mux_23_o.
 upro/alu/ctrl[4]_X_106_o_Mux_51_o.
 upro/alu/ctrl[4]_X_104_o_Mux_47_o.
 upro/alu/Mmux_ctrl[4]_X_104_o_Mux_47_o_6_f7.
 upro/alu/Mmux_ctrl[4]_X_98_o_Mux_35_o_6_f7.
 upro/alu/Mmux_ctrl[4]_X_106_o_Mux_51_o_6_f7.
 upro/alu/Mmux_ctrl[4]_X_92_o_Mux_23_o_6_f7.
 upro/alu/n0079<0>.
 upro/alu/Mmux_ctrl[4]_X_120_o_Mux_79_o_101.
 upro/cu/addr_ins[8]_GND_126_o_equal_30_o.
 upro/cu/addr_ins[8]_GND_126_o_equal_31_o.
 upro/alu/Mmux_ctrl[4]_X_96_o_Mux_31_o_6_f7.
 N361.
 upro/cu/addr_ins[8]_PWR_61_o_equal_52_o<8>1.
 upro/cu/addr_ins[8]_GND_126_o_equal_12_o<8>1.
 upro/cu/addr_ins[8]_GND_126_o_equal_38_o.
 upro/cu/addr_ins[8]_GND_126_o_equal_12_o.
 upro/cu/addr_ins[8]_GND_126_o_equal_49_o.
 upro/cu/addr_ins[8]_GND_126_o_equal_28_o.
 N441.
 N74.
 upro/cu/addr_ins[8]_GND_126_o_equal_25_o.
 upro/cu/addr_ins[8]_PWR_61_o_select_56_OUT<3>1.
 upro/cu/addr_ins[8]_GND_126_o_equal_36_o.
 upro/m8/Mmux_mux_out111.
 upro/m8/Mmux_mux_out411.
 upro/m8/Mmux_mux_out41.
 upro/cu/addr_ins[8]_PWR_61_o_select_56_OUT<18>1.
 N541.
 upro/cu/write_loc<8>.
 upro/cu/write_loc<6>.
 N601.
 upro/cu/addr_ins[8]_GND_126_o_equal_22_o.
 upro/cu/addr_ins[8]_PWR_61_o_select_56_OUT<5>2.
 upro/cu/out2.
 upro/cu/addr_ins[8]_PWR_61_o_select_56_OUT<4>2.
 upro/cu/addr_ins[8]_PWR_61_o_select_56_OUT<2>2.
 N90.
 upro/cu/addr_ins[8]_PWR_61_o_select_56_OUT<16>1.
 N87.
 N88.
 N101.
 upro/alu/Mmux_ctrl[4]_X_106_o_Mux_51_o_11.
 upro/alu/Mmux_ctrl[4]_X_110_o_Mux_59_o410.
 upro/alu/b_bus[15]_GND_90_o_add_11_OUT<1>.
 N661.
 upro/cu/addr_ins[8]_PWR_61_o_select_56_OUT<14>1.
 upro/alu/Mmux_ctrl[4]_X_106_o_Mux_51_o_10.
 upro/alu/Mmux_ctrl[4]_X_112_o_Mux_63_o43.
 upro/alu/Mmux_ctrl[4]_X_98_o_Mux_35_o_101.
 upro/alu/Mmux_ctrl[4]_X_92_o_Mux_23_o_101.
 upro/alu/Mmux_ctrl[4]_X_110_o_Mux_59_o43.
 upro/alu/Mmux_ctrl[4]_X_112_o_Mux_63_o410.
 upro/alu/Mmux_ctrl[4]_X_94_o_Mux_27_o_101.
 upro/alu/Mmux_ctrl[4]_X_102_o_Mux_43_o_101.
 upro/alu/Mmux_ctrl[4]_X_96_o_Mux_31_o_101.
 upro/cu/addr_ins[8]_PWR_61_o_select_56_OUT<33>1.
 N501.
 upro/cu/addr_ins[8]_PWR_61_o_select_56_OUT<12>2.
 upro/cu/addr_ins[8]_PWR_61_o_select_56_OUT<1>2.
 upro/cu/addr_ins[8]_GND_126_o_equal_24_o.
 upro/cu/addr_ins[8]_GND_126_o_equal_50_o.
 upro/cu/addr_ins[8]_PWR_61_o_select_56_OUT<33>12.
 upro/cu/out3.
 N141.
 upro/cu/addr_ins[8]_GND_126_o_equal_29_o.
 upro/cu/addr_ins[8]_PWR_61_o_select_56_OUT<5>1.
 upro/cu/out26.
 N125.
 upro/alu/Mmux_ctrl[4]_X_96_o_Mux_31_o_9.
 N521.
 upro/cu/addr_ins[8]_PWR_61_o_select_56_OUT<33>2.
 N461.
 upro/cu/addr_ins[8]_PWR_61_o_select_56_OUT<8>1.
 upro/cu/addr_ins[8]_PWR_61_o_select_56_OUT<13>1.
 N76.
 upro/cu/addr_ins[8]_PWR_61_o_select_56_OUT<2>1.
 upro/alu/Mmux_ctrl[4]_X_106_o_Mux_51_o_101.
 upro/alu/Mmux_ctrl[4]_X_92_o_Mux_23_o_10.
 upro/alu/Mmux_ctrl[4]_X_96_o_Mux_31_o_10.
 upro/alu/Mmux_ctrl[4]_X_98_o_Mux_35_o_10.
 upro/alu/Mmux_ctrl[4]_X_110_o_Mux_59_o4.
 upro/cu/addr_ins[8]_PWR_61_o_select_56_OUT<16>2.
 N481.
 N581.
 N127.
 N116.
 N97.
 N135.
 N401.
 N114.
 upro/cu/addr_ins[8]_GND_126_o_equal_12_o<8>21.
 upro/cu/addr_ins[8]_PWR_61_o_select_56_OUT<33>11.
 N139.
 N123.
 upro/alu/Mmux_ctrl[4]_X_104_o_Mux_47_o_9.
 N12.
 upro/alu/Mmux_ctrl[4]_X_114_o_Mux_67_o410.
 upro/alu/Mmux_ctrl[4]_out[15]_Mux_19_o_8.


The following Nets are new/changed.
-----------------------------------
 N145.
 N561.
 upro/cu/_n0155.
 N158.
 N94.
 N154.
 N99.
 upro/cu/addr_ins[8]_PWR_61_o_select_56_OUT<13>2.
 N321.
 N137.
 N131.
 N160.
 N95.
 N148.
 N147.
 N82.
 N111.
 upro/cu/out21.
 N150.
 N92.
 N106.
 N83.
 N109.
 N129.
 N133.
 upro/cu/addr_ins[8]_GND_126_o_equal_12_o<8>211.
 N152.


The following Nets were partially guided.
-----------------------------------------
 cd10/clk_s_BUFG.
 upro/MDR/store<1>.
 pro_clk_OBUF_BUFG.
 upro/MAR/store<12>.
 upro/PC/store<12>.
 N28.
 upro/alu/ctrl[4]_ctrl[4]_DLATCH_3_q.
 upro/alu/ctrl[4]_ctrl[4]_DLATCH_18_q.
 N27.
 upro/ACC/store<3>.
 upro/ACC/store<0>.
 upro/ACC/store<1>.
 upro/alu/Madd_b_bus[15]_GND_90_o_add_11_OUT_cy<0>.
 upro/alu/Madd_b_bus[15]_GND_90_o_add_11_OUT_lut<1>.
 upro/alu/Madd_GND_90_o_b_bus[15]_add_1_OUT_lut<12>.
 upro/alu/Madd_GND_90_o_b_bus[15]_add_1_OUT_lut<10>.
 upro/alu/Madd_GND_90_o_b_bus[15]_add_1_OUT_lut<11>.
 upro/alu/Madd_GND_90_o_b_bus[15]_add_1_OUT_lut<13>.
 upro/alu/Madd_GND_90_o_b_bus[15]_add_1_OUT_lut<15>.
 upro/PC/store<1>.
 io/Mmux_addr_io[15]_addr_io[15]_mux_66_OUT101.
 io/state<2>.
 io/state<1>.
 io/state<0>.
 io/auto_send[15]_GND_4_o_LessThan_33_o.
 ledInd_2_OBUF.
 ledInd_0_OBUF.
 upro/IR/store<7>.
 upro/IR/store<5>.
 upro/IR/store<4>.
 upro/cu/data_out<23>.
 upro/cu/data_out<24>.
 upro/alu/Madd_GND_90_o_b_bus[15]_add_1_OUT_cy<7>.
 upro/ACC/store<15>.
 upro/ACC/store<2>.
 upro/alu/Madd_GND_90_o_b_bus[15]_add_1_OUT_lut<14>.
 upro/cu/data_out<37>.
 upro/IR/store<11>.
 upro/cu/data_out<34>.
 upro/Sh137.
 upro/Sh141.
 upro/cu/data_out<18>.
 io/uutrx/tickgen/Acc<15>.
 io/uutrx/RxD_state_FSM_FFd4.
 io/uutrx/RxD_state_FSM_FFd3.
 io/uutrx/RxD_state_FSM_FFd1.
 upro/alu/Madd_GND_90_o_b_bus[15]_add_1_OUT_lut<8>.
 upro/alu/Madd_GND_90_o_b_bus[15]_add_1_OUT_lut<9>.
 upro/IR/store<9>.
 upro/IR/store<10>.
 upro/cu/data_out<33>.
 upro/cu/data_out<32>.
 upro/cu/data_out<25>.
 upro/alu/Madd_b_bus[15]_GND_90_o_add_11_OUT_lut<5>.
 upro/alu/Madd_b_bus[15]_GND_90_o_add_11_OUT_lut<6>.
 upro/cu/data_out<36>.
 upro/cu/data_out<35>.
 upro/cu/addr_ins[8]_GND_126_o_equal_46_o<8>2.
 upro/cu/out51.
 upro/alu/out[15]_reduce_or_1_o.
 test_ins_7_OBUF.
 test_ins_3_OBUF.
 upro/alu/ctrl[4]_ctrl[4]_DLATCH_28_q.
 upro/alu/ctrl[4]_ctrl[4]_DLATCH_4_q.
 N22.
 upro/alu/out_15.
 N20.
 upro/alu/out12.
 upro/MAR/store<4>.
 upro/PC/store<4>.
 upro/cu/data_out<6>.
 upro/cu/data_out<4>.
 upro/cu/data_out<5>.
 upro/ACC/store<11>.
 upro/alu/out1.
 upro/Sh136.
 upro/R8/read_en_inv.
 upro/R9/read_en_inv.
 upro/cu/out5.
 upro/cu/addr_ins[8]_GND_126_o_equal_53_o.
 upro/R3/read_en_inv.
 upro/R2/read_en_inv.
 upro/PC/store<0>.
 upro/alu/_n0134<0>.
 memory_data_in_pro_11_OBUF.
 upro/IR/store<12>.
 bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<4>.
 upro/IR/store<0>.
 N23.
 N24.
 memory_data_in_pro_13_OBUF.
 upro/IR/store<13>.
 upro/IR/store<3>.
 memory_data_in_pro_15_OBUF.
 io/uutrx/OversamplingCnt<0>.
 io/uutrx/OversamplingCnt<3>.
 io/uutrx/Mcount_OversamplingCnt_xor<3>12.
 upro/IR/store<1>.
 upro/MAR/store<5>.
 upro/PC/store<5>.
 upro/cu/data_out<11>.
 memory_data_in_pro_7_OBUF.
 upro/cu/_n0183.
 upro/PC/store<3>.
 io/uutrx/RxD_data<0>.
 io/data_out_io<3>.
 memory_data_in_pro_8_OBUF.
 upro/ACC/store<10>.
 upro/ACC/store<9>.
 upro/ACC/store<8>.
 upro/Sh132.
 upro/alu/Mmux_ctrl[4]_X_108_o_Mux_55_o25.
 upro/alu/Msub_GND_90_o_GND_90_o_sub_13_OUT<15:0>_cy<3>.
 upro/alu/ctrl[4]_ctrl[4]_DLATCH_12_q.
 upro/R6/store<12>.
 upro/R6/store<13>.
 upro/R6/store<14>.
 upro/R6/store<15>.
 io/addr_io<15>.
 io/addr_io<6>.
 N60.
 io/data_out_io<4>.
 io/data_out_io<13>.
 upro/cu/addr_ins[8]_clk_DFF_68.
 upro/R6/store<11>.
 upro/MAR/read_en_inv.
 upro/MDR/read_en_inv.
 upro/ACC/store<12>.
 upro/ACC/store<13>.
 upro/ACC/store<14>.
 upro/R6/store<8>.
 upro/R6/store<9>.
 upro/PC/store<13>.
 upro/cu/data_out<17>.
 upro/R10/read_en_inv.
 upro/R6/store<1>.
 upro/R6/store<2>.
 upro/R6/store<7>.
 upro/R6/store<0>.
 upro/R6/store<3>.
 upro/R6/store<4>.
 upro/R6/store<5>.
 upro/R6/store<10>.
 upro/R6/store<6>.
 test_ins_2_OBUF.
 upro/alu/Mmux_ctrl[4]_X_108_o_Mux_55_o27.
 upro/alu/Mmux_ctrl[4]_X_108_o_Mux_55_o28.
 upro/cu/addr_ins[8]_GND_126_o_equal_33_o<8>1.
 upro/cu/addr_ins[8]_GND_126_o_equal_16_o<8>1.
 upro/cu/addr_ins[8]_GND_126_o_equal_34_o.
 upro/Sh18911.
 N30.
 N29.
 upro/cu/data_out<16>.
 upro/cu/data_out<12>.
 upro/cu/addr_ins[8]_GND_126_o_equal_42_o.
 upro/cu/data_out<21>.
 upro/cu/data_out<14>.
 upro/cu/addr_ins[8]_GND_126_o_equal_13_o<8>1.
 upro/m8/Mmux_mux_out81.
 upro/cu/addr_ins[8]_GND_126_o_equal_26_o.
 upro/cu/out1.
 upro/cu/addr_ins[8]_GND_126_o_equal_40_o.
 upro/cu/addr_ins[8]_GND_126_o_equal_46_o<8>1.
 upro/cu/addr_ins[8]_GND_126_o_equal_48_o.
 upro/cu/addr_ins[8]_GND_126_o_equal_44_o.
 upro/cu/data_out<19>.
 upro/cu/n0052.
 upro/cu/data_out<20>.
 upro/cu/data_out<22>.
 upro/cu/addr_ins[8]_GND_126_o_equal_16_o.
 upro/cu/addr_ins[8]_GND_126_o_equal_22_o<8>1.
 io/uutrx/RxD_data<7>.
 io/uutrx/RxD_data<6>.
 io/uutrx/RxD_data<4>.
 io/uutrx/RxD_data<1>.
 io/uutrx/RxD_data<3>.
 io/uutrx/RxD_data<2>.
 io/uutrx/RxD_bit.
 upro/m8/Mmux_mux_out71.
