BUG_ON,FUNC_0
SSB_CHIPCO_CLKCTLST,VAR_0
SSB_CHIPCO_CLKCTLST_HAVEHT,VAR_1
SSB_CHIPCO_PMU_CTL,VAR_2
SSB_CHIPCO_PMU_CTL_ILP_DIV,VAR_3
SSB_CHIPCO_PMU_CTL_ILP_DIV_SHIFT,VAR_4
SSB_CHIPCO_PMU_CTL_XTALFREQ,VAR_5
SSB_CHIPCO_PMU_CTL_XTALFREQ_SHIFT,VAR_6
SSB_CHIPCO_PMU_MAXRES_MSK,VAR_7
SSB_CHIPCO_PMU_MINRES_MSK,VAR_8
SSB_PMU1_DEFAULT_XTALFREQ,VAR_9
SSB_PMU1_PLLCTL0,VAR_10
SSB_PMU1_PLLCTL0_P1DIV,VAR_11
SSB_PMU1_PLLCTL0_P1DIV_SHIFT,VAR_12
SSB_PMU1_PLLCTL0_P2DIV,VAR_13
SSB_PMU1_PLLCTL0_P2DIV_SHIFT,VAR_14
SSB_PMU1_PLLCTL2,VAR_15
SSB_PMU1_PLLCTL2_NDIVINT,VAR_16
SSB_PMU1_PLLCTL2_NDIVINT_SHIFT,VAR_17
SSB_PMU1_PLLCTL2_NDIVMODE,VAR_18
SSB_PMU1_PLLCTL2_NDIVMODE_SHIFT,VAR_19
SSB_PMU1_PLLCTL3,VAR_20
SSB_PMU1_PLLCTL3_NDIVFRAC,VAR_21
SSB_PMU1_PLLCTL3_NDIVFRAC_SHIFT,VAR_22
SSB_PMU1_PLLCTL5,VAR_23
SSB_PMU1_PLLCTL5_CLKDRV,VAR_24
SSB_PMU1_PLLCTL5_CLKDRV_SHIFT,VAR_25
SSB_PMURES_4325_BBPLL_PWRSW_PU,VAR_26
SSB_PMURES_4325_HT_AVAIL,VAR_27
WARN_ON,FUNC_1
chipco_mask32,FUNC_2
chipco_read32,FUNC_3
chipco_write32,FUNC_4
dev_emerg,FUNC_5
dev_info,FUNC_6
pmu1_plltab_find_entry,FUNC_7
ssb_chipco_pll_read,FUNC_8
ssb_chipco_pll_write,FUNC_9
udelay,FUNC_10
ssb_pmu1_pllinit_r0,FUNC_11
cc,VAR_28
crystalfreq,VAR_29
bus,VAR_30
e,VAR_31
buffer_strength,VAR_32
tmp,VAR_33
pllctl,VAR_34
pmuctl,VAR_35
i,VAR_36
