/* SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause */
/* Copyright(c) 2019-2021, Celeno Communications Ltd. */

#ifndef REG_BT_CONTROLLER_H
#define REG_BT_CONTROLLER_H

#include "reg_access.h"
#include "chip.h"

/**
 * @brief INSTRUCTION_REGISTER register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 instruction_reg_8_bits_are_reserved 0x0
 *    07:00 instruction               0x0
 * </pre>
 */
#define BT_CONTROLLER_INSTRUCTION_REGISTER_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000000)
#define BT_CONTROLLER_INSTRUCTION_REGISTER_OFFSET      0x00000000
#define BT_CONTROLLER_INSTRUCTION_REGISTER_INDEX       0x00000000
#define BT_CONTROLLER_INSTRUCTION_REGISTER_RESET       0x00000000

static inline u32 bt_controller_instruction_register_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_INSTRUCTION_REGISTER_ADDR);
}

static inline void bt_controller_instruction_register_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_INSTRUCTION_REGISTER_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_INSTRUCTION_REGISTER_INSTRUCTION_REG_8_BITS_ARE_RESERVED_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_INSTRUCTION_REGISTER_INSTRUCTION_REG_8_BITS_ARE_RESERVED_LSB    8
#define BT_CONTROLLER_INSTRUCTION_REGISTER_INSTRUCTION_REG_8_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_INSTRUCTION_REGISTER_INSTRUCTION_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_INSTRUCTION_REGISTER_INSTRUCTION_LSB    0
#define BT_CONTROLLER_INSTRUCTION_REGISTER_INSTRUCTION_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_INSTRUCTION_REGISTER_INSTRUCTION_REG_8_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_INSTRUCTION_REGISTER_INSTRUCTION_RST    0x0

static inline void bt_controller_instruction_register_pack(struct cl_chip *chip, u8 instruction_reg_8_bits_are_reserved, u8 instruction)
{
	ASSERT_ERR_CHIP((((u32)instruction_reg_8_bits_are_reserved << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)instruction << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INSTRUCTION_REGISTER_ADDR, ((u32)instruction_reg_8_bits_are_reserved << 8) | ((u32)instruction << 0));
}

static inline void bt_controller_instruction_register_unpack(struct cl_chip *chip, u8 *instruction_reg_8_bits_are_reserved, u8 *instruction)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INSTRUCTION_REGISTER_ADDR);

	*instruction_reg_8_bits_are_reserved = (local_val & ((u32)0x0000FF00)) >> 8;
	*instruction = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u8 bt_controller_instruction_register_instruction_reg_8_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INSTRUCTION_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_instruction_register_instruction_setf(struct cl_chip *chip, u8 instruction)
{
	ASSERT_ERR_CHIP((((u32)instruction << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INSTRUCTION_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INSTRUCTION_REGISTER_ADDR) & ~((u32)0x000000FF)) | ((u32)instruction << 0));
}

/**
 * @brief CONNECTOR_REGISTER register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    mss_pnid                  0
 *    14:13 connector_reg_13_to_14_bits_are_reserved 0x0
 *    12:11 Piconet                   0x0
 *    10    Codec_link                0
 *    09    e_SCO                     0
 *    08    Tdd                       0
 *    07:05 lt_addr                   0x0
 *    04    Make                      0
 *    03    Acl                       0
 *    02:00 Sco_or_Esco_index         0x0
 * </pre>
 */
#define BT_CONTROLLER_CONNECTOR_REGISTER_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000004)
#define BT_CONTROLLER_CONNECTOR_REGISTER_OFFSET      0x00000004
#define BT_CONTROLLER_CONNECTOR_REGISTER_INDEX       0x00000001
#define BT_CONTROLLER_CONNECTOR_REGISTER_RESET       0x00000000

static inline u32 bt_controller_connector_register_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_CONNECTOR_REGISTER_ADDR);
}

static inline void bt_controller_connector_register_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_CONNECTOR_REGISTER_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_CONNECTOR_REGISTER_MSS_PNID_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_CONNECTOR_REGISTER_MSS_PNID_POS    15
#define BT_CONTROLLER_CONNECTOR_REGISTER_CONNECTOR_REG_13_TO_14_BITS_ARE_RESERVED_MASK    ((u32)0x00006000)
#define BT_CONTROLLER_CONNECTOR_REGISTER_CONNECTOR_REG_13_TO_14_BITS_ARE_RESERVED_LSB    13
#define BT_CONTROLLER_CONNECTOR_REGISTER_CONNECTOR_REG_13_TO_14_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_CONNECTOR_REGISTER_PICONET_MASK    ((u32)0x00001800)
#define BT_CONTROLLER_CONNECTOR_REGISTER_PICONET_LSB    11
#define BT_CONTROLLER_CONNECTOR_REGISTER_PICONET_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_CONNECTOR_REGISTER_CODEC_LINK_BIT    ((u32)0x00000400)
#define BT_CONTROLLER_CONNECTOR_REGISTER_CODEC_LINK_POS    10
#define BT_CONTROLLER_CONNECTOR_REGISTER_E_SCO_BIT    ((u32)0x00000200)
#define BT_CONTROLLER_CONNECTOR_REGISTER_E_SCO_POS    9
#define BT_CONTROLLER_CONNECTOR_REGISTER_TDD_BIT    ((u32)0x00000100)
#define BT_CONTROLLER_CONNECTOR_REGISTER_TDD_POS    8
#define BT_CONTROLLER_CONNECTOR_REGISTER_LT_ADDR_MASK    ((u32)0x000000E0)
#define BT_CONTROLLER_CONNECTOR_REGISTER_LT_ADDR_LSB    5
#define BT_CONTROLLER_CONNECTOR_REGISTER_LT_ADDR_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_CONNECTOR_REGISTER_MAKE_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_CONNECTOR_REGISTER_MAKE_POS    4
#define BT_CONTROLLER_CONNECTOR_REGISTER_ACL_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_CONNECTOR_REGISTER_ACL_POS    3
#define BT_CONTROLLER_CONNECTOR_REGISTER_SCO_OR_ESCO_INDEX_MASK    ((u32)0x00000007)
#define BT_CONTROLLER_CONNECTOR_REGISTER_SCO_OR_ESCO_INDEX_LSB    0
#define BT_CONTROLLER_CONNECTOR_REGISTER_SCO_OR_ESCO_INDEX_WIDTH    ((u32)0x00000003)

#define BT_CONTROLLER_CONNECTOR_REGISTER_MSS_PNID_RST    0x0
#define BT_CONTROLLER_CONNECTOR_REGISTER_CONNECTOR_REG_13_TO_14_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_CONNECTOR_REGISTER_PICONET_RST    0x0
#define BT_CONTROLLER_CONNECTOR_REGISTER_CODEC_LINK_RST    0x0
#define BT_CONTROLLER_CONNECTOR_REGISTER_E_SCO_RST    0x0
#define BT_CONTROLLER_CONNECTOR_REGISTER_TDD_RST    0x0
#define BT_CONTROLLER_CONNECTOR_REGISTER_LT_ADDR_RST    0x0
#define BT_CONTROLLER_CONNECTOR_REGISTER_MAKE_RST    0x0
#define BT_CONTROLLER_CONNECTOR_REGISTER_ACL_RST    0x0
#define BT_CONTROLLER_CONNECTOR_REGISTER_SCO_OR_ESCO_INDEX_RST    0x0

static inline void bt_controller_connector_register_pack(struct cl_chip *chip, u8 mss_pnid, u8 connector_reg_13_to_14_bits_are_reserved, u8 piconet, u8 codec_link, u8 e_sco, u8 tdd, u8 lt_addr, u8 make, u8 acl, u8 sco_or_esco_index)
{
	ASSERT_ERR_CHIP((((u32)mss_pnid << 15) & ~((u32)0x00008000)) == 0);
	ASSERT_ERR_CHIP((((u32)connector_reg_13_to_14_bits_are_reserved << 13) & ~((u32)0x00006000)) == 0);
	ASSERT_ERR_CHIP((((u32)piconet << 11) & ~((u32)0x00001800)) == 0);
	ASSERT_ERR_CHIP((((u32)codec_link << 10) & ~((u32)0x00000400)) == 0);
	ASSERT_ERR_CHIP((((u32)e_sco << 9) & ~((u32)0x00000200)) == 0);
	ASSERT_ERR_CHIP((((u32)tdd << 8) & ~((u32)0x00000100)) == 0);
	ASSERT_ERR_CHIP((((u32)lt_addr << 5) & ~((u32)0x000000E0)) == 0);
	ASSERT_ERR_CHIP((((u32)make << 4) & ~((u32)0x00000010)) == 0);
	ASSERT_ERR_CHIP((((u32)acl << 3) & ~((u32)0x00000008)) == 0);
	ASSERT_ERR_CHIP((((u32)sco_or_esco_index << 0) & ~((u32)0x00000007)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CONNECTOR_REGISTER_ADDR, ((u32)mss_pnid << 15) | ((u32)connector_reg_13_to_14_bits_are_reserved << 13) | ((u32)piconet << 11) | ((u32)codec_link << 10) | ((u32)e_sco << 9) | ((u32)tdd << 8) | ((u32)lt_addr << 5) | ((u32)make << 4) | ((u32)acl << 3) | ((u32)sco_or_esco_index << 0));
}

static inline void bt_controller_connector_register_unpack(struct cl_chip *chip, u8 *mss_pnid, u8 *connector_reg_13_to_14_bits_are_reserved, u8 *piconet, u8 *codec_link, u8 *e_sco, u8 *tdd, u8 *lt_addr, u8 *make, u8 *acl, u8 *sco_or_esco_index)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CONNECTOR_REGISTER_ADDR);

	*mss_pnid = (local_val & ((u32)0x00008000)) >> 15;
	*connector_reg_13_to_14_bits_are_reserved = (local_val & ((u32)0x00006000)) >> 13;
	*piconet = (local_val & ((u32)0x00001800)) >> 11;
	*codec_link = (local_val & ((u32)0x00000400)) >> 10;
	*e_sco = (local_val & ((u32)0x00000200)) >> 9;
	*tdd = (local_val & ((u32)0x00000100)) >> 8;
	*lt_addr = (local_val & ((u32)0x000000E0)) >> 5;
	*make = (local_val & ((u32)0x00000010)) >> 4;
	*acl = (local_val & ((u32)0x00000008)) >> 3;
	*sco_or_esco_index = (local_val & ((u32)0x00000007)) >> 0;
}

static inline u8 bt_controller_connector_register_mss_pnid_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CONNECTOR_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline void bt_controller_connector_register_mss_pnid_setf(struct cl_chip *chip, u8 msspnid)
{
	ASSERT_ERR_CHIP((((u32)msspnid << 15) & ~((u32)0x00008000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CONNECTOR_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CONNECTOR_REGISTER_ADDR) & ~((u32)0x00008000)) | ((u32)msspnid << 15));
}

static inline u8 bt_controller_connector_register_connector_reg_13_to_14_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CONNECTOR_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00006000)) >> 13);
}

static inline u8 bt_controller_connector_register_piconet_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CONNECTOR_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00001800)) >> 11);
}

static inline void bt_controller_connector_register_piconet_setf(struct cl_chip *chip, u8 piconet)
{
	ASSERT_ERR_CHIP((((u32)piconet << 11) & ~((u32)0x00001800)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CONNECTOR_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CONNECTOR_REGISTER_ADDR) & ~((u32)0x00001800)) | ((u32)piconet << 11));
}

static inline void bt_controller_connector_register_codec_link_setf(struct cl_chip *chip, u8 codeclink)
{
	ASSERT_ERR_CHIP((((u32)codeclink << 10) & ~((u32)0x00000400)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CONNECTOR_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CONNECTOR_REGISTER_ADDR) & ~((u32)0x00000400)) | ((u32)codeclink << 10));
}

static inline void bt_controller_connector_register_e_sco_setf(struct cl_chip *chip, u8 esco)
{
	ASSERT_ERR_CHIP((((u32)esco << 9) & ~((u32)0x00000200)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CONNECTOR_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CONNECTOR_REGISTER_ADDR) & ~((u32)0x00000200)) | ((u32)esco << 9));
}

static inline void bt_controller_connector_register_tdd_setf(struct cl_chip *chip, u8 tdd)
{
	ASSERT_ERR_CHIP((((u32)tdd << 8) & ~((u32)0x00000100)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CONNECTOR_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CONNECTOR_REGISTER_ADDR) & ~((u32)0x00000100)) | ((u32)tdd << 8));
}

static inline u8 bt_controller_connector_register_lt_addr_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CONNECTOR_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x000000E0)) >> 5);
}

static inline void bt_controller_connector_register_lt_addr_setf(struct cl_chip *chip, u8 ltaddr)
{
	ASSERT_ERR_CHIP((((u32)ltaddr << 5) & ~((u32)0x000000E0)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CONNECTOR_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CONNECTOR_REGISTER_ADDR) & ~((u32)0x000000E0)) | ((u32)ltaddr << 5));
}

static inline u8 bt_controller_connector_register_make_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CONNECTOR_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline void bt_controller_connector_register_make_setf(struct cl_chip *chip, u8 make)
{
	ASSERT_ERR_CHIP((((u32)make << 4) & ~((u32)0x00000010)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CONNECTOR_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CONNECTOR_REGISTER_ADDR) & ~((u32)0x00000010)) | ((u32)make << 4));
}

static inline u8 bt_controller_connector_register_acl_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CONNECTOR_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline void bt_controller_connector_register_acl_setf(struct cl_chip *chip, u8 acl)
{
	ASSERT_ERR_CHIP((((u32)acl << 3) & ~((u32)0x00000008)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CONNECTOR_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CONNECTOR_REGISTER_ADDR) & ~((u32)0x00000008)) | ((u32)acl << 3));
}

static inline u8 bt_controller_connector_register_sco_or_esco_index_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CONNECTOR_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000007)) >> 0);
}

static inline void bt_controller_connector_register_sco_or_esco_index_setf(struct cl_chip *chip, u8 scoorescoindex)
{
	ASSERT_ERR_CHIP((((u32)scoorescoindex << 0) & ~((u32)0x00000007)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CONNECTOR_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CONNECTOR_REGISTER_ADDR) & ~((u32)0x00000007)) | ((u32)scoorescoindex << 0));
}

/**
 * @brief RECEIVED_PAYLOAD_HEADER_REGISTER register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    Sco_rx                    0
 *    14    Flow_bit                  0
 *    13:12 Lch                       0x0
 *    11:10 received_payload_reg_10_11_bits_are_reserved 0x0
 *    09:00 Receive_length            0x0
 * </pre>
 */
#define BT_CONTROLLER_RECEIVED_PAYLOAD_HEADER_REGISTER_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000008)
#define BT_CONTROLLER_RECEIVED_PAYLOAD_HEADER_REGISTER_OFFSET      0x00000008
#define BT_CONTROLLER_RECEIVED_PAYLOAD_HEADER_REGISTER_INDEX       0x00000002
#define BT_CONTROLLER_RECEIVED_PAYLOAD_HEADER_REGISTER_RESET       0x00000000

static inline u32 bt_controller_received_payload_header_register_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RECEIVED_PAYLOAD_HEADER_REGISTER_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_RECEIVED_PAYLOAD_HEADER_REGISTER_SCO_RX_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_RECEIVED_PAYLOAD_HEADER_REGISTER_SCO_RX_POS    15
#define BT_CONTROLLER_RECEIVED_PAYLOAD_HEADER_REGISTER_FLOW_BIT_BIT    ((u32)0x00004000)
#define BT_CONTROLLER_RECEIVED_PAYLOAD_HEADER_REGISTER_FLOW_BIT_POS    14
#define BT_CONTROLLER_RECEIVED_PAYLOAD_HEADER_REGISTER_LCH_MASK    ((u32)0x00003000)
#define BT_CONTROLLER_RECEIVED_PAYLOAD_HEADER_REGISTER_LCH_LSB    12
#define BT_CONTROLLER_RECEIVED_PAYLOAD_HEADER_REGISTER_LCH_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_RECEIVED_PAYLOAD_HEADER_REGISTER_RECEIVED_PAYLOAD_REG_10_11_BITS_ARE_RESERVED_MASK    ((u32)0x00000C00)
#define BT_CONTROLLER_RECEIVED_PAYLOAD_HEADER_REGISTER_RECEIVED_PAYLOAD_REG_10_11_BITS_ARE_RESERVED_LSB    10
#define BT_CONTROLLER_RECEIVED_PAYLOAD_HEADER_REGISTER_RECEIVED_PAYLOAD_REG_10_11_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_RECEIVED_PAYLOAD_HEADER_REGISTER_RECEIVE_LENGTH_MASK    ((u32)0x000003FF)
#define BT_CONTROLLER_RECEIVED_PAYLOAD_HEADER_REGISTER_RECEIVE_LENGTH_LSB    0
#define BT_CONTROLLER_RECEIVED_PAYLOAD_HEADER_REGISTER_RECEIVE_LENGTH_WIDTH    ((u32)0x0000000A)

#define BT_CONTROLLER_RECEIVED_PAYLOAD_HEADER_REGISTER_SCO_RX_RST    0x0
#define BT_CONTROLLER_RECEIVED_PAYLOAD_HEADER_REGISTER_FLOW_BIT_RST    0x0
#define BT_CONTROLLER_RECEIVED_PAYLOAD_HEADER_REGISTER_LCH_RST    0x0
#define BT_CONTROLLER_RECEIVED_PAYLOAD_HEADER_REGISTER_RECEIVED_PAYLOAD_REG_10_11_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_RECEIVED_PAYLOAD_HEADER_REGISTER_RECEIVE_LENGTH_RST    0x0

static inline void bt_controller_received_payload_header_register_unpack(struct cl_chip *chip, u8 *sco_rx, u8 *flow_bit, u8 *lch, u8 *received_payload_reg_10_11_bits_are_reserved, u16 *receive_length)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RECEIVED_PAYLOAD_HEADER_REGISTER_ADDR);

	*sco_rx = (local_val & ((u32)0x00008000)) >> 15;
	*flow_bit = (local_val & ((u32)0x00004000)) >> 14;
	*lch = (local_val & ((u32)0x00003000)) >> 12;
	*received_payload_reg_10_11_bits_are_reserved = (local_val & ((u32)0x00000C00)) >> 10;
	*receive_length = (local_val & ((u32)0x000003FF)) >> 0;
}

static inline u8 bt_controller_received_payload_header_register_sco_rx_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RECEIVED_PAYLOAD_HEADER_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline u8 bt_controller_received_payload_header_register_flow_bit_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RECEIVED_PAYLOAD_HEADER_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00004000)) >> 14);
}

static inline u8 bt_controller_received_payload_header_register_lch_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RECEIVED_PAYLOAD_HEADER_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00003000)) >> 12);
}

static inline u8 bt_controller_received_payload_header_register_received_payload_reg_10_11_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RECEIVED_PAYLOAD_HEADER_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000C00)) >> 10);
}

static inline u16 bt_controller_received_payload_header_register_receive_length_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RECEIVED_PAYLOAD_HEADER_REGISTER_ADDR);

	return (u16)((local_val & ((u32)0x000003FF)) >> 0);
}

/**
 * @brief RECEIVE_STATUS_REGISTER register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    Pic_sts_rx                0
 *    14    Ar_id                     0
 *    13:11 Am_addr                   0x0
 *    10    Flow                      0
 *    09    Arqn                      0
 *    08    Seqn                      0
 *    07:04 Type                      0x0
 *    03    Crc_err                   0
 *    02    Sts_eir                   0
 *    01    Hec_err                   0
 *    00    Pkt_rx                    0
 * </pre>
 */
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000000C)
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_OFFSET      0x0000000C
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_INDEX       0x00000003
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_RESET       0x00000000

static inline u32 bt_controller_receive_status_register_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RECEIVE_STATUS_REGISTER_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_PIC_STS_RX_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_PIC_STS_RX_POS    15
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_AR_ID_BIT    ((u32)0x00004000)
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_AR_ID_POS    14
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_AM_ADDR_MASK    ((u32)0x00003800)
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_AM_ADDR_LSB    11
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_AM_ADDR_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_FLOW_BIT    ((u32)0x00000400)
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_FLOW_POS    10
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_ARQN_BIT    ((u32)0x00000200)
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_ARQN_POS    9
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_SEQN_BIT    ((u32)0x00000100)
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_SEQN_POS    8
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_TYPE_MASK    ((u32)0x000000F0)
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_TYPE_LSB    4
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_TYPE_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_CRC_ERR_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_CRC_ERR_POS    3
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_STS_EIR_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_STS_EIR_POS    2
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_HEC_ERR_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_HEC_ERR_POS    1
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_PKT_RX_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_PKT_RX_POS    0

#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_PIC_STS_RX_RST    0x0
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_AR_ID_RST    0x0
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_AM_ADDR_RST    0x0
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_FLOW_RST    0x0
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_ARQN_RST    0x0
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_SEQN_RST    0x0
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_TYPE_RST    0x0
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_CRC_ERR_RST    0x0
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_STS_EIR_RST    0x0
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_HEC_ERR_RST    0x0
#define BT_CONTROLLER_RECEIVE_STATUS_REGISTER_PKT_RX_RST    0x0

static inline void bt_controller_receive_status_register_unpack(struct cl_chip *chip, u8 *pic_sts_rx, u8 *ar_id, u8 *am_addr, u8 *flow, u8 *arqn, u8 *seqn, u8 *type, u8 *crc_err, u8 *sts_eir, u8 *hec_err, u8 *pkt_rx)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RECEIVE_STATUS_REGISTER_ADDR);

	*pic_sts_rx = (local_val & ((u32)0x00008000)) >> 15;
	*ar_id = (local_val & ((u32)0x00004000)) >> 14;
	*am_addr = (local_val & ((u32)0x00003800)) >> 11;
	*flow = (local_val & ((u32)0x00000400)) >> 10;
	*arqn = (local_val & ((u32)0x00000200)) >> 9;
	*seqn = (local_val & ((u32)0x00000100)) >> 8;
	*type = (local_val & ((u32)0x000000F0)) >> 4;
	*crc_err = (local_val & ((u32)0x00000008)) >> 3;
	*sts_eir = (local_val & ((u32)0x00000004)) >> 2;
	*hec_err = (local_val & ((u32)0x00000002)) >> 1;
	*pkt_rx = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_receive_status_register_pic_sts_rx_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RECEIVE_STATUS_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline u8 bt_controller_receive_status_register_ar_id_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RECEIVE_STATUS_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00004000)) >> 14);
}

static inline u8 bt_controller_receive_status_register_am_addr_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RECEIVE_STATUS_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00003800)) >> 11);
}

static inline u8 bt_controller_receive_status_register_flow_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RECEIVE_STATUS_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000400)) >> 10);
}

static inline u8 bt_controller_receive_status_register_arqn_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RECEIVE_STATUS_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000200)) >> 9);
}

static inline u8 bt_controller_receive_status_register_seqn_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RECEIVE_STATUS_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000100)) >> 8);
}

static inline u8 bt_controller_receive_status_register_type_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RECEIVE_STATUS_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x000000F0)) >> 4);
}

static inline u8 bt_controller_receive_status_register_crc_err_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RECEIVE_STATUS_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline u8 bt_controller_receive_status_register_sts_eir_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RECEIVE_STATUS_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline u8 bt_controller_receive_status_register_hec_err_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RECEIVE_STATUS_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline u8 bt_controller_receive_status_register_pkt_rx_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RECEIVE_STATUS_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

/**
 * @brief TRANSMIT_STATUS register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:11 transmit_sts_reg_11_to_15_bits_are_reserved 0x0
 *    10    Sco_tx                    0
 *    09    Pic_tx                    0
 *    08    Tx_id                     0
 *    07:04 Tx_Type                   0xc
 *    03:01 Tx_am_addr                0x0
 *    00    Pkt_tx                    0
 * </pre>
 */
#define BT_CONTROLLER_TRANSMIT_STATUS_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000010)
#define BT_CONTROLLER_TRANSMIT_STATUS_OFFSET      0x00000010
#define BT_CONTROLLER_TRANSMIT_STATUS_INDEX       0x00000004
#define BT_CONTROLLER_TRANSMIT_STATUS_RESET       0x000000C0

static inline u32 bt_controller_transmit_status_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TRANSMIT_STATUS_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_TRANSMIT_STATUS_TRANSMIT_STS_REG_11_TO_15_BITS_ARE_RESERVED_MASK    ((u32)0x0000F800)
#define BT_CONTROLLER_TRANSMIT_STATUS_TRANSMIT_STS_REG_11_TO_15_BITS_ARE_RESERVED_LSB    11
#define BT_CONTROLLER_TRANSMIT_STATUS_TRANSMIT_STS_REG_11_TO_15_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000005)
#define BT_CONTROLLER_TRANSMIT_STATUS_SCO_TX_BIT    ((u32)0x00000400)
#define BT_CONTROLLER_TRANSMIT_STATUS_SCO_TX_POS    10
#define BT_CONTROLLER_TRANSMIT_STATUS_PIC_TX_BIT    ((u32)0x00000200)
#define BT_CONTROLLER_TRANSMIT_STATUS_PIC_TX_POS    9
#define BT_CONTROLLER_TRANSMIT_STATUS_TX_ID_BIT    ((u32)0x00000100)
#define BT_CONTROLLER_TRANSMIT_STATUS_TX_ID_POS    8
#define BT_CONTROLLER_TRANSMIT_STATUS_TX_TYPE_MASK    ((u32)0x000000F0)
#define BT_CONTROLLER_TRANSMIT_STATUS_TX_TYPE_LSB    4
#define BT_CONTROLLER_TRANSMIT_STATUS_TX_TYPE_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_TRANSMIT_STATUS_TX_AM_ADDR_MASK    ((u32)0x0000000E)
#define BT_CONTROLLER_TRANSMIT_STATUS_TX_AM_ADDR_LSB    1
#define BT_CONTROLLER_TRANSMIT_STATUS_TX_AM_ADDR_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_TRANSMIT_STATUS_PKT_TX_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_TRANSMIT_STATUS_PKT_TX_POS    0

#define BT_CONTROLLER_TRANSMIT_STATUS_TRANSMIT_STS_REG_11_TO_15_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TRANSMIT_STATUS_SCO_TX_RST    0x0
#define BT_CONTROLLER_TRANSMIT_STATUS_PIC_TX_RST    0x0
#define BT_CONTROLLER_TRANSMIT_STATUS_TX_ID_RST    0x0
#define BT_CONTROLLER_TRANSMIT_STATUS_TX_TYPE_RST    0xc
#define BT_CONTROLLER_TRANSMIT_STATUS_TX_AM_ADDR_RST    0x0
#define BT_CONTROLLER_TRANSMIT_STATUS_PKT_TX_RST    0x0

static inline void bt_controller_transmit_status_unpack(struct cl_chip *chip, u8 *transmit_sts_reg_11_to_15_bits_are_reserved, u8 *sco_tx, u8 *pic_tx, u8 *tx_id, u8 *tx_type, u8 *tx_am_addr, u8 *pkt_tx)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TRANSMIT_STATUS_ADDR);

	*transmit_sts_reg_11_to_15_bits_are_reserved = (local_val & ((u32)0x0000F800)) >> 11;
	*sco_tx = (local_val & ((u32)0x00000400)) >> 10;
	*pic_tx = (local_val & ((u32)0x00000200)) >> 9;
	*tx_id = (local_val & ((u32)0x00000100)) >> 8;
	*tx_type = (local_val & ((u32)0x000000F0)) >> 4;
	*tx_am_addr = (local_val & ((u32)0x0000000E)) >> 1;
	*pkt_tx = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_transmit_status_transmit_sts_reg_11_to_15_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TRANSMIT_STATUS_ADDR);

	return (u8)((local_val & ((u32)0x0000F800)) >> 11);
}

static inline u8 bt_controller_transmit_status_sco_tx_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TRANSMIT_STATUS_ADDR);

	return (u8)((local_val & ((u32)0x00000400)) >> 10);
}

static inline u8 bt_controller_transmit_status_pic_tx_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TRANSMIT_STATUS_ADDR);

	return (u8)((local_val & ((u32)0x00000200)) >> 9);
}

static inline u8 bt_controller_transmit_status_tx_id_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TRANSMIT_STATUS_ADDR);

	return (u8)((local_val & ((u32)0x00000100)) >> 8);
}

static inline u8 bt_controller_transmit_status_tx_type_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TRANSMIT_STATUS_ADDR);

	return (u8)((local_val & ((u32)0x000000F0)) >> 4);
}

static inline u8 bt_controller_transmit_status_tx_am_addr_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TRANSMIT_STATUS_ADDR);

	return (u8)((local_val & ((u32)0x0000000E)) >> 1);
}

static inline u8 bt_controller_transmit_status_pkt_tx_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TRANSMIT_STATUS_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

/**
 * @brief FRXSTS_1_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:09 rx_fifo1_reg_mask_bits    0x0
 *    08:02 rx_fifo1_sts_reg_7_to_2_bits_are_reserved 0x0
 *    01    rx_fifo1_rx_fifo_empty    1
 *    00    rx_fifo1_rx_fifo_full     0
 * </pre>
 */
#define BT_CONTROLLER_FRXSTS_1_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000018)
#define BT_CONTROLLER_FRXSTS_1_REG_OFFSET      0x00000018
#define BT_CONTROLLER_FRXSTS_1_REG_INDEX       0x00000006
#define BT_CONTROLLER_FRXSTS_1_REG_RESET       0x00000002

static inline u32 bt_controller_frxsts_1_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_FRXSTS_1_REG_ADDR);
}

static inline void bt_controller_frxsts_1_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_FRXSTS_1_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_FRXSTS_1_REG_RX_FIFO_1_REG_MASK_BITS_MASK    ((u32)0x0000FE00)
#define BT_CONTROLLER_FRXSTS_1_REG_RX_FIFO_1_REG_MASK_BITS_LSB    9
#define BT_CONTROLLER_FRXSTS_1_REG_RX_FIFO_1_REG_MASK_BITS_WIDTH    ((u32)0x00000007)
#define BT_CONTROLLER_FRXSTS_1_REG_RX_FIFO_1_STS_REG_7_TO_2_BITS_ARE_RESERVED_MASK    ((u32)0x000001FC)
#define BT_CONTROLLER_FRXSTS_1_REG_RX_FIFO_1_STS_REG_7_TO_2_BITS_ARE_RESERVED_LSB    2
#define BT_CONTROLLER_FRXSTS_1_REG_RX_FIFO_1_STS_REG_7_TO_2_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000007)
#define BT_CONTROLLER_FRXSTS_1_REG_RX_FIFO_1_RX_FIFO_EMPTY_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_FRXSTS_1_REG_RX_FIFO_1_RX_FIFO_EMPTY_POS    1
#define BT_CONTROLLER_FRXSTS_1_REG_RX_FIFO_1_RX_FIFO_FULL_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_FRXSTS_1_REG_RX_FIFO_1_RX_FIFO_FULL_POS    0

#define BT_CONTROLLER_FRXSTS_1_REG_RX_FIFO_1_REG_MASK_BITS_RST    0x0
#define BT_CONTROLLER_FRXSTS_1_REG_RX_FIFO_1_STS_REG_7_TO_2_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_FRXSTS_1_REG_RX_FIFO_1_RX_FIFO_EMPTY_RST    0x1
#define BT_CONTROLLER_FRXSTS_1_REG_RX_FIFO_1_RX_FIFO_FULL_RST    0x0

static inline void bt_controller_frxsts_1_reg_pack(struct cl_chip *chip, u8 rx_fifo1_reg_mask_bits, u8 rx_fifo1_sts_reg_7_to_2_bits_are_reserved, u8 rx_fifo1_rx_fifo_empty, u8 rx_fifo1_rx_fifo_full)
{
	ASSERT_ERR_CHIP((((u32)rx_fifo1_reg_mask_bits << 9) & ~((u32)0x0000FE00)) == 0);
	ASSERT_ERR_CHIP((((u32)rx_fifo1_sts_reg_7_to_2_bits_are_reserved << 2) & ~((u32)0x000001FC)) == 0);
	ASSERT_ERR_CHIP((((u32)rx_fifo1_rx_fifo_empty << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)rx_fifo1_rx_fifo_full << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_FRXSTS_1_REG_ADDR, ((u32)rx_fifo1_reg_mask_bits << 9) | ((u32)rx_fifo1_sts_reg_7_to_2_bits_are_reserved << 2) | ((u32)rx_fifo1_rx_fifo_empty << 1) | ((u32)rx_fifo1_rx_fifo_full << 0));
}

static inline void bt_controller_frxsts_1_reg_unpack(struct cl_chip *chip, u8 *rx_fifo1_reg_mask_bits, u8 *rx_fifo1_sts_reg_7_to_2_bits_are_reserved, u8 *rx_fifo1_rx_fifo_empty, u8 *rx_fifo1_rx_fifo_full)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FRXSTS_1_REG_ADDR);

	*rx_fifo1_reg_mask_bits = (local_val & ((u32)0x0000FE00)) >> 9;
	*rx_fifo1_sts_reg_7_to_2_bits_are_reserved = (local_val & ((u32)0x000001FC)) >> 2;
	*rx_fifo1_rx_fifo_empty = (local_val & ((u32)0x00000002)) >> 1;
	*rx_fifo1_rx_fifo_full = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_frxsts_1_reg_rx_fifo_1_reg_mask_bits_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FRXSTS_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FE00)) >> 9);
}

static inline void bt_controller_frxsts_1_reg_rx_fifo_1_reg_mask_bits_setf(struct cl_chip *chip, u8 rxfifo1regmaskbits)
{
	ASSERT_ERR_CHIP((((u32)rxfifo1regmaskbits << 9) & ~((u32)0x0000FE00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_FRXSTS_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_FRXSTS_1_REG_ADDR) & ~((u32)0x0000FE00)) | ((u32)rxfifo1regmaskbits << 9));
}

static inline u8 bt_controller_frxsts_1_reg_rx_fifo_1_sts_reg_7_to_2_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FRXSTS_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x000001FC)) >> 2);
}

static inline u8 bt_controller_frxsts_1_reg_rx_fifo_1_rx_fifo_empty_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FRXSTS_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline u8 bt_controller_frxsts_1_reg_rx_fifo_1_rx_fifo_full_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FRXSTS_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

/**
 * @brief FRXSTS_2_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:09 rx_fifo2_reg_mask_bits    0x0
 *    08:02 rx_fifo2_sts_reg_7_to_2_bits_are_reserved 0x0
 *    01    rx_fifo2_rx_fifo_empty    0
 *    00    rx_fifo2_rx_fifo_full     0
 * </pre>
 */
#define BT_CONTROLLER_FRXSTS_2_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000001C)
#define BT_CONTROLLER_FRXSTS_2_REG_OFFSET      0x0000001C
#define BT_CONTROLLER_FRXSTS_2_REG_INDEX       0x00000007
#define BT_CONTROLLER_FRXSTS_2_REG_RESET       0x00000000

static inline u32 bt_controller_frxsts_2_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_FRXSTS_2_REG_ADDR);
}

static inline void bt_controller_frxsts_2_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_FRXSTS_2_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_FRXSTS_2_REG_RX_FIFO_2_REG_MASK_BITS_MASK    ((u32)0x0000FE00)
#define BT_CONTROLLER_FRXSTS_2_REG_RX_FIFO_2_REG_MASK_BITS_LSB    9
#define BT_CONTROLLER_FRXSTS_2_REG_RX_FIFO_2_REG_MASK_BITS_WIDTH    ((u32)0x00000007)
#define BT_CONTROLLER_FRXSTS_2_REG_RX_FIFO_2_STS_REG_7_TO_2_BITS_ARE_RESERVED_MASK    ((u32)0x000001FC)
#define BT_CONTROLLER_FRXSTS_2_REG_RX_FIFO_2_STS_REG_7_TO_2_BITS_ARE_RESERVED_LSB    2
#define BT_CONTROLLER_FRXSTS_2_REG_RX_FIFO_2_STS_REG_7_TO_2_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000007)
#define BT_CONTROLLER_FRXSTS_2_REG_RX_FIFO_2_RX_FIFO_EMPTY_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_FRXSTS_2_REG_RX_FIFO_2_RX_FIFO_EMPTY_POS    1
#define BT_CONTROLLER_FRXSTS_2_REG_RX_FIFO_2_RX_FIFO_FULL_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_FRXSTS_2_REG_RX_FIFO_2_RX_FIFO_FULL_POS    0

#define BT_CONTROLLER_FRXSTS_2_REG_RX_FIFO_2_REG_MASK_BITS_RST    0x0
#define BT_CONTROLLER_FRXSTS_2_REG_RX_FIFO_2_STS_REG_7_TO_2_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_FRXSTS_2_REG_RX_FIFO_2_RX_FIFO_EMPTY_RST    0x0
#define BT_CONTROLLER_FRXSTS_2_REG_RX_FIFO_2_RX_FIFO_FULL_RST    0x0

static inline void bt_controller_frxsts_2_reg_pack(struct cl_chip *chip, u8 rx_fifo2_reg_mask_bits, u8 rx_fifo2_sts_reg_7_to_2_bits_are_reserved, u8 rx_fifo2_rx_fifo_empty, u8 rx_fifo2_rx_fifo_full)
{
	ASSERT_ERR_CHIP((((u32)rx_fifo2_reg_mask_bits << 9) & ~((u32)0x0000FE00)) == 0);
	ASSERT_ERR_CHIP((((u32)rx_fifo2_sts_reg_7_to_2_bits_are_reserved << 2) & ~((u32)0x000001FC)) == 0);
	ASSERT_ERR_CHIP((((u32)rx_fifo2_rx_fifo_empty << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)rx_fifo2_rx_fifo_full << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_FRXSTS_2_REG_ADDR, ((u32)rx_fifo2_reg_mask_bits << 9) | ((u32)rx_fifo2_sts_reg_7_to_2_bits_are_reserved << 2) | ((u32)rx_fifo2_rx_fifo_empty << 1) | ((u32)rx_fifo2_rx_fifo_full << 0));
}

static inline void bt_controller_frxsts_2_reg_unpack(struct cl_chip *chip, u8 *rx_fifo2_reg_mask_bits, u8 *rx_fifo2_sts_reg_7_to_2_bits_are_reserved, u8 *rx_fifo2_rx_fifo_empty, u8 *rx_fifo2_rx_fifo_full)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FRXSTS_2_REG_ADDR);

	*rx_fifo2_reg_mask_bits = (local_val & ((u32)0x0000FE00)) >> 9;
	*rx_fifo2_sts_reg_7_to_2_bits_are_reserved = (local_val & ((u32)0x000001FC)) >> 2;
	*rx_fifo2_rx_fifo_empty = (local_val & ((u32)0x00000002)) >> 1;
	*rx_fifo2_rx_fifo_full = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_frxsts_2_reg_rx_fifo_2_reg_mask_bits_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FRXSTS_2_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FE00)) >> 9);
}

static inline void bt_controller_frxsts_2_reg_rx_fifo_2_reg_mask_bits_setf(struct cl_chip *chip, u8 rxfifo2regmaskbits)
{
	ASSERT_ERR_CHIP((((u32)rxfifo2regmaskbits << 9) & ~((u32)0x0000FE00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_FRXSTS_2_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_FRXSTS_2_REG_ADDR) & ~((u32)0x0000FE00)) | ((u32)rxfifo2regmaskbits << 9));
}

static inline u8 bt_controller_frxsts_2_reg_rx_fifo_2_sts_reg_7_to_2_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FRXSTS_2_REG_ADDR);

	return (u8)((local_val & ((u32)0x000001FC)) >> 2);
}

static inline u8 bt_controller_frxsts_2_reg_rx_fifo_2_rx_fifo_empty_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FRXSTS_2_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline u8 bt_controller_frxsts_2_reg_rx_fifo_2_rx_fifo_full_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FRXSTS_2_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

/**
 * @brief INQ_PARITY_1_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 Inq_parity_bits_15_downto_0 0x0
 * </pre>
 */
#define BT_CONTROLLER_INQ_PARITY_1_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000020)
#define BT_CONTROLLER_INQ_PARITY_1_REG_OFFSET      0x00000020
#define BT_CONTROLLER_INQ_PARITY_1_REG_INDEX       0x00000008
#define BT_CONTROLLER_INQ_PARITY_1_REG_RESET       0x00000000

static inline u32 bt_controller_inq_parity_1_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_INQ_PARITY_1_REG_ADDR);
}

static inline void bt_controller_inq_parity_1_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_INQ_PARITY_1_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_INQ_PARITY_1_REG_INQ_PARITY_BITS_15_DOWNTO_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_INQ_PARITY_1_REG_INQ_PARITY_BITS_15_DOWNTO_0_LSB    0
#define BT_CONTROLLER_INQ_PARITY_1_REG_INQ_PARITY_BITS_15_DOWNTO_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_INQ_PARITY_1_REG_INQ_PARITY_BITS_15_DOWNTO_0_RST    0x0

static inline u16 bt_controller_inq_parity_1_reg_inq_parity_bits_15_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INQ_PARITY_1_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_inq_parity_1_reg_inq_parity_bits_15_downto_0_setf(struct cl_chip *chip, u16 inqparitybits15downto0)
{
	ASSERT_ERR_CHIP((((u32)inqparitybits15downto0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INQ_PARITY_1_REG_ADDR, (u32)inqparitybits15downto0 << 0);
}

/**
 * @brief INQ_PARITY_2_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 Inq_parity_bits_31_downto_16 0x0
 * </pre>
 */
#define BT_CONTROLLER_INQ_PARITY_2_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000024)
#define BT_CONTROLLER_INQ_PARITY_2_REG_OFFSET      0x00000024
#define BT_CONTROLLER_INQ_PARITY_2_REG_INDEX       0x00000009
#define BT_CONTROLLER_INQ_PARITY_2_REG_RESET       0x00000000

static inline u32 bt_controller_inq_parity_2_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_INQ_PARITY_2_REG_ADDR);
}

static inline void bt_controller_inq_parity_2_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_INQ_PARITY_2_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_INQ_PARITY_2_REG_INQ_PARITY_BITS_31_DOWNTO_16_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_INQ_PARITY_2_REG_INQ_PARITY_BITS_31_DOWNTO_16_LSB    0
#define BT_CONTROLLER_INQ_PARITY_2_REG_INQ_PARITY_BITS_31_DOWNTO_16_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_INQ_PARITY_2_REG_INQ_PARITY_BITS_31_DOWNTO_16_RST    0x0

static inline u16 bt_controller_inq_parity_2_reg_inq_parity_bits_31_downto_16_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INQ_PARITY_2_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_inq_parity_2_reg_inq_parity_bits_31_downto_16_setf(struct cl_chip *chip, u16 inqparitybits31downto16)
{
	ASSERT_ERR_CHIP((((u32)inqparitybits31downto16 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INQ_PARITY_2_REG_ADDR, (u32)inqparitybits31downto16 << 0);
}

/**
 * @brief INQ_LAP_1_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 Inq_lap_bits_15_downto_0  0x0
 * </pre>
 */
#define BT_CONTROLLER_INQ_LAP_1_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000028)
#define BT_CONTROLLER_INQ_LAP_1_REG_OFFSET      0x00000028
#define BT_CONTROLLER_INQ_LAP_1_REG_INDEX       0x0000000A
#define BT_CONTROLLER_INQ_LAP_1_REG_RESET       0x00000000

static inline u32 bt_controller_inq_lap_1_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_INQ_LAP_1_REG_ADDR);
}

static inline void bt_controller_inq_lap_1_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_INQ_LAP_1_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_INQ_LAP_1_REG_INQ_LAP_BITS_15_DOWNTO_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_INQ_LAP_1_REG_INQ_LAP_BITS_15_DOWNTO_0_LSB    0
#define BT_CONTROLLER_INQ_LAP_1_REG_INQ_LAP_BITS_15_DOWNTO_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_INQ_LAP_1_REG_INQ_LAP_BITS_15_DOWNTO_0_RST    0x0

static inline u16 bt_controller_inq_lap_1_reg_inq_lap_bits_15_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INQ_LAP_1_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_inq_lap_1_reg_inq_lap_bits_15_downto_0_setf(struct cl_chip *chip, u16 inqlapbits15downto0)
{
	ASSERT_ERR_CHIP((((u32)inqlapbits15downto0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INQ_LAP_1_REG_ADDR, (u32)inqlapbits15downto0 << 0);
}

/**
 * @brief INQ_LAP_2_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:14 Inq_parity_bits           0x0
 *    13:12 Pn0_parity_bits           0x0
 *    11:10 own_parity_bits           0x0
 *    09    Eir_tx_en                 0
 *    08    Eir_rx_en                 0
 *    07:00 Inq_lap_bits_23_downto_16 0x0
 * </pre>
 */
#define BT_CONTROLLER_INQ_LAP_2_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000002C)
#define BT_CONTROLLER_INQ_LAP_2_REG_OFFSET      0x0000002C
#define BT_CONTROLLER_INQ_LAP_2_REG_INDEX       0x0000000B
#define BT_CONTROLLER_INQ_LAP_2_REG_RESET       0x00000000

static inline u32 bt_controller_inq_lap_2_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_INQ_LAP_2_REG_ADDR);
}

static inline void bt_controller_inq_lap_2_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_INQ_LAP_2_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_INQ_LAP_2_REG_INQ_PARITY_BITS_MASK    ((u32)0x0000C000)
#define BT_CONTROLLER_INQ_LAP_2_REG_INQ_PARITY_BITS_LSB    14
#define BT_CONTROLLER_INQ_LAP_2_REG_INQ_PARITY_BITS_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_INQ_LAP_2_REG_PN_0_PARITY_BITS_MASK    ((u32)0x00003000)
#define BT_CONTROLLER_INQ_LAP_2_REG_PN_0_PARITY_BITS_LSB    12
#define BT_CONTROLLER_INQ_LAP_2_REG_PN_0_PARITY_BITS_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_INQ_LAP_2_REG_OWN_PARITY_BITS_MASK    ((u32)0x00000C00)
#define BT_CONTROLLER_INQ_LAP_2_REG_OWN_PARITY_BITS_LSB    10
#define BT_CONTROLLER_INQ_LAP_2_REG_OWN_PARITY_BITS_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_INQ_LAP_2_REG_EIR_TX_EN_BIT    ((u32)0x00000200)
#define BT_CONTROLLER_INQ_LAP_2_REG_EIR_TX_EN_POS    9
#define BT_CONTROLLER_INQ_LAP_2_REG_EIR_RX_EN_BIT    ((u32)0x00000100)
#define BT_CONTROLLER_INQ_LAP_2_REG_EIR_RX_EN_POS    8
#define BT_CONTROLLER_INQ_LAP_2_REG_INQ_LAP_BITS_23_DOWNTO_16_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_INQ_LAP_2_REG_INQ_LAP_BITS_23_DOWNTO_16_LSB    0
#define BT_CONTROLLER_INQ_LAP_2_REG_INQ_LAP_BITS_23_DOWNTO_16_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_INQ_LAP_2_REG_INQ_PARITY_BITS_RST    0x0
#define BT_CONTROLLER_INQ_LAP_2_REG_PN_0_PARITY_BITS_RST    0x0
#define BT_CONTROLLER_INQ_LAP_2_REG_OWN_PARITY_BITS_RST    0x0
#define BT_CONTROLLER_INQ_LAP_2_REG_EIR_TX_EN_RST    0x0
#define BT_CONTROLLER_INQ_LAP_2_REG_EIR_RX_EN_RST    0x0
#define BT_CONTROLLER_INQ_LAP_2_REG_INQ_LAP_BITS_23_DOWNTO_16_RST    0x0

static inline void bt_controller_inq_lap_2_reg_pack(struct cl_chip *chip, u8 inq_parity_bits, u8 pn0_parity_bits, u8 own_parity_bits, u8 eir_tx_en, u8 eir_rx_en, u8 inq_lap_bits_23_downto_16)
{
	ASSERT_ERR_CHIP((((u32)inq_parity_bits << 14) & ~((u32)0x0000C000)) == 0);
	ASSERT_ERR_CHIP((((u32)pn0_parity_bits << 12) & ~((u32)0x00003000)) == 0);
	ASSERT_ERR_CHIP((((u32)own_parity_bits << 10) & ~((u32)0x00000C00)) == 0);
	ASSERT_ERR_CHIP((((u32)eir_tx_en << 9) & ~((u32)0x00000200)) == 0);
	ASSERT_ERR_CHIP((((u32)eir_rx_en << 8) & ~((u32)0x00000100)) == 0);
	ASSERT_ERR_CHIP((((u32)inq_lap_bits_23_downto_16 << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INQ_LAP_2_REG_ADDR, ((u32)inq_parity_bits << 14) | ((u32)pn0_parity_bits << 12) | ((u32)own_parity_bits << 10) | ((u32)eir_tx_en << 9) | ((u32)eir_rx_en << 8) | ((u32)inq_lap_bits_23_downto_16 << 0));
}

static inline void bt_controller_inq_lap_2_reg_unpack(struct cl_chip *chip, u8 *inq_parity_bits, u8 *pn0_parity_bits, u8 *own_parity_bits, u8 *eir_tx_en, u8 *eir_rx_en, u8 *inq_lap_bits_23_downto_16)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INQ_LAP_2_REG_ADDR);

	*inq_parity_bits = (local_val & ((u32)0x0000C000)) >> 14;
	*pn0_parity_bits = (local_val & ((u32)0x00003000)) >> 12;
	*own_parity_bits = (local_val & ((u32)0x00000C00)) >> 10;
	*eir_tx_en = (local_val & ((u32)0x00000200)) >> 9;
	*eir_rx_en = (local_val & ((u32)0x00000100)) >> 8;
	*inq_lap_bits_23_downto_16 = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u8 bt_controller_inq_lap_2_reg_inq_parity_bits_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INQ_LAP_2_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000C000)) >> 14);
}

static inline void bt_controller_inq_lap_2_reg_inq_parity_bits_setf(struct cl_chip *chip, u8 inqparitybits)
{
	ASSERT_ERR_CHIP((((u32)inqparitybits << 14) & ~((u32)0x0000C000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INQ_LAP_2_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INQ_LAP_2_REG_ADDR) & ~((u32)0x0000C000)) | ((u32)inqparitybits << 14));
}

static inline u8 bt_controller_inq_lap_2_reg_pn_0_parity_bits_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INQ_LAP_2_REG_ADDR);

	return (u8)((local_val & ((u32)0x00003000)) >> 12);
}

static inline void bt_controller_inq_lap_2_reg_pn_0_parity_bits_setf(struct cl_chip *chip, u8 pn0paritybits)
{
	ASSERT_ERR_CHIP((((u32)pn0paritybits << 12) & ~((u32)0x00003000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INQ_LAP_2_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INQ_LAP_2_REG_ADDR) & ~((u32)0x00003000)) | ((u32)pn0paritybits << 12));
}

static inline u8 bt_controller_inq_lap_2_reg_own_parity_bits_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INQ_LAP_2_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000C00)) >> 10);
}

static inline void bt_controller_inq_lap_2_reg_own_parity_bits_setf(struct cl_chip *chip, u8 ownparitybits)
{
	ASSERT_ERR_CHIP((((u32)ownparitybits << 10) & ~((u32)0x00000C00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INQ_LAP_2_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INQ_LAP_2_REG_ADDR) & ~((u32)0x00000C00)) | ((u32)ownparitybits << 10));
}

static inline u8 bt_controller_inq_lap_2_reg_eir_tx_en_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INQ_LAP_2_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000200)) >> 9);
}

static inline void bt_controller_inq_lap_2_reg_eir_tx_en_setf(struct cl_chip *chip, u8 eirtxen)
{
	ASSERT_ERR_CHIP((((u32)eirtxen << 9) & ~((u32)0x00000200)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INQ_LAP_2_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INQ_LAP_2_REG_ADDR) & ~((u32)0x00000200)) | ((u32)eirtxen << 9));
}

static inline u8 bt_controller_inq_lap_2_reg_eir_rx_en_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INQ_LAP_2_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000100)) >> 8);
}

static inline void bt_controller_inq_lap_2_reg_eir_rx_en_setf(struct cl_chip *chip, u8 eirrxen)
{
	ASSERT_ERR_CHIP((((u32)eirrxen << 8) & ~((u32)0x00000100)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INQ_LAP_2_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INQ_LAP_2_REG_ADDR) & ~((u32)0x00000100)) | ((u32)eirrxen << 8));
}

static inline u8 bt_controller_inq_lap_2_reg_inq_lap_bits_23_downto_16_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INQ_LAP_2_REG_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

static inline void bt_controller_inq_lap_2_reg_inq_lap_bits_23_downto_16_setf(struct cl_chip *chip, u8 inqlapbits23downto16)
{
	ASSERT_ERR_CHIP((((u32)inqlapbits23downto16 << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INQ_LAP_2_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INQ_LAP_2_REG_ADDR) & ~((u32)0x000000FF)) | ((u32)inqlapbits23downto16 << 0));
}

/**
 * @brief PN_0_BADDR_1_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 pn0_bd_addr1              0x0
 * </pre>
 */
#define BT_CONTROLLER_PN_0_BADDR_1_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000030)
#define BT_CONTROLLER_PN_0_BADDR_1_REG_OFFSET      0x00000030
#define BT_CONTROLLER_PN_0_BADDR_1_REG_INDEX       0x0000000C
#define BT_CONTROLLER_PN_0_BADDR_1_REG_RESET       0x00000000

static inline u32 bt_controller_pn_0_baddr_1_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PN_0_BADDR_1_REG_ADDR);
}

static inline void bt_controller_pn_0_baddr_1_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PN_0_BADDR_1_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PN_0_BADDR_1_REG_PN_0_BD_ADDR_1_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_PN_0_BADDR_1_REG_PN_0_BD_ADDR_1_LSB    0
#define BT_CONTROLLER_PN_0_BADDR_1_REG_PN_0_BD_ADDR_1_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_PN_0_BADDR_1_REG_PN_0_BD_ADDR_1_RST    0x0

static inline u16 bt_controller_pn_0_baddr_1_reg_pn_0_bd_addr_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PN_0_BADDR_1_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_pn_0_baddr_1_reg_pn_0_bd_addr_1_setf(struct cl_chip *chip, u16 pn0bdaddr1)
{
	ASSERT_ERR_CHIP((((u32)pn0bdaddr1 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PN_0_BADDR_1_REG_ADDR, (u32)pn0bdaddr1 << 0);
}

/**
 * @brief PN_0_BADDR_2_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 pn0_bd_addr2              0x0
 * </pre>
 */
#define BT_CONTROLLER_PN_0_BADDR_2_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000034)
#define BT_CONTROLLER_PN_0_BADDR_2_REG_OFFSET      0x00000034
#define BT_CONTROLLER_PN_0_BADDR_2_REG_INDEX       0x0000000D
#define BT_CONTROLLER_PN_0_BADDR_2_REG_RESET       0x00000000

static inline u32 bt_controller_pn_0_baddr_2_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PN_0_BADDR_2_REG_ADDR);
}

static inline void bt_controller_pn_0_baddr_2_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PN_0_BADDR_2_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PN_0_BADDR_2_REG_PN_0_BD_ADDR_2_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_PN_0_BADDR_2_REG_PN_0_BD_ADDR_2_LSB    0
#define BT_CONTROLLER_PN_0_BADDR_2_REG_PN_0_BD_ADDR_2_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_PN_0_BADDR_2_REG_PN_0_BD_ADDR_2_RST    0x0

static inline u16 bt_controller_pn_0_baddr_2_reg_pn_0_bd_addr_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PN_0_BADDR_2_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_pn_0_baddr_2_reg_pn_0_bd_addr_2_setf(struct cl_chip *chip, u16 pn0bdaddr2)
{
	ASSERT_ERR_CHIP((((u32)pn0bdaddr2 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PN_0_BADDR_2_REG_ADDR, (u32)pn0bdaddr2 << 0);
}

/**
 * @brief PN_0_BADDR_3_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 pn0_bd_addr3              0x0
 * </pre>
 */
#define BT_CONTROLLER_PN_0_BADDR_3_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000038)
#define BT_CONTROLLER_PN_0_BADDR_3_REG_OFFSET      0x00000038
#define BT_CONTROLLER_PN_0_BADDR_3_REG_INDEX       0x0000000E
#define BT_CONTROLLER_PN_0_BADDR_3_REG_RESET       0x00000000

static inline u32 bt_controller_pn_0_baddr_3_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PN_0_BADDR_3_REG_ADDR);
}

static inline void bt_controller_pn_0_baddr_3_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PN_0_BADDR_3_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PN_0_BADDR_3_REG_PN_0_BD_ADDR_3_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_PN_0_BADDR_3_REG_PN_0_BD_ADDR_3_LSB    0
#define BT_CONTROLLER_PN_0_BADDR_3_REG_PN_0_BD_ADDR_3_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_PN_0_BADDR_3_REG_PN_0_BD_ADDR_3_RST    0x0

static inline u16 bt_controller_pn_0_baddr_3_reg_pn_0_bd_addr_3_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PN_0_BADDR_3_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_pn_0_baddr_3_reg_pn_0_bd_addr_3_setf(struct cl_chip *chip, u16 pn0bdaddr3)
{
	ASSERT_ERR_CHIP((((u32)pn0bdaddr3 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PN_0_BADDR_3_REG_ADDR, (u32)pn0bdaddr3 << 0);
}

/**
 * @brief PN_0_PARITY_1_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 pno_parity_addr_15_to_0   0x0
 * </pre>
 */
#define BT_CONTROLLER_PN_0_PARITY_1_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000003C)
#define BT_CONTROLLER_PN_0_PARITY_1_REG_OFFSET      0x0000003C
#define BT_CONTROLLER_PN_0_PARITY_1_REG_INDEX       0x0000000F
#define BT_CONTROLLER_PN_0_PARITY_1_REG_RESET       0x00000000

static inline u32 bt_controller_pn_0_parity_1_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PN_0_PARITY_1_REG_ADDR);
}

static inline void bt_controller_pn_0_parity_1_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PN_0_PARITY_1_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PN_0_PARITY_1_REG_PNO_PARITY_ADDR_15_TO_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_PN_0_PARITY_1_REG_PNO_PARITY_ADDR_15_TO_0_LSB    0
#define BT_CONTROLLER_PN_0_PARITY_1_REG_PNO_PARITY_ADDR_15_TO_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_PN_0_PARITY_1_REG_PNO_PARITY_ADDR_15_TO_0_RST    0x0

static inline u16 bt_controller_pn_0_parity_1_reg_pno_parity_addr_15_to_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PN_0_PARITY_1_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_pn_0_parity_1_reg_pno_parity_addr_15_to_0_setf(struct cl_chip *chip, u16 pnoparityaddr15to0)
{
	ASSERT_ERR_CHIP((((u32)pnoparityaddr15to0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PN_0_PARITY_1_REG_ADDR, (u32)pnoparityaddr15to0 << 0);
}

/**
 * @brief PN_0_PARITY_2_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 pno_parity_addr_31_to_16  0x0
 * </pre>
 */
#define BT_CONTROLLER_PN_0_PARITY_2_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000040)
#define BT_CONTROLLER_PN_0_PARITY_2_REG_OFFSET      0x00000040
#define BT_CONTROLLER_PN_0_PARITY_2_REG_INDEX       0x00000010
#define BT_CONTROLLER_PN_0_PARITY_2_REG_RESET       0x00000000

static inline u32 bt_controller_pn_0_parity_2_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PN_0_PARITY_2_REG_ADDR);
}

static inline void bt_controller_pn_0_parity_2_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PN_0_PARITY_2_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PN_0_PARITY_2_REG_PNO_PARITY_ADDR_31_TO_16_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_PN_0_PARITY_2_REG_PNO_PARITY_ADDR_31_TO_16_LSB    0
#define BT_CONTROLLER_PN_0_PARITY_2_REG_PNO_PARITY_ADDR_31_TO_16_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_PN_0_PARITY_2_REG_PNO_PARITY_ADDR_31_TO_16_RST    0x0

static inline u16 bt_controller_pn_0_parity_2_reg_pno_parity_addr_31_to_16_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PN_0_PARITY_2_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_pn_0_parity_2_reg_pno_parity_addr_31_to_16_setf(struct cl_chip *chip, u16 pnoparityaddr31to16)
{
	ASSERT_ERR_CHIP((((u32)pnoparityaddr31to16 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PN_0_PARITY_2_REG_ADDR, (u32)pnoparityaddr31to16 << 0);
}

/**
 * @brief DBADDR_1_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 dev_bd_addr_15_to_0       0x0
 * </pre>
 */
#define BT_CONTROLLER_DBADDR_1_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000044)
#define BT_CONTROLLER_DBADDR_1_REG_OFFSET      0x00000044
#define BT_CONTROLLER_DBADDR_1_REG_INDEX       0x00000011
#define BT_CONTROLLER_DBADDR_1_REG_RESET       0x00000000

static inline u32 bt_controller_dbaddr_1_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_DBADDR_1_REG_ADDR);
}

static inline void bt_controller_dbaddr_1_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_DBADDR_1_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_DBADDR_1_REG_DEV_BD_ADDR_15_TO_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_DBADDR_1_REG_DEV_BD_ADDR_15_TO_0_LSB    0
#define BT_CONTROLLER_DBADDR_1_REG_DEV_BD_ADDR_15_TO_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_DBADDR_1_REG_DEV_BD_ADDR_15_TO_0_RST    0x0

static inline u16 bt_controller_dbaddr_1_reg_dev_bd_addr_15_to_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DBADDR_1_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_dbaddr_1_reg_dev_bd_addr_15_to_0_setf(struct cl_chip *chip, u16 devbdaddr15to0)
{
	ASSERT_ERR_CHIP((((u32)devbdaddr15to0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_DBADDR_1_REG_ADDR, (u32)devbdaddr15to0 << 0);
}

/**
 * @brief DBADDR_2_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 dev_bd_addr_31_to_16      0x0
 * </pre>
 */
#define BT_CONTROLLER_DBADDR_2_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000048)
#define BT_CONTROLLER_DBADDR_2_REG_OFFSET      0x00000048
#define BT_CONTROLLER_DBADDR_2_REG_INDEX       0x00000012
#define BT_CONTROLLER_DBADDR_2_REG_RESET       0x00000000

static inline u32 bt_controller_dbaddr_2_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_DBADDR_2_REG_ADDR);
}

static inline void bt_controller_dbaddr_2_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_DBADDR_2_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_DBADDR_2_REG_DEV_BD_ADDR_31_TO_16_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_DBADDR_2_REG_DEV_BD_ADDR_31_TO_16_LSB    0
#define BT_CONTROLLER_DBADDR_2_REG_DEV_BD_ADDR_31_TO_16_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_DBADDR_2_REG_DEV_BD_ADDR_31_TO_16_RST    0x0

static inline u16 bt_controller_dbaddr_2_reg_dev_bd_addr_31_to_16_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DBADDR_2_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_dbaddr_2_reg_dev_bd_addr_31_to_16_setf(struct cl_chip *chip, u16 devbdaddr31to16)
{
	ASSERT_ERR_CHIP((((u32)devbdaddr31to16 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_DBADDR_2_REG_ADDR, (u32)devbdaddr31to16 << 0);
}

/**
 * @brief DBADDR_3_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 dev_bd_addr_47_to_32      0x0
 * </pre>
 */
#define BT_CONTROLLER_DBADDR_3_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000004C)
#define BT_CONTROLLER_DBADDR_3_REG_OFFSET      0x0000004C
#define BT_CONTROLLER_DBADDR_3_REG_INDEX       0x00000013
#define BT_CONTROLLER_DBADDR_3_REG_RESET       0x00000000

static inline u32 bt_controller_dbaddr_3_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_DBADDR_3_REG_ADDR);
}

static inline void bt_controller_dbaddr_3_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_DBADDR_3_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_DBADDR_3_REG_DEV_BD_ADDR_47_TO_32_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_DBADDR_3_REG_DEV_BD_ADDR_47_TO_32_LSB    0
#define BT_CONTROLLER_DBADDR_3_REG_DEV_BD_ADDR_47_TO_32_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_DBADDR_3_REG_DEV_BD_ADDR_47_TO_32_RST    0x0

static inline u16 bt_controller_dbaddr_3_reg_dev_bd_addr_47_to_32_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DBADDR_3_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_dbaddr_3_reg_dev_bd_addr_47_to_32_setf(struct cl_chip *chip, u16 devbdaddr47to32)
{
	ASSERT_ERR_CHIP((((u32)devbdaddr47to32 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_DBADDR_3_REG_ADDR, (u32)devbdaddr47to32 << 0);
}

/**
 * @brief OWN_PARITY_1_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 own_parity_bits_15_to_0   0x0
 * </pre>
 */
#define BT_CONTROLLER_OWN_PARITY_1_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000050)
#define BT_CONTROLLER_OWN_PARITY_1_REG_OFFSET      0x00000050
#define BT_CONTROLLER_OWN_PARITY_1_REG_INDEX       0x00000014
#define BT_CONTROLLER_OWN_PARITY_1_REG_RESET       0x00000000

static inline u32 bt_controller_own_parity_1_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_OWN_PARITY_1_REG_ADDR);
}

static inline void bt_controller_own_parity_1_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_OWN_PARITY_1_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_OWN_PARITY_1_REG_OWN_PARITY_BITS_15_TO_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_OWN_PARITY_1_REG_OWN_PARITY_BITS_15_TO_0_LSB    0
#define BT_CONTROLLER_OWN_PARITY_1_REG_OWN_PARITY_BITS_15_TO_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_OWN_PARITY_1_REG_OWN_PARITY_BITS_15_TO_0_RST    0x0

static inline u16 bt_controller_own_parity_1_reg_own_parity_bits_15_to_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_OWN_PARITY_1_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_own_parity_1_reg_own_parity_bits_15_to_0_setf(struct cl_chip *chip, u16 ownparitybits15to0)
{
	ASSERT_ERR_CHIP((((u32)ownparitybits15to0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_OWN_PARITY_1_REG_ADDR, (u32)ownparitybits15to0 << 0);
}

/**
 * @brief OWN_PARITY_2_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 own_parity_bits_31_to_16  0x0
 * </pre>
 */
#define BT_CONTROLLER_OWN_PARITY_2_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000054)
#define BT_CONTROLLER_OWN_PARITY_2_REG_OFFSET      0x00000054
#define BT_CONTROLLER_OWN_PARITY_2_REG_INDEX       0x00000015
#define BT_CONTROLLER_OWN_PARITY_2_REG_RESET       0x00000000

static inline u32 bt_controller_own_parity_2_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_OWN_PARITY_2_REG_ADDR);
}

static inline void bt_controller_own_parity_2_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_OWN_PARITY_2_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_OWN_PARITY_2_REG_OWN_PARITY_BITS_31_TO_16_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_OWN_PARITY_2_REG_OWN_PARITY_BITS_31_TO_16_LSB    0
#define BT_CONTROLLER_OWN_PARITY_2_REG_OWN_PARITY_BITS_31_TO_16_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_OWN_PARITY_2_REG_OWN_PARITY_BITS_31_TO_16_RST    0x0

static inline u16 bt_controller_own_parity_2_reg_own_parity_bits_31_to_16_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_OWN_PARITY_2_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_own_parity_2_reg_own_parity_bits_31_to_16_setf(struct cl_chip *chip, u16 ownparitybits31to16)
{
	ASSERT_ERR_CHIP((((u32)ownparitybits31to16 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_OWN_PARITY_2_REG_ADDR, (u32)ownparitybits31to16 << 0);
}

/**
 * @brief NINQ_NPAGE_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 Ninquiry_or_npage         0x0
 * </pre>
 */
#define BT_CONTROLLER_NINQ_NPAGE_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000058)
#define BT_CONTROLLER_NINQ_NPAGE_REG_OFFSET      0x00000058
#define BT_CONTROLLER_NINQ_NPAGE_REG_INDEX       0x00000016
#define BT_CONTROLLER_NINQ_NPAGE_REG_RESET       0x00000000

static inline u32 bt_controller_ninq_npage_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_NINQ_NPAGE_REG_ADDR);
}

static inline void bt_controller_ninq_npage_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_NINQ_NPAGE_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_NINQ_NPAGE_REG_NINQUIRY_OR_NPAGE_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_NINQ_NPAGE_REG_NINQUIRY_OR_NPAGE_LSB    0
#define BT_CONTROLLER_NINQ_NPAGE_REG_NINQUIRY_OR_NPAGE_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_NINQ_NPAGE_REG_NINQUIRY_OR_NPAGE_RST    0x0

static inline u16 bt_controller_ninq_npage_reg_ninquiry_or_npage_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_NINQ_NPAGE_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_ninq_npage_reg_ninquiry_or_npage_setf(struct cl_chip *chip, u16 ninquiryornpage)
{
	ASSERT_ERR_CHIP((((u32)ninquiryornpage << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_NINQ_NPAGE_REG_ADDR, (u32)ninquiryornpage << 0);
}

/**
 * @brief INQTO_PGTO_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 Inquiry_to_or_Page_to     0x0
 * </pre>
 */
#define BT_CONTROLLER_INQTO_PGTO_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000005C)
#define BT_CONTROLLER_INQTO_PGTO_REG_OFFSET      0x0000005C
#define BT_CONTROLLER_INQTO_PGTO_REG_INDEX       0x00000017
#define BT_CONTROLLER_INQTO_PGTO_REG_RESET       0x00000000

static inline u32 bt_controller_inqto_pgto_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_INQTO_PGTO_REG_ADDR);
}

static inline void bt_controller_inqto_pgto_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_INQTO_PGTO_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_INQTO_PGTO_REG_INQUIRY_TO_OR_PAGE_TO_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_INQTO_PGTO_REG_INQUIRY_TO_OR_PAGE_TO_LSB    0
#define BT_CONTROLLER_INQTO_PGTO_REG_INQUIRY_TO_OR_PAGE_TO_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_INQTO_PGTO_REG_INQUIRY_TO_OR_PAGE_TO_RST    0x0

static inline u16 bt_controller_inqto_pgto_reg_inquiry_to_or_page_to_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INQTO_PGTO_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_inqto_pgto_reg_inquiry_to_or_page_to_setf(struct cl_chip *chip, u16 inquirytoorpageto)
{
	ASSERT_ERR_CHIP((((u32)inquirytoorpageto << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INQTO_PGTO_REG_ADDR, (u32)inquirytoorpageto << 0);
}

/**
 * @brief PS_INTERVAL register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:14 ps_interval_14_15_bites_are_reserved 0x0
 *    13    Ps_intr                   0
 *    12    is_intr                   0
 *    11:00 page_scan_interval        0x0
 * </pre>
 */
#define BT_CONTROLLER_PS_INTERVAL_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000060)
#define BT_CONTROLLER_PS_INTERVAL_OFFSET      0x00000060
#define BT_CONTROLLER_PS_INTERVAL_INDEX       0x00000018
#define BT_CONTROLLER_PS_INTERVAL_RESET       0x00000000

static inline u32 bt_controller_ps_interval_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PS_INTERVAL_ADDR);
}

static inline void bt_controller_ps_interval_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PS_INTERVAL_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PS_INTERVAL_PS_INTERVAL_14_15_BITES_ARE_RESERVED_MASK    ((u32)0x0000C000)
#define BT_CONTROLLER_PS_INTERVAL_PS_INTERVAL_14_15_BITES_ARE_RESERVED_LSB    14
#define BT_CONTROLLER_PS_INTERVAL_PS_INTERVAL_14_15_BITES_ARE_RESERVED_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_PS_INTERVAL_PS_INTR_BIT    ((u32)0x00002000)
#define BT_CONTROLLER_PS_INTERVAL_PS_INTR_POS    13
#define BT_CONTROLLER_PS_INTERVAL_IS_INTR_BIT    ((u32)0x00001000)
#define BT_CONTROLLER_PS_INTERVAL_IS_INTR_POS    12
#define BT_CONTROLLER_PS_INTERVAL_PAGE_SCAN_INTERVAL_MASK    ((u32)0x00000FFF)
#define BT_CONTROLLER_PS_INTERVAL_PAGE_SCAN_INTERVAL_LSB    0
#define BT_CONTROLLER_PS_INTERVAL_PAGE_SCAN_INTERVAL_WIDTH    ((u32)0x0000000C)

#define BT_CONTROLLER_PS_INTERVAL_PS_INTERVAL_14_15_BITES_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_PS_INTERVAL_PS_INTR_RST    0x0
#define BT_CONTROLLER_PS_INTERVAL_IS_INTR_RST    0x0
#define BT_CONTROLLER_PS_INTERVAL_PAGE_SCAN_INTERVAL_RST    0x0

static inline void bt_controller_ps_interval_pack(struct cl_chip *chip, u8 ps_interval_14_15_bites_are_reserved, u8 ps_intr, u8 is_intr, u16 page_scan_interval)
{
	ASSERT_ERR_CHIP((((u32)ps_interval_14_15_bites_are_reserved << 14) & ~((u32)0x0000C000)) == 0);
	ASSERT_ERR_CHIP((((u32)ps_intr << 13) & ~((u32)0x00002000)) == 0);
	ASSERT_ERR_CHIP((((u32)is_intr << 12) & ~((u32)0x00001000)) == 0);
	ASSERT_ERR_CHIP((((u32)page_scan_interval << 0) & ~((u32)0x00000FFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PS_INTERVAL_ADDR, ((u32)ps_interval_14_15_bites_are_reserved << 14) | ((u32)ps_intr << 13) | ((u32)is_intr << 12) | ((u32)page_scan_interval << 0));
}

static inline void bt_controller_ps_interval_unpack(struct cl_chip *chip, u8 *ps_interval_14_15_bites_are_reserved, u8 *ps_intr, u8 *is_intr, u16 *page_scan_interval)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PS_INTERVAL_ADDR);

	*ps_interval_14_15_bites_are_reserved = (local_val & ((u32)0x0000C000)) >> 14;
	*ps_intr = (local_val & ((u32)0x00002000)) >> 13;
	*is_intr = (local_val & ((u32)0x00001000)) >> 12;
	*page_scan_interval = (local_val & ((u32)0x00000FFF)) >> 0;
}

static inline u8 bt_controller_ps_interval_ps_interval_14_15_bites_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PS_INTERVAL_ADDR);

	return (u8)((local_val & ((u32)0x0000C000)) >> 14);
}

static inline u8 bt_controller_ps_interval_ps_intr_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PS_INTERVAL_ADDR);

	return (u8)((local_val & ((u32)0x00002000)) >> 13);
}

static inline u8 bt_controller_ps_interval_is_intr_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PS_INTERVAL_ADDR);

	return (u8)((local_val & ((u32)0x00001000)) >> 12);
}

static inline u16 bt_controller_ps_interval_page_scan_interval_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PS_INTERVAL_ADDR);

	return (u16)((local_val & ((u32)0x00000FFF)) >> 0);
}

static inline void bt_controller_ps_interval_page_scan_interval_setf(struct cl_chip *chip, u16 pagescaninterval)
{
	ASSERT_ERR_CHIP((((u32)pagescaninterval << 0) & ~((u32)0x00000FFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PS_INTERVAL_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PS_INTERVAL_ADDR) & ~((u32)0x00000FFF)) | ((u32)pagescaninterval << 0));
}

/**
 * @brief PS_WINDOW register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    Ps_timer_run              0
 *    14    Ps_timer_ctrl             0
 *    13    Ps_int_en                 0
 *    12    Override_bb_scan          0
 *    11:00 Ps_window                 0x0
 * </pre>
 */
#define BT_CONTROLLER_PS_WINDOW_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000064)
#define BT_CONTROLLER_PS_WINDOW_OFFSET      0x00000064
#define BT_CONTROLLER_PS_WINDOW_INDEX       0x00000019
#define BT_CONTROLLER_PS_WINDOW_RESET       0x00000000

static inline u32 bt_controller_ps_window_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PS_WINDOW_ADDR);
}

static inline void bt_controller_ps_window_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PS_WINDOW_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PS_WINDOW_PS_TIMER_RUN_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_PS_WINDOW_PS_TIMER_RUN_POS    15
#define BT_CONTROLLER_PS_WINDOW_PS_TIMER_CTRL_BIT    ((u32)0x00004000)
#define BT_CONTROLLER_PS_WINDOW_PS_TIMER_CTRL_POS    14
#define BT_CONTROLLER_PS_WINDOW_PS_INT_EN_BIT    ((u32)0x00002000)
#define BT_CONTROLLER_PS_WINDOW_PS_INT_EN_POS    13
#define BT_CONTROLLER_PS_WINDOW_OVERRIDE_BB_SCAN_BIT    ((u32)0x00001000)
#define BT_CONTROLLER_PS_WINDOW_OVERRIDE_BB_SCAN_POS    12
#define BT_CONTROLLER_PS_WINDOW_PS_WINDOW_MASK    ((u32)0x00000FFF)
#define BT_CONTROLLER_PS_WINDOW_PS_WINDOW_LSB    0
#define BT_CONTROLLER_PS_WINDOW_PS_WINDOW_WIDTH    ((u32)0x0000000C)

#define BT_CONTROLLER_PS_WINDOW_PS_TIMER_RUN_RST    0x0
#define BT_CONTROLLER_PS_WINDOW_PS_TIMER_CTRL_RST    0x0
#define BT_CONTROLLER_PS_WINDOW_PS_INT_EN_RST    0x0
#define BT_CONTROLLER_PS_WINDOW_OVERRIDE_BB_SCAN_RST    0x0
#define BT_CONTROLLER_PS_WINDOW_PS_WINDOW_RST    0x0

static inline void bt_controller_ps_window_pack(struct cl_chip *chip, u8 ps_timer_run, u8 ps_timer_ctrl, u8 ps_int_en, u8 override_bb_scan, u16 ps_window)
{
	ASSERT_ERR_CHIP((((u32)ps_timer_run << 15) & ~((u32)0x00008000)) == 0);
	ASSERT_ERR_CHIP((((u32)ps_timer_ctrl << 14) & ~((u32)0x00004000)) == 0);
	ASSERT_ERR_CHIP((((u32)ps_int_en << 13) & ~((u32)0x00002000)) == 0);
	ASSERT_ERR_CHIP((((u32)override_bb_scan << 12) & ~((u32)0x00001000)) == 0);
	ASSERT_ERR_CHIP((((u32)ps_window << 0) & ~((u32)0x00000FFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PS_WINDOW_ADDR, ((u32)ps_timer_run << 15) | ((u32)ps_timer_ctrl << 14) | ((u32)ps_int_en << 13) | ((u32)override_bb_scan << 12) | ((u32)ps_window << 0));
}

static inline void bt_controller_ps_window_unpack(struct cl_chip *chip, u8 *ps_timer_run, u8 *ps_timer_ctrl, u8 *ps_int_en, u8 *override_bb_scan, u16 *ps_window)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PS_WINDOW_ADDR);

	*ps_timer_run = (local_val & ((u32)0x00008000)) >> 15;
	*ps_timer_ctrl = (local_val & ((u32)0x00004000)) >> 14;
	*ps_int_en = (local_val & ((u32)0x00002000)) >> 13;
	*override_bb_scan = (local_val & ((u32)0x00001000)) >> 12;
	*ps_window = (local_val & ((u32)0x00000FFF)) >> 0;
}

static inline u8 bt_controller_ps_window_ps_timer_run_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PS_WINDOW_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline void bt_controller_ps_window_ps_timer_run_setf(struct cl_chip *chip, u8 pstimerrun)
{
	ASSERT_ERR_CHIP((((u32)pstimerrun << 15) & ~((u32)0x00008000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PS_WINDOW_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PS_WINDOW_ADDR) & ~((u32)0x00008000)) | ((u32)pstimerrun << 15));
}

static inline u8 bt_controller_ps_window_ps_timer_ctrl_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PS_WINDOW_ADDR);

	return (u8)((local_val & ((u32)0x00004000)) >> 14);
}

static inline void bt_controller_ps_window_ps_timer_ctrl_setf(struct cl_chip *chip, u8 pstimerctrl)
{
	ASSERT_ERR_CHIP((((u32)pstimerctrl << 14) & ~((u32)0x00004000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PS_WINDOW_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PS_WINDOW_ADDR) & ~((u32)0x00004000)) | ((u32)pstimerctrl << 14));
}

static inline u8 bt_controller_ps_window_ps_int_en_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PS_WINDOW_ADDR);

	return (u8)((local_val & ((u32)0x00002000)) >> 13);
}

static inline void bt_controller_ps_window_ps_int_en_setf(struct cl_chip *chip, u8 psinten)
{
	ASSERT_ERR_CHIP((((u32)psinten << 13) & ~((u32)0x00002000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PS_WINDOW_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PS_WINDOW_ADDR) & ~((u32)0x00002000)) | ((u32)psinten << 13));
}

static inline u8 bt_controller_ps_window_override_bb_scan_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PS_WINDOW_ADDR);

	return (u8)((local_val & ((u32)0x00001000)) >> 12);
}

static inline void bt_controller_ps_window_override_bb_scan_setf(struct cl_chip *chip, u8 overridebbscan)
{
	ASSERT_ERR_CHIP((((u32)overridebbscan << 12) & ~((u32)0x00001000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PS_WINDOW_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PS_WINDOW_ADDR) & ~((u32)0x00001000)) | ((u32)overridebbscan << 12));
}

static inline u16 bt_controller_ps_window_ps_window_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PS_WINDOW_ADDR);

	return (u16)((local_val & ((u32)0x00000FFF)) >> 0);
}

static inline void bt_controller_ps_window_ps_window_setf(struct cl_chip *chip, u16 pswindow)
{
	ASSERT_ERR_CHIP((((u32)pswindow << 0) & ~((u32)0x00000FFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PS_WINDOW_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PS_WINDOW_ADDR) & ~((u32)0x00000FFF)) | ((u32)pswindow << 0));
}

/**
 * @brief IS_INTERVAL register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:12 is_interval_reg_12_to_15_bits_are_reserved 0x0
 *    11:00 Inquiry_scan_interval     0x0
 * </pre>
 */
#define BT_CONTROLLER_IS_INTERVAL_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000068)
#define BT_CONTROLLER_IS_INTERVAL_OFFSET      0x00000068
#define BT_CONTROLLER_IS_INTERVAL_INDEX       0x0000001A
#define BT_CONTROLLER_IS_INTERVAL_RESET       0x00000000

static inline u32 bt_controller_is_interval_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_IS_INTERVAL_ADDR);
}

static inline void bt_controller_is_interval_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IS_INTERVAL_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IS_INTERVAL_IS_INTERVAL_REG_12_TO_15_BITS_ARE_RESERVED_MASK    ((u32)0x0000F000)
#define BT_CONTROLLER_IS_INTERVAL_IS_INTERVAL_REG_12_TO_15_BITS_ARE_RESERVED_LSB    12
#define BT_CONTROLLER_IS_INTERVAL_IS_INTERVAL_REG_12_TO_15_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_IS_INTERVAL_INQUIRY_SCAN_INTERVAL_MASK    ((u32)0x00000FFF)
#define BT_CONTROLLER_IS_INTERVAL_INQUIRY_SCAN_INTERVAL_LSB    0
#define BT_CONTROLLER_IS_INTERVAL_INQUIRY_SCAN_INTERVAL_WIDTH    ((u32)0x0000000C)

#define BT_CONTROLLER_IS_INTERVAL_IS_INTERVAL_REG_12_TO_15_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_IS_INTERVAL_INQUIRY_SCAN_INTERVAL_RST    0x0

static inline void bt_controller_is_interval_pack(struct cl_chip *chip, u8 is_interval_reg_12_to_15_bits_are_reserved, u16 inquiry_scan_interval)
{
	ASSERT_ERR_CHIP((((u32)is_interval_reg_12_to_15_bits_are_reserved << 12) & ~((u32)0x0000F000)) == 0);
	ASSERT_ERR_CHIP((((u32)inquiry_scan_interval << 0) & ~((u32)0x00000FFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IS_INTERVAL_ADDR, ((u32)is_interval_reg_12_to_15_bits_are_reserved << 12) | ((u32)inquiry_scan_interval << 0));
}

static inline void bt_controller_is_interval_unpack(struct cl_chip *chip, u8 *is_interval_reg_12_to_15_bits_are_reserved, u16 *inquiry_scan_interval)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IS_INTERVAL_ADDR);

	*is_interval_reg_12_to_15_bits_are_reserved = (local_val & ((u32)0x0000F000)) >> 12;
	*inquiry_scan_interval = (local_val & ((u32)0x00000FFF)) >> 0;
}

static inline u8 bt_controller_is_interval_is_interval_reg_12_to_15_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IS_INTERVAL_ADDR);

	return (u8)((local_val & ((u32)0x0000F000)) >> 12);
}

static inline u16 bt_controller_is_interval_inquiry_scan_interval_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IS_INTERVAL_ADDR);

	return (u16)((local_val & ((u32)0x00000FFF)) >> 0);
}

static inline void bt_controller_is_interval_inquiry_scan_interval_setf(struct cl_chip *chip, u16 inquiryscaninterval)
{
	ASSERT_ERR_CHIP((((u32)inquiryscaninterval << 0) & ~((u32)0x00000FFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IS_INTERVAL_ADDR, (cl_reg_read(chip, BT_CONTROLLER_IS_INTERVAL_ADDR) & ~((u32)0x00000FFF)) | ((u32)inquiryscaninterval << 0));
}

/**
 * @brief IS_WINDOW register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    reload_en                 0
 *    14    scan_incr_en              0
 *    13    is_int_en                 0
 *    12    Inq_Scan_type             0
 *    11:00 is_window                 0x0
 * </pre>
 */
#define BT_CONTROLLER_IS_WINDOW_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000006C)
#define BT_CONTROLLER_IS_WINDOW_OFFSET      0x0000006C
#define BT_CONTROLLER_IS_WINDOW_INDEX       0x0000001B
#define BT_CONTROLLER_IS_WINDOW_RESET       0x00000000

static inline u32 bt_controller_is_window_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_IS_WINDOW_ADDR);
}

static inline void bt_controller_is_window_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IS_WINDOW_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IS_WINDOW_RELOAD_EN_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_IS_WINDOW_RELOAD_EN_POS    15
#define BT_CONTROLLER_IS_WINDOW_SCAN_INCR_EN_BIT    ((u32)0x00004000)
#define BT_CONTROLLER_IS_WINDOW_SCAN_INCR_EN_POS    14
#define BT_CONTROLLER_IS_WINDOW_IS_INT_EN_BIT    ((u32)0x00002000)
#define BT_CONTROLLER_IS_WINDOW_IS_INT_EN_POS    13
#define BT_CONTROLLER_IS_WINDOW_INQ_SCAN_TYPE_BIT    ((u32)0x00001000)
#define BT_CONTROLLER_IS_WINDOW_INQ_SCAN_TYPE_POS    12
#define BT_CONTROLLER_IS_WINDOW_IS_WINDOW_MASK    ((u32)0x00000FFF)
#define BT_CONTROLLER_IS_WINDOW_IS_WINDOW_LSB    0
#define BT_CONTROLLER_IS_WINDOW_IS_WINDOW_WIDTH    ((u32)0x0000000C)

#define BT_CONTROLLER_IS_WINDOW_RELOAD_EN_RST    0x0
#define BT_CONTROLLER_IS_WINDOW_SCAN_INCR_EN_RST    0x0
#define BT_CONTROLLER_IS_WINDOW_IS_INT_EN_RST    0x0
#define BT_CONTROLLER_IS_WINDOW_INQ_SCAN_TYPE_RST    0x0
#define BT_CONTROLLER_IS_WINDOW_IS_WINDOW_RST    0x0

static inline void bt_controller_is_window_pack(struct cl_chip *chip, u8 reload_en, u8 scan_incr_en, u8 is_int_en, u8 inq_scan_type, u16 is_window)
{
	ASSERT_ERR_CHIP((((u32)reload_en << 15) & ~((u32)0x00008000)) == 0);
	ASSERT_ERR_CHIP((((u32)scan_incr_en << 14) & ~((u32)0x00004000)) == 0);
	ASSERT_ERR_CHIP((((u32)is_int_en << 13) & ~((u32)0x00002000)) == 0);
	ASSERT_ERR_CHIP((((u32)inq_scan_type << 12) & ~((u32)0x00001000)) == 0);
	ASSERT_ERR_CHIP((((u32)is_window << 0) & ~((u32)0x00000FFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IS_WINDOW_ADDR, ((u32)reload_en << 15) | ((u32)scan_incr_en << 14) | ((u32)is_int_en << 13) | ((u32)inq_scan_type << 12) | ((u32)is_window << 0));
}

static inline void bt_controller_is_window_unpack(struct cl_chip *chip, u8 *reload_en, u8 *scan_incr_en, u8 *is_int_en, u8 *inq_scan_type, u16 *is_window)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IS_WINDOW_ADDR);

	*reload_en = (local_val & ((u32)0x00008000)) >> 15;
	*scan_incr_en = (local_val & ((u32)0x00004000)) >> 14;
	*is_int_en = (local_val & ((u32)0x00002000)) >> 13;
	*inq_scan_type = (local_val & ((u32)0x00001000)) >> 12;
	*is_window = (local_val & ((u32)0x00000FFF)) >> 0;
}

static inline u8 bt_controller_is_window_reload_en_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IS_WINDOW_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline void bt_controller_is_window_reload_en_setf(struct cl_chip *chip, u8 reloaden)
{
	ASSERT_ERR_CHIP((((u32)reloaden << 15) & ~((u32)0x00008000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IS_WINDOW_ADDR, (cl_reg_read(chip, BT_CONTROLLER_IS_WINDOW_ADDR) & ~((u32)0x00008000)) | ((u32)reloaden << 15));
}

static inline u8 bt_controller_is_window_scan_incr_en_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IS_WINDOW_ADDR);

	return (u8)((local_val & ((u32)0x00004000)) >> 14);
}

static inline void bt_controller_is_window_scan_incr_en_setf(struct cl_chip *chip, u8 scanincren)
{
	ASSERT_ERR_CHIP((((u32)scanincren << 14) & ~((u32)0x00004000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IS_WINDOW_ADDR, (cl_reg_read(chip, BT_CONTROLLER_IS_WINDOW_ADDR) & ~((u32)0x00004000)) | ((u32)scanincren << 14));
}

static inline u8 bt_controller_is_window_is_int_en_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IS_WINDOW_ADDR);

	return (u8)((local_val & ((u32)0x00002000)) >> 13);
}

static inline void bt_controller_is_window_is_int_en_setf(struct cl_chip *chip, u8 isinten)
{
	ASSERT_ERR_CHIP((((u32)isinten << 13) & ~((u32)0x00002000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IS_WINDOW_ADDR, (cl_reg_read(chip, BT_CONTROLLER_IS_WINDOW_ADDR) & ~((u32)0x00002000)) | ((u32)isinten << 13));
}

static inline u8 bt_controller_is_window_inq_scan_type_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IS_WINDOW_ADDR);

	return (u8)((local_val & ((u32)0x00001000)) >> 12);
}

static inline void bt_controller_is_window_inq_scan_type_setf(struct cl_chip *chip, u8 inqscantype)
{
	ASSERT_ERR_CHIP((((u32)inqscantype << 12) & ~((u32)0x00001000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IS_WINDOW_ADDR, (cl_reg_read(chip, BT_CONTROLLER_IS_WINDOW_ADDR) & ~((u32)0x00001000)) | ((u32)inqscantype << 12));
}

static inline u16 bt_controller_is_window_is_window_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IS_WINDOW_ADDR);

	return (u16)((local_val & ((u32)0x00000FFF)) >> 0);
}

static inline void bt_controller_is_window_is_window_setf(struct cl_chip *chip, u16 iswindow)
{
	ASSERT_ERR_CHIP((((u32)iswindow << 0) & ~((u32)0x00000FFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IS_WINDOW_ADDR, (cl_reg_read(chip, BT_CONTROLLER_IS_WINDOW_ADDR) & ~((u32)0x00000FFF)) | ((u32)iswindow << 0));
}

/**
 * @brief TOSTS_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    Piconet_id                0
 *    14:10 tosts_reg_10_to_15_bits_are_reserved 0x0
 *    09    Hold_end                  0
 *    08    hold_start                0
 *    07    Park_nc_to                0
 *    06    mss_success               0
 *    05    unpark_req                0
 *    04    Retx_abort_or_nbc_expiry  0
 *    03    pr_to                     0
 *    02    page_to                   0
 *    01    nc_to                     0
 *    00    inq_to                    0
 * </pre>
 */
#define BT_CONTROLLER_TOSTS_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000070)
#define BT_CONTROLLER_TOSTS_REG_OFFSET      0x00000070
#define BT_CONTROLLER_TOSTS_REG_INDEX       0x0000001C
#define BT_CONTROLLER_TOSTS_REG_RESET       0x00000000

static inline u32 bt_controller_tosts_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TOSTS_REG_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_TOSTS_REG_PICONET_ID_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_TOSTS_REG_PICONET_ID_POS    15
#define BT_CONTROLLER_TOSTS_REG_TOSTS_REG_10_TO_15_BITS_ARE_RESERVED_MASK    ((u32)0x00007C00)
#define BT_CONTROLLER_TOSTS_REG_TOSTS_REG_10_TO_15_BITS_ARE_RESERVED_LSB    10
#define BT_CONTROLLER_TOSTS_REG_TOSTS_REG_10_TO_15_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000005)
#define BT_CONTROLLER_TOSTS_REG_HOLD_END_BIT    ((u32)0x00000200)
#define BT_CONTROLLER_TOSTS_REG_HOLD_END_POS    9
#define BT_CONTROLLER_TOSTS_REG_HOLD_START_BIT    ((u32)0x00000100)
#define BT_CONTROLLER_TOSTS_REG_HOLD_START_POS    8
#define BT_CONTROLLER_TOSTS_REG_PARK_NC_TO_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_TOSTS_REG_PARK_NC_TO_POS    7
#define BT_CONTROLLER_TOSTS_REG_MSS_SUCCESS_BIT    ((u32)0x00000040)
#define BT_CONTROLLER_TOSTS_REG_MSS_SUCCESS_POS    6
#define BT_CONTROLLER_TOSTS_REG_UNPARK_REQ_BIT    ((u32)0x00000020)
#define BT_CONTROLLER_TOSTS_REG_UNPARK_REQ_POS    5
#define BT_CONTROLLER_TOSTS_REG_RETX_ABORT_OR_NBC_EXPIRY_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_TOSTS_REG_RETX_ABORT_OR_NBC_EXPIRY_POS    4
#define BT_CONTROLLER_TOSTS_REG_PR_TO_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_TOSTS_REG_PR_TO_POS    3
#define BT_CONTROLLER_TOSTS_REG_PAGE_TO_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_TOSTS_REG_PAGE_TO_POS    2
#define BT_CONTROLLER_TOSTS_REG_NC_TO_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_TOSTS_REG_NC_TO_POS    1
#define BT_CONTROLLER_TOSTS_REG_INQ_TO_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_TOSTS_REG_INQ_TO_POS    0

#define BT_CONTROLLER_TOSTS_REG_PICONET_ID_RST    0x0
#define BT_CONTROLLER_TOSTS_REG_TOSTS_REG_10_TO_15_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TOSTS_REG_HOLD_END_RST    0x0
#define BT_CONTROLLER_TOSTS_REG_HOLD_START_RST    0x0
#define BT_CONTROLLER_TOSTS_REG_PARK_NC_TO_RST    0x0
#define BT_CONTROLLER_TOSTS_REG_MSS_SUCCESS_RST    0x0
#define BT_CONTROLLER_TOSTS_REG_UNPARK_REQ_RST    0x0
#define BT_CONTROLLER_TOSTS_REG_RETX_ABORT_OR_NBC_EXPIRY_RST    0x0
#define BT_CONTROLLER_TOSTS_REG_PR_TO_RST    0x0
#define BT_CONTROLLER_TOSTS_REG_PAGE_TO_RST    0x0
#define BT_CONTROLLER_TOSTS_REG_NC_TO_RST    0x0
#define BT_CONTROLLER_TOSTS_REG_INQ_TO_RST    0x0

static inline void bt_controller_tosts_reg_unpack(struct cl_chip *chip, u8 *piconet_id, u8 *tosts_reg_10_to_15_bits_are_reserved, u8 *hold_end, u8 *hold_start, u8 *park_nc_to, u8 *mss_success, u8 *unpark_req, u8 *retx_abort_or_nbc_expiry, u8 *pr_to, u8 *page_to, u8 *nc_to, u8 *inq_to)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TOSTS_REG_ADDR);

	*piconet_id = (local_val & ((u32)0x00008000)) >> 15;
	*tosts_reg_10_to_15_bits_are_reserved = (local_val & ((u32)0x00007C00)) >> 10;
	*hold_end = (local_val & ((u32)0x00000200)) >> 9;
	*hold_start = (local_val & ((u32)0x00000100)) >> 8;
	*park_nc_to = (local_val & ((u32)0x00000080)) >> 7;
	*mss_success = (local_val & ((u32)0x00000040)) >> 6;
	*unpark_req = (local_val & ((u32)0x00000020)) >> 5;
	*retx_abort_or_nbc_expiry = (local_val & ((u32)0x00000010)) >> 4;
	*pr_to = (local_val & ((u32)0x00000008)) >> 3;
	*page_to = (local_val & ((u32)0x00000004)) >> 2;
	*nc_to = (local_val & ((u32)0x00000002)) >> 1;
	*inq_to = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_tosts_reg_piconet_id_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TOSTS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline u8 bt_controller_tosts_reg_tosts_reg_10_to_15_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TOSTS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00007C00)) >> 10);
}

static inline u8 bt_controller_tosts_reg_hold_end_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TOSTS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000200)) >> 9);
}

static inline u8 bt_controller_tosts_reg_hold_start_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TOSTS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000100)) >> 8);
}

static inline u8 bt_controller_tosts_reg_park_nc_to_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TOSTS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline u8 bt_controller_tosts_reg_mss_success_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TOSTS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000040)) >> 6);
}

static inline u8 bt_controller_tosts_reg_unpark_req_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TOSTS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000020)) >> 5);
}

static inline u8 bt_controller_tosts_reg_retx_abort_or_nbc_expiry_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TOSTS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline u8 bt_controller_tosts_reg_pr_to_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TOSTS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline u8 bt_controller_tosts_reg_page_to_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TOSTS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline u8 bt_controller_tosts_reg_nc_to_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TOSTS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline u8 bt_controller_tosts_reg_inq_to_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TOSTS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

/**
 * @brief TB_REGISTER register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 tbeacon                   0x0
 * </pre>
 */
#define BT_CONTROLLER_TB_REGISTER_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000074)
#define BT_CONTROLLER_TB_REGISTER_OFFSET      0x00000074
#define BT_CONTROLLER_TB_REGISTER_INDEX       0x0000001D
#define BT_CONTROLLER_TB_REGISTER_RESET       0x00000000

static inline u32 bt_controller_tb_register_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TB_REGISTER_ADDR);
}

static inline void bt_controller_tb_register_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TB_REGISTER_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TB_REGISTER_TBEACON_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_TB_REGISTER_TBEACON_LSB    0
#define BT_CONTROLLER_TB_REGISTER_TBEACON_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_TB_REGISTER_TBEACON_RST    0x0

static inline u16 bt_controller_tb_register_tbeacon_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TB_REGISTER_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_tb_register_tbeacon_setf(struct cl_chip *chip, u16 tbeacon)
{
	ASSERT_ERR_CHIP((((u32)tbeacon << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TB_REGISTER_ADDR, (u32)tbeacon << 0);
}

/**
 * @brief DB_REGISTER register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 dbeacon                   0x0
 * </pre>
 */
#define BT_CONTROLLER_DB_REGISTER_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000078)
#define BT_CONTROLLER_DB_REGISTER_OFFSET      0x00000078
#define BT_CONTROLLER_DB_REGISTER_INDEX       0x0000001E
#define BT_CONTROLLER_DB_REGISTER_RESET       0x00000000

static inline u32 bt_controller_db_register_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_DB_REGISTER_ADDR);
}

static inline void bt_controller_db_register_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_DB_REGISTER_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_DB_REGISTER_DBEACON_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_DB_REGISTER_DBEACON_LSB    0
#define BT_CONTROLLER_DB_REGISTER_DBEACON_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_DB_REGISTER_DBEACON_RST    0x0

static inline u16 bt_controller_db_register_dbeacon_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DB_REGISTER_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_db_register_dbeacon_setf(struct cl_chip *chip, u16 dbeacon)
{
	ASSERT_ERR_CHIP((((u32)dbeacon << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_DB_REGISTER_ADDR, (u32)dbeacon << 0);
}

/**
 * @brief NACC_DACC_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 N_acc_slots               0x0
 *    07:00 daccess                   0x0
 * </pre>
 */
#define BT_CONTROLLER_NACC_DACC_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000007C)
#define BT_CONTROLLER_NACC_DACC_REG_OFFSET      0x0000007C
#define BT_CONTROLLER_NACC_DACC_REG_INDEX       0x0000001F
#define BT_CONTROLLER_NACC_DACC_REG_RESET       0x00000000

static inline u32 bt_controller_nacc_dacc_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_NACC_DACC_REG_ADDR);
}

static inline void bt_controller_nacc_dacc_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_NACC_DACC_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_NACC_DACC_REG_N_ACC_SLOTS_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_NACC_DACC_REG_N_ACC_SLOTS_LSB    8
#define BT_CONTROLLER_NACC_DACC_REG_N_ACC_SLOTS_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_NACC_DACC_REG_DACCESS_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_NACC_DACC_REG_DACCESS_LSB    0
#define BT_CONTROLLER_NACC_DACC_REG_DACCESS_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_NACC_DACC_REG_N_ACC_SLOTS_RST    0x0
#define BT_CONTROLLER_NACC_DACC_REG_DACCESS_RST    0x0

static inline void bt_controller_nacc_dacc_reg_pack(struct cl_chip *chip, u8 n_acc_slots, u8 daccess)
{
	ASSERT_ERR_CHIP((((u32)n_acc_slots << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)daccess << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_NACC_DACC_REG_ADDR, ((u32)n_acc_slots << 8) | ((u32)daccess << 0));
}

static inline void bt_controller_nacc_dacc_reg_unpack(struct cl_chip *chip, u8 *n_acc_slots, u8 *daccess)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_NACC_DACC_REG_ADDR);

	*n_acc_slots = (local_val & ((u32)0x0000FF00)) >> 8;
	*daccess = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u8 bt_controller_nacc_dacc_reg_n_acc_slots_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_NACC_DACC_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_nacc_dacc_reg_n_acc_slots_setf(struct cl_chip *chip, u8 naccslots)
{
	ASSERT_ERR_CHIP((((u32)naccslots << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_NACC_DACC_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_NACC_DACC_REG_ADDR) & ~((u32)0x0000FF00)) | ((u32)naccslots << 8));
}

static inline u8 bt_controller_nacc_dacc_reg_daccess_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_NACC_DACC_REG_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

static inline void bt_controller_nacc_dacc_reg_daccess_setf(struct cl_chip *chip, u8 daccess)
{
	ASSERT_ERR_CHIP((((u32)daccess << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_NACC_DACC_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_NACC_DACC_REG_ADDR) & ~((u32)0x000000FF)) | ((u32)daccess << 0));
}

/**
 * @brief DELTAB_TACC_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 Deltab                    0x0
 *    07:00 Taccess                   0x0
 * </pre>
 */
#define BT_CONTROLLER_DELTAB_TACC_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000080)
#define BT_CONTROLLER_DELTAB_TACC_REG_OFFSET      0x00000080
#define BT_CONTROLLER_DELTAB_TACC_REG_INDEX       0x00000020
#define BT_CONTROLLER_DELTAB_TACC_REG_RESET       0x00000000

static inline u32 bt_controller_deltab_tacc_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_DELTAB_TACC_REG_ADDR);
}

static inline void bt_controller_deltab_tacc_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_DELTAB_TACC_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_DELTAB_TACC_REG_DELTAB_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_DELTAB_TACC_REG_DELTAB_LSB    8
#define BT_CONTROLLER_DELTAB_TACC_REG_DELTAB_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_DELTAB_TACC_REG_TACCESS_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_DELTAB_TACC_REG_TACCESS_LSB    0
#define BT_CONTROLLER_DELTAB_TACC_REG_TACCESS_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_DELTAB_TACC_REG_DELTAB_RST    0x0
#define BT_CONTROLLER_DELTAB_TACC_REG_TACCESS_RST    0x0

static inline void bt_controller_deltab_tacc_reg_pack(struct cl_chip *chip, u8 deltab, u8 taccess)
{
	ASSERT_ERR_CHIP((((u32)deltab << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)taccess << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_DELTAB_TACC_REG_ADDR, ((u32)deltab << 8) | ((u32)taccess << 0));
}

static inline void bt_controller_deltab_tacc_reg_unpack(struct cl_chip *chip, u8 *deltab, u8 *taccess)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DELTAB_TACC_REG_ADDR);

	*deltab = (local_val & ((u32)0x0000FF00)) >> 8;
	*taccess = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u8 bt_controller_deltab_tacc_reg_deltab_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DELTAB_TACC_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_deltab_tacc_reg_deltab_setf(struct cl_chip *chip, u8 deltab)
{
	ASSERT_ERR_CHIP((((u32)deltab << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_DELTAB_TACC_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_DELTAB_TACC_REG_ADDR) & ~((u32)0x0000FF00)) | ((u32)deltab << 8));
}

static inline u8 bt_controller_deltab_tacc_reg_taccess_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DELTAB_TACC_REG_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

static inline void bt_controller_deltab_tacc_reg_taccess_setf(struct cl_chip *chip, u8 taccess)
{
	ASSERT_ERR_CHIP((((u32)taccess << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_DELTAB_TACC_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_DELTAB_TACC_REG_ADDR) & ~((u32)0x000000FF)) | ((u32)taccess << 0));
}

/**
 * @brief MACC_NPOLL_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:12 Nretrans                  0x0
 *    11:08 Maccess                   0x0
 *    07:00 Npoll                     0x0
 * </pre>
 */
#define BT_CONTROLLER_MACC_NPOLL_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000084)
#define BT_CONTROLLER_MACC_NPOLL_REG_OFFSET      0x00000084
#define BT_CONTROLLER_MACC_NPOLL_REG_INDEX       0x00000021
#define BT_CONTROLLER_MACC_NPOLL_REG_RESET       0x00000000

static inline u32 bt_controller_macc_npoll_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_MACC_NPOLL_REG_ADDR);
}

static inline void bt_controller_macc_npoll_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_MACC_NPOLL_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_MACC_NPOLL_REG_NRETRANS_MASK    ((u32)0x0000F000)
#define BT_CONTROLLER_MACC_NPOLL_REG_NRETRANS_LSB    12
#define BT_CONTROLLER_MACC_NPOLL_REG_NRETRANS_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_MACC_NPOLL_REG_MACCESS_MASK    ((u32)0x00000F00)
#define BT_CONTROLLER_MACC_NPOLL_REG_MACCESS_LSB    8
#define BT_CONTROLLER_MACC_NPOLL_REG_MACCESS_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_MACC_NPOLL_REG_NPOLL_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_MACC_NPOLL_REG_NPOLL_LSB    0
#define BT_CONTROLLER_MACC_NPOLL_REG_NPOLL_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_MACC_NPOLL_REG_NRETRANS_RST    0x0
#define BT_CONTROLLER_MACC_NPOLL_REG_MACCESS_RST    0x0
#define BT_CONTROLLER_MACC_NPOLL_REG_NPOLL_RST    0x0

static inline void bt_controller_macc_npoll_reg_pack(struct cl_chip *chip, u8 nretrans, u8 maccess, u8 npoll)
{
	ASSERT_ERR_CHIP((((u32)nretrans << 12) & ~((u32)0x0000F000)) == 0);
	ASSERT_ERR_CHIP((((u32)maccess << 8) & ~((u32)0x00000F00)) == 0);
	ASSERT_ERR_CHIP((((u32)npoll << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_MACC_NPOLL_REG_ADDR, ((u32)nretrans << 12) | ((u32)maccess << 8) | ((u32)npoll << 0));
}

static inline void bt_controller_macc_npoll_reg_unpack(struct cl_chip *chip, u8 *nretrans, u8 *maccess, u8 *npoll)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MACC_NPOLL_REG_ADDR);

	*nretrans = (local_val & ((u32)0x0000F000)) >> 12;
	*maccess = (local_val & ((u32)0x00000F00)) >> 8;
	*npoll = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u8 bt_controller_macc_npoll_reg_nretrans_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MACC_NPOLL_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000F000)) >> 12);
}

static inline void bt_controller_macc_npoll_reg_nretrans_setf(struct cl_chip *chip, u8 nretrans)
{
	ASSERT_ERR_CHIP((((u32)nretrans << 12) & ~((u32)0x0000F000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_MACC_NPOLL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_MACC_NPOLL_REG_ADDR) & ~((u32)0x0000F000)) | ((u32)nretrans << 12));
}

static inline u8 bt_controller_macc_npoll_reg_maccess_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MACC_NPOLL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000F00)) >> 8);
}

static inline void bt_controller_macc_npoll_reg_maccess_setf(struct cl_chip *chip, u8 maccess)
{
	ASSERT_ERR_CHIP((((u32)maccess << 8) & ~((u32)0x00000F00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_MACC_NPOLL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_MACC_NPOLL_REG_ADDR) & ~((u32)0x00000F00)) | ((u32)maccess << 8));
}

static inline u8 bt_controller_macc_npoll_reg_npoll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MACC_NPOLL_REG_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

static inline void bt_controller_macc_npoll_reg_npoll_setf(struct cl_chip *chip, u8 npoll)
{
	ASSERT_ERR_CHIP((((u32)npoll << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_MACC_NPOLL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_MACC_NPOLL_REG_ADDR) & ~((u32)0x000000FF)) | ((u32)npoll << 0));
}

/**
 * @brief ARADDR_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 araddr_reg_8_to_15_bits_are_reserved 0x0
 *    07:00 Ar_addr                   0x0
 * </pre>
 */
#define BT_CONTROLLER_ARADDR_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000088)
#define BT_CONTROLLER_ARADDR_REG_OFFSET      0x00000088
#define BT_CONTROLLER_ARADDR_REG_INDEX       0x00000022
#define BT_CONTROLLER_ARADDR_REG_RESET       0x00000000

static inline u32 bt_controller_araddr_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_ARADDR_REG_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_ARADDR_REG_ARADDR_REG_8_TO_15_BITS_ARE_RESERVED_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_ARADDR_REG_ARADDR_REG_8_TO_15_BITS_ARE_RESERVED_LSB    8
#define BT_CONTROLLER_ARADDR_REG_ARADDR_REG_8_TO_15_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_ARADDR_REG_AR_ADDR_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_ARADDR_REG_AR_ADDR_LSB    0
#define BT_CONTROLLER_ARADDR_REG_AR_ADDR_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_ARADDR_REG_ARADDR_REG_8_TO_15_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_ARADDR_REG_AR_ADDR_RST    0x0

static inline void bt_controller_araddr_reg_unpack(struct cl_chip *chip, u8 *araddr_reg_8_to_15_bits_are_reserved, u8 *ar_addr)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ARADDR_REG_ADDR);

	*araddr_reg_8_to_15_bits_are_reserved = (local_val & ((u32)0x0000FF00)) >> 8;
	*ar_addr = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u8 bt_controller_araddr_reg_araddr_reg_8_to_15_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ARADDR_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline u8 bt_controller_araddr_reg_ar_addr_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ARADDR_REG_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

/**
 * @brief BEC_NBC_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 Bcn_rep_nb                0x0
 *    07:00 Nbc                       0x0
 * </pre>
 */
#define BT_CONTROLLER_BEC_NBC_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000008C)
#define BT_CONTROLLER_BEC_NBC_REG_OFFSET      0x0000008C
#define BT_CONTROLLER_BEC_NBC_REG_INDEX       0x00000023
#define BT_CONTROLLER_BEC_NBC_REG_RESET       0x00000000

static inline u32 bt_controller_bec_nbc_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_BEC_NBC_REG_ADDR);
}

static inline void bt_controller_bec_nbc_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_BEC_NBC_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_BEC_NBC_REG_BCN_REP_NB_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_BEC_NBC_REG_BCN_REP_NB_LSB    8
#define BT_CONTROLLER_BEC_NBC_REG_BCN_REP_NB_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_BEC_NBC_REG_NBC_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_BEC_NBC_REG_NBC_LSB    0
#define BT_CONTROLLER_BEC_NBC_REG_NBC_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_BEC_NBC_REG_BCN_REP_NB_RST    0x0
#define BT_CONTROLLER_BEC_NBC_REG_NBC_RST    0x0

static inline void bt_controller_bec_nbc_reg_pack(struct cl_chip *chip, u8 bcn_rep_nb, u8 nbc)
{
	ASSERT_ERR_CHIP((((u32)bcn_rep_nb << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)nbc << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_BEC_NBC_REG_ADDR, ((u32)bcn_rep_nb << 8) | ((u32)nbc << 0));
}

static inline void bt_controller_bec_nbc_reg_unpack(struct cl_chip *chip, u8 *bcn_rep_nb, u8 *nbc)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_BEC_NBC_REG_ADDR);

	*bcn_rep_nb = (local_val & ((u32)0x0000FF00)) >> 8;
	*nbc = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u8 bt_controller_bec_nbc_reg_bcn_rep_nb_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_BEC_NBC_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_bec_nbc_reg_bcn_rep_nb_setf(struct cl_chip *chip, u8 bcnrepnb)
{
	ASSERT_ERR_CHIP((((u32)bcnrepnb << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_BEC_NBC_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_BEC_NBC_REG_ADDR) & ~((u32)0x0000FF00)) | ((u32)bcnrepnb << 8));
}

static inline u8 bt_controller_bec_nbc_reg_nbc_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_BEC_NBC_REG_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

static inline void bt_controller_bec_nbc_reg_nbc_setf(struct cl_chip *chip, u8 nbc)
{
	ASSERT_ERR_CHIP((((u32)nbc << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_BEC_NBC_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_BEC_NBC_REG_ADDR) & ~((u32)0x000000FF)) | ((u32)nbc << 0));
}

/**
 * @brief DSNIFF_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 Dsniff_or_Dhold_or_Dpoll  0x0
 * </pre>
 */
#define BT_CONTROLLER_DSNIFF_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000090)
#define BT_CONTROLLER_DSNIFF_REG_OFFSET      0x00000090
#define BT_CONTROLLER_DSNIFF_REG_INDEX       0x00000024
#define BT_CONTROLLER_DSNIFF_REG_RESET       0x00000000

static inline u32 bt_controller_dsniff_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_DSNIFF_REG_ADDR);
}

static inline void bt_controller_dsniff_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_DSNIFF_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_DSNIFF_REG_DSNIFF_OR_DHOLD_OR_DPOLL_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_DSNIFF_REG_DSNIFF_OR_DHOLD_OR_DPOLL_LSB    0
#define BT_CONTROLLER_DSNIFF_REG_DSNIFF_OR_DHOLD_OR_DPOLL_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_DSNIFF_REG_DSNIFF_OR_DHOLD_OR_DPOLL_RST    0x0

static inline u16 bt_controller_dsniff_reg_dsniff_or_dhold_or_dpoll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DSNIFF_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_dsniff_reg_dsniff_or_dhold_or_dpoll_setf(struct cl_chip *chip, u16 dsniffordholdordpoll)
{
	ASSERT_ERR_CHIP((((u32)dsniffordholdordpoll << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_DSNIFF_REG_ADDR, (u32)dsniffordholdordpoll << 0);
}

/**
 * @brief ATTEMPT_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 sniff_attempt             0x0
 * </pre>
 */
#define BT_CONTROLLER_ATTEMPT_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000094)
#define BT_CONTROLLER_ATTEMPT_REG_OFFSET      0x00000094
#define BT_CONTROLLER_ATTEMPT_REG_INDEX       0x00000025
#define BT_CONTROLLER_ATTEMPT_REG_RESET       0x00000000

static inline void bt_controller_attempt_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_ATTEMPT_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_ATTEMPT_REG_SNIFF_ATTEMPT_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_ATTEMPT_REG_SNIFF_ATTEMPT_LSB    0
#define BT_CONTROLLER_ATTEMPT_REG_SNIFF_ATTEMPT_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_ATTEMPT_REG_SNIFF_ATTEMPT_RST    0x0

static inline void bt_controller_attempt_reg_sniff_attempt_setf(struct cl_chip *chip, u16 sniffattempt)
{
	ASSERT_ERR_CHIP((((u32)sniffattempt << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ATTEMPT_REG_ADDR, (u32)sniffattempt << 0);
}

/**
 * @brief SNIFFTO_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 Sniff_timeout             0x0
 * </pre>
 */
#define BT_CONTROLLER_SNIFFTO_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000098)
#define BT_CONTROLLER_SNIFFTO_REG_OFFSET      0x00000098
#define BT_CONTROLLER_SNIFFTO_REG_INDEX       0x00000026
#define BT_CONTROLLER_SNIFFTO_REG_RESET       0x00000000

static inline u32 bt_controller_sniffto_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_SNIFFTO_REG_ADDR);
}

static inline void bt_controller_sniffto_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_SNIFFTO_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_SNIFFTO_REG_SNIFF_TIMEOUT_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_SNIFFTO_REG_SNIFF_TIMEOUT_LSB    0
#define BT_CONTROLLER_SNIFFTO_REG_SNIFF_TIMEOUT_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_SNIFFTO_REG_SNIFF_TIMEOUT_RST    0x0

static inline u16 bt_controller_sniffto_reg_sniff_timeout_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SNIFFTO_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_sniffto_reg_sniff_timeout_setf(struct cl_chip *chip, u16 snifftimeout)
{
	ASSERT_ERR_CHIP((((u32)snifftimeout << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SNIFFTO_REG_ADDR, (u32)snifftimeout << 0);
}

/**
 * @brief TSNIFF_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 Sniff_interval_or_Hold_period_or_Tpoll 0x0
 * </pre>
 */
#define BT_CONTROLLER_TSNIFF_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000009C)
#define BT_CONTROLLER_TSNIFF_REG_OFFSET      0x0000009C
#define BT_CONTROLLER_TSNIFF_REG_INDEX       0x00000027
#define BT_CONTROLLER_TSNIFF_REG_RESET       0x00000000

static inline u32 bt_controller_tsniff_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TSNIFF_REG_ADDR);
}

static inline void bt_controller_tsniff_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TSNIFF_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TSNIFF_REG_SNIFF_INTERVAL_OR_HOLD_PERIOD_OR_TPOLL_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_TSNIFF_REG_SNIFF_INTERVAL_OR_HOLD_PERIOD_OR_TPOLL_LSB    0
#define BT_CONTROLLER_TSNIFF_REG_SNIFF_INTERVAL_OR_HOLD_PERIOD_OR_TPOLL_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_TSNIFF_REG_SNIFF_INTERVAL_OR_HOLD_PERIOD_OR_TPOLL_RST    0x0

static inline u16 bt_controller_tsniff_reg_sniff_interval_or_hold_period_or_tpoll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TSNIFF_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_tsniff_reg_sniff_interval_or_hold_period_or_tpoll_setf(struct cl_chip *chip, u16 sniffintervalorholdperiodortpoll)
{
	ASSERT_ERR_CHIP((((u32)sniffintervalorholdperiodortpoll << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TSNIFF_REG_ADDR, (u32)sniffintervalorholdperiodortpoll << 0);
}

/**
 * @brief XTOL_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    xtol_reg_15th_bit_is_reserved 0
 *    14:08 Pn1_X_val_tol             0x0
 *    07    xtol_reg_7th_bit_is_reserved 0
 *    06:00 Pn0_X_val_tol             0x0
 * </pre>
 */
#define BT_CONTROLLER_XTOL_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000000A0)
#define BT_CONTROLLER_XTOL_REG_OFFSET      0x000000A0
#define BT_CONTROLLER_XTOL_REG_INDEX       0x00000028
#define BT_CONTROLLER_XTOL_REG_RESET       0x00000000

static inline u32 bt_controller_xtol_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_XTOL_REG_ADDR);
}

static inline void bt_controller_xtol_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_XTOL_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_XTOL_REG_XTOL_REG_15_TH_BIT_IS_RESERVED_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_XTOL_REG_XTOL_REG_15_TH_BIT_IS_RESERVED_POS    15
#define BT_CONTROLLER_XTOL_REG_PN_1_X_VAL_TOL_MASK    ((u32)0x00007F00)
#define BT_CONTROLLER_XTOL_REG_PN_1_X_VAL_TOL_LSB    8
#define BT_CONTROLLER_XTOL_REG_PN_1_X_VAL_TOL_WIDTH    ((u32)0x00000007)
#define BT_CONTROLLER_XTOL_REG_XTOL_REG_7_TH_BIT_IS_RESERVED_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_XTOL_REG_XTOL_REG_7_TH_BIT_IS_RESERVED_POS    7
#define BT_CONTROLLER_XTOL_REG_PN_0_X_VAL_TOL_MASK    ((u32)0x0000007F)
#define BT_CONTROLLER_XTOL_REG_PN_0_X_VAL_TOL_LSB    0
#define BT_CONTROLLER_XTOL_REG_PN_0_X_VAL_TOL_WIDTH    ((u32)0x00000007)

#define BT_CONTROLLER_XTOL_REG_XTOL_REG_15_TH_BIT_IS_RESERVED_RST    0x0
#define BT_CONTROLLER_XTOL_REG_PN_1_X_VAL_TOL_RST    0x0
#define BT_CONTROLLER_XTOL_REG_XTOL_REG_7_TH_BIT_IS_RESERVED_RST    0x0
#define BT_CONTROLLER_XTOL_REG_PN_0_X_VAL_TOL_RST    0x0

static inline void bt_controller_xtol_reg_pack(struct cl_chip *chip, u8 xtol_reg_15th_bit_is_reserved, u8 pn1_x_val_tol, u8 xtol_reg_7th_bit_is_reserved, u8 pn0_x_val_tol)
{
	ASSERT_ERR_CHIP((((u32)xtol_reg_15th_bit_is_reserved << 15) & ~((u32)0x00008000)) == 0);
	ASSERT_ERR_CHIP((((u32)pn1_x_val_tol << 8) & ~((u32)0x00007F00)) == 0);
	ASSERT_ERR_CHIP((((u32)xtol_reg_7th_bit_is_reserved << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)pn0_x_val_tol << 0) & ~((u32)0x0000007F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_XTOL_REG_ADDR, ((u32)xtol_reg_15th_bit_is_reserved << 15) | ((u32)pn1_x_val_tol << 8) | ((u32)xtol_reg_7th_bit_is_reserved << 7) | ((u32)pn0_x_val_tol << 0));
}

static inline void bt_controller_xtol_reg_unpack(struct cl_chip *chip, u8 *xtol_reg_15th_bit_is_reserved, u8 *pn1_x_val_tol, u8 *xtol_reg_7th_bit_is_reserved, u8 *pn0_x_val_tol)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_XTOL_REG_ADDR);

	*xtol_reg_15th_bit_is_reserved = (local_val & ((u32)0x00008000)) >> 15;
	*pn1_x_val_tol = (local_val & ((u32)0x00007F00)) >> 8;
	*xtol_reg_7th_bit_is_reserved = (local_val & ((u32)0x00000080)) >> 7;
	*pn0_x_val_tol = (local_val & ((u32)0x0000007F)) >> 0;
}

static inline u8 bt_controller_xtol_reg_xtol_reg_15_th_bit_is_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_XTOL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline u8 bt_controller_xtol_reg_pn_1_x_val_tol_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_XTOL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00007F00)) >> 8);
}

static inline void bt_controller_xtol_reg_pn_1_x_val_tol_setf(struct cl_chip *chip, u8 pn1xvaltol)
{
	ASSERT_ERR_CHIP((((u32)pn1xvaltol << 8) & ~((u32)0x00007F00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_XTOL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_XTOL_REG_ADDR) & ~((u32)0x00007F00)) | ((u32)pn1xvaltol << 8));
}

static inline u8 bt_controller_xtol_reg_xtol_reg_7_th_bit_is_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_XTOL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline u8 bt_controller_xtol_reg_pn_0_x_val_tol_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_XTOL_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000007F)) >> 0);
}

static inline void bt_controller_xtol_reg_pn_0_x_val_tol_setf(struct cl_chip *chip, u8 pn0xvaltol)
{
	ASSERT_ERR_CHIP((((u32)pn0xvaltol << 0) & ~((u32)0x0000007F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_XTOL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_XTOL_REG_ADDR) & ~((u32)0x0000007F)) | ((u32)pn0xvaltol << 0));
}

/**
 * @brief PHOFF_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:11 phase_offset_reg_11_to_15_bits_are_reserved 0x0
 *    10:00 Ph_offset                 0x0
 * </pre>
 */
#define BT_CONTROLLER_PHOFF_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000000A4)
#define BT_CONTROLLER_PHOFF_REG_OFFSET      0x000000A4
#define BT_CONTROLLER_PHOFF_REG_INDEX       0x00000029
#define BT_CONTROLLER_PHOFF_REG_RESET       0x00000000

static inline u32 bt_controller_phoff_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PHOFF_REG_ADDR);
}

static inline void bt_controller_phoff_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PHOFF_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PHOFF_REG_PHASE_OFFSET_REG_11_TO_15_BITS_ARE_RESERVED_MASK    ((u32)0x0000F800)
#define BT_CONTROLLER_PHOFF_REG_PHASE_OFFSET_REG_11_TO_15_BITS_ARE_RESERVED_LSB    11
#define BT_CONTROLLER_PHOFF_REG_PHASE_OFFSET_REG_11_TO_15_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000005)
#define BT_CONTROLLER_PHOFF_REG_PH_OFFSET_MASK    ((u32)0x000007FF)
#define BT_CONTROLLER_PHOFF_REG_PH_OFFSET_LSB    0
#define BT_CONTROLLER_PHOFF_REG_PH_OFFSET_WIDTH    ((u32)0x0000000B)

#define BT_CONTROLLER_PHOFF_REG_PHASE_OFFSET_REG_11_TO_15_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_PHOFF_REG_PH_OFFSET_RST    0x0

static inline void bt_controller_phoff_reg_pack(struct cl_chip *chip, u8 phase_offset_reg_11_to_15_bits_are_reserved, u16 ph_offset)
{
	ASSERT_ERR_CHIP((((u32)phase_offset_reg_11_to_15_bits_are_reserved << 11) & ~((u32)0x0000F800)) == 0);
	ASSERT_ERR_CHIP((((u32)ph_offset << 0) & ~((u32)0x000007FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PHOFF_REG_ADDR, ((u32)phase_offset_reg_11_to_15_bits_are_reserved << 11) | ((u32)ph_offset << 0));
}

static inline void bt_controller_phoff_reg_unpack(struct cl_chip *chip, u8 *phase_offset_reg_11_to_15_bits_are_reserved, u16 *ph_offset)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PHOFF_REG_ADDR);

	*phase_offset_reg_11_to_15_bits_are_reserved = (local_val & ((u32)0x0000F800)) >> 11;
	*ph_offset = (local_val & ((u32)0x000007FF)) >> 0;
}

static inline u8 bt_controller_phoff_reg_phase_offset_reg_11_to_15_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PHOFF_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000F800)) >> 11);
}

static inline u16 bt_controller_phoff_reg_ph_offset_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PHOFF_REG_ADDR);

	return (u16)((local_val & ((u32)0x000007FF)) >> 0);
}

static inline void bt_controller_phoff_reg_ph_offset_setf(struct cl_chip *chip, u16 phoffset)
{
	ASSERT_ERR_CHIP((((u32)phoffset << 0) & ~((u32)0x000007FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PHOFF_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PHOFF_REG_ADDR) & ~((u32)0x000007FF)) | ((u32)phoffset << 0));
}

/**
 * @brief HARD_OFFSET register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 hard_offset               0x0
 * </pre>
 */
#define BT_CONTROLLER_HARD_OFFSET_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000000A8)
#define BT_CONTROLLER_HARD_OFFSET_OFFSET      0x000000A8
#define BT_CONTROLLER_HARD_OFFSET_INDEX       0x0000002A
#define BT_CONTROLLER_HARD_OFFSET_RESET       0x00000000

static inline u32 bt_controller_hard_offset_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_HARD_OFFSET_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_HARD_OFFSET_HARD_OFFSET_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_HARD_OFFSET_HARD_OFFSET_LSB    0
#define BT_CONTROLLER_HARD_OFFSET_HARD_OFFSET_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_HARD_OFFSET_HARD_OFFSET_RST    0x0

static inline u16 bt_controller_hard_offset_hard_offset_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_HARD_OFFSET_ADDR);

	return (u16)(local_val >> 0);
}

/**
 * @brief SNIFF_SCO_STS register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    Sniff_intr_status_pn1_slv 0
 *    14    Sniff_intr_status_pn0_slv 0
 *    13:07 Esco_start_intr_status    0x0
 *    06:00 Sniff_intr_status         0x0
 * </pre>
 */
#define BT_CONTROLLER_SNIFF_SCO_STS_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000000B8)
#define BT_CONTROLLER_SNIFF_SCO_STS_OFFSET      0x000000B8
#define BT_CONTROLLER_SNIFF_SCO_STS_INDEX       0x0000002E
#define BT_CONTROLLER_SNIFF_SCO_STS_RESET       0x00000000

static inline u32 bt_controller_sniff_sco_sts_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_SNIFF_SCO_STS_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_SNIFF_SCO_STS_SNIFF_INTR_STATUS_PN_1_SLV_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_SNIFF_SCO_STS_SNIFF_INTR_STATUS_PN_1_SLV_POS    15
#define BT_CONTROLLER_SNIFF_SCO_STS_SNIFF_INTR_STATUS_PN_0_SLV_BIT    ((u32)0x00004000)
#define BT_CONTROLLER_SNIFF_SCO_STS_SNIFF_INTR_STATUS_PN_0_SLV_POS    14
#define BT_CONTROLLER_SNIFF_SCO_STS_ESCO_START_INTR_STATUS_MASK    ((u32)0x00003F80)
#define BT_CONTROLLER_SNIFF_SCO_STS_ESCO_START_INTR_STATUS_LSB    7
#define BT_CONTROLLER_SNIFF_SCO_STS_ESCO_START_INTR_STATUS_WIDTH    ((u32)0x00000007)
#define BT_CONTROLLER_SNIFF_SCO_STS_SNIFF_INTR_STATUS_MASK    ((u32)0x0000007F)
#define BT_CONTROLLER_SNIFF_SCO_STS_SNIFF_INTR_STATUS_LSB    0
#define BT_CONTROLLER_SNIFF_SCO_STS_SNIFF_INTR_STATUS_WIDTH    ((u32)0x00000007)

#define BT_CONTROLLER_SNIFF_SCO_STS_SNIFF_INTR_STATUS_PN_1_SLV_RST    0x0
#define BT_CONTROLLER_SNIFF_SCO_STS_SNIFF_INTR_STATUS_PN_0_SLV_RST    0x0
#define BT_CONTROLLER_SNIFF_SCO_STS_ESCO_START_INTR_STATUS_RST    0x0
#define BT_CONTROLLER_SNIFF_SCO_STS_SNIFF_INTR_STATUS_RST    0x0

static inline void bt_controller_sniff_sco_sts_unpack(struct cl_chip *chip, u8 *sniff_intr_status_pn1_slv, u8 *sniff_intr_status_pn0_slv, u8 *esco_start_intr_status, u8 *sniff_intr_status)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SNIFF_SCO_STS_ADDR);

	*sniff_intr_status_pn1_slv = (local_val & ((u32)0x00008000)) >> 15;
	*sniff_intr_status_pn0_slv = (local_val & ((u32)0x00004000)) >> 14;
	*esco_start_intr_status = (local_val & ((u32)0x00003F80)) >> 7;
	*sniff_intr_status = (local_val & ((u32)0x0000007F)) >> 0;
}

static inline u8 bt_controller_sniff_sco_sts_sniff_intr_status_pn_1_slv_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SNIFF_SCO_STS_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline u8 bt_controller_sniff_sco_sts_sniff_intr_status_pn_0_slv_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SNIFF_SCO_STS_ADDR);

	return (u8)((local_val & ((u32)0x00004000)) >> 14);
}

static inline u8 bt_controller_sniff_sco_sts_esco_start_intr_status_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SNIFF_SCO_STS_ADDR);

	return (u8)((local_val & ((u32)0x00003F80)) >> 7);
}

static inline u8 bt_controller_sniff_sco_sts_sniff_intr_status_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SNIFF_SCO_STS_ADDR);

	return (u8)((local_val & ((u32)0x0000007F)) >> 0);
}

/**
 * @brief SCO_TYPE_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    Ed_si_data_en             0
 *    14    sco_packet_reg_bit14_is_reserved 0
 *    13    Slot_retx_en              1
 *    12    Bb_ack_handle             0
 *    11    Sniff_tpoll_prty          1
 *    10    Sco_single_full_bw        0
 *    09    Sco_multi_full_bw         0
 *    08    Esco_full_bw              0
 *    07    White_dis                 0
 *    06:05 Hop_mode                  0x01
 *    04    Master_slave              0
 *    03:00 Sco_type                  0x0
 * </pre>
 */
#define BT_CONTROLLER_SCO_TYPE_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000000BC)
#define BT_CONTROLLER_SCO_TYPE_REG_OFFSET      0x000000BC
#define BT_CONTROLLER_SCO_TYPE_REG_INDEX       0x0000002F
#define BT_CONTROLLER_SCO_TYPE_REG_RESET       0x00002820

static inline u32 bt_controller_sco_type_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR);
}

static inline void bt_controller_sco_type_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_SCO_TYPE_REG_ED_SI_DATA_EN_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_SCO_TYPE_REG_ED_SI_DATA_EN_POS    15
#define BT_CONTROLLER_SCO_TYPE_REG_SCO_PACKET_REG_BIT_14_IS_RESERVED_BIT    ((u32)0x00004000)
#define BT_CONTROLLER_SCO_TYPE_REG_SCO_PACKET_REG_BIT_14_IS_RESERVED_POS    14
#define BT_CONTROLLER_SCO_TYPE_REG_SLOT_RETX_EN_BIT    ((u32)0x00002000)
#define BT_CONTROLLER_SCO_TYPE_REG_SLOT_RETX_EN_POS    13
#define BT_CONTROLLER_SCO_TYPE_REG_BB_ACK_HANDLE_BIT    ((u32)0x00001000)
#define BT_CONTROLLER_SCO_TYPE_REG_BB_ACK_HANDLE_POS    12
#define BT_CONTROLLER_SCO_TYPE_REG_SNIFF_TPOLL_PRTY_BIT    ((u32)0x00000800)
#define BT_CONTROLLER_SCO_TYPE_REG_SNIFF_TPOLL_PRTY_POS    11
#define BT_CONTROLLER_SCO_TYPE_REG_SCO_SINGLE_FULL_BW_BIT    ((u32)0x00000400)
#define BT_CONTROLLER_SCO_TYPE_REG_SCO_SINGLE_FULL_BW_POS    10
#define BT_CONTROLLER_SCO_TYPE_REG_SCO_MULTI_FULL_BW_BIT    ((u32)0x00000200)
#define BT_CONTROLLER_SCO_TYPE_REG_SCO_MULTI_FULL_BW_POS    9
#define BT_CONTROLLER_SCO_TYPE_REG_ESCO_FULL_BW_BIT    ((u32)0x00000100)
#define BT_CONTROLLER_SCO_TYPE_REG_ESCO_FULL_BW_POS    8
#define BT_CONTROLLER_SCO_TYPE_REG_WHITE_DIS_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_SCO_TYPE_REG_WHITE_DIS_POS    7
#define BT_CONTROLLER_SCO_TYPE_REG_HOP_MODE_MASK    ((u32)0x00000060)
#define BT_CONTROLLER_SCO_TYPE_REG_HOP_MODE_LSB    5
#define BT_CONTROLLER_SCO_TYPE_REG_HOP_MODE_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_SCO_TYPE_REG_MASTER_SLAVE_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_SCO_TYPE_REG_MASTER_SLAVE_POS    4
#define BT_CONTROLLER_SCO_TYPE_REG_SCO_TYPE_MASK    ((u32)0x0000000F)
#define BT_CONTROLLER_SCO_TYPE_REG_SCO_TYPE_LSB    0
#define BT_CONTROLLER_SCO_TYPE_REG_SCO_TYPE_WIDTH    ((u32)0x00000004)

#define BT_CONTROLLER_SCO_TYPE_REG_ED_SI_DATA_EN_RST    0x0
#define BT_CONTROLLER_SCO_TYPE_REG_SCO_PACKET_REG_BIT_14_IS_RESERVED_RST    0x0
#define BT_CONTROLLER_SCO_TYPE_REG_SLOT_RETX_EN_RST    0x1
#define BT_CONTROLLER_SCO_TYPE_REG_BB_ACK_HANDLE_RST    0x0
#define BT_CONTROLLER_SCO_TYPE_REG_SNIFF_TPOLL_PRTY_RST    0x1
#define BT_CONTROLLER_SCO_TYPE_REG_SCO_SINGLE_FULL_BW_RST    0x0
#define BT_CONTROLLER_SCO_TYPE_REG_SCO_MULTI_FULL_BW_RST    0x0
#define BT_CONTROLLER_SCO_TYPE_REG_ESCO_FULL_BW_RST    0x0
#define BT_CONTROLLER_SCO_TYPE_REG_WHITE_DIS_RST    0x0
#define BT_CONTROLLER_SCO_TYPE_REG_HOP_MODE_RST    0x01
#define BT_CONTROLLER_SCO_TYPE_REG_MASTER_SLAVE_RST    0x0
#define BT_CONTROLLER_SCO_TYPE_REG_SCO_TYPE_RST    0x0

static inline void bt_controller_sco_type_reg_pack(struct cl_chip *chip, u8 ed_si_data_en, u8 sco_packet_reg_bit14_is_reserved, u8 slot_retx_en, u8 bb_ack_handle, u8 sniff_tpoll_prty, u8 sco_single_full_bw, u8 sco_multi_full_bw, u8 esco_full_bw, u8 white_dis, u8 hop_mode, u8 master_slave, u8 sco_type)
{
	ASSERT_ERR_CHIP((((u32)ed_si_data_en << 15) & ~((u32)0x00008000)) == 0);
	ASSERT_ERR_CHIP((((u32)sco_packet_reg_bit14_is_reserved << 14) & ~((u32)0x00004000)) == 0);
	ASSERT_ERR_CHIP((((u32)slot_retx_en << 13) & ~((u32)0x00002000)) == 0);
	ASSERT_ERR_CHIP((((u32)bb_ack_handle << 12) & ~((u32)0x00001000)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_tpoll_prty << 11) & ~((u32)0x00000800)) == 0);
	ASSERT_ERR_CHIP((((u32)sco_single_full_bw << 10) & ~((u32)0x00000400)) == 0);
	ASSERT_ERR_CHIP((((u32)sco_multi_full_bw << 9) & ~((u32)0x00000200)) == 0);
	ASSERT_ERR_CHIP((((u32)esco_full_bw << 8) & ~((u32)0x00000100)) == 0);
	ASSERT_ERR_CHIP((((u32)white_dis << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)hop_mode << 5) & ~((u32)0x00000060)) == 0);
	ASSERT_ERR_CHIP((((u32)master_slave << 4) & ~((u32)0x00000010)) == 0);
	ASSERT_ERR_CHIP((((u32)sco_type << 0) & ~((u32)0x0000000F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR, ((u32)ed_si_data_en << 15) | ((u32)sco_packet_reg_bit14_is_reserved << 14) | ((u32)slot_retx_en << 13) | ((u32)bb_ack_handle << 12) | ((u32)sniff_tpoll_prty << 11) | ((u32)sco_single_full_bw << 10) | ((u32)sco_multi_full_bw << 9) | ((u32)esco_full_bw << 8) | ((u32)white_dis << 7) | ((u32)hop_mode << 5) | ((u32)master_slave << 4) | ((u32)sco_type << 0));
}

static inline void bt_controller_sco_type_reg_unpack(struct cl_chip *chip, u8 *ed_si_data_en, u8 *sco_packet_reg_bit14_is_reserved, u8 *slot_retx_en, u8 *bb_ack_handle, u8 *sniff_tpoll_prty, u8 *sco_single_full_bw, u8 *sco_multi_full_bw, u8 *esco_full_bw, u8 *white_dis, u8 *hop_mode, u8 *master_slave, u8 *sco_type)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR);

	*ed_si_data_en = (local_val & ((u32)0x00008000)) >> 15;
	*sco_packet_reg_bit14_is_reserved = (local_val & ((u32)0x00004000)) >> 14;
	*slot_retx_en = (local_val & ((u32)0x00002000)) >> 13;
	*bb_ack_handle = (local_val & ((u32)0x00001000)) >> 12;
	*sniff_tpoll_prty = (local_val & ((u32)0x00000800)) >> 11;
	*sco_single_full_bw = (local_val & ((u32)0x00000400)) >> 10;
	*sco_multi_full_bw = (local_val & ((u32)0x00000200)) >> 9;
	*esco_full_bw = (local_val & ((u32)0x00000100)) >> 8;
	*white_dis = (local_val & ((u32)0x00000080)) >> 7;
	*hop_mode = (local_val & ((u32)0x00000060)) >> 5;
	*master_slave = (local_val & ((u32)0x00000010)) >> 4;
	*sco_type = (local_val & ((u32)0x0000000F)) >> 0;
}

static inline u8 bt_controller_sco_type_reg_ed_si_data_en_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline void bt_controller_sco_type_reg_ed_si_data_en_setf(struct cl_chip *chip, u8 edsidataen)
{
	ASSERT_ERR_CHIP((((u32)edsidataen << 15) & ~((u32)0x00008000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR) & ~((u32)0x00008000)) | ((u32)edsidataen << 15));
}

static inline u8 bt_controller_sco_type_reg_sco_packet_reg_bit_14_is_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR);

	return (u8)((local_val & ((u32)0x00004000)) >> 14);
}

static inline u8 bt_controller_sco_type_reg_slot_retx_en_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR);

	return (u8)((local_val & ((u32)0x00002000)) >> 13);
}

static inline void bt_controller_sco_type_reg_slot_retx_en_setf(struct cl_chip *chip, u8 slotretxen)
{
	ASSERT_ERR_CHIP((((u32)slotretxen << 13) & ~((u32)0x00002000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR) & ~((u32)0x00002000)) | ((u32)slotretxen << 13));
}

static inline u8 bt_controller_sco_type_reg_bb_ack_handle_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR);

	return (u8)((local_val & ((u32)0x00001000)) >> 12);
}

static inline void bt_controller_sco_type_reg_bb_ack_handle_setf(struct cl_chip *chip, u8 bbackhandle)
{
	ASSERT_ERR_CHIP((((u32)bbackhandle << 12) & ~((u32)0x00001000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR) & ~((u32)0x00001000)) | ((u32)bbackhandle << 12));
}

static inline u8 bt_controller_sco_type_reg_sniff_tpoll_prty_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000800)) >> 11);
}

static inline void bt_controller_sco_type_reg_sniff_tpoll_prty_setf(struct cl_chip *chip, u8 snifftpollprty)
{
	ASSERT_ERR_CHIP((((u32)snifftpollprty << 11) & ~((u32)0x00000800)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR) & ~((u32)0x00000800)) | ((u32)snifftpollprty << 11));
}

static inline u8 bt_controller_sco_type_reg_sco_single_full_bw_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000400)) >> 10);
}

static inline void bt_controller_sco_type_reg_sco_single_full_bw_setf(struct cl_chip *chip, u8 scosinglefullbw)
{
	ASSERT_ERR_CHIP((((u32)scosinglefullbw << 10) & ~((u32)0x00000400)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR) & ~((u32)0x00000400)) | ((u32)scosinglefullbw << 10));
}

static inline u8 bt_controller_sco_type_reg_sco_multi_full_bw_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000200)) >> 9);
}

static inline void bt_controller_sco_type_reg_sco_multi_full_bw_setf(struct cl_chip *chip, u8 scomultifullbw)
{
	ASSERT_ERR_CHIP((((u32)scomultifullbw << 9) & ~((u32)0x00000200)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR) & ~((u32)0x00000200)) | ((u32)scomultifullbw << 9));
}

static inline u8 bt_controller_sco_type_reg_esco_full_bw_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000100)) >> 8);
}

static inline void bt_controller_sco_type_reg_esco_full_bw_setf(struct cl_chip *chip, u8 escofullbw)
{
	ASSERT_ERR_CHIP((((u32)escofullbw << 8) & ~((u32)0x00000100)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR) & ~((u32)0x00000100)) | ((u32)escofullbw << 8));
}

static inline u8 bt_controller_sco_type_reg_white_dis_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline void bt_controller_sco_type_reg_white_dis_setf(struct cl_chip *chip, u8 whitedis)
{
	ASSERT_ERR_CHIP((((u32)whitedis << 7) & ~((u32)0x00000080)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR) & ~((u32)0x00000080)) | ((u32)whitedis << 7));
}

static inline u8 bt_controller_sco_type_reg_hop_mode_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000060)) >> 5);
}

static inline void bt_controller_sco_type_reg_hop_mode_setf(struct cl_chip *chip, u8 hopmode)
{
	ASSERT_ERR_CHIP((((u32)hopmode << 5) & ~((u32)0x00000060)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR) & ~((u32)0x00000060)) | ((u32)hopmode << 5));
}

static inline u8 bt_controller_sco_type_reg_master_slave_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline void bt_controller_sco_type_reg_master_slave_setf(struct cl_chip *chip, u8 masterslave)
{
	ASSERT_ERR_CHIP((((u32)masterslave << 4) & ~((u32)0x00000010)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR) & ~((u32)0x00000010)) | ((u32)masterslave << 4));
}

static inline u8 bt_controller_sco_type_reg_sco_type_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000000F)) >> 0);
}

static inline void bt_controller_sco_type_reg_sco_type_setf(struct cl_chip *chip, u8 scotype)
{
	ASSERT_ERR_CHIP((((u32)scotype << 0) & ~((u32)0x0000000F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SCO_TYPE_REG_ADDR) & ~((u32)0x0000000F)) | ((u32)scotype << 0));
}

/**
 * @brief VER_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 Ver_No                    0x00D3
 * </pre>
 */
#define BT_CONTROLLER_VER_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000000C0)
#define BT_CONTROLLER_VER_REG_OFFSET      0x000000C0
#define BT_CONTROLLER_VER_REG_INDEX       0x00000030
#define BT_CONTROLLER_VER_REG_RESET       0x000000D3

static inline u32 bt_controller_ver_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_VER_REG_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_VER_REG_VER_NO_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_VER_REG_VER_NO_LSB    0
#define BT_CONTROLLER_VER_REG_VER_NO_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_VER_REG_VER_NO_RST    0x00D3

static inline u16 bt_controller_ver_reg_ver_no_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_VER_REG_ADDR);

	return (u16)(local_val >> 0);
}

/**
 * @brief CLKOFF_REG_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 Clock_off                 0x0
 * </pre>
 */
#define BT_CONTROLLER_CLKOFF_REG_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000000C4)
#define BT_CONTROLLER_CLKOFF_REG_1_OFFSET      0x000000C4
#define BT_CONTROLLER_CLKOFF_REG_1_INDEX       0x00000031
#define BT_CONTROLLER_CLKOFF_REG_1_RESET       0x00000000

static inline u32 bt_controller_clkoff_reg_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_CLKOFF_REG_1_ADDR);
}

static inline void bt_controller_clkoff_reg_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_CLKOFF_REG_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_CLKOFF_REG_1_CLOCK_OFF_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_CLKOFF_REG_1_CLOCK_OFF_LSB    0
#define BT_CONTROLLER_CLKOFF_REG_1_CLOCK_OFF_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_CLKOFF_REG_1_CLOCK_OFF_RST    0x0

static inline u16 bt_controller_clkoff_reg_1_clock_off_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CLKOFF_REG_1_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_clkoff_reg_1_clock_off_setf(struct cl_chip *chip, u16 clockoff)
{
	ASSERT_ERR_CHIP((((u32)clockoff << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CLKOFF_REG_1_ADDR, (u32)clockoff << 0);
}

/**
 * @brief NATIVE_CLK_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 Native_clock_15_to_0_bits 0x0
 * </pre>
 */
#define BT_CONTROLLER_NATIVE_CLK_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000000C8)
#define BT_CONTROLLER_NATIVE_CLK_1_OFFSET      0x000000C8
#define BT_CONTROLLER_NATIVE_CLK_1_INDEX       0x00000032
#define BT_CONTROLLER_NATIVE_CLK_1_RESET       0x00000000

static inline u32 bt_controller_native_clk_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_NATIVE_CLK_1_ADDR);
}

static inline void bt_controller_native_clk_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_NATIVE_CLK_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_NATIVE_CLK_1_NATIVE_CLOCK_15_TO_0_BITS_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_NATIVE_CLK_1_NATIVE_CLOCK_15_TO_0_BITS_LSB    0
#define BT_CONTROLLER_NATIVE_CLK_1_NATIVE_CLOCK_15_TO_0_BITS_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_NATIVE_CLK_1_NATIVE_CLOCK_15_TO_0_BITS_RST    0x0

static inline u16 bt_controller_native_clk_1_native_clock_15_to_0_bits_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_NATIVE_CLK_1_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_native_clk_1_native_clock_15_to_0_bits_setf(struct cl_chip *chip, u16 nativeclock15to0bits)
{
	ASSERT_ERR_CHIP((((u32)nativeclock15to0bits << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_NATIVE_CLK_1_ADDR, (u32)nativeclock15to0bits << 0);
}

/**
 * @brief NATIVE_CLK_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:12 native_clk2_reg_12_to_15_bits_are_reserved 0x0
 *    11:00 Native_clock_27_to_16_bits 0x0
 * </pre>
 */
#define BT_CONTROLLER_NATIVE_CLK_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000000CC)
#define BT_CONTROLLER_NATIVE_CLK_2_OFFSET      0x000000CC
#define BT_CONTROLLER_NATIVE_CLK_2_INDEX       0x00000033
#define BT_CONTROLLER_NATIVE_CLK_2_RESET       0x00000000

static inline u32 bt_controller_native_clk_2_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_NATIVE_CLK_2_ADDR);
}

static inline void bt_controller_native_clk_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_NATIVE_CLK_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_NATIVE_CLK_2_NATIVE_CLK_2_REG_12_TO_15_BITS_ARE_RESERVED_MASK    ((u32)0x0000F000)
#define BT_CONTROLLER_NATIVE_CLK_2_NATIVE_CLK_2_REG_12_TO_15_BITS_ARE_RESERVED_LSB    12
#define BT_CONTROLLER_NATIVE_CLK_2_NATIVE_CLK_2_REG_12_TO_15_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_NATIVE_CLK_2_NATIVE_CLOCK_27_TO_16_BITS_MASK    ((u32)0x00000FFF)
#define BT_CONTROLLER_NATIVE_CLK_2_NATIVE_CLOCK_27_TO_16_BITS_LSB    0
#define BT_CONTROLLER_NATIVE_CLK_2_NATIVE_CLOCK_27_TO_16_BITS_WIDTH    ((u32)0x0000000C)

#define BT_CONTROLLER_NATIVE_CLK_2_NATIVE_CLK_2_REG_12_TO_15_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_NATIVE_CLK_2_NATIVE_CLOCK_27_TO_16_BITS_RST    0x0

static inline void bt_controller_native_clk_2_pack(struct cl_chip *chip, u8 native_clk2_reg_12_to_15_bits_are_reserved, u16 native_clock_27_to_16_bits)
{
	ASSERT_ERR_CHIP((((u32)native_clk2_reg_12_to_15_bits_are_reserved << 12) & ~((u32)0x0000F000)) == 0);
	ASSERT_ERR_CHIP((((u32)native_clock_27_to_16_bits << 0) & ~((u32)0x00000FFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_NATIVE_CLK_2_ADDR, ((u32)native_clk2_reg_12_to_15_bits_are_reserved << 12) | ((u32)native_clock_27_to_16_bits << 0));
}

static inline void bt_controller_native_clk_2_unpack(struct cl_chip *chip, u8 *native_clk2_reg_12_to_15_bits_are_reserved, u16 *native_clock_27_to_16_bits)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_NATIVE_CLK_2_ADDR);

	*native_clk2_reg_12_to_15_bits_are_reserved = (local_val & ((u32)0x0000F000)) >> 12;
	*native_clock_27_to_16_bits = (local_val & ((u32)0x00000FFF)) >> 0;
}

static inline u8 bt_controller_native_clk_2_native_clk_2_reg_12_to_15_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_NATIVE_CLK_2_ADDR);

	return (u8)((local_val & ((u32)0x0000F000)) >> 12);
}

static inline u16 bt_controller_native_clk_2_native_clock_27_to_16_bits_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_NATIVE_CLK_2_ADDR);

	return (u16)((local_val & ((u32)0x00000FFF)) >> 0);
}

static inline void bt_controller_native_clk_2_native_clock_27_to_16_bits_setf(struct cl_chip *chip, u16 nativeclock27to16bits)
{
	ASSERT_ERR_CHIP((((u32)nativeclock27to16bits << 0) & ~((u32)0x00000FFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_NATIVE_CLK_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_NATIVE_CLK_2_ADDR) & ~((u32)0x00000FFF)) | ((u32)nativeclock27to16bits << 0));
}

/**
 * @brief PN_0_CLK_1_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 Piconet0_clock_15_to_2_bits 0x0
 * </pre>
 */
#define BT_CONTROLLER_PN_0_CLK_1_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000000D0)
#define BT_CONTROLLER_PN_0_CLK_1_REG_OFFSET      0x000000D0
#define BT_CONTROLLER_PN_0_CLK_1_REG_INDEX       0x00000034
#define BT_CONTROLLER_PN_0_CLK_1_REG_RESET       0x00000000

static inline u32 bt_controller_pn_0_clk_1_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PN_0_CLK_1_REG_ADDR);
}

static inline void bt_controller_pn_0_clk_1_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PN_0_CLK_1_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PN_0_CLK_1_REG_PICONET_0_CLOCK_15_TO_2_BITS_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_PN_0_CLK_1_REG_PICONET_0_CLOCK_15_TO_2_BITS_LSB    0
#define BT_CONTROLLER_PN_0_CLK_1_REG_PICONET_0_CLOCK_15_TO_2_BITS_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_PN_0_CLK_1_REG_PICONET_0_CLOCK_15_TO_2_BITS_RST    0x0

static inline u16 bt_controller_pn_0_clk_1_reg_piconet_0_clock_15_to_2_bits_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PN_0_CLK_1_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_pn_0_clk_1_reg_piconet_0_clock_15_to_2_bits_setf(struct cl_chip *chip, u16 piconet0clock15to2bits)
{
	ASSERT_ERR_CHIP((((u32)piconet0clock15to2bits << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PN_0_CLK_1_REG_ADDR, (u32)piconet0clock15to2bits << 0);
}

/**
 * @brief PN_0_CLK_2_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:12 piconet0_clk2_reg_15_to_12_bits_are_reserved 0x0
 *    11:00 Piconet0_clock_27_to_16_bits 0x0
 * </pre>
 */
#define BT_CONTROLLER_PN_0_CLK_2_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000000D4)
#define BT_CONTROLLER_PN_0_CLK_2_REG_OFFSET      0x000000D4
#define BT_CONTROLLER_PN_0_CLK_2_REG_INDEX       0x00000035
#define BT_CONTROLLER_PN_0_CLK_2_REG_RESET       0x00000000

static inline u32 bt_controller_pn_0_clk_2_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PN_0_CLK_2_REG_ADDR);
}

static inline void bt_controller_pn_0_clk_2_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PN_0_CLK_2_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PN_0_CLK_2_REG_PICONET_0_CLK_2_REG_15_TO_12_BITS_ARE_RESERVED_MASK    ((u32)0x0000F000)
#define BT_CONTROLLER_PN_0_CLK_2_REG_PICONET_0_CLK_2_REG_15_TO_12_BITS_ARE_RESERVED_LSB    12
#define BT_CONTROLLER_PN_0_CLK_2_REG_PICONET_0_CLK_2_REG_15_TO_12_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_PN_0_CLK_2_REG_PICONET_0_CLOCK_27_TO_16_BITS_MASK    ((u32)0x00000FFF)
#define BT_CONTROLLER_PN_0_CLK_2_REG_PICONET_0_CLOCK_27_TO_16_BITS_LSB    0
#define BT_CONTROLLER_PN_0_CLK_2_REG_PICONET_0_CLOCK_27_TO_16_BITS_WIDTH    ((u32)0x0000000C)

#define BT_CONTROLLER_PN_0_CLK_2_REG_PICONET_0_CLK_2_REG_15_TO_12_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_PN_0_CLK_2_REG_PICONET_0_CLOCK_27_TO_16_BITS_RST    0x0

static inline void bt_controller_pn_0_clk_2_reg_pack(struct cl_chip *chip, u8 piconet0_clk2_reg_15_to_12_bits_are_reserved, u16 piconet0_clock_27_to_16_bits)
{
	ASSERT_ERR_CHIP((((u32)piconet0_clk2_reg_15_to_12_bits_are_reserved << 12) & ~((u32)0x0000F000)) == 0);
	ASSERT_ERR_CHIP((((u32)piconet0_clock_27_to_16_bits << 0) & ~((u32)0x00000FFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PN_0_CLK_2_REG_ADDR, ((u32)piconet0_clk2_reg_15_to_12_bits_are_reserved << 12) | ((u32)piconet0_clock_27_to_16_bits << 0));
}

static inline void bt_controller_pn_0_clk_2_reg_unpack(struct cl_chip *chip, u8 *piconet0_clk2_reg_15_to_12_bits_are_reserved, u16 *piconet0_clock_27_to_16_bits)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PN_0_CLK_2_REG_ADDR);

	*piconet0_clk2_reg_15_to_12_bits_are_reserved = (local_val & ((u32)0x0000F000)) >> 12;
	*piconet0_clock_27_to_16_bits = (local_val & ((u32)0x00000FFF)) >> 0;
}

static inline u8 bt_controller_pn_0_clk_2_reg_piconet_0_clk_2_reg_15_to_12_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PN_0_CLK_2_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000F000)) >> 12);
}

static inline u16 bt_controller_pn_0_clk_2_reg_piconet_0_clock_27_to_16_bits_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PN_0_CLK_2_REG_ADDR);

	return (u16)((local_val & ((u32)0x00000FFF)) >> 0);
}

static inline void bt_controller_pn_0_clk_2_reg_piconet_0_clock_27_to_16_bits_setf(struct cl_chip *chip, u16 piconet0clock27to16bits)
{
	ASSERT_ERR_CHIP((((u32)piconet0clock27to16bits << 0) & ~((u32)0x00000FFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PN_0_CLK_2_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PN_0_CLK_2_REG_ADDR) & ~((u32)0x00000FFF)) | ((u32)piconet0clock27to16bits << 0));
}

/**
 * @brief WIN_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 Wakeup_Instance           0x0
 * </pre>
 */
#define BT_CONTROLLER_WIN_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000000DC)
#define BT_CONTROLLER_WIN_REG_OFFSET      0x000000DC
#define BT_CONTROLLER_WIN_REG_INDEX       0x00000037
#define BT_CONTROLLER_WIN_REG_RESET       0x00000000

static inline u32 bt_controller_win_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_WIN_REG_ADDR);
}

static inline void bt_controller_win_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_WIN_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_WIN_REG_WAKEUP_INSTANCE_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_WIN_REG_WAKEUP_INSTANCE_LSB    0
#define BT_CONTROLLER_WIN_REG_WAKEUP_INSTANCE_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_WIN_REG_WAKEUP_INSTANCE_RST    0x0

static inline u16 bt_controller_win_reg_wakeup_instance_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_WIN_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_win_reg_wakeup_instance_setf(struct cl_chip *chip, u16 wakeupinstance)
{
	ASSERT_ERR_CHIP((((u32)wakeupinstance << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_WIN_REG_ADDR, (u32)wakeupinstance << 0);
}

/**
 * @brief LUT_ROW_01 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:12 Packet_Type_am_address_0  0x0
 *    11:10 LLID_am_address_0         0x0
 *    09:00 Payload_Length_of_am_address_0 0x0
 * </pre>
 */
#define BT_CONTROLLER_LUT_ROW_01_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000000E0)
#define BT_CONTROLLER_LUT_ROW_01_OFFSET      0x000000E0
#define BT_CONTROLLER_LUT_ROW_01_INDEX       0x00000038
#define BT_CONTROLLER_LUT_ROW_01_RESET       0x00000000

static inline u32 bt_controller_lut_row_01_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_01_ADDR);
}

static inline void bt_controller_lut_row_01_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_01_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_LUT_ROW_01_PACKET_TYPE_AM_ADDRESS_0_MASK    ((u32)0x0000F000)
#define BT_CONTROLLER_LUT_ROW_01_PACKET_TYPE_AM_ADDRESS_0_LSB    12
#define BT_CONTROLLER_LUT_ROW_01_PACKET_TYPE_AM_ADDRESS_0_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_LUT_ROW_01_LLID_AM_ADDRESS_0_MASK    ((u32)0x00000C00)
#define BT_CONTROLLER_LUT_ROW_01_LLID_AM_ADDRESS_0_LSB    10
#define BT_CONTROLLER_LUT_ROW_01_LLID_AM_ADDRESS_0_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_LUT_ROW_01_PAYLOAD_LENGTH_OF_AM_ADDRESS_0_MASK    ((u32)0x000003FF)
#define BT_CONTROLLER_LUT_ROW_01_PAYLOAD_LENGTH_OF_AM_ADDRESS_0_LSB    0
#define BT_CONTROLLER_LUT_ROW_01_PAYLOAD_LENGTH_OF_AM_ADDRESS_0_WIDTH    ((u32)0x0000000A)

#define BT_CONTROLLER_LUT_ROW_01_PACKET_TYPE_AM_ADDRESS_0_RST    0x0
#define BT_CONTROLLER_LUT_ROW_01_LLID_AM_ADDRESS_0_RST    0x0
#define BT_CONTROLLER_LUT_ROW_01_PAYLOAD_LENGTH_OF_AM_ADDRESS_0_RST    0x0

static inline void bt_controller_lut_row_01_pack(struct cl_chip *chip, u8 packet_type_am_address_0, u8 llid_am_address_0, u16 payload_length_of_am_address_0)
{
	ASSERT_ERR_CHIP((((u32)packet_type_am_address_0 << 12) & ~((u32)0x0000F000)) == 0);
	ASSERT_ERR_CHIP((((u32)llid_am_address_0 << 10) & ~((u32)0x00000C00)) == 0);
	ASSERT_ERR_CHIP((((u32)payload_length_of_am_address_0 << 0) & ~((u32)0x000003FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_01_ADDR, ((u32)packet_type_am_address_0 << 12) | ((u32)llid_am_address_0 << 10) | ((u32)payload_length_of_am_address_0 << 0));
}

static inline void bt_controller_lut_row_01_unpack(struct cl_chip *chip, u8 *packet_type_am_address_0, u8 *llid_am_address_0, u16 *payload_length_of_am_address_0)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_01_ADDR);

	*packet_type_am_address_0 = (local_val & ((u32)0x0000F000)) >> 12;
	*llid_am_address_0 = (local_val & ((u32)0x00000C00)) >> 10;
	*payload_length_of_am_address_0 = (local_val & ((u32)0x000003FF)) >> 0;
}

static inline u8 bt_controller_lut_row_01_packet_type_am_address_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_01_ADDR);

	return (u8)((local_val & ((u32)0x0000F000)) >> 12);
}

static inline void bt_controller_lut_row_01_packet_type_am_address_0_setf(struct cl_chip *chip, u8 packettypeamaddress0)
{
	ASSERT_ERR_CHIP((((u32)packettypeamaddress0 << 12) & ~((u32)0x0000F000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_01_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_01_ADDR) & ~((u32)0x0000F000)) | ((u32)packettypeamaddress0 << 12));
}

static inline u8 bt_controller_lut_row_01_llid_am_address_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_01_ADDR);

	return (u8)((local_val & ((u32)0x00000C00)) >> 10);
}

static inline void bt_controller_lut_row_01_llid_am_address_0_setf(struct cl_chip *chip, u8 llidamaddress0)
{
	ASSERT_ERR_CHIP((((u32)llidamaddress0 << 10) & ~((u32)0x00000C00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_01_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_01_ADDR) & ~((u32)0x00000C00)) | ((u32)llidamaddress0 << 10));
}

static inline u16 bt_controller_lut_row_01_payload_length_of_am_address_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_01_ADDR);

	return (u16)((local_val & ((u32)0x000003FF)) >> 0);
}

static inline void bt_controller_lut_row_01_payload_length_of_am_address_0_setf(struct cl_chip *chip, u16 payloadlengthofamaddress0)
{
	ASSERT_ERR_CHIP((((u32)payloadlengthofamaddress0 << 0) & ~((u32)0x000003FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_01_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_01_ADDR) & ~((u32)0x000003FF)) | ((u32)payloadlengthofamaddress0 << 0));
}

/**
 * @brief LUT_ROW_02 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    PTT_of_am_address_0       0
 *    14    ESCO_of_am_address_0      0
 *    13    Sniff_Start_of_am_address_0 0
 *    12    Sniff_End_of_am_address_0 0
 *    11:09 TX_Gain_of_am_address_0   0x7
 *    08    Active_of_am_address_0    0
 *    07    SCO1_of_am_address_0      0
 *    06    SCO2_of_am_address_0      0
 *    05    Payload_Header_Flow_of_am_address_0_Broadcast 0
 *    04    Hold_of_am_address_0      0
 *    03    Sniff_of_am_address_0     0
 *    02    ARQN_of_am_address_0      0
 *    01    SEQN_of_am_address_0      0
 *    00    Packet_Header_Flow_of_am_address_0 0
 * </pre>
 */
#define BT_CONTROLLER_LUT_ROW_02_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000000E4)
#define BT_CONTROLLER_LUT_ROW_02_OFFSET      0x000000E4
#define BT_CONTROLLER_LUT_ROW_02_INDEX       0x00000039
#define BT_CONTROLLER_LUT_ROW_02_RESET       0x00000E00

static inline u32 bt_controller_lut_row_02_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_02_ADDR);
}

static inline void bt_controller_lut_row_02_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_02_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_LUT_ROW_02_PTT_OF_AM_ADDRESS_0_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_LUT_ROW_02_PTT_OF_AM_ADDRESS_0_POS    15
#define BT_CONTROLLER_LUT_ROW_02_ESCO_OF_AM_ADDRESS_0_BIT    ((u32)0x00004000)
#define BT_CONTROLLER_LUT_ROW_02_ESCO_OF_AM_ADDRESS_0_POS    14
#define BT_CONTROLLER_LUT_ROW_02_SNIFF_START_OF_AM_ADDRESS_0_BIT    ((u32)0x00002000)
#define BT_CONTROLLER_LUT_ROW_02_SNIFF_START_OF_AM_ADDRESS_0_POS    13
#define BT_CONTROLLER_LUT_ROW_02_SNIFF_END_OF_AM_ADDRESS_0_BIT    ((u32)0x00001000)
#define BT_CONTROLLER_LUT_ROW_02_SNIFF_END_OF_AM_ADDRESS_0_POS    12
#define BT_CONTROLLER_LUT_ROW_02_TX_GAIN_OF_AM_ADDRESS_0_MASK    ((u32)0x00000E00)
#define BT_CONTROLLER_LUT_ROW_02_TX_GAIN_OF_AM_ADDRESS_0_LSB    9
#define BT_CONTROLLER_LUT_ROW_02_TX_GAIN_OF_AM_ADDRESS_0_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_LUT_ROW_02_ACTIVE_OF_AM_ADDRESS_0_BIT    ((u32)0x00000100)
#define BT_CONTROLLER_LUT_ROW_02_ACTIVE_OF_AM_ADDRESS_0_POS    8
#define BT_CONTROLLER_LUT_ROW_02_SCO_1_OF_AM_ADDRESS_0_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_LUT_ROW_02_SCO_1_OF_AM_ADDRESS_0_POS    7
#define BT_CONTROLLER_LUT_ROW_02_SCO_2_OF_AM_ADDRESS_0_BIT    ((u32)0x00000040)
#define BT_CONTROLLER_LUT_ROW_02_SCO_2_OF_AM_ADDRESS_0_POS    6
#define BT_CONTROLLER_LUT_ROW_02_PAYLOAD_HEADER_FLOW_OF_AM_ADDRESS_0_BROADCAST_BIT    ((u32)0x00000020)
#define BT_CONTROLLER_LUT_ROW_02_PAYLOAD_HEADER_FLOW_OF_AM_ADDRESS_0_BROADCAST_POS    5
#define BT_CONTROLLER_LUT_ROW_02_HOLD_OF_AM_ADDRESS_0_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_LUT_ROW_02_HOLD_OF_AM_ADDRESS_0_POS    4
#define BT_CONTROLLER_LUT_ROW_02_SNIFF_OF_AM_ADDRESS_0_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_LUT_ROW_02_SNIFF_OF_AM_ADDRESS_0_POS    3
#define BT_CONTROLLER_LUT_ROW_02_ARQN_OF_AM_ADDRESS_0_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_LUT_ROW_02_ARQN_OF_AM_ADDRESS_0_POS    2
#define BT_CONTROLLER_LUT_ROW_02_SEQN_OF_AM_ADDRESS_0_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_LUT_ROW_02_SEQN_OF_AM_ADDRESS_0_POS    1
#define BT_CONTROLLER_LUT_ROW_02_PACKET_HEADER_FLOW_OF_AM_ADDRESS_0_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_LUT_ROW_02_PACKET_HEADER_FLOW_OF_AM_ADDRESS_0_POS    0

#define BT_CONTROLLER_LUT_ROW_02_PTT_OF_AM_ADDRESS_0_RST    0x0
#define BT_CONTROLLER_LUT_ROW_02_ESCO_OF_AM_ADDRESS_0_RST    0x0
#define BT_CONTROLLER_LUT_ROW_02_SNIFF_START_OF_AM_ADDRESS_0_RST    0x0
#define BT_CONTROLLER_LUT_ROW_02_SNIFF_END_OF_AM_ADDRESS_0_RST    0x0
#define BT_CONTROLLER_LUT_ROW_02_TX_GAIN_OF_AM_ADDRESS_0_RST    0x7
#define BT_CONTROLLER_LUT_ROW_02_ACTIVE_OF_AM_ADDRESS_0_RST    0x0
#define BT_CONTROLLER_LUT_ROW_02_SCO_1_OF_AM_ADDRESS_0_RST    0x0
#define BT_CONTROLLER_LUT_ROW_02_SCO_2_OF_AM_ADDRESS_0_RST    0x0
#define BT_CONTROLLER_LUT_ROW_02_PAYLOAD_HEADER_FLOW_OF_AM_ADDRESS_0_BROADCAST_RST    0x0
#define BT_CONTROLLER_LUT_ROW_02_HOLD_OF_AM_ADDRESS_0_RST    0x0
#define BT_CONTROLLER_LUT_ROW_02_SNIFF_OF_AM_ADDRESS_0_RST    0x0
#define BT_CONTROLLER_LUT_ROW_02_ARQN_OF_AM_ADDRESS_0_RST    0x0
#define BT_CONTROLLER_LUT_ROW_02_SEQN_OF_AM_ADDRESS_0_RST    0x0
#define BT_CONTROLLER_LUT_ROW_02_PACKET_HEADER_FLOW_OF_AM_ADDRESS_0_RST    0x0

static inline void bt_controller_lut_row_02_pack(struct cl_chip *chip, u8 ptt_of_am_address_0, u8 esco_of_am_address_0, u8 sniff_start_of_am_address_0, u8 sniff_end_of_am_address_0, u8 tx_gain_of_am_address_0, u8 active_of_am_address_0, u8 sco1_of_am_address_0, u8 sco2_of_am_address_0, u8 payload_header_flow_of_am_address_0_broadcast, u8 hold_of_am_address_0, u8 sniff_of_am_address_0, u8 arqn_of_am_address_0, u8 seqn_of_am_address_0, u8 packet_header_flow_of_am_address_0)
{
	ASSERT_ERR_CHIP((((u32)ptt_of_am_address_0 << 15) & ~((u32)0x00008000)) == 0);
	ASSERT_ERR_CHIP((((u32)esco_of_am_address_0 << 14) & ~((u32)0x00004000)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_start_of_am_address_0 << 13) & ~((u32)0x00002000)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_end_of_am_address_0 << 12) & ~((u32)0x00001000)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_gain_of_am_address_0 << 9) & ~((u32)0x00000E00)) == 0);
	ASSERT_ERR_CHIP((((u32)active_of_am_address_0 << 8) & ~((u32)0x00000100)) == 0);
	ASSERT_ERR_CHIP((((u32)sco1_of_am_address_0 << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)sco2_of_am_address_0 << 6) & ~((u32)0x00000040)) == 0);
	ASSERT_ERR_CHIP((((u32)payload_header_flow_of_am_address_0_broadcast << 5) & ~((u32)0x00000020)) == 0);
	ASSERT_ERR_CHIP((((u32)hold_of_am_address_0 << 4) & ~((u32)0x00000010)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_of_am_address_0 << 3) & ~((u32)0x00000008)) == 0);
	ASSERT_ERR_CHIP((((u32)arqn_of_am_address_0 << 2) & ~((u32)0x00000004)) == 0);
	ASSERT_ERR_CHIP((((u32)seqn_of_am_address_0 << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)packet_header_flow_of_am_address_0 << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_02_ADDR, ((u32)ptt_of_am_address_0 << 15) | ((u32)esco_of_am_address_0 << 14) | ((u32)sniff_start_of_am_address_0 << 13) | ((u32)sniff_end_of_am_address_0 << 12) | ((u32)tx_gain_of_am_address_0 << 9) | ((u32)active_of_am_address_0 << 8) | ((u32)sco1_of_am_address_0 << 7) | ((u32)sco2_of_am_address_0 << 6) | ((u32)payload_header_flow_of_am_address_0_broadcast << 5) | ((u32)hold_of_am_address_0 << 4) | ((u32)sniff_of_am_address_0 << 3) | ((u32)arqn_of_am_address_0 << 2) | ((u32)seqn_of_am_address_0 << 1) | ((u32)packet_header_flow_of_am_address_0 << 0));
}

static inline void bt_controller_lut_row_02_unpack(struct cl_chip *chip, u8 *ptt_of_am_address_0, u8 *esco_of_am_address_0, u8 *sniff_start_of_am_address_0, u8 *sniff_end_of_am_address_0, u8 *tx_gain_of_am_address_0, u8 *active_of_am_address_0, u8 *sco1_of_am_address_0, u8 *sco2_of_am_address_0, u8 *payload_header_flow_of_am_address_0_broadcast, u8 *hold_of_am_address_0, u8 *sniff_of_am_address_0, u8 *arqn_of_am_address_0, u8 *seqn_of_am_address_0, u8 *packet_header_flow_of_am_address_0)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_02_ADDR);

	*ptt_of_am_address_0 = (local_val & ((u32)0x00008000)) >> 15;
	*esco_of_am_address_0 = (local_val & ((u32)0x00004000)) >> 14;
	*sniff_start_of_am_address_0 = (local_val & ((u32)0x00002000)) >> 13;
	*sniff_end_of_am_address_0 = (local_val & ((u32)0x00001000)) >> 12;
	*tx_gain_of_am_address_0 = (local_val & ((u32)0x00000E00)) >> 9;
	*active_of_am_address_0 = (local_val & ((u32)0x00000100)) >> 8;
	*sco1_of_am_address_0 = (local_val & ((u32)0x00000080)) >> 7;
	*sco2_of_am_address_0 = (local_val & ((u32)0x00000040)) >> 6;
	*payload_header_flow_of_am_address_0_broadcast = (local_val & ((u32)0x00000020)) >> 5;
	*hold_of_am_address_0 = (local_val & ((u32)0x00000010)) >> 4;
	*sniff_of_am_address_0 = (local_val & ((u32)0x00000008)) >> 3;
	*arqn_of_am_address_0 = (local_val & ((u32)0x00000004)) >> 2;
	*seqn_of_am_address_0 = (local_val & ((u32)0x00000002)) >> 1;
	*packet_header_flow_of_am_address_0 = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_lut_row_02_ptt_of_am_address_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_02_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline void bt_controller_lut_row_02_ptt_of_am_address_0_setf(struct cl_chip *chip, u8 pttofamaddress0)
{
	ASSERT_ERR_CHIP((((u32)pttofamaddress0 << 15) & ~((u32)0x00008000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_02_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_02_ADDR) & ~((u32)0x00008000)) | ((u32)pttofamaddress0 << 15));
}

static inline u8 bt_controller_lut_row_02_esco_of_am_address_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_02_ADDR);

	return (u8)((local_val & ((u32)0x00004000)) >> 14);
}

static inline void bt_controller_lut_row_02_esco_of_am_address_0_setf(struct cl_chip *chip, u8 escoofamaddress0)
{
	ASSERT_ERR_CHIP((((u32)escoofamaddress0 << 14) & ~((u32)0x00004000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_02_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_02_ADDR) & ~((u32)0x00004000)) | ((u32)escoofamaddress0 << 14));
}

static inline u8 bt_controller_lut_row_02_sniff_start_of_am_address_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_02_ADDR);

	return (u8)((local_val & ((u32)0x00002000)) >> 13);
}

static inline void bt_controller_lut_row_02_sniff_start_of_am_address_0_setf(struct cl_chip *chip, u8 sniffstartofamaddress0)
{
	ASSERT_ERR_CHIP((((u32)sniffstartofamaddress0 << 13) & ~((u32)0x00002000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_02_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_02_ADDR) & ~((u32)0x00002000)) | ((u32)sniffstartofamaddress0 << 13));
}

static inline u8 bt_controller_lut_row_02_sniff_end_of_am_address_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_02_ADDR);

	return (u8)((local_val & ((u32)0x00001000)) >> 12);
}

static inline void bt_controller_lut_row_02_sniff_end_of_am_address_0_setf(struct cl_chip *chip, u8 sniffendofamaddress0)
{
	ASSERT_ERR_CHIP((((u32)sniffendofamaddress0 << 12) & ~((u32)0x00001000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_02_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_02_ADDR) & ~((u32)0x00001000)) | ((u32)sniffendofamaddress0 << 12));
}

static inline u8 bt_controller_lut_row_02_tx_gain_of_am_address_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_02_ADDR);

	return (u8)((local_val & ((u32)0x00000E00)) >> 9);
}

static inline void bt_controller_lut_row_02_tx_gain_of_am_address_0_setf(struct cl_chip *chip, u8 txgainofamaddress0)
{
	ASSERT_ERR_CHIP((((u32)txgainofamaddress0 << 9) & ~((u32)0x00000E00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_02_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_02_ADDR) & ~((u32)0x00000E00)) | ((u32)txgainofamaddress0 << 9));
}

static inline u8 bt_controller_lut_row_02_active_of_am_address_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_02_ADDR);

	return (u8)((local_val & ((u32)0x00000100)) >> 8);
}

static inline void bt_controller_lut_row_02_active_of_am_address_0_setf(struct cl_chip *chip, u8 activeofamaddress0)
{
	ASSERT_ERR_CHIP((((u32)activeofamaddress0 << 8) & ~((u32)0x00000100)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_02_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_02_ADDR) & ~((u32)0x00000100)) | ((u32)activeofamaddress0 << 8));
}

static inline u8 bt_controller_lut_row_02_sco_1_of_am_address_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_02_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline void bt_controller_lut_row_02_sco_1_of_am_address_0_setf(struct cl_chip *chip, u8 sco1ofamaddress0)
{
	ASSERT_ERR_CHIP((((u32)sco1ofamaddress0 << 7) & ~((u32)0x00000080)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_02_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_02_ADDR) & ~((u32)0x00000080)) | ((u32)sco1ofamaddress0 << 7));
}

static inline u8 bt_controller_lut_row_02_sco_2_of_am_address_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_02_ADDR);

	return (u8)((local_val & ((u32)0x00000040)) >> 6);
}

static inline void bt_controller_lut_row_02_sco_2_of_am_address_0_setf(struct cl_chip *chip, u8 sco2ofamaddress0)
{
	ASSERT_ERR_CHIP((((u32)sco2ofamaddress0 << 6) & ~((u32)0x00000040)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_02_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_02_ADDR) & ~((u32)0x00000040)) | ((u32)sco2ofamaddress0 << 6));
}

static inline u8 bt_controller_lut_row_02_payload_header_flow_of_am_address_0_broadcast_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_02_ADDR);

	return (u8)((local_val & ((u32)0x00000020)) >> 5);
}

static inline void bt_controller_lut_row_02_payload_header_flow_of_am_address_0_broadcast_setf(struct cl_chip *chip, u8 payloadheaderflowofamaddress0broadcast)
{
	ASSERT_ERR_CHIP((((u32)payloadheaderflowofamaddress0broadcast << 5) & ~((u32)0x00000020)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_02_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_02_ADDR) & ~((u32)0x00000020)) | ((u32)payloadheaderflowofamaddress0broadcast << 5));
}

static inline u8 bt_controller_lut_row_02_hold_of_am_address_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_02_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline void bt_controller_lut_row_02_hold_of_am_address_0_setf(struct cl_chip *chip, u8 holdofamaddress0)
{
	ASSERT_ERR_CHIP((((u32)holdofamaddress0 << 4) & ~((u32)0x00000010)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_02_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_02_ADDR) & ~((u32)0x00000010)) | ((u32)holdofamaddress0 << 4));
}

static inline u8 bt_controller_lut_row_02_sniff_of_am_address_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_02_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline void bt_controller_lut_row_02_sniff_of_am_address_0_setf(struct cl_chip *chip, u8 sniffofamaddress0)
{
	ASSERT_ERR_CHIP((((u32)sniffofamaddress0 << 3) & ~((u32)0x00000008)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_02_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_02_ADDR) & ~((u32)0x00000008)) | ((u32)sniffofamaddress0 << 3));
}

static inline u8 bt_controller_lut_row_02_arqn_of_am_address_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_02_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline void bt_controller_lut_row_02_arqn_of_am_address_0_setf(struct cl_chip *chip, u8 arqnofamaddress0)
{
	ASSERT_ERR_CHIP((((u32)arqnofamaddress0 << 2) & ~((u32)0x00000004)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_02_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_02_ADDR) & ~((u32)0x00000004)) | ((u32)arqnofamaddress0 << 2));
}

static inline u8 bt_controller_lut_row_02_seqn_of_am_address_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_02_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_lut_row_02_seqn_of_am_address_0_setf(struct cl_chip *chip, u8 seqnofamaddress0)
{
	ASSERT_ERR_CHIP((((u32)seqnofamaddress0 << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_02_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_02_ADDR) & ~((u32)0x00000002)) | ((u32)seqnofamaddress0 << 1));
}

static inline u8 bt_controller_lut_row_02_packet_header_flow_of_am_address_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_02_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_lut_row_02_packet_header_flow_of_am_address_0_setf(struct cl_chip *chip, u8 packetheaderflowofamaddress0)
{
	ASSERT_ERR_CHIP((((u32)packetheaderflowofamaddress0 << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_02_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_02_ADDR) & ~((u32)0x00000001)) | ((u32)packetheaderflowofamaddress0 << 0));
}

/**
 * @brief LUT_ROW_11 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:12 Packet_Type_am_address_1  0xC
 *    11:10 LLID_am_address_1         0x0
 *    09:00 Payload_Length_of_am_address_1 0x0
 * </pre>
 */
#define BT_CONTROLLER_LUT_ROW_11_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000000E8)
#define BT_CONTROLLER_LUT_ROW_11_OFFSET      0x000000E8
#define BT_CONTROLLER_LUT_ROW_11_INDEX       0x0000003A
#define BT_CONTROLLER_LUT_ROW_11_RESET       0x0000C000

static inline u32 bt_controller_lut_row_11_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_11_ADDR);
}

static inline void bt_controller_lut_row_11_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_11_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_LUT_ROW_11_PACKET_TYPE_AM_ADDRESS_1_MASK    ((u32)0x0000F000)
#define BT_CONTROLLER_LUT_ROW_11_PACKET_TYPE_AM_ADDRESS_1_LSB    12
#define BT_CONTROLLER_LUT_ROW_11_PACKET_TYPE_AM_ADDRESS_1_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_LUT_ROW_11_LLID_AM_ADDRESS_1_MASK    ((u32)0x00000C00)
#define BT_CONTROLLER_LUT_ROW_11_LLID_AM_ADDRESS_1_LSB    10
#define BT_CONTROLLER_LUT_ROW_11_LLID_AM_ADDRESS_1_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_LUT_ROW_11_PAYLOAD_LENGTH_OF_AM_ADDRESS_1_MASK    ((u32)0x000003FF)
#define BT_CONTROLLER_LUT_ROW_11_PAYLOAD_LENGTH_OF_AM_ADDRESS_1_LSB    0
#define BT_CONTROLLER_LUT_ROW_11_PAYLOAD_LENGTH_OF_AM_ADDRESS_1_WIDTH    ((u32)0x0000000A)

#define BT_CONTROLLER_LUT_ROW_11_PACKET_TYPE_AM_ADDRESS_1_RST    0xC
#define BT_CONTROLLER_LUT_ROW_11_LLID_AM_ADDRESS_1_RST    0x0
#define BT_CONTROLLER_LUT_ROW_11_PAYLOAD_LENGTH_OF_AM_ADDRESS_1_RST    0x0

static inline void bt_controller_lut_row_11_pack(struct cl_chip *chip, u8 packet_type_am_address_1, u8 llid_am_address_1, u16 payload_length_of_am_address_1)
{
	ASSERT_ERR_CHIP((((u32)packet_type_am_address_1 << 12) & ~((u32)0x0000F000)) == 0);
	ASSERT_ERR_CHIP((((u32)llid_am_address_1 << 10) & ~((u32)0x00000C00)) == 0);
	ASSERT_ERR_CHIP((((u32)payload_length_of_am_address_1 << 0) & ~((u32)0x000003FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_11_ADDR, ((u32)packet_type_am_address_1 << 12) | ((u32)llid_am_address_1 << 10) | ((u32)payload_length_of_am_address_1 << 0));
}

static inline void bt_controller_lut_row_11_unpack(struct cl_chip *chip, u8 *packet_type_am_address_1, u8 *llid_am_address_1, u16 *payload_length_of_am_address_1)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_11_ADDR);

	*packet_type_am_address_1 = (local_val & ((u32)0x0000F000)) >> 12;
	*llid_am_address_1 = (local_val & ((u32)0x00000C00)) >> 10;
	*payload_length_of_am_address_1 = (local_val & ((u32)0x000003FF)) >> 0;
}

static inline u8 bt_controller_lut_row_11_packet_type_am_address_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_11_ADDR);

	return (u8)((local_val & ((u32)0x0000F000)) >> 12);
}

static inline void bt_controller_lut_row_11_packet_type_am_address_1_setf(struct cl_chip *chip, u8 packettypeamaddress1)
{
	ASSERT_ERR_CHIP((((u32)packettypeamaddress1 << 12) & ~((u32)0x0000F000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_11_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_11_ADDR) & ~((u32)0x0000F000)) | ((u32)packettypeamaddress1 << 12));
}

static inline u8 bt_controller_lut_row_11_llid_am_address_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_11_ADDR);

	return (u8)((local_val & ((u32)0x00000C00)) >> 10);
}

static inline void bt_controller_lut_row_11_llid_am_address_1_setf(struct cl_chip *chip, u8 llidamaddress1)
{
	ASSERT_ERR_CHIP((((u32)llidamaddress1 << 10) & ~((u32)0x00000C00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_11_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_11_ADDR) & ~((u32)0x00000C00)) | ((u32)llidamaddress1 << 10));
}

static inline u16 bt_controller_lut_row_11_payload_length_of_am_address_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_11_ADDR);

	return (u16)((local_val & ((u32)0x000003FF)) >> 0);
}

static inline void bt_controller_lut_row_11_payload_length_of_am_address_1_setf(struct cl_chip *chip, u16 payloadlengthofamaddress1)
{
	ASSERT_ERR_CHIP((((u32)payloadlengthofamaddress1 << 0) & ~((u32)0x000003FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_11_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_11_ADDR) & ~((u32)0x000003FF)) | ((u32)payloadlengthofamaddress1 << 0));
}

/**
 * @brief LUT_ROW_12 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    Ptt_am_address_1          0
 *    14    Esco_am_address_1         0
 *    13    Sniff_Start_am_address_1  0
 *    12    Sniff_End_am_address_1    0
 *    11:09 TX_Gain_am_address_1      0x0
 *    08    Active_am_address_1       0
 *    07    SCO1_am_address_1         0
 *    06    SCO2_am_address_1         0
 *    05    Payload_Header_Flow_am_address_1 0
 *    04    Hold_am_address_1         0
 *    03    Sniff_am_address_1        0
 *    02    ARQN_am_address_1         1
 *    01    SEQN_am_address_1         0
 *    00    Packet_Header_Flow_am_address_1 1
 * </pre>
 */
#define BT_CONTROLLER_LUT_ROW_12_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000000EC)
#define BT_CONTROLLER_LUT_ROW_12_OFFSET      0x000000EC
#define BT_CONTROLLER_LUT_ROW_12_INDEX       0x0000003B
#define BT_CONTROLLER_LUT_ROW_12_RESET       0x00000005

static inline u32 bt_controller_lut_row_12_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_12_ADDR);
}

static inline void bt_controller_lut_row_12_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_12_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_LUT_ROW_12_PTT_AM_ADDRESS_1_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_LUT_ROW_12_PTT_AM_ADDRESS_1_POS    15
#define BT_CONTROLLER_LUT_ROW_12_ESCO_AM_ADDRESS_1_BIT    ((u32)0x00004000)
#define BT_CONTROLLER_LUT_ROW_12_ESCO_AM_ADDRESS_1_POS    14
#define BT_CONTROLLER_LUT_ROW_12_SNIFF_START_AM_ADDRESS_1_BIT    ((u32)0x00002000)
#define BT_CONTROLLER_LUT_ROW_12_SNIFF_START_AM_ADDRESS_1_POS    13
#define BT_CONTROLLER_LUT_ROW_12_SNIFF_END_AM_ADDRESS_1_BIT    ((u32)0x00001000)
#define BT_CONTROLLER_LUT_ROW_12_SNIFF_END_AM_ADDRESS_1_POS    12
#define BT_CONTROLLER_LUT_ROW_12_TX_GAIN_AM_ADDRESS_1_MASK    ((u32)0x00000E00)
#define BT_CONTROLLER_LUT_ROW_12_TX_GAIN_AM_ADDRESS_1_LSB    9
#define BT_CONTROLLER_LUT_ROW_12_TX_GAIN_AM_ADDRESS_1_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_LUT_ROW_12_ACTIVE_AM_ADDRESS_1_BIT    ((u32)0x00000100)
#define BT_CONTROLLER_LUT_ROW_12_ACTIVE_AM_ADDRESS_1_POS    8
#define BT_CONTROLLER_LUT_ROW_12_SCO_1_AM_ADDRESS_1_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_LUT_ROW_12_SCO_1_AM_ADDRESS_1_POS    7
#define BT_CONTROLLER_LUT_ROW_12_SCO_2_AM_ADDRESS_1_BIT    ((u32)0x00000040)
#define BT_CONTROLLER_LUT_ROW_12_SCO_2_AM_ADDRESS_1_POS    6
#define BT_CONTROLLER_LUT_ROW_12_PAYLOAD_HEADER_FLOW_AM_ADDRESS_1_BIT    ((u32)0x00000020)
#define BT_CONTROLLER_LUT_ROW_12_PAYLOAD_HEADER_FLOW_AM_ADDRESS_1_POS    5
#define BT_CONTROLLER_LUT_ROW_12_HOLD_AM_ADDRESS_1_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_LUT_ROW_12_HOLD_AM_ADDRESS_1_POS    4
#define BT_CONTROLLER_LUT_ROW_12_SNIFF_AM_ADDRESS_1_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_LUT_ROW_12_SNIFF_AM_ADDRESS_1_POS    3
#define BT_CONTROLLER_LUT_ROW_12_ARQN_AM_ADDRESS_1_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_LUT_ROW_12_ARQN_AM_ADDRESS_1_POS    2
#define BT_CONTROLLER_LUT_ROW_12_SEQN_AM_ADDRESS_1_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_LUT_ROW_12_SEQN_AM_ADDRESS_1_POS    1
#define BT_CONTROLLER_LUT_ROW_12_PACKET_HEADER_FLOW_AM_ADDRESS_1_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_LUT_ROW_12_PACKET_HEADER_FLOW_AM_ADDRESS_1_POS    0

#define BT_CONTROLLER_LUT_ROW_12_PTT_AM_ADDRESS_1_RST    0x0
#define BT_CONTROLLER_LUT_ROW_12_ESCO_AM_ADDRESS_1_RST    0x0
#define BT_CONTROLLER_LUT_ROW_12_SNIFF_START_AM_ADDRESS_1_RST    0x0
#define BT_CONTROLLER_LUT_ROW_12_SNIFF_END_AM_ADDRESS_1_RST    0x0
#define BT_CONTROLLER_LUT_ROW_12_TX_GAIN_AM_ADDRESS_1_RST    0x0
#define BT_CONTROLLER_LUT_ROW_12_ACTIVE_AM_ADDRESS_1_RST    0x0
#define BT_CONTROLLER_LUT_ROW_12_SCO_1_AM_ADDRESS_1_RST    0x0
#define BT_CONTROLLER_LUT_ROW_12_SCO_2_AM_ADDRESS_1_RST    0x0
#define BT_CONTROLLER_LUT_ROW_12_PAYLOAD_HEADER_FLOW_AM_ADDRESS_1_RST    0x0
#define BT_CONTROLLER_LUT_ROW_12_HOLD_AM_ADDRESS_1_RST    0x0
#define BT_CONTROLLER_LUT_ROW_12_SNIFF_AM_ADDRESS_1_RST    0x0
#define BT_CONTROLLER_LUT_ROW_12_ARQN_AM_ADDRESS_1_RST    0x1
#define BT_CONTROLLER_LUT_ROW_12_SEQN_AM_ADDRESS_1_RST    0x0
#define BT_CONTROLLER_LUT_ROW_12_PACKET_HEADER_FLOW_AM_ADDRESS_1_RST    0x1

static inline void bt_controller_lut_row_12_pack(struct cl_chip *chip, u8 ptt_am_address_1, u8 esco_am_address_1, u8 sniff_start_am_address_1, u8 sniff_end_am_address_1, u8 tx_gain_am_address_1, u8 active_am_address_1, u8 sco1_am_address_1, u8 sco2_am_address_1, u8 payload_header_flow_am_address_1, u8 hold_am_address_1, u8 sniff_am_address_1, u8 arqn_am_address_1, u8 seqn_am_address_1, u8 packet_header_flow_am_address_1)
{
	ASSERT_ERR_CHIP((((u32)ptt_am_address_1 << 15) & ~((u32)0x00008000)) == 0);
	ASSERT_ERR_CHIP((((u32)esco_am_address_1 << 14) & ~((u32)0x00004000)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_start_am_address_1 << 13) & ~((u32)0x00002000)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_end_am_address_1 << 12) & ~((u32)0x00001000)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_gain_am_address_1 << 9) & ~((u32)0x00000E00)) == 0);
	ASSERT_ERR_CHIP((((u32)active_am_address_1 << 8) & ~((u32)0x00000100)) == 0);
	ASSERT_ERR_CHIP((((u32)sco1_am_address_1 << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)sco2_am_address_1 << 6) & ~((u32)0x00000040)) == 0);
	ASSERT_ERR_CHIP((((u32)payload_header_flow_am_address_1 << 5) & ~((u32)0x00000020)) == 0);
	ASSERT_ERR_CHIP((((u32)hold_am_address_1 << 4) & ~((u32)0x00000010)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_am_address_1 << 3) & ~((u32)0x00000008)) == 0);
	ASSERT_ERR_CHIP((((u32)arqn_am_address_1 << 2) & ~((u32)0x00000004)) == 0);
	ASSERT_ERR_CHIP((((u32)seqn_am_address_1 << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)packet_header_flow_am_address_1 << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_12_ADDR, ((u32)ptt_am_address_1 << 15) | ((u32)esco_am_address_1 << 14) | ((u32)sniff_start_am_address_1 << 13) | ((u32)sniff_end_am_address_1 << 12) | ((u32)tx_gain_am_address_1 << 9) | ((u32)active_am_address_1 << 8) | ((u32)sco1_am_address_1 << 7) | ((u32)sco2_am_address_1 << 6) | ((u32)payload_header_flow_am_address_1 << 5) | ((u32)hold_am_address_1 << 4) | ((u32)sniff_am_address_1 << 3) | ((u32)arqn_am_address_1 << 2) | ((u32)seqn_am_address_1 << 1) | ((u32)packet_header_flow_am_address_1 << 0));
}

static inline void bt_controller_lut_row_12_unpack(struct cl_chip *chip, u8 *ptt_am_address_1, u8 *esco_am_address_1, u8 *sniff_start_am_address_1, u8 *sniff_end_am_address_1, u8 *tx_gain_am_address_1, u8 *active_am_address_1, u8 *sco1_am_address_1, u8 *sco2_am_address_1, u8 *payload_header_flow_am_address_1, u8 *hold_am_address_1, u8 *sniff_am_address_1, u8 *arqn_am_address_1, u8 *seqn_am_address_1, u8 *packet_header_flow_am_address_1)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_12_ADDR);

	*ptt_am_address_1 = (local_val & ((u32)0x00008000)) >> 15;
	*esco_am_address_1 = (local_val & ((u32)0x00004000)) >> 14;
	*sniff_start_am_address_1 = (local_val & ((u32)0x00002000)) >> 13;
	*sniff_end_am_address_1 = (local_val & ((u32)0x00001000)) >> 12;
	*tx_gain_am_address_1 = (local_val & ((u32)0x00000E00)) >> 9;
	*active_am_address_1 = (local_val & ((u32)0x00000100)) >> 8;
	*sco1_am_address_1 = (local_val & ((u32)0x00000080)) >> 7;
	*sco2_am_address_1 = (local_val & ((u32)0x00000040)) >> 6;
	*payload_header_flow_am_address_1 = (local_val & ((u32)0x00000020)) >> 5;
	*hold_am_address_1 = (local_val & ((u32)0x00000010)) >> 4;
	*sniff_am_address_1 = (local_val & ((u32)0x00000008)) >> 3;
	*arqn_am_address_1 = (local_val & ((u32)0x00000004)) >> 2;
	*seqn_am_address_1 = (local_val & ((u32)0x00000002)) >> 1;
	*packet_header_flow_am_address_1 = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_lut_row_12_ptt_am_address_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_12_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline void bt_controller_lut_row_12_ptt_am_address_1_setf(struct cl_chip *chip, u8 pttamaddress1)
{
	ASSERT_ERR_CHIP((((u32)pttamaddress1 << 15) & ~((u32)0x00008000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_12_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_12_ADDR) & ~((u32)0x00008000)) | ((u32)pttamaddress1 << 15));
}

static inline u8 bt_controller_lut_row_12_esco_am_address_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_12_ADDR);

	return (u8)((local_val & ((u32)0x00004000)) >> 14);
}

static inline void bt_controller_lut_row_12_esco_am_address_1_setf(struct cl_chip *chip, u8 escoamaddress1)
{
	ASSERT_ERR_CHIP((((u32)escoamaddress1 << 14) & ~((u32)0x00004000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_12_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_12_ADDR) & ~((u32)0x00004000)) | ((u32)escoamaddress1 << 14));
}

static inline u8 bt_controller_lut_row_12_sniff_start_am_address_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_12_ADDR);

	return (u8)((local_val & ((u32)0x00002000)) >> 13);
}

static inline void bt_controller_lut_row_12_sniff_start_am_address_1_setf(struct cl_chip *chip, u8 sniffstartamaddress1)
{
	ASSERT_ERR_CHIP((((u32)sniffstartamaddress1 << 13) & ~((u32)0x00002000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_12_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_12_ADDR) & ~((u32)0x00002000)) | ((u32)sniffstartamaddress1 << 13));
}

static inline u8 bt_controller_lut_row_12_sniff_end_am_address_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_12_ADDR);

	return (u8)((local_val & ((u32)0x00001000)) >> 12);
}

static inline void bt_controller_lut_row_12_sniff_end_am_address_1_setf(struct cl_chip *chip, u8 sniffendamaddress1)
{
	ASSERT_ERR_CHIP((((u32)sniffendamaddress1 << 12) & ~((u32)0x00001000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_12_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_12_ADDR) & ~((u32)0x00001000)) | ((u32)sniffendamaddress1 << 12));
}

static inline u8 bt_controller_lut_row_12_tx_gain_am_address_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_12_ADDR);

	return (u8)((local_val & ((u32)0x00000E00)) >> 9);
}

static inline void bt_controller_lut_row_12_tx_gain_am_address_1_setf(struct cl_chip *chip, u8 txgainamaddress1)
{
	ASSERT_ERR_CHIP((((u32)txgainamaddress1 << 9) & ~((u32)0x00000E00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_12_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_12_ADDR) & ~((u32)0x00000E00)) | ((u32)txgainamaddress1 << 9));
}

static inline u8 bt_controller_lut_row_12_active_am_address_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_12_ADDR);

	return (u8)((local_val & ((u32)0x00000100)) >> 8);
}

static inline void bt_controller_lut_row_12_active_am_address_1_setf(struct cl_chip *chip, u8 activeamaddress1)
{
	ASSERT_ERR_CHIP((((u32)activeamaddress1 << 8) & ~((u32)0x00000100)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_12_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_12_ADDR) & ~((u32)0x00000100)) | ((u32)activeamaddress1 << 8));
}

static inline u8 bt_controller_lut_row_12_sco_1_am_address_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_12_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline void bt_controller_lut_row_12_sco_1_am_address_1_setf(struct cl_chip *chip, u8 sco1amaddress1)
{
	ASSERT_ERR_CHIP((((u32)sco1amaddress1 << 7) & ~((u32)0x00000080)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_12_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_12_ADDR) & ~((u32)0x00000080)) | ((u32)sco1amaddress1 << 7));
}

static inline u8 bt_controller_lut_row_12_sco_2_am_address_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_12_ADDR);

	return (u8)((local_val & ((u32)0x00000040)) >> 6);
}

static inline void bt_controller_lut_row_12_sco_2_am_address_1_setf(struct cl_chip *chip, u8 sco2amaddress1)
{
	ASSERT_ERR_CHIP((((u32)sco2amaddress1 << 6) & ~((u32)0x00000040)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_12_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_12_ADDR) & ~((u32)0x00000040)) | ((u32)sco2amaddress1 << 6));
}

static inline u8 bt_controller_lut_row_12_payload_header_flow_am_address_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_12_ADDR);

	return (u8)((local_val & ((u32)0x00000020)) >> 5);
}

static inline void bt_controller_lut_row_12_payload_header_flow_am_address_1_setf(struct cl_chip *chip, u8 payloadheaderflowamaddress1)
{
	ASSERT_ERR_CHIP((((u32)payloadheaderflowamaddress1 << 5) & ~((u32)0x00000020)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_12_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_12_ADDR) & ~((u32)0x00000020)) | ((u32)payloadheaderflowamaddress1 << 5));
}

static inline u8 bt_controller_lut_row_12_hold_am_address_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_12_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline void bt_controller_lut_row_12_hold_am_address_1_setf(struct cl_chip *chip, u8 holdamaddress1)
{
	ASSERT_ERR_CHIP((((u32)holdamaddress1 << 4) & ~((u32)0x00000010)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_12_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_12_ADDR) & ~((u32)0x00000010)) | ((u32)holdamaddress1 << 4));
}

static inline u8 bt_controller_lut_row_12_sniff_am_address_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_12_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline void bt_controller_lut_row_12_sniff_am_address_1_setf(struct cl_chip *chip, u8 sniffamaddress1)
{
	ASSERT_ERR_CHIP((((u32)sniffamaddress1 << 3) & ~((u32)0x00000008)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_12_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_12_ADDR) & ~((u32)0x00000008)) | ((u32)sniffamaddress1 << 3));
}

static inline u8 bt_controller_lut_row_12_arqn_am_address_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_12_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline void bt_controller_lut_row_12_arqn_am_address_1_setf(struct cl_chip *chip, u8 arqnamaddress1)
{
	ASSERT_ERR_CHIP((((u32)arqnamaddress1 << 2) & ~((u32)0x00000004)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_12_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_12_ADDR) & ~((u32)0x00000004)) | ((u32)arqnamaddress1 << 2));
}

static inline u8 bt_controller_lut_row_12_seqn_am_address_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_12_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_lut_row_12_seqn_am_address_1_setf(struct cl_chip *chip, u8 seqnamaddress1)
{
	ASSERT_ERR_CHIP((((u32)seqnamaddress1 << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_12_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_12_ADDR) & ~((u32)0x00000002)) | ((u32)seqnamaddress1 << 1));
}

static inline u8 bt_controller_lut_row_12_packet_header_flow_am_address_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_12_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_lut_row_12_packet_header_flow_am_address_1_setf(struct cl_chip *chip, u8 packetheaderflowamaddress1)
{
	ASSERT_ERR_CHIP((((u32)packetheaderflowamaddress1 << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_12_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_12_ADDR) & ~((u32)0x00000001)) | ((u32)packetheaderflowamaddress1 << 0));
}

/**
 * @brief LUT_ROW_21 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:12 Packet_Type_am_address_2  0xC
 *    11:10 LLID_am_address_2         0x0
 *    09:00 Payload_Length_of_am_address_2 0x0
 * </pre>
 */
#define BT_CONTROLLER_LUT_ROW_21_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000000F0)
#define BT_CONTROLLER_LUT_ROW_21_OFFSET      0x000000F0
#define BT_CONTROLLER_LUT_ROW_21_INDEX       0x0000003C
#define BT_CONTROLLER_LUT_ROW_21_RESET       0x0000C000

static inline u32 bt_controller_lut_row_21_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_21_ADDR);
}

static inline void bt_controller_lut_row_21_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_21_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_LUT_ROW_21_PACKET_TYPE_AM_ADDRESS_2_MASK    ((u32)0x0000F000)
#define BT_CONTROLLER_LUT_ROW_21_PACKET_TYPE_AM_ADDRESS_2_LSB    12
#define BT_CONTROLLER_LUT_ROW_21_PACKET_TYPE_AM_ADDRESS_2_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_LUT_ROW_21_LLID_AM_ADDRESS_2_MASK    ((u32)0x00000C00)
#define BT_CONTROLLER_LUT_ROW_21_LLID_AM_ADDRESS_2_LSB    10
#define BT_CONTROLLER_LUT_ROW_21_LLID_AM_ADDRESS_2_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_LUT_ROW_21_PAYLOAD_LENGTH_OF_AM_ADDRESS_2_MASK    ((u32)0x000003FF)
#define BT_CONTROLLER_LUT_ROW_21_PAYLOAD_LENGTH_OF_AM_ADDRESS_2_LSB    0
#define BT_CONTROLLER_LUT_ROW_21_PAYLOAD_LENGTH_OF_AM_ADDRESS_2_WIDTH    ((u32)0x0000000A)

#define BT_CONTROLLER_LUT_ROW_21_PACKET_TYPE_AM_ADDRESS_2_RST    0xC
#define BT_CONTROLLER_LUT_ROW_21_LLID_AM_ADDRESS_2_RST    0x0
#define BT_CONTROLLER_LUT_ROW_21_PAYLOAD_LENGTH_OF_AM_ADDRESS_2_RST    0x0

static inline void bt_controller_lut_row_21_pack(struct cl_chip *chip, u8 packet_type_am_address_2, u8 llid_am_address_2, u16 payload_length_of_am_address_2)
{
	ASSERT_ERR_CHIP((((u32)packet_type_am_address_2 << 12) & ~((u32)0x0000F000)) == 0);
	ASSERT_ERR_CHIP((((u32)llid_am_address_2 << 10) & ~((u32)0x00000C00)) == 0);
	ASSERT_ERR_CHIP((((u32)payload_length_of_am_address_2 << 0) & ~((u32)0x000003FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_21_ADDR, ((u32)packet_type_am_address_2 << 12) | ((u32)llid_am_address_2 << 10) | ((u32)payload_length_of_am_address_2 << 0));
}

static inline void bt_controller_lut_row_21_unpack(struct cl_chip *chip, u8 *packet_type_am_address_2, u8 *llid_am_address_2, u16 *payload_length_of_am_address_2)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_21_ADDR);

	*packet_type_am_address_2 = (local_val & ((u32)0x0000F000)) >> 12;
	*llid_am_address_2 = (local_val & ((u32)0x00000C00)) >> 10;
	*payload_length_of_am_address_2 = (local_val & ((u32)0x000003FF)) >> 0;
}

static inline u8 bt_controller_lut_row_21_packet_type_am_address_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_21_ADDR);

	return (u8)((local_val & ((u32)0x0000F000)) >> 12);
}

static inline void bt_controller_lut_row_21_packet_type_am_address_2_setf(struct cl_chip *chip, u8 packettypeamaddress2)
{
	ASSERT_ERR_CHIP((((u32)packettypeamaddress2 << 12) & ~((u32)0x0000F000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_21_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_21_ADDR) & ~((u32)0x0000F000)) | ((u32)packettypeamaddress2 << 12));
}

static inline u8 bt_controller_lut_row_21_llid_am_address_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_21_ADDR);

	return (u8)((local_val & ((u32)0x00000C00)) >> 10);
}

static inline void bt_controller_lut_row_21_llid_am_address_2_setf(struct cl_chip *chip, u8 llidamaddress2)
{
	ASSERT_ERR_CHIP((((u32)llidamaddress2 << 10) & ~((u32)0x00000C00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_21_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_21_ADDR) & ~((u32)0x00000C00)) | ((u32)llidamaddress2 << 10));
}

static inline u16 bt_controller_lut_row_21_payload_length_of_am_address_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_21_ADDR);

	return (u16)((local_val & ((u32)0x000003FF)) >> 0);
}

static inline void bt_controller_lut_row_21_payload_length_of_am_address_2_setf(struct cl_chip *chip, u16 payloadlengthofamaddress2)
{
	ASSERT_ERR_CHIP((((u32)payloadlengthofamaddress2 << 0) & ~((u32)0x000003FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_21_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_21_ADDR) & ~((u32)0x000003FF)) | ((u32)payloadlengthofamaddress2 << 0));
}

/**
 * @brief LUT_ROW_22 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    Ptt_am_address_2          0
 *    14    Esco_am_address_2         0
 *    13    Sniff_Start_am_address_2  0
 *    12    Sniff_End_am_address_2    0
 *    11:09 TX_Gain_am_address_2      0x0
 *    08    Active_am_address_2       0
 *    07    SCO1_am_address_2         0
 *    06    SCO2_am_address_2         0
 *    05    Payload_Header_Flow_am_address_2 0
 *    04    Hold_am_address_2         0
 *    03    Sniff_am_address_2        0
 *    02    ARQN_am_address_2         1
 *    01    SEQN_am_address_2         0
 *    00    Packet_Header_Flow_am_address_2 1
 * </pre>
 */
#define BT_CONTROLLER_LUT_ROW_22_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000000F4)
#define BT_CONTROLLER_LUT_ROW_22_OFFSET      0x000000F4
#define BT_CONTROLLER_LUT_ROW_22_INDEX       0x0000003D
#define BT_CONTROLLER_LUT_ROW_22_RESET       0x00000005

static inline u32 bt_controller_lut_row_22_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_22_ADDR);
}

static inline void bt_controller_lut_row_22_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_22_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_LUT_ROW_22_PTT_AM_ADDRESS_2_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_LUT_ROW_22_PTT_AM_ADDRESS_2_POS    15
#define BT_CONTROLLER_LUT_ROW_22_ESCO_AM_ADDRESS_2_BIT    ((u32)0x00004000)
#define BT_CONTROLLER_LUT_ROW_22_ESCO_AM_ADDRESS_2_POS    14
#define BT_CONTROLLER_LUT_ROW_22_SNIFF_START_AM_ADDRESS_2_BIT    ((u32)0x00002000)
#define BT_CONTROLLER_LUT_ROW_22_SNIFF_START_AM_ADDRESS_2_POS    13
#define BT_CONTROLLER_LUT_ROW_22_SNIFF_END_AM_ADDRESS_2_BIT    ((u32)0x00001000)
#define BT_CONTROLLER_LUT_ROW_22_SNIFF_END_AM_ADDRESS_2_POS    12
#define BT_CONTROLLER_LUT_ROW_22_TX_GAIN_AM_ADDRESS_2_MASK    ((u32)0x00000E00)
#define BT_CONTROLLER_LUT_ROW_22_TX_GAIN_AM_ADDRESS_2_LSB    9
#define BT_CONTROLLER_LUT_ROW_22_TX_GAIN_AM_ADDRESS_2_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_LUT_ROW_22_ACTIVE_AM_ADDRESS_2_BIT    ((u32)0x00000100)
#define BT_CONTROLLER_LUT_ROW_22_ACTIVE_AM_ADDRESS_2_POS    8
#define BT_CONTROLLER_LUT_ROW_22_SCO_1_AM_ADDRESS_2_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_LUT_ROW_22_SCO_1_AM_ADDRESS_2_POS    7
#define BT_CONTROLLER_LUT_ROW_22_SCO_2_AM_ADDRESS_2_BIT    ((u32)0x00000040)
#define BT_CONTROLLER_LUT_ROW_22_SCO_2_AM_ADDRESS_2_POS    6
#define BT_CONTROLLER_LUT_ROW_22_PAYLOAD_HEADER_FLOW_AM_ADDRESS_2_BIT    ((u32)0x00000020)
#define BT_CONTROLLER_LUT_ROW_22_PAYLOAD_HEADER_FLOW_AM_ADDRESS_2_POS    5
#define BT_CONTROLLER_LUT_ROW_22_HOLD_AM_ADDRESS_2_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_LUT_ROW_22_HOLD_AM_ADDRESS_2_POS    4
#define BT_CONTROLLER_LUT_ROW_22_SNIFF_AM_ADDRESS_2_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_LUT_ROW_22_SNIFF_AM_ADDRESS_2_POS    3
#define BT_CONTROLLER_LUT_ROW_22_ARQN_AM_ADDRESS_2_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_LUT_ROW_22_ARQN_AM_ADDRESS_2_POS    2
#define BT_CONTROLLER_LUT_ROW_22_SEQN_AM_ADDRESS_2_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_LUT_ROW_22_SEQN_AM_ADDRESS_2_POS    1
#define BT_CONTROLLER_LUT_ROW_22_PACKET_HEADER_FLOW_AM_ADDRESS_2_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_LUT_ROW_22_PACKET_HEADER_FLOW_AM_ADDRESS_2_POS    0

#define BT_CONTROLLER_LUT_ROW_22_PTT_AM_ADDRESS_2_RST    0x0
#define BT_CONTROLLER_LUT_ROW_22_ESCO_AM_ADDRESS_2_RST    0x0
#define BT_CONTROLLER_LUT_ROW_22_SNIFF_START_AM_ADDRESS_2_RST    0x0
#define BT_CONTROLLER_LUT_ROW_22_SNIFF_END_AM_ADDRESS_2_RST    0x0
#define BT_CONTROLLER_LUT_ROW_22_TX_GAIN_AM_ADDRESS_2_RST    0x0
#define BT_CONTROLLER_LUT_ROW_22_ACTIVE_AM_ADDRESS_2_RST    0x0
#define BT_CONTROLLER_LUT_ROW_22_SCO_1_AM_ADDRESS_2_RST    0x0
#define BT_CONTROLLER_LUT_ROW_22_SCO_2_AM_ADDRESS_2_RST    0x0
#define BT_CONTROLLER_LUT_ROW_22_PAYLOAD_HEADER_FLOW_AM_ADDRESS_2_RST    0x0
#define BT_CONTROLLER_LUT_ROW_22_HOLD_AM_ADDRESS_2_RST    0x0
#define BT_CONTROLLER_LUT_ROW_22_SNIFF_AM_ADDRESS_2_RST    0x0
#define BT_CONTROLLER_LUT_ROW_22_ARQN_AM_ADDRESS_2_RST    0x1
#define BT_CONTROLLER_LUT_ROW_22_SEQN_AM_ADDRESS_2_RST    0x0
#define BT_CONTROLLER_LUT_ROW_22_PACKET_HEADER_FLOW_AM_ADDRESS_2_RST    0x1

static inline void bt_controller_lut_row_22_pack(struct cl_chip *chip, u8 ptt_am_address_2, u8 esco_am_address_2, u8 sniff_start_am_address_2, u8 sniff_end_am_address_2, u8 tx_gain_am_address_2, u8 active_am_address_2, u8 sco1_am_address_2, u8 sco2_am_address_2, u8 payload_header_flow_am_address_2, u8 hold_am_address_2, u8 sniff_am_address_2, u8 arqn_am_address_2, u8 seqn_am_address_2, u8 packet_header_flow_am_address_2)
{
	ASSERT_ERR_CHIP((((u32)ptt_am_address_2 << 15) & ~((u32)0x00008000)) == 0);
	ASSERT_ERR_CHIP((((u32)esco_am_address_2 << 14) & ~((u32)0x00004000)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_start_am_address_2 << 13) & ~((u32)0x00002000)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_end_am_address_2 << 12) & ~((u32)0x00001000)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_gain_am_address_2 << 9) & ~((u32)0x00000E00)) == 0);
	ASSERT_ERR_CHIP((((u32)active_am_address_2 << 8) & ~((u32)0x00000100)) == 0);
	ASSERT_ERR_CHIP((((u32)sco1_am_address_2 << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)sco2_am_address_2 << 6) & ~((u32)0x00000040)) == 0);
	ASSERT_ERR_CHIP((((u32)payload_header_flow_am_address_2 << 5) & ~((u32)0x00000020)) == 0);
	ASSERT_ERR_CHIP((((u32)hold_am_address_2 << 4) & ~((u32)0x00000010)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_am_address_2 << 3) & ~((u32)0x00000008)) == 0);
	ASSERT_ERR_CHIP((((u32)arqn_am_address_2 << 2) & ~((u32)0x00000004)) == 0);
	ASSERT_ERR_CHIP((((u32)seqn_am_address_2 << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)packet_header_flow_am_address_2 << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_22_ADDR, ((u32)ptt_am_address_2 << 15) | ((u32)esco_am_address_2 << 14) | ((u32)sniff_start_am_address_2 << 13) | ((u32)sniff_end_am_address_2 << 12) | ((u32)tx_gain_am_address_2 << 9) | ((u32)active_am_address_2 << 8) | ((u32)sco1_am_address_2 << 7) | ((u32)sco2_am_address_2 << 6) | ((u32)payload_header_flow_am_address_2 << 5) | ((u32)hold_am_address_2 << 4) | ((u32)sniff_am_address_2 << 3) | ((u32)arqn_am_address_2 << 2) | ((u32)seqn_am_address_2 << 1) | ((u32)packet_header_flow_am_address_2 << 0));
}

static inline void bt_controller_lut_row_22_unpack(struct cl_chip *chip, u8 *ptt_am_address_2, u8 *esco_am_address_2, u8 *sniff_start_am_address_2, u8 *sniff_end_am_address_2, u8 *tx_gain_am_address_2, u8 *active_am_address_2, u8 *sco1_am_address_2, u8 *sco2_am_address_2, u8 *payload_header_flow_am_address_2, u8 *hold_am_address_2, u8 *sniff_am_address_2, u8 *arqn_am_address_2, u8 *seqn_am_address_2, u8 *packet_header_flow_am_address_2)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_22_ADDR);

	*ptt_am_address_2 = (local_val & ((u32)0x00008000)) >> 15;
	*esco_am_address_2 = (local_val & ((u32)0x00004000)) >> 14;
	*sniff_start_am_address_2 = (local_val & ((u32)0x00002000)) >> 13;
	*sniff_end_am_address_2 = (local_val & ((u32)0x00001000)) >> 12;
	*tx_gain_am_address_2 = (local_val & ((u32)0x00000E00)) >> 9;
	*active_am_address_2 = (local_val & ((u32)0x00000100)) >> 8;
	*sco1_am_address_2 = (local_val & ((u32)0x00000080)) >> 7;
	*sco2_am_address_2 = (local_val & ((u32)0x00000040)) >> 6;
	*payload_header_flow_am_address_2 = (local_val & ((u32)0x00000020)) >> 5;
	*hold_am_address_2 = (local_val & ((u32)0x00000010)) >> 4;
	*sniff_am_address_2 = (local_val & ((u32)0x00000008)) >> 3;
	*arqn_am_address_2 = (local_val & ((u32)0x00000004)) >> 2;
	*seqn_am_address_2 = (local_val & ((u32)0x00000002)) >> 1;
	*packet_header_flow_am_address_2 = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_lut_row_22_ptt_am_address_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_22_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline void bt_controller_lut_row_22_ptt_am_address_2_setf(struct cl_chip *chip, u8 pttamaddress2)
{
	ASSERT_ERR_CHIP((((u32)pttamaddress2 << 15) & ~((u32)0x00008000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_22_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_22_ADDR) & ~((u32)0x00008000)) | ((u32)pttamaddress2 << 15));
}

static inline u8 bt_controller_lut_row_22_esco_am_address_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_22_ADDR);

	return (u8)((local_val & ((u32)0x00004000)) >> 14);
}

static inline void bt_controller_lut_row_22_esco_am_address_2_setf(struct cl_chip *chip, u8 escoamaddress2)
{
	ASSERT_ERR_CHIP((((u32)escoamaddress2 << 14) & ~((u32)0x00004000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_22_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_22_ADDR) & ~((u32)0x00004000)) | ((u32)escoamaddress2 << 14));
}

static inline u8 bt_controller_lut_row_22_sniff_start_am_address_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_22_ADDR);

	return (u8)((local_val & ((u32)0x00002000)) >> 13);
}

static inline void bt_controller_lut_row_22_sniff_start_am_address_2_setf(struct cl_chip *chip, u8 sniffstartamaddress2)
{
	ASSERT_ERR_CHIP((((u32)sniffstartamaddress2 << 13) & ~((u32)0x00002000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_22_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_22_ADDR) & ~((u32)0x00002000)) | ((u32)sniffstartamaddress2 << 13));
}

static inline u8 bt_controller_lut_row_22_sniff_end_am_address_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_22_ADDR);

	return (u8)((local_val & ((u32)0x00001000)) >> 12);
}

static inline void bt_controller_lut_row_22_sniff_end_am_address_2_setf(struct cl_chip *chip, u8 sniffendamaddress2)
{
	ASSERT_ERR_CHIP((((u32)sniffendamaddress2 << 12) & ~((u32)0x00001000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_22_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_22_ADDR) & ~((u32)0x00001000)) | ((u32)sniffendamaddress2 << 12));
}

static inline u8 bt_controller_lut_row_22_tx_gain_am_address_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_22_ADDR);

	return (u8)((local_val & ((u32)0x00000E00)) >> 9);
}

static inline void bt_controller_lut_row_22_tx_gain_am_address_2_setf(struct cl_chip *chip, u8 txgainamaddress2)
{
	ASSERT_ERR_CHIP((((u32)txgainamaddress2 << 9) & ~((u32)0x00000E00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_22_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_22_ADDR) & ~((u32)0x00000E00)) | ((u32)txgainamaddress2 << 9));
}

static inline u8 bt_controller_lut_row_22_active_am_address_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_22_ADDR);

	return (u8)((local_val & ((u32)0x00000100)) >> 8);
}

static inline void bt_controller_lut_row_22_active_am_address_2_setf(struct cl_chip *chip, u8 activeamaddress2)
{
	ASSERT_ERR_CHIP((((u32)activeamaddress2 << 8) & ~((u32)0x00000100)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_22_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_22_ADDR) & ~((u32)0x00000100)) | ((u32)activeamaddress2 << 8));
}

static inline u8 bt_controller_lut_row_22_sco_1_am_address_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_22_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline void bt_controller_lut_row_22_sco_1_am_address_2_setf(struct cl_chip *chip, u8 sco1amaddress2)
{
	ASSERT_ERR_CHIP((((u32)sco1amaddress2 << 7) & ~((u32)0x00000080)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_22_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_22_ADDR) & ~((u32)0x00000080)) | ((u32)sco1amaddress2 << 7));
}

static inline u8 bt_controller_lut_row_22_sco_2_am_address_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_22_ADDR);

	return (u8)((local_val & ((u32)0x00000040)) >> 6);
}

static inline void bt_controller_lut_row_22_sco_2_am_address_2_setf(struct cl_chip *chip, u8 sco2amaddress2)
{
	ASSERT_ERR_CHIP((((u32)sco2amaddress2 << 6) & ~((u32)0x00000040)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_22_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_22_ADDR) & ~((u32)0x00000040)) | ((u32)sco2amaddress2 << 6));
}

static inline u8 bt_controller_lut_row_22_payload_header_flow_am_address_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_22_ADDR);

	return (u8)((local_val & ((u32)0x00000020)) >> 5);
}

static inline void bt_controller_lut_row_22_payload_header_flow_am_address_2_setf(struct cl_chip *chip, u8 payloadheaderflowamaddress2)
{
	ASSERT_ERR_CHIP((((u32)payloadheaderflowamaddress2 << 5) & ~((u32)0x00000020)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_22_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_22_ADDR) & ~((u32)0x00000020)) | ((u32)payloadheaderflowamaddress2 << 5));
}

static inline u8 bt_controller_lut_row_22_hold_am_address_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_22_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline void bt_controller_lut_row_22_hold_am_address_2_setf(struct cl_chip *chip, u8 holdamaddress2)
{
	ASSERT_ERR_CHIP((((u32)holdamaddress2 << 4) & ~((u32)0x00000010)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_22_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_22_ADDR) & ~((u32)0x00000010)) | ((u32)holdamaddress2 << 4));
}

static inline u8 bt_controller_lut_row_22_sniff_am_address_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_22_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline void bt_controller_lut_row_22_sniff_am_address_2_setf(struct cl_chip *chip, u8 sniffamaddress2)
{
	ASSERT_ERR_CHIP((((u32)sniffamaddress2 << 3) & ~((u32)0x00000008)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_22_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_22_ADDR) & ~((u32)0x00000008)) | ((u32)sniffamaddress2 << 3));
}

static inline u8 bt_controller_lut_row_22_arqn_am_address_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_22_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline void bt_controller_lut_row_22_arqn_am_address_2_setf(struct cl_chip *chip, u8 arqnamaddress2)
{
	ASSERT_ERR_CHIP((((u32)arqnamaddress2 << 2) & ~((u32)0x00000004)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_22_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_22_ADDR) & ~((u32)0x00000004)) | ((u32)arqnamaddress2 << 2));
}

static inline u8 bt_controller_lut_row_22_seqn_am_address_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_22_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_lut_row_22_seqn_am_address_2_setf(struct cl_chip *chip, u8 seqnamaddress2)
{
	ASSERT_ERR_CHIP((((u32)seqnamaddress2 << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_22_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_22_ADDR) & ~((u32)0x00000002)) | ((u32)seqnamaddress2 << 1));
}

static inline u8 bt_controller_lut_row_22_packet_header_flow_am_address_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_22_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_lut_row_22_packet_header_flow_am_address_2_setf(struct cl_chip *chip, u8 packetheaderflowamaddress2)
{
	ASSERT_ERR_CHIP((((u32)packetheaderflowamaddress2 << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_22_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_22_ADDR) & ~((u32)0x00000001)) | ((u32)packetheaderflowamaddress2 << 0));
}

/**
 * @brief LUT_ROW_31 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:12 Packet_Type_am_address_3  0xC
 *    11:10 LLID_am_address_3         0x0
 *    09:00 Payload_Length_of_am_address_3 0x0
 * </pre>
 */
#define BT_CONTROLLER_LUT_ROW_31_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000000F8)
#define BT_CONTROLLER_LUT_ROW_31_OFFSET      0x000000F8
#define BT_CONTROLLER_LUT_ROW_31_INDEX       0x0000003E
#define BT_CONTROLLER_LUT_ROW_31_RESET       0x0000C000

static inline u32 bt_controller_lut_row_31_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_31_ADDR);
}

static inline void bt_controller_lut_row_31_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_31_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_LUT_ROW_31_PACKET_TYPE_AM_ADDRESS_3_MASK    ((u32)0x0000F000)
#define BT_CONTROLLER_LUT_ROW_31_PACKET_TYPE_AM_ADDRESS_3_LSB    12
#define BT_CONTROLLER_LUT_ROW_31_PACKET_TYPE_AM_ADDRESS_3_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_LUT_ROW_31_LLID_AM_ADDRESS_3_MASK    ((u32)0x00000C00)
#define BT_CONTROLLER_LUT_ROW_31_LLID_AM_ADDRESS_3_LSB    10
#define BT_CONTROLLER_LUT_ROW_31_LLID_AM_ADDRESS_3_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_LUT_ROW_31_PAYLOAD_LENGTH_OF_AM_ADDRESS_3_MASK    ((u32)0x000003FF)
#define BT_CONTROLLER_LUT_ROW_31_PAYLOAD_LENGTH_OF_AM_ADDRESS_3_LSB    0
#define BT_CONTROLLER_LUT_ROW_31_PAYLOAD_LENGTH_OF_AM_ADDRESS_3_WIDTH    ((u32)0x0000000A)

#define BT_CONTROLLER_LUT_ROW_31_PACKET_TYPE_AM_ADDRESS_3_RST    0xC
#define BT_CONTROLLER_LUT_ROW_31_LLID_AM_ADDRESS_3_RST    0x0
#define BT_CONTROLLER_LUT_ROW_31_PAYLOAD_LENGTH_OF_AM_ADDRESS_3_RST    0x0

static inline void bt_controller_lut_row_31_pack(struct cl_chip *chip, u8 packet_type_am_address_3, u8 llid_am_address_3, u16 payload_length_of_am_address_3)
{
	ASSERT_ERR_CHIP((((u32)packet_type_am_address_3 << 12) & ~((u32)0x0000F000)) == 0);
	ASSERT_ERR_CHIP((((u32)llid_am_address_3 << 10) & ~((u32)0x00000C00)) == 0);
	ASSERT_ERR_CHIP((((u32)payload_length_of_am_address_3 << 0) & ~((u32)0x000003FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_31_ADDR, ((u32)packet_type_am_address_3 << 12) | ((u32)llid_am_address_3 << 10) | ((u32)payload_length_of_am_address_3 << 0));
}

static inline void bt_controller_lut_row_31_unpack(struct cl_chip *chip, u8 *packet_type_am_address_3, u8 *llid_am_address_3, u16 *payload_length_of_am_address_3)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_31_ADDR);

	*packet_type_am_address_3 = (local_val & ((u32)0x0000F000)) >> 12;
	*llid_am_address_3 = (local_val & ((u32)0x00000C00)) >> 10;
	*payload_length_of_am_address_3 = (local_val & ((u32)0x000003FF)) >> 0;
}

static inline u8 bt_controller_lut_row_31_packet_type_am_address_3_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_31_ADDR);

	return (u8)((local_val & ((u32)0x0000F000)) >> 12);
}

static inline void bt_controller_lut_row_31_packet_type_am_address_3_setf(struct cl_chip *chip, u8 packettypeamaddress3)
{
	ASSERT_ERR_CHIP((((u32)packettypeamaddress3 << 12) & ~((u32)0x0000F000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_31_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_31_ADDR) & ~((u32)0x0000F000)) | ((u32)packettypeamaddress3 << 12));
}

static inline u8 bt_controller_lut_row_31_llid_am_address_3_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_31_ADDR);

	return (u8)((local_val & ((u32)0x00000C00)) >> 10);
}

static inline void bt_controller_lut_row_31_llid_am_address_3_setf(struct cl_chip *chip, u8 llidamaddress3)
{
	ASSERT_ERR_CHIP((((u32)llidamaddress3 << 10) & ~((u32)0x00000C00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_31_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_31_ADDR) & ~((u32)0x00000C00)) | ((u32)llidamaddress3 << 10));
}

static inline u16 bt_controller_lut_row_31_payload_length_of_am_address_3_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_31_ADDR);

	return (u16)((local_val & ((u32)0x000003FF)) >> 0);
}

static inline void bt_controller_lut_row_31_payload_length_of_am_address_3_setf(struct cl_chip *chip, u16 payloadlengthofamaddress3)
{
	ASSERT_ERR_CHIP((((u32)payloadlengthofamaddress3 << 0) & ~((u32)0x000003FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_31_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_31_ADDR) & ~((u32)0x000003FF)) | ((u32)payloadlengthofamaddress3 << 0));
}

/**
 * @brief LUT_ROW_32 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    Ptt_am_address_3          0
 *    14    Esco_am_address_3         0
 *    13    Sniff_Start_am_address_3  0
 *    12    Sniff_End_am_address_3    0
 *    11:09 TX_Gain_am_address_3      0x0
 *    08    Active_am_address_3       0
 *    07    SCO1_am_address_3         0
 *    06    SCO2_am_address_3         0
 *    05    Payload_Header_Flow_am_address_3 0
 *    04    Hold_am_address_3         0
 *    03    Sniff_am_address_3        0
 *    02    ARQN_am_address_3         1
 *    01    SEQN_am_address_3         0
 *    00    Packet_Header_Flow_am_address_3 1
 * </pre>
 */
#define BT_CONTROLLER_LUT_ROW_32_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000000FC)
#define BT_CONTROLLER_LUT_ROW_32_OFFSET      0x000000FC
#define BT_CONTROLLER_LUT_ROW_32_INDEX       0x0000003F
#define BT_CONTROLLER_LUT_ROW_32_RESET       0x00000005

static inline u32 bt_controller_lut_row_32_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_32_ADDR);
}

static inline void bt_controller_lut_row_32_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_32_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_LUT_ROW_32_PTT_AM_ADDRESS_3_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_LUT_ROW_32_PTT_AM_ADDRESS_3_POS    15
#define BT_CONTROLLER_LUT_ROW_32_ESCO_AM_ADDRESS_3_BIT    ((u32)0x00004000)
#define BT_CONTROLLER_LUT_ROW_32_ESCO_AM_ADDRESS_3_POS    14
#define BT_CONTROLLER_LUT_ROW_32_SNIFF_START_AM_ADDRESS_3_BIT    ((u32)0x00002000)
#define BT_CONTROLLER_LUT_ROW_32_SNIFF_START_AM_ADDRESS_3_POS    13
#define BT_CONTROLLER_LUT_ROW_32_SNIFF_END_AM_ADDRESS_3_BIT    ((u32)0x00001000)
#define BT_CONTROLLER_LUT_ROW_32_SNIFF_END_AM_ADDRESS_3_POS    12
#define BT_CONTROLLER_LUT_ROW_32_TX_GAIN_AM_ADDRESS_3_MASK    ((u32)0x00000E00)
#define BT_CONTROLLER_LUT_ROW_32_TX_GAIN_AM_ADDRESS_3_LSB    9
#define BT_CONTROLLER_LUT_ROW_32_TX_GAIN_AM_ADDRESS_3_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_LUT_ROW_32_ACTIVE_AM_ADDRESS_3_BIT    ((u32)0x00000100)
#define BT_CONTROLLER_LUT_ROW_32_ACTIVE_AM_ADDRESS_3_POS    8
#define BT_CONTROLLER_LUT_ROW_32_SCO_1_AM_ADDRESS_3_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_LUT_ROW_32_SCO_1_AM_ADDRESS_3_POS    7
#define BT_CONTROLLER_LUT_ROW_32_SCO_2_AM_ADDRESS_3_BIT    ((u32)0x00000040)
#define BT_CONTROLLER_LUT_ROW_32_SCO_2_AM_ADDRESS_3_POS    6
#define BT_CONTROLLER_LUT_ROW_32_PAYLOAD_HEADER_FLOW_AM_ADDRESS_3_BIT    ((u32)0x00000020)
#define BT_CONTROLLER_LUT_ROW_32_PAYLOAD_HEADER_FLOW_AM_ADDRESS_3_POS    5
#define BT_CONTROLLER_LUT_ROW_32_HOLD_AM_ADDRESS_3_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_LUT_ROW_32_HOLD_AM_ADDRESS_3_POS    4
#define BT_CONTROLLER_LUT_ROW_32_SNIFF_AM_ADDRESS_3_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_LUT_ROW_32_SNIFF_AM_ADDRESS_3_POS    3
#define BT_CONTROLLER_LUT_ROW_32_ARQN_AM_ADDRESS_3_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_LUT_ROW_32_ARQN_AM_ADDRESS_3_POS    2
#define BT_CONTROLLER_LUT_ROW_32_SEQN_AM_ADDRESS_3_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_LUT_ROW_32_SEQN_AM_ADDRESS_3_POS    1
#define BT_CONTROLLER_LUT_ROW_32_PACKET_HEADER_FLOW_AM_ADDRESS_3_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_LUT_ROW_32_PACKET_HEADER_FLOW_AM_ADDRESS_3_POS    0

#define BT_CONTROLLER_LUT_ROW_32_PTT_AM_ADDRESS_3_RST    0x0
#define BT_CONTROLLER_LUT_ROW_32_ESCO_AM_ADDRESS_3_RST    0x0
#define BT_CONTROLLER_LUT_ROW_32_SNIFF_START_AM_ADDRESS_3_RST    0x0
#define BT_CONTROLLER_LUT_ROW_32_SNIFF_END_AM_ADDRESS_3_RST    0x0
#define BT_CONTROLLER_LUT_ROW_32_TX_GAIN_AM_ADDRESS_3_RST    0x0
#define BT_CONTROLLER_LUT_ROW_32_ACTIVE_AM_ADDRESS_3_RST    0x0
#define BT_CONTROLLER_LUT_ROW_32_SCO_1_AM_ADDRESS_3_RST    0x0
#define BT_CONTROLLER_LUT_ROW_32_SCO_2_AM_ADDRESS_3_RST    0x0
#define BT_CONTROLLER_LUT_ROW_32_PAYLOAD_HEADER_FLOW_AM_ADDRESS_3_RST    0x0
#define BT_CONTROLLER_LUT_ROW_32_HOLD_AM_ADDRESS_3_RST    0x0
#define BT_CONTROLLER_LUT_ROW_32_SNIFF_AM_ADDRESS_3_RST    0x0
#define BT_CONTROLLER_LUT_ROW_32_ARQN_AM_ADDRESS_3_RST    0x1
#define BT_CONTROLLER_LUT_ROW_32_SEQN_AM_ADDRESS_3_RST    0x0
#define BT_CONTROLLER_LUT_ROW_32_PACKET_HEADER_FLOW_AM_ADDRESS_3_RST    0x1

static inline void bt_controller_lut_row_32_pack(struct cl_chip *chip, u8 ptt_am_address_3, u8 esco_am_address_3, u8 sniff_start_am_address_3, u8 sniff_end_am_address_3, u8 tx_gain_am_address_3, u8 active_am_address_3, u8 sco1_am_address_3, u8 sco2_am_address_3, u8 payload_header_flow_am_address_3, u8 hold_am_address_3, u8 sniff_am_address_3, u8 arqn_am_address_3, u8 seqn_am_address_3, u8 packet_header_flow_am_address_3)
{
	ASSERT_ERR_CHIP((((u32)ptt_am_address_3 << 15) & ~((u32)0x00008000)) == 0);
	ASSERT_ERR_CHIP((((u32)esco_am_address_3 << 14) & ~((u32)0x00004000)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_start_am_address_3 << 13) & ~((u32)0x00002000)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_end_am_address_3 << 12) & ~((u32)0x00001000)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_gain_am_address_3 << 9) & ~((u32)0x00000E00)) == 0);
	ASSERT_ERR_CHIP((((u32)active_am_address_3 << 8) & ~((u32)0x00000100)) == 0);
	ASSERT_ERR_CHIP((((u32)sco1_am_address_3 << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)sco2_am_address_3 << 6) & ~((u32)0x00000040)) == 0);
	ASSERT_ERR_CHIP((((u32)payload_header_flow_am_address_3 << 5) & ~((u32)0x00000020)) == 0);
	ASSERT_ERR_CHIP((((u32)hold_am_address_3 << 4) & ~((u32)0x00000010)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_am_address_3 << 3) & ~((u32)0x00000008)) == 0);
	ASSERT_ERR_CHIP((((u32)arqn_am_address_3 << 2) & ~((u32)0x00000004)) == 0);
	ASSERT_ERR_CHIP((((u32)seqn_am_address_3 << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)packet_header_flow_am_address_3 << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_32_ADDR, ((u32)ptt_am_address_3 << 15) | ((u32)esco_am_address_3 << 14) | ((u32)sniff_start_am_address_3 << 13) | ((u32)sniff_end_am_address_3 << 12) | ((u32)tx_gain_am_address_3 << 9) | ((u32)active_am_address_3 << 8) | ((u32)sco1_am_address_3 << 7) | ((u32)sco2_am_address_3 << 6) | ((u32)payload_header_flow_am_address_3 << 5) | ((u32)hold_am_address_3 << 4) | ((u32)sniff_am_address_3 << 3) | ((u32)arqn_am_address_3 << 2) | ((u32)seqn_am_address_3 << 1) | ((u32)packet_header_flow_am_address_3 << 0));
}

static inline void bt_controller_lut_row_32_unpack(struct cl_chip *chip, u8 *ptt_am_address_3, u8 *esco_am_address_3, u8 *sniff_start_am_address_3, u8 *sniff_end_am_address_3, u8 *tx_gain_am_address_3, u8 *active_am_address_3, u8 *sco1_am_address_3, u8 *sco2_am_address_3, u8 *payload_header_flow_am_address_3, u8 *hold_am_address_3, u8 *sniff_am_address_3, u8 *arqn_am_address_3, u8 *seqn_am_address_3, u8 *packet_header_flow_am_address_3)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_32_ADDR);

	*ptt_am_address_3 = (local_val & ((u32)0x00008000)) >> 15;
	*esco_am_address_3 = (local_val & ((u32)0x00004000)) >> 14;
	*sniff_start_am_address_3 = (local_val & ((u32)0x00002000)) >> 13;
	*sniff_end_am_address_3 = (local_val & ((u32)0x00001000)) >> 12;
	*tx_gain_am_address_3 = (local_val & ((u32)0x00000E00)) >> 9;
	*active_am_address_3 = (local_val & ((u32)0x00000100)) >> 8;
	*sco1_am_address_3 = (local_val & ((u32)0x00000080)) >> 7;
	*sco2_am_address_3 = (local_val & ((u32)0x00000040)) >> 6;
	*payload_header_flow_am_address_3 = (local_val & ((u32)0x00000020)) >> 5;
	*hold_am_address_3 = (local_val & ((u32)0x00000010)) >> 4;
	*sniff_am_address_3 = (local_val & ((u32)0x00000008)) >> 3;
	*arqn_am_address_3 = (local_val & ((u32)0x00000004)) >> 2;
	*seqn_am_address_3 = (local_val & ((u32)0x00000002)) >> 1;
	*packet_header_flow_am_address_3 = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_lut_row_32_ptt_am_address_3_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_32_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline void bt_controller_lut_row_32_ptt_am_address_3_setf(struct cl_chip *chip, u8 pttamaddress3)
{
	ASSERT_ERR_CHIP((((u32)pttamaddress3 << 15) & ~((u32)0x00008000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_32_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_32_ADDR) & ~((u32)0x00008000)) | ((u32)pttamaddress3 << 15));
}

static inline u8 bt_controller_lut_row_32_esco_am_address_3_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_32_ADDR);

	return (u8)((local_val & ((u32)0x00004000)) >> 14);
}

static inline void bt_controller_lut_row_32_esco_am_address_3_setf(struct cl_chip *chip, u8 escoamaddress3)
{
	ASSERT_ERR_CHIP((((u32)escoamaddress3 << 14) & ~((u32)0x00004000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_32_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_32_ADDR) & ~((u32)0x00004000)) | ((u32)escoamaddress3 << 14));
}

static inline u8 bt_controller_lut_row_32_sniff_start_am_address_3_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_32_ADDR);

	return (u8)((local_val & ((u32)0x00002000)) >> 13);
}

static inline void bt_controller_lut_row_32_sniff_start_am_address_3_setf(struct cl_chip *chip, u8 sniffstartamaddress3)
{
	ASSERT_ERR_CHIP((((u32)sniffstartamaddress3 << 13) & ~((u32)0x00002000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_32_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_32_ADDR) & ~((u32)0x00002000)) | ((u32)sniffstartamaddress3 << 13));
}

static inline u8 bt_controller_lut_row_32_sniff_end_am_address_3_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_32_ADDR);

	return (u8)((local_val & ((u32)0x00001000)) >> 12);
}

static inline void bt_controller_lut_row_32_sniff_end_am_address_3_setf(struct cl_chip *chip, u8 sniffendamaddress3)
{
	ASSERT_ERR_CHIP((((u32)sniffendamaddress3 << 12) & ~((u32)0x00001000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_32_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_32_ADDR) & ~((u32)0x00001000)) | ((u32)sniffendamaddress3 << 12));
}

static inline u8 bt_controller_lut_row_32_tx_gain_am_address_3_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_32_ADDR);

	return (u8)((local_val & ((u32)0x00000E00)) >> 9);
}

static inline void bt_controller_lut_row_32_tx_gain_am_address_3_setf(struct cl_chip *chip, u8 txgainamaddress3)
{
	ASSERT_ERR_CHIP((((u32)txgainamaddress3 << 9) & ~((u32)0x00000E00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_32_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_32_ADDR) & ~((u32)0x00000E00)) | ((u32)txgainamaddress3 << 9));
}

static inline u8 bt_controller_lut_row_32_active_am_address_3_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_32_ADDR);

	return (u8)((local_val & ((u32)0x00000100)) >> 8);
}

static inline void bt_controller_lut_row_32_active_am_address_3_setf(struct cl_chip *chip, u8 activeamaddress3)
{
	ASSERT_ERR_CHIP((((u32)activeamaddress3 << 8) & ~((u32)0x00000100)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_32_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_32_ADDR) & ~((u32)0x00000100)) | ((u32)activeamaddress3 << 8));
}

static inline u8 bt_controller_lut_row_32_sco_1_am_address_3_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_32_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline void bt_controller_lut_row_32_sco_1_am_address_3_setf(struct cl_chip *chip, u8 sco1amaddress3)
{
	ASSERT_ERR_CHIP((((u32)sco1amaddress3 << 7) & ~((u32)0x00000080)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_32_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_32_ADDR) & ~((u32)0x00000080)) | ((u32)sco1amaddress3 << 7));
}

static inline u8 bt_controller_lut_row_32_sco_2_am_address_3_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_32_ADDR);

	return (u8)((local_val & ((u32)0x00000040)) >> 6);
}

static inline void bt_controller_lut_row_32_sco_2_am_address_3_setf(struct cl_chip *chip, u8 sco2amaddress3)
{
	ASSERT_ERR_CHIP((((u32)sco2amaddress3 << 6) & ~((u32)0x00000040)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_32_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_32_ADDR) & ~((u32)0x00000040)) | ((u32)sco2amaddress3 << 6));
}

static inline u8 bt_controller_lut_row_32_payload_header_flow_am_address_3_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_32_ADDR);

	return (u8)((local_val & ((u32)0x00000020)) >> 5);
}

static inline void bt_controller_lut_row_32_payload_header_flow_am_address_3_setf(struct cl_chip *chip, u8 payloadheaderflowamaddress3)
{
	ASSERT_ERR_CHIP((((u32)payloadheaderflowamaddress3 << 5) & ~((u32)0x00000020)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_32_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_32_ADDR) & ~((u32)0x00000020)) | ((u32)payloadheaderflowamaddress3 << 5));
}

static inline u8 bt_controller_lut_row_32_hold_am_address_3_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_32_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline void bt_controller_lut_row_32_hold_am_address_3_setf(struct cl_chip *chip, u8 holdamaddress3)
{
	ASSERT_ERR_CHIP((((u32)holdamaddress3 << 4) & ~((u32)0x00000010)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_32_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_32_ADDR) & ~((u32)0x00000010)) | ((u32)holdamaddress3 << 4));
}

static inline u8 bt_controller_lut_row_32_sniff_am_address_3_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_32_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline void bt_controller_lut_row_32_sniff_am_address_3_setf(struct cl_chip *chip, u8 sniffamaddress3)
{
	ASSERT_ERR_CHIP((((u32)sniffamaddress3 << 3) & ~((u32)0x00000008)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_32_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_32_ADDR) & ~((u32)0x00000008)) | ((u32)sniffamaddress3 << 3));
}

static inline u8 bt_controller_lut_row_32_arqn_am_address_3_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_32_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline void bt_controller_lut_row_32_arqn_am_address_3_setf(struct cl_chip *chip, u8 arqnamaddress3)
{
	ASSERT_ERR_CHIP((((u32)arqnamaddress3 << 2) & ~((u32)0x00000004)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_32_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_32_ADDR) & ~((u32)0x00000004)) | ((u32)arqnamaddress3 << 2));
}

static inline u8 bt_controller_lut_row_32_seqn_am_address_3_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_32_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_lut_row_32_seqn_am_address_3_setf(struct cl_chip *chip, u8 seqnamaddress3)
{
	ASSERT_ERR_CHIP((((u32)seqnamaddress3 << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_32_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_32_ADDR) & ~((u32)0x00000002)) | ((u32)seqnamaddress3 << 1));
}

static inline u8 bt_controller_lut_row_32_packet_header_flow_am_address_3_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_32_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_lut_row_32_packet_header_flow_am_address_3_setf(struct cl_chip *chip, u8 packetheaderflowamaddress3)
{
	ASSERT_ERR_CHIP((((u32)packetheaderflowamaddress3 << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_32_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_32_ADDR) & ~((u32)0x00000001)) | ((u32)packetheaderflowamaddress3 << 0));
}

/**
 * @brief LUT_ROW_41 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:12 Packet_Type_am_address_4  0xC
 *    11:10 LLID_am_address_4         0x0
 *    09:00 Payload_Length_of_am_address_4 0x0
 * </pre>
 */
#define BT_CONTROLLER_LUT_ROW_41_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000100)
#define BT_CONTROLLER_LUT_ROW_41_OFFSET      0x00000100
#define BT_CONTROLLER_LUT_ROW_41_INDEX       0x00000040
#define BT_CONTROLLER_LUT_ROW_41_RESET       0x0000C000

static inline u32 bt_controller_lut_row_41_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_41_ADDR);
}

static inline void bt_controller_lut_row_41_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_41_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_LUT_ROW_41_PACKET_TYPE_AM_ADDRESS_4_MASK    ((u32)0x0000F000)
#define BT_CONTROLLER_LUT_ROW_41_PACKET_TYPE_AM_ADDRESS_4_LSB    12
#define BT_CONTROLLER_LUT_ROW_41_PACKET_TYPE_AM_ADDRESS_4_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_LUT_ROW_41_LLID_AM_ADDRESS_4_MASK    ((u32)0x00000C00)
#define BT_CONTROLLER_LUT_ROW_41_LLID_AM_ADDRESS_4_LSB    10
#define BT_CONTROLLER_LUT_ROW_41_LLID_AM_ADDRESS_4_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_LUT_ROW_41_PAYLOAD_LENGTH_OF_AM_ADDRESS_4_MASK    ((u32)0x000003FF)
#define BT_CONTROLLER_LUT_ROW_41_PAYLOAD_LENGTH_OF_AM_ADDRESS_4_LSB    0
#define BT_CONTROLLER_LUT_ROW_41_PAYLOAD_LENGTH_OF_AM_ADDRESS_4_WIDTH    ((u32)0x0000000A)

#define BT_CONTROLLER_LUT_ROW_41_PACKET_TYPE_AM_ADDRESS_4_RST    0xC
#define BT_CONTROLLER_LUT_ROW_41_LLID_AM_ADDRESS_4_RST    0x0
#define BT_CONTROLLER_LUT_ROW_41_PAYLOAD_LENGTH_OF_AM_ADDRESS_4_RST    0x0

static inline void bt_controller_lut_row_41_pack(struct cl_chip *chip, u8 packet_type_am_address_4, u8 llid_am_address_4, u16 payload_length_of_am_address_4)
{
	ASSERT_ERR_CHIP((((u32)packet_type_am_address_4 << 12) & ~((u32)0x0000F000)) == 0);
	ASSERT_ERR_CHIP((((u32)llid_am_address_4 << 10) & ~((u32)0x00000C00)) == 0);
	ASSERT_ERR_CHIP((((u32)payload_length_of_am_address_4 << 0) & ~((u32)0x000003FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_41_ADDR, ((u32)packet_type_am_address_4 << 12) | ((u32)llid_am_address_4 << 10) | ((u32)payload_length_of_am_address_4 << 0));
}

static inline void bt_controller_lut_row_41_unpack(struct cl_chip *chip, u8 *packet_type_am_address_4, u8 *llid_am_address_4, u16 *payload_length_of_am_address_4)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_41_ADDR);

	*packet_type_am_address_4 = (local_val & ((u32)0x0000F000)) >> 12;
	*llid_am_address_4 = (local_val & ((u32)0x00000C00)) >> 10;
	*payload_length_of_am_address_4 = (local_val & ((u32)0x000003FF)) >> 0;
}

static inline u8 bt_controller_lut_row_41_packet_type_am_address_4_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_41_ADDR);

	return (u8)((local_val & ((u32)0x0000F000)) >> 12);
}

static inline void bt_controller_lut_row_41_packet_type_am_address_4_setf(struct cl_chip *chip, u8 packettypeamaddress4)
{
	ASSERT_ERR_CHIP((((u32)packettypeamaddress4 << 12) & ~((u32)0x0000F000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_41_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_41_ADDR) & ~((u32)0x0000F000)) | ((u32)packettypeamaddress4 << 12));
}

static inline u8 bt_controller_lut_row_41_llid_am_address_4_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_41_ADDR);

	return (u8)((local_val & ((u32)0x00000C00)) >> 10);
}

static inline void bt_controller_lut_row_41_llid_am_address_4_setf(struct cl_chip *chip, u8 llidamaddress4)
{
	ASSERT_ERR_CHIP((((u32)llidamaddress4 << 10) & ~((u32)0x00000C00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_41_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_41_ADDR) & ~((u32)0x00000C00)) | ((u32)llidamaddress4 << 10));
}

static inline u16 bt_controller_lut_row_41_payload_length_of_am_address_4_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_41_ADDR);

	return (u16)((local_val & ((u32)0x000003FF)) >> 0);
}

static inline void bt_controller_lut_row_41_payload_length_of_am_address_4_setf(struct cl_chip *chip, u16 payloadlengthofamaddress4)
{
	ASSERT_ERR_CHIP((((u32)payloadlengthofamaddress4 << 0) & ~((u32)0x000003FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_41_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_41_ADDR) & ~((u32)0x000003FF)) | ((u32)payloadlengthofamaddress4 << 0));
}

/**
 * @brief LUT_ROW_42 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    Ptt_am_address_4          0
 *    14    Esco_am_address_4         0
 *    13    Sniff_Start_am_address_4  0
 *    12    Sniff_End_am_address_4    0
 *    11:09 TX_Gain_am_address_4      0x0
 *    08    Active_am_address_4       0
 *    07    SCO1_am_address_4         0
 *    06    SCO2_am_address_4         0
 *    05    Payload_Header_Flow       0
 *    04    Hold_am_address_4         0
 *    03    Sniff_am_address_4        0
 *    02    ARQN_am_address_4         1
 *    01    SEQN_am_address_4         0
 *    00    Packet_Header_Flow_am_address_4 1
 * </pre>
 */
#define BT_CONTROLLER_LUT_ROW_42_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000104)
#define BT_CONTROLLER_LUT_ROW_42_OFFSET      0x00000104
#define BT_CONTROLLER_LUT_ROW_42_INDEX       0x00000041
#define BT_CONTROLLER_LUT_ROW_42_RESET       0x00000005

static inline u32 bt_controller_lut_row_42_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_42_ADDR);
}

static inline void bt_controller_lut_row_42_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_42_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_LUT_ROW_42_PTT_AM_ADDRESS_4_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_LUT_ROW_42_PTT_AM_ADDRESS_4_POS    15
#define BT_CONTROLLER_LUT_ROW_42_ESCO_AM_ADDRESS_4_BIT    ((u32)0x00004000)
#define BT_CONTROLLER_LUT_ROW_42_ESCO_AM_ADDRESS_4_POS    14
#define BT_CONTROLLER_LUT_ROW_42_SNIFF_START_AM_ADDRESS_4_BIT    ((u32)0x00002000)
#define BT_CONTROLLER_LUT_ROW_42_SNIFF_START_AM_ADDRESS_4_POS    13
#define BT_CONTROLLER_LUT_ROW_42_SNIFF_END_AM_ADDRESS_4_BIT    ((u32)0x00001000)
#define BT_CONTROLLER_LUT_ROW_42_SNIFF_END_AM_ADDRESS_4_POS    12
#define BT_CONTROLLER_LUT_ROW_42_TX_GAIN_AM_ADDRESS_4_MASK    ((u32)0x00000E00)
#define BT_CONTROLLER_LUT_ROW_42_TX_GAIN_AM_ADDRESS_4_LSB    9
#define BT_CONTROLLER_LUT_ROW_42_TX_GAIN_AM_ADDRESS_4_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_LUT_ROW_42_ACTIVE_AM_ADDRESS_4_BIT    ((u32)0x00000100)
#define BT_CONTROLLER_LUT_ROW_42_ACTIVE_AM_ADDRESS_4_POS    8
#define BT_CONTROLLER_LUT_ROW_42_SCO_1_AM_ADDRESS_4_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_LUT_ROW_42_SCO_1_AM_ADDRESS_4_POS    7
#define BT_CONTROLLER_LUT_ROW_42_SCO_2_AM_ADDRESS_4_BIT    ((u32)0x00000040)
#define BT_CONTROLLER_LUT_ROW_42_SCO_2_AM_ADDRESS_4_POS    6
#define BT_CONTROLLER_LUT_ROW_42_PAYLOAD_HEADER_FLOW_BIT    ((u32)0x00000020)
#define BT_CONTROLLER_LUT_ROW_42_PAYLOAD_HEADER_FLOW_POS    5
#define BT_CONTROLLER_LUT_ROW_42_HOLD_AM_ADDRESS_4_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_LUT_ROW_42_HOLD_AM_ADDRESS_4_POS    4
#define BT_CONTROLLER_LUT_ROW_42_SNIFF_AM_ADDRESS_4_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_LUT_ROW_42_SNIFF_AM_ADDRESS_4_POS    3
#define BT_CONTROLLER_LUT_ROW_42_ARQN_AM_ADDRESS_4_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_LUT_ROW_42_ARQN_AM_ADDRESS_4_POS    2
#define BT_CONTROLLER_LUT_ROW_42_SEQN_AM_ADDRESS_4_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_LUT_ROW_42_SEQN_AM_ADDRESS_4_POS    1
#define BT_CONTROLLER_LUT_ROW_42_PACKET_HEADER_FLOW_AM_ADDRESS_4_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_LUT_ROW_42_PACKET_HEADER_FLOW_AM_ADDRESS_4_POS    0

#define BT_CONTROLLER_LUT_ROW_42_PTT_AM_ADDRESS_4_RST    0x0
#define BT_CONTROLLER_LUT_ROW_42_ESCO_AM_ADDRESS_4_RST    0x0
#define BT_CONTROLLER_LUT_ROW_42_SNIFF_START_AM_ADDRESS_4_RST    0x0
#define BT_CONTROLLER_LUT_ROW_42_SNIFF_END_AM_ADDRESS_4_RST    0x0
#define BT_CONTROLLER_LUT_ROW_42_TX_GAIN_AM_ADDRESS_4_RST    0x0
#define BT_CONTROLLER_LUT_ROW_42_ACTIVE_AM_ADDRESS_4_RST    0x0
#define BT_CONTROLLER_LUT_ROW_42_SCO_1_AM_ADDRESS_4_RST    0x0
#define BT_CONTROLLER_LUT_ROW_42_SCO_2_AM_ADDRESS_4_RST    0x0
#define BT_CONTROLLER_LUT_ROW_42_PAYLOAD_HEADER_FLOW_RST    0x0
#define BT_CONTROLLER_LUT_ROW_42_HOLD_AM_ADDRESS_4_RST    0x0
#define BT_CONTROLLER_LUT_ROW_42_SNIFF_AM_ADDRESS_4_RST    0x0
#define BT_CONTROLLER_LUT_ROW_42_ARQN_AM_ADDRESS_4_RST    0x1
#define BT_CONTROLLER_LUT_ROW_42_SEQN_AM_ADDRESS_4_RST    0x0
#define BT_CONTROLLER_LUT_ROW_42_PACKET_HEADER_FLOW_AM_ADDRESS_4_RST    0x1

static inline void bt_controller_lut_row_42_pack(struct cl_chip *chip, u8 ptt_am_address_4, u8 esco_am_address_4, u8 sniff_start_am_address_4, u8 sniff_end_am_address_4, u8 tx_gain_am_address_4, u8 active_am_address_4, u8 sco1_am_address_4, u8 sco2_am_address_4, u8 payload_header_flow, u8 hold_am_address_4, u8 sniff_am_address_4, u8 arqn_am_address_4, u8 seqn_am_address_4, u8 packet_header_flow_am_address_4)
{
	ASSERT_ERR_CHIP((((u32)ptt_am_address_4 << 15) & ~((u32)0x00008000)) == 0);
	ASSERT_ERR_CHIP((((u32)esco_am_address_4 << 14) & ~((u32)0x00004000)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_start_am_address_4 << 13) & ~((u32)0x00002000)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_end_am_address_4 << 12) & ~((u32)0x00001000)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_gain_am_address_4 << 9) & ~((u32)0x00000E00)) == 0);
	ASSERT_ERR_CHIP((((u32)active_am_address_4 << 8) & ~((u32)0x00000100)) == 0);
	ASSERT_ERR_CHIP((((u32)sco1_am_address_4 << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)sco2_am_address_4 << 6) & ~((u32)0x00000040)) == 0);
	ASSERT_ERR_CHIP((((u32)payload_header_flow << 5) & ~((u32)0x00000020)) == 0);
	ASSERT_ERR_CHIP((((u32)hold_am_address_4 << 4) & ~((u32)0x00000010)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_am_address_4 << 3) & ~((u32)0x00000008)) == 0);
	ASSERT_ERR_CHIP((((u32)arqn_am_address_4 << 2) & ~((u32)0x00000004)) == 0);
	ASSERT_ERR_CHIP((((u32)seqn_am_address_4 << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)packet_header_flow_am_address_4 << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_42_ADDR, ((u32)ptt_am_address_4 << 15) | ((u32)esco_am_address_4 << 14) | ((u32)sniff_start_am_address_4 << 13) | ((u32)sniff_end_am_address_4 << 12) | ((u32)tx_gain_am_address_4 << 9) | ((u32)active_am_address_4 << 8) | ((u32)sco1_am_address_4 << 7) | ((u32)sco2_am_address_4 << 6) | ((u32)payload_header_flow << 5) | ((u32)hold_am_address_4 << 4) | ((u32)sniff_am_address_4 << 3) | ((u32)arqn_am_address_4 << 2) | ((u32)seqn_am_address_4 << 1) | ((u32)packet_header_flow_am_address_4 << 0));
}

static inline void bt_controller_lut_row_42_unpack(struct cl_chip *chip, u8 *ptt_am_address_4, u8 *esco_am_address_4, u8 *sniff_start_am_address_4, u8 *sniff_end_am_address_4, u8 *tx_gain_am_address_4, u8 *active_am_address_4, u8 *sco1_am_address_4, u8 *sco2_am_address_4, u8 *payload_header_flow, u8 *hold_am_address_4, u8 *sniff_am_address_4, u8 *arqn_am_address_4, u8 *seqn_am_address_4, u8 *packet_header_flow_am_address_4)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_42_ADDR);

	*ptt_am_address_4 = (local_val & ((u32)0x00008000)) >> 15;
	*esco_am_address_4 = (local_val & ((u32)0x00004000)) >> 14;
	*sniff_start_am_address_4 = (local_val & ((u32)0x00002000)) >> 13;
	*sniff_end_am_address_4 = (local_val & ((u32)0x00001000)) >> 12;
	*tx_gain_am_address_4 = (local_val & ((u32)0x00000E00)) >> 9;
	*active_am_address_4 = (local_val & ((u32)0x00000100)) >> 8;
	*sco1_am_address_4 = (local_val & ((u32)0x00000080)) >> 7;
	*sco2_am_address_4 = (local_val & ((u32)0x00000040)) >> 6;
	*payload_header_flow = (local_val & ((u32)0x00000020)) >> 5;
	*hold_am_address_4 = (local_val & ((u32)0x00000010)) >> 4;
	*sniff_am_address_4 = (local_val & ((u32)0x00000008)) >> 3;
	*arqn_am_address_4 = (local_val & ((u32)0x00000004)) >> 2;
	*seqn_am_address_4 = (local_val & ((u32)0x00000002)) >> 1;
	*packet_header_flow_am_address_4 = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_lut_row_42_ptt_am_address_4_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_42_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline void bt_controller_lut_row_42_ptt_am_address_4_setf(struct cl_chip *chip, u8 pttamaddress4)
{
	ASSERT_ERR_CHIP((((u32)pttamaddress4 << 15) & ~((u32)0x00008000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_42_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_42_ADDR) & ~((u32)0x00008000)) | ((u32)pttamaddress4 << 15));
}

static inline u8 bt_controller_lut_row_42_esco_am_address_4_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_42_ADDR);

	return (u8)((local_val & ((u32)0x00004000)) >> 14);
}

static inline void bt_controller_lut_row_42_esco_am_address_4_setf(struct cl_chip *chip, u8 escoamaddress4)
{
	ASSERT_ERR_CHIP((((u32)escoamaddress4 << 14) & ~((u32)0x00004000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_42_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_42_ADDR) & ~((u32)0x00004000)) | ((u32)escoamaddress4 << 14));
}

static inline u8 bt_controller_lut_row_42_sniff_start_am_address_4_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_42_ADDR);

	return (u8)((local_val & ((u32)0x00002000)) >> 13);
}

static inline void bt_controller_lut_row_42_sniff_start_am_address_4_setf(struct cl_chip *chip, u8 sniffstartamaddress4)
{
	ASSERT_ERR_CHIP((((u32)sniffstartamaddress4 << 13) & ~((u32)0x00002000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_42_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_42_ADDR) & ~((u32)0x00002000)) | ((u32)sniffstartamaddress4 << 13));
}

static inline u8 bt_controller_lut_row_42_sniff_end_am_address_4_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_42_ADDR);

	return (u8)((local_val & ((u32)0x00001000)) >> 12);
}

static inline void bt_controller_lut_row_42_sniff_end_am_address_4_setf(struct cl_chip *chip, u8 sniffendamaddress4)
{
	ASSERT_ERR_CHIP((((u32)sniffendamaddress4 << 12) & ~((u32)0x00001000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_42_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_42_ADDR) & ~((u32)0x00001000)) | ((u32)sniffendamaddress4 << 12));
}

static inline u8 bt_controller_lut_row_42_tx_gain_am_address_4_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_42_ADDR);

	return (u8)((local_val & ((u32)0x00000E00)) >> 9);
}

static inline void bt_controller_lut_row_42_tx_gain_am_address_4_setf(struct cl_chip *chip, u8 txgainamaddress4)
{
	ASSERT_ERR_CHIP((((u32)txgainamaddress4 << 9) & ~((u32)0x00000E00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_42_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_42_ADDR) & ~((u32)0x00000E00)) | ((u32)txgainamaddress4 << 9));
}

static inline u8 bt_controller_lut_row_42_active_am_address_4_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_42_ADDR);

	return (u8)((local_val & ((u32)0x00000100)) >> 8);
}

static inline void bt_controller_lut_row_42_active_am_address_4_setf(struct cl_chip *chip, u8 activeamaddress4)
{
	ASSERT_ERR_CHIP((((u32)activeamaddress4 << 8) & ~((u32)0x00000100)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_42_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_42_ADDR) & ~((u32)0x00000100)) | ((u32)activeamaddress4 << 8));
}

static inline u8 bt_controller_lut_row_42_sco_1_am_address_4_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_42_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline void bt_controller_lut_row_42_sco_1_am_address_4_setf(struct cl_chip *chip, u8 sco1amaddress4)
{
	ASSERT_ERR_CHIP((((u32)sco1amaddress4 << 7) & ~((u32)0x00000080)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_42_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_42_ADDR) & ~((u32)0x00000080)) | ((u32)sco1amaddress4 << 7));
}

static inline u8 bt_controller_lut_row_42_sco_2_am_address_4_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_42_ADDR);

	return (u8)((local_val & ((u32)0x00000040)) >> 6);
}

static inline void bt_controller_lut_row_42_sco_2_am_address_4_setf(struct cl_chip *chip, u8 sco2amaddress4)
{
	ASSERT_ERR_CHIP((((u32)sco2amaddress4 << 6) & ~((u32)0x00000040)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_42_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_42_ADDR) & ~((u32)0x00000040)) | ((u32)sco2amaddress4 << 6));
}

static inline u8 bt_controller_lut_row_42_payload_header_flow_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_42_ADDR);

	return (u8)((local_val & ((u32)0x00000020)) >> 5);
}

static inline void bt_controller_lut_row_42_payload_header_flow_setf(struct cl_chip *chip, u8 payloadheaderflow)
{
	ASSERT_ERR_CHIP((((u32)payloadheaderflow << 5) & ~((u32)0x00000020)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_42_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_42_ADDR) & ~((u32)0x00000020)) | ((u32)payloadheaderflow << 5));
}

static inline u8 bt_controller_lut_row_42_hold_am_address_4_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_42_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline void bt_controller_lut_row_42_hold_am_address_4_setf(struct cl_chip *chip, u8 holdamaddress4)
{
	ASSERT_ERR_CHIP((((u32)holdamaddress4 << 4) & ~((u32)0x00000010)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_42_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_42_ADDR) & ~((u32)0x00000010)) | ((u32)holdamaddress4 << 4));
}

static inline u8 bt_controller_lut_row_42_sniff_am_address_4_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_42_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline void bt_controller_lut_row_42_sniff_am_address_4_setf(struct cl_chip *chip, u8 sniffamaddress4)
{
	ASSERT_ERR_CHIP((((u32)sniffamaddress4 << 3) & ~((u32)0x00000008)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_42_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_42_ADDR) & ~((u32)0x00000008)) | ((u32)sniffamaddress4 << 3));
}

static inline u8 bt_controller_lut_row_42_arqn_am_address_4_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_42_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline void bt_controller_lut_row_42_arqn_am_address_4_setf(struct cl_chip *chip, u8 arqnamaddress4)
{
	ASSERT_ERR_CHIP((((u32)arqnamaddress4 << 2) & ~((u32)0x00000004)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_42_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_42_ADDR) & ~((u32)0x00000004)) | ((u32)arqnamaddress4 << 2));
}

static inline u8 bt_controller_lut_row_42_seqn_am_address_4_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_42_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_lut_row_42_seqn_am_address_4_setf(struct cl_chip *chip, u8 seqnamaddress4)
{
	ASSERT_ERR_CHIP((((u32)seqnamaddress4 << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_42_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_42_ADDR) & ~((u32)0x00000002)) | ((u32)seqnamaddress4 << 1));
}

static inline u8 bt_controller_lut_row_42_packet_header_flow_am_address_4_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_42_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_lut_row_42_packet_header_flow_am_address_4_setf(struct cl_chip *chip, u8 packetheaderflowamaddress4)
{
	ASSERT_ERR_CHIP((((u32)packetheaderflowamaddress4 << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_42_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_42_ADDR) & ~((u32)0x00000001)) | ((u32)packetheaderflowamaddress4 << 0));
}

/**
 * @brief LUT_ROW_51 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:12 Packet_Type_am_address_5  0xC
 *    11:10 LLID_am_address_5         0x0
 *    09:00 Payload_Length_of_am_address_5 0x0
 * </pre>
 */
#define BT_CONTROLLER_LUT_ROW_51_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000108)
#define BT_CONTROLLER_LUT_ROW_51_OFFSET      0x00000108
#define BT_CONTROLLER_LUT_ROW_51_INDEX       0x00000042
#define BT_CONTROLLER_LUT_ROW_51_RESET       0x0000C000

static inline u32 bt_controller_lut_row_51_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_51_ADDR);
}

static inline void bt_controller_lut_row_51_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_51_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_LUT_ROW_51_PACKET_TYPE_AM_ADDRESS_5_MASK    ((u32)0x0000F000)
#define BT_CONTROLLER_LUT_ROW_51_PACKET_TYPE_AM_ADDRESS_5_LSB    12
#define BT_CONTROLLER_LUT_ROW_51_PACKET_TYPE_AM_ADDRESS_5_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_LUT_ROW_51_LLID_AM_ADDRESS_5_MASK    ((u32)0x00000C00)
#define BT_CONTROLLER_LUT_ROW_51_LLID_AM_ADDRESS_5_LSB    10
#define BT_CONTROLLER_LUT_ROW_51_LLID_AM_ADDRESS_5_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_LUT_ROW_51_PAYLOAD_LENGTH_OF_AM_ADDRESS_5_MASK    ((u32)0x000003FF)
#define BT_CONTROLLER_LUT_ROW_51_PAYLOAD_LENGTH_OF_AM_ADDRESS_5_LSB    0
#define BT_CONTROLLER_LUT_ROW_51_PAYLOAD_LENGTH_OF_AM_ADDRESS_5_WIDTH    ((u32)0x0000000A)

#define BT_CONTROLLER_LUT_ROW_51_PACKET_TYPE_AM_ADDRESS_5_RST    0xC
#define BT_CONTROLLER_LUT_ROW_51_LLID_AM_ADDRESS_5_RST    0x0
#define BT_CONTROLLER_LUT_ROW_51_PAYLOAD_LENGTH_OF_AM_ADDRESS_5_RST    0x0

static inline void bt_controller_lut_row_51_pack(struct cl_chip *chip, u8 packet_type_am_address_5, u8 llid_am_address_5, u16 payload_length_of_am_address_5)
{
	ASSERT_ERR_CHIP((((u32)packet_type_am_address_5 << 12) & ~((u32)0x0000F000)) == 0);
	ASSERT_ERR_CHIP((((u32)llid_am_address_5 << 10) & ~((u32)0x00000C00)) == 0);
	ASSERT_ERR_CHIP((((u32)payload_length_of_am_address_5 << 0) & ~((u32)0x000003FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_51_ADDR, ((u32)packet_type_am_address_5 << 12) | ((u32)llid_am_address_5 << 10) | ((u32)payload_length_of_am_address_5 << 0));
}

static inline void bt_controller_lut_row_51_unpack(struct cl_chip *chip, u8 *packet_type_am_address_5, u8 *llid_am_address_5, u16 *payload_length_of_am_address_5)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_51_ADDR);

	*packet_type_am_address_5 = (local_val & ((u32)0x0000F000)) >> 12;
	*llid_am_address_5 = (local_val & ((u32)0x00000C00)) >> 10;
	*payload_length_of_am_address_5 = (local_val & ((u32)0x000003FF)) >> 0;
}

static inline u8 bt_controller_lut_row_51_packet_type_am_address_5_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_51_ADDR);

	return (u8)((local_val & ((u32)0x0000F000)) >> 12);
}

static inline void bt_controller_lut_row_51_packet_type_am_address_5_setf(struct cl_chip *chip, u8 packettypeamaddress5)
{
	ASSERT_ERR_CHIP((((u32)packettypeamaddress5 << 12) & ~((u32)0x0000F000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_51_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_51_ADDR) & ~((u32)0x0000F000)) | ((u32)packettypeamaddress5 << 12));
}

static inline u8 bt_controller_lut_row_51_llid_am_address_5_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_51_ADDR);

	return (u8)((local_val & ((u32)0x00000C00)) >> 10);
}

static inline void bt_controller_lut_row_51_llid_am_address_5_setf(struct cl_chip *chip, u8 llidamaddress5)
{
	ASSERT_ERR_CHIP((((u32)llidamaddress5 << 10) & ~((u32)0x00000C00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_51_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_51_ADDR) & ~((u32)0x00000C00)) | ((u32)llidamaddress5 << 10));
}

static inline u16 bt_controller_lut_row_51_payload_length_of_am_address_5_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_51_ADDR);

	return (u16)((local_val & ((u32)0x000003FF)) >> 0);
}

static inline void bt_controller_lut_row_51_payload_length_of_am_address_5_setf(struct cl_chip *chip, u16 payloadlengthofamaddress5)
{
	ASSERT_ERR_CHIP((((u32)payloadlengthofamaddress5 << 0) & ~((u32)0x000003FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_51_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_51_ADDR) & ~((u32)0x000003FF)) | ((u32)payloadlengthofamaddress5 << 0));
}

/**
 * @brief LUT_ROW_52 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    Ptt_am_address_5          0
 *    14    Esco_am_address_5         0
 *    13    Sniff_Start_am_address_5  0
 *    12    Sniff_End_am_address_5    0
 *    11:09 TX_Gain_am_address_5      0x0
 *    08    Active_am_address_5       0
 *    07    SCO1_am_address_5         0
 *    06    SCO2_am_address_5         0
 *    05    Payload_Header_Flow_am_address_5 0
 *    04    Hold_am_address_5         0
 *    03    Sniff_am_address_5        0
 *    02    ARQN_am_address_5         1
 *    01    SEQN_am_address_5         0
 *    00    Packet_Header_Flow_am_address_5 1
 * </pre>
 */
#define BT_CONTROLLER_LUT_ROW_52_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000010C)
#define BT_CONTROLLER_LUT_ROW_52_OFFSET      0x0000010C
#define BT_CONTROLLER_LUT_ROW_52_INDEX       0x00000043
#define BT_CONTROLLER_LUT_ROW_52_RESET       0x00000005

static inline u32 bt_controller_lut_row_52_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_52_ADDR);
}

static inline void bt_controller_lut_row_52_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_52_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_LUT_ROW_52_PTT_AM_ADDRESS_5_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_LUT_ROW_52_PTT_AM_ADDRESS_5_POS    15
#define BT_CONTROLLER_LUT_ROW_52_ESCO_AM_ADDRESS_5_BIT    ((u32)0x00004000)
#define BT_CONTROLLER_LUT_ROW_52_ESCO_AM_ADDRESS_5_POS    14
#define BT_CONTROLLER_LUT_ROW_52_SNIFF_START_AM_ADDRESS_5_BIT    ((u32)0x00002000)
#define BT_CONTROLLER_LUT_ROW_52_SNIFF_START_AM_ADDRESS_5_POS    13
#define BT_CONTROLLER_LUT_ROW_52_SNIFF_END_AM_ADDRESS_5_BIT    ((u32)0x00001000)
#define BT_CONTROLLER_LUT_ROW_52_SNIFF_END_AM_ADDRESS_5_POS    12
#define BT_CONTROLLER_LUT_ROW_52_TX_GAIN_AM_ADDRESS_5_MASK    ((u32)0x00000E00)
#define BT_CONTROLLER_LUT_ROW_52_TX_GAIN_AM_ADDRESS_5_LSB    9
#define BT_CONTROLLER_LUT_ROW_52_TX_GAIN_AM_ADDRESS_5_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_LUT_ROW_52_ACTIVE_AM_ADDRESS_5_BIT    ((u32)0x00000100)
#define BT_CONTROLLER_LUT_ROW_52_ACTIVE_AM_ADDRESS_5_POS    8
#define BT_CONTROLLER_LUT_ROW_52_SCO_1_AM_ADDRESS_5_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_LUT_ROW_52_SCO_1_AM_ADDRESS_5_POS    7
#define BT_CONTROLLER_LUT_ROW_52_SCO_2_AM_ADDRESS_5_BIT    ((u32)0x00000040)
#define BT_CONTROLLER_LUT_ROW_52_SCO_2_AM_ADDRESS_5_POS    6
#define BT_CONTROLLER_LUT_ROW_52_PAYLOAD_HEADER_FLOW_AM_ADDRESS_5_BIT    ((u32)0x00000020)
#define BT_CONTROLLER_LUT_ROW_52_PAYLOAD_HEADER_FLOW_AM_ADDRESS_5_POS    5
#define BT_CONTROLLER_LUT_ROW_52_HOLD_AM_ADDRESS_5_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_LUT_ROW_52_HOLD_AM_ADDRESS_5_POS    4
#define BT_CONTROLLER_LUT_ROW_52_SNIFF_AM_ADDRESS_5_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_LUT_ROW_52_SNIFF_AM_ADDRESS_5_POS    3
#define BT_CONTROLLER_LUT_ROW_52_ARQN_AM_ADDRESS_5_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_LUT_ROW_52_ARQN_AM_ADDRESS_5_POS    2
#define BT_CONTROLLER_LUT_ROW_52_SEQN_AM_ADDRESS_5_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_LUT_ROW_52_SEQN_AM_ADDRESS_5_POS    1
#define BT_CONTROLLER_LUT_ROW_52_PACKET_HEADER_FLOW_AM_ADDRESS_5_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_LUT_ROW_52_PACKET_HEADER_FLOW_AM_ADDRESS_5_POS    0

#define BT_CONTROLLER_LUT_ROW_52_PTT_AM_ADDRESS_5_RST    0x0
#define BT_CONTROLLER_LUT_ROW_52_ESCO_AM_ADDRESS_5_RST    0x0
#define BT_CONTROLLER_LUT_ROW_52_SNIFF_START_AM_ADDRESS_5_RST    0x0
#define BT_CONTROLLER_LUT_ROW_52_SNIFF_END_AM_ADDRESS_5_RST    0x0
#define BT_CONTROLLER_LUT_ROW_52_TX_GAIN_AM_ADDRESS_5_RST    0x0
#define BT_CONTROLLER_LUT_ROW_52_ACTIVE_AM_ADDRESS_5_RST    0x0
#define BT_CONTROLLER_LUT_ROW_52_SCO_1_AM_ADDRESS_5_RST    0x0
#define BT_CONTROLLER_LUT_ROW_52_SCO_2_AM_ADDRESS_5_RST    0x0
#define BT_CONTROLLER_LUT_ROW_52_PAYLOAD_HEADER_FLOW_AM_ADDRESS_5_RST    0x0
#define BT_CONTROLLER_LUT_ROW_52_HOLD_AM_ADDRESS_5_RST    0x0
#define BT_CONTROLLER_LUT_ROW_52_SNIFF_AM_ADDRESS_5_RST    0x0
#define BT_CONTROLLER_LUT_ROW_52_ARQN_AM_ADDRESS_5_RST    0x1
#define BT_CONTROLLER_LUT_ROW_52_SEQN_AM_ADDRESS_5_RST    0x0
#define BT_CONTROLLER_LUT_ROW_52_PACKET_HEADER_FLOW_AM_ADDRESS_5_RST    0x1

static inline void bt_controller_lut_row_52_pack(struct cl_chip *chip, u8 ptt_am_address_5, u8 esco_am_address_5, u8 sniff_start_am_address_5, u8 sniff_end_am_address_5, u8 tx_gain_am_address_5, u8 active_am_address_5, u8 sco1_am_address_5, u8 sco2_am_address_5, u8 payload_header_flow_am_address_5, u8 hold_am_address_5, u8 sniff_am_address_5, u8 arqn_am_address_5, u8 seqn_am_address_5, u8 packet_header_flow_am_address_5)
{
	ASSERT_ERR_CHIP((((u32)ptt_am_address_5 << 15) & ~((u32)0x00008000)) == 0);
	ASSERT_ERR_CHIP((((u32)esco_am_address_5 << 14) & ~((u32)0x00004000)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_start_am_address_5 << 13) & ~((u32)0x00002000)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_end_am_address_5 << 12) & ~((u32)0x00001000)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_gain_am_address_5 << 9) & ~((u32)0x00000E00)) == 0);
	ASSERT_ERR_CHIP((((u32)active_am_address_5 << 8) & ~((u32)0x00000100)) == 0);
	ASSERT_ERR_CHIP((((u32)sco1_am_address_5 << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)sco2_am_address_5 << 6) & ~((u32)0x00000040)) == 0);
	ASSERT_ERR_CHIP((((u32)payload_header_flow_am_address_5 << 5) & ~((u32)0x00000020)) == 0);
	ASSERT_ERR_CHIP((((u32)hold_am_address_5 << 4) & ~((u32)0x00000010)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_am_address_5 << 3) & ~((u32)0x00000008)) == 0);
	ASSERT_ERR_CHIP((((u32)arqn_am_address_5 << 2) & ~((u32)0x00000004)) == 0);
	ASSERT_ERR_CHIP((((u32)seqn_am_address_5 << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)packet_header_flow_am_address_5 << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_52_ADDR, ((u32)ptt_am_address_5 << 15) | ((u32)esco_am_address_5 << 14) | ((u32)sniff_start_am_address_5 << 13) | ((u32)sniff_end_am_address_5 << 12) | ((u32)tx_gain_am_address_5 << 9) | ((u32)active_am_address_5 << 8) | ((u32)sco1_am_address_5 << 7) | ((u32)sco2_am_address_5 << 6) | ((u32)payload_header_flow_am_address_5 << 5) | ((u32)hold_am_address_5 << 4) | ((u32)sniff_am_address_5 << 3) | ((u32)arqn_am_address_5 << 2) | ((u32)seqn_am_address_5 << 1) | ((u32)packet_header_flow_am_address_5 << 0));
}

static inline void bt_controller_lut_row_52_unpack(struct cl_chip *chip, u8 *ptt_am_address_5, u8 *esco_am_address_5, u8 *sniff_start_am_address_5, u8 *sniff_end_am_address_5, u8 *tx_gain_am_address_5, u8 *active_am_address_5, u8 *sco1_am_address_5, u8 *sco2_am_address_5, u8 *payload_header_flow_am_address_5, u8 *hold_am_address_5, u8 *sniff_am_address_5, u8 *arqn_am_address_5, u8 *seqn_am_address_5, u8 *packet_header_flow_am_address_5)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_52_ADDR);

	*ptt_am_address_5 = (local_val & ((u32)0x00008000)) >> 15;
	*esco_am_address_5 = (local_val & ((u32)0x00004000)) >> 14;
	*sniff_start_am_address_5 = (local_val & ((u32)0x00002000)) >> 13;
	*sniff_end_am_address_5 = (local_val & ((u32)0x00001000)) >> 12;
	*tx_gain_am_address_5 = (local_val & ((u32)0x00000E00)) >> 9;
	*active_am_address_5 = (local_val & ((u32)0x00000100)) >> 8;
	*sco1_am_address_5 = (local_val & ((u32)0x00000080)) >> 7;
	*sco2_am_address_5 = (local_val & ((u32)0x00000040)) >> 6;
	*payload_header_flow_am_address_5 = (local_val & ((u32)0x00000020)) >> 5;
	*hold_am_address_5 = (local_val & ((u32)0x00000010)) >> 4;
	*sniff_am_address_5 = (local_val & ((u32)0x00000008)) >> 3;
	*arqn_am_address_5 = (local_val & ((u32)0x00000004)) >> 2;
	*seqn_am_address_5 = (local_val & ((u32)0x00000002)) >> 1;
	*packet_header_flow_am_address_5 = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_lut_row_52_ptt_am_address_5_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_52_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline void bt_controller_lut_row_52_ptt_am_address_5_setf(struct cl_chip *chip, u8 pttamaddress5)
{
	ASSERT_ERR_CHIP((((u32)pttamaddress5 << 15) & ~((u32)0x00008000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_52_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_52_ADDR) & ~((u32)0x00008000)) | ((u32)pttamaddress5 << 15));
}

static inline u8 bt_controller_lut_row_52_esco_am_address_5_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_52_ADDR);

	return (u8)((local_val & ((u32)0x00004000)) >> 14);
}

static inline void bt_controller_lut_row_52_esco_am_address_5_setf(struct cl_chip *chip, u8 escoamaddress5)
{
	ASSERT_ERR_CHIP((((u32)escoamaddress5 << 14) & ~((u32)0x00004000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_52_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_52_ADDR) & ~((u32)0x00004000)) | ((u32)escoamaddress5 << 14));
}

static inline u8 bt_controller_lut_row_52_sniff_start_am_address_5_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_52_ADDR);

	return (u8)((local_val & ((u32)0x00002000)) >> 13);
}

static inline void bt_controller_lut_row_52_sniff_start_am_address_5_setf(struct cl_chip *chip, u8 sniffstartamaddress5)
{
	ASSERT_ERR_CHIP((((u32)sniffstartamaddress5 << 13) & ~((u32)0x00002000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_52_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_52_ADDR) & ~((u32)0x00002000)) | ((u32)sniffstartamaddress5 << 13));
}

static inline u8 bt_controller_lut_row_52_sniff_end_am_address_5_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_52_ADDR);

	return (u8)((local_val & ((u32)0x00001000)) >> 12);
}

static inline void bt_controller_lut_row_52_sniff_end_am_address_5_setf(struct cl_chip *chip, u8 sniffendamaddress5)
{
	ASSERT_ERR_CHIP((((u32)sniffendamaddress5 << 12) & ~((u32)0x00001000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_52_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_52_ADDR) & ~((u32)0x00001000)) | ((u32)sniffendamaddress5 << 12));
}

static inline u8 bt_controller_lut_row_52_tx_gain_am_address_5_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_52_ADDR);

	return (u8)((local_val & ((u32)0x00000E00)) >> 9);
}

static inline void bt_controller_lut_row_52_tx_gain_am_address_5_setf(struct cl_chip *chip, u8 txgainamaddress5)
{
	ASSERT_ERR_CHIP((((u32)txgainamaddress5 << 9) & ~((u32)0x00000E00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_52_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_52_ADDR) & ~((u32)0x00000E00)) | ((u32)txgainamaddress5 << 9));
}

static inline u8 bt_controller_lut_row_52_active_am_address_5_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_52_ADDR);

	return (u8)((local_val & ((u32)0x00000100)) >> 8);
}

static inline void bt_controller_lut_row_52_active_am_address_5_setf(struct cl_chip *chip, u8 activeamaddress5)
{
	ASSERT_ERR_CHIP((((u32)activeamaddress5 << 8) & ~((u32)0x00000100)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_52_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_52_ADDR) & ~((u32)0x00000100)) | ((u32)activeamaddress5 << 8));
}

static inline u8 bt_controller_lut_row_52_sco_1_am_address_5_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_52_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline void bt_controller_lut_row_52_sco_1_am_address_5_setf(struct cl_chip *chip, u8 sco1amaddress5)
{
	ASSERT_ERR_CHIP((((u32)sco1amaddress5 << 7) & ~((u32)0x00000080)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_52_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_52_ADDR) & ~((u32)0x00000080)) | ((u32)sco1amaddress5 << 7));
}

static inline u8 bt_controller_lut_row_52_sco_2_am_address_5_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_52_ADDR);

	return (u8)((local_val & ((u32)0x00000040)) >> 6);
}

static inline void bt_controller_lut_row_52_sco_2_am_address_5_setf(struct cl_chip *chip, u8 sco2amaddress5)
{
	ASSERT_ERR_CHIP((((u32)sco2amaddress5 << 6) & ~((u32)0x00000040)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_52_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_52_ADDR) & ~((u32)0x00000040)) | ((u32)sco2amaddress5 << 6));
}

static inline u8 bt_controller_lut_row_52_payload_header_flow_am_address_5_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_52_ADDR);

	return (u8)((local_val & ((u32)0x00000020)) >> 5);
}

static inline void bt_controller_lut_row_52_payload_header_flow_am_address_5_setf(struct cl_chip *chip, u8 payloadheaderflowamaddress5)
{
	ASSERT_ERR_CHIP((((u32)payloadheaderflowamaddress5 << 5) & ~((u32)0x00000020)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_52_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_52_ADDR) & ~((u32)0x00000020)) | ((u32)payloadheaderflowamaddress5 << 5));
}

static inline u8 bt_controller_lut_row_52_hold_am_address_5_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_52_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline void bt_controller_lut_row_52_hold_am_address_5_setf(struct cl_chip *chip, u8 holdamaddress5)
{
	ASSERT_ERR_CHIP((((u32)holdamaddress5 << 4) & ~((u32)0x00000010)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_52_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_52_ADDR) & ~((u32)0x00000010)) | ((u32)holdamaddress5 << 4));
}

static inline u8 bt_controller_lut_row_52_sniff_am_address_5_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_52_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline void bt_controller_lut_row_52_sniff_am_address_5_setf(struct cl_chip *chip, u8 sniffamaddress5)
{
	ASSERT_ERR_CHIP((((u32)sniffamaddress5 << 3) & ~((u32)0x00000008)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_52_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_52_ADDR) & ~((u32)0x00000008)) | ((u32)sniffamaddress5 << 3));
}

static inline u8 bt_controller_lut_row_52_arqn_am_address_5_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_52_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline void bt_controller_lut_row_52_arqn_am_address_5_setf(struct cl_chip *chip, u8 arqnamaddress5)
{
	ASSERT_ERR_CHIP((((u32)arqnamaddress5 << 2) & ~((u32)0x00000004)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_52_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_52_ADDR) & ~((u32)0x00000004)) | ((u32)arqnamaddress5 << 2));
}

static inline u8 bt_controller_lut_row_52_seqn_am_address_5_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_52_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_lut_row_52_seqn_am_address_5_setf(struct cl_chip *chip, u8 seqnamaddress5)
{
	ASSERT_ERR_CHIP((((u32)seqnamaddress5 << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_52_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_52_ADDR) & ~((u32)0x00000002)) | ((u32)seqnamaddress5 << 1));
}

static inline u8 bt_controller_lut_row_52_packet_header_flow_am_address_5_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_52_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_lut_row_52_packet_header_flow_am_address_5_setf(struct cl_chip *chip, u8 packetheaderflowamaddress5)
{
	ASSERT_ERR_CHIP((((u32)packetheaderflowamaddress5 << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_52_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_52_ADDR) & ~((u32)0x00000001)) | ((u32)packetheaderflowamaddress5 << 0));
}

/**
 * @brief LUT_ROW_61 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:12 Packet_Type_am_address_6  0xC
 *    11:10 LLID_am_address_6         0x0
 *    09:00 Payload_Length_of_am_address_6 0x0
 * </pre>
 */
#define BT_CONTROLLER_LUT_ROW_61_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000110)
#define BT_CONTROLLER_LUT_ROW_61_OFFSET      0x00000110
#define BT_CONTROLLER_LUT_ROW_61_INDEX       0x00000044
#define BT_CONTROLLER_LUT_ROW_61_RESET       0x0000C000

static inline u32 bt_controller_lut_row_61_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_61_ADDR);
}

static inline void bt_controller_lut_row_61_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_61_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_LUT_ROW_61_PACKET_TYPE_AM_ADDRESS_6_MASK    ((u32)0x0000F000)
#define BT_CONTROLLER_LUT_ROW_61_PACKET_TYPE_AM_ADDRESS_6_LSB    12
#define BT_CONTROLLER_LUT_ROW_61_PACKET_TYPE_AM_ADDRESS_6_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_LUT_ROW_61_LLID_AM_ADDRESS_6_MASK    ((u32)0x00000C00)
#define BT_CONTROLLER_LUT_ROW_61_LLID_AM_ADDRESS_6_LSB    10
#define BT_CONTROLLER_LUT_ROW_61_LLID_AM_ADDRESS_6_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_LUT_ROW_61_PAYLOAD_LENGTH_OF_AM_ADDRESS_6_MASK    ((u32)0x000003FF)
#define BT_CONTROLLER_LUT_ROW_61_PAYLOAD_LENGTH_OF_AM_ADDRESS_6_LSB    0
#define BT_CONTROLLER_LUT_ROW_61_PAYLOAD_LENGTH_OF_AM_ADDRESS_6_WIDTH    ((u32)0x0000000A)

#define BT_CONTROLLER_LUT_ROW_61_PACKET_TYPE_AM_ADDRESS_6_RST    0xC
#define BT_CONTROLLER_LUT_ROW_61_LLID_AM_ADDRESS_6_RST    0x0
#define BT_CONTROLLER_LUT_ROW_61_PAYLOAD_LENGTH_OF_AM_ADDRESS_6_RST    0x0

static inline void bt_controller_lut_row_61_pack(struct cl_chip *chip, u8 packet_type_am_address_6, u8 llid_am_address_6, u16 payload_length_of_am_address_6)
{
	ASSERT_ERR_CHIP((((u32)packet_type_am_address_6 << 12) & ~((u32)0x0000F000)) == 0);
	ASSERT_ERR_CHIP((((u32)llid_am_address_6 << 10) & ~((u32)0x00000C00)) == 0);
	ASSERT_ERR_CHIP((((u32)payload_length_of_am_address_6 << 0) & ~((u32)0x000003FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_61_ADDR, ((u32)packet_type_am_address_6 << 12) | ((u32)llid_am_address_6 << 10) | ((u32)payload_length_of_am_address_6 << 0));
}

static inline void bt_controller_lut_row_61_unpack(struct cl_chip *chip, u8 *packet_type_am_address_6, u8 *llid_am_address_6, u16 *payload_length_of_am_address_6)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_61_ADDR);

	*packet_type_am_address_6 = (local_val & ((u32)0x0000F000)) >> 12;
	*llid_am_address_6 = (local_val & ((u32)0x00000C00)) >> 10;
	*payload_length_of_am_address_6 = (local_val & ((u32)0x000003FF)) >> 0;
}

static inline u8 bt_controller_lut_row_61_packet_type_am_address_6_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_61_ADDR);

	return (u8)((local_val & ((u32)0x0000F000)) >> 12);
}

static inline void bt_controller_lut_row_61_packet_type_am_address_6_setf(struct cl_chip *chip, u8 packettypeamaddress6)
{
	ASSERT_ERR_CHIP((((u32)packettypeamaddress6 << 12) & ~((u32)0x0000F000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_61_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_61_ADDR) & ~((u32)0x0000F000)) | ((u32)packettypeamaddress6 << 12));
}

static inline u8 bt_controller_lut_row_61_llid_am_address_6_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_61_ADDR);

	return (u8)((local_val & ((u32)0x00000C00)) >> 10);
}

static inline void bt_controller_lut_row_61_llid_am_address_6_setf(struct cl_chip *chip, u8 llidamaddress6)
{
	ASSERT_ERR_CHIP((((u32)llidamaddress6 << 10) & ~((u32)0x00000C00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_61_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_61_ADDR) & ~((u32)0x00000C00)) | ((u32)llidamaddress6 << 10));
}

static inline u16 bt_controller_lut_row_61_payload_length_of_am_address_6_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_61_ADDR);

	return (u16)((local_val & ((u32)0x000003FF)) >> 0);
}

static inline void bt_controller_lut_row_61_payload_length_of_am_address_6_setf(struct cl_chip *chip, u16 payloadlengthofamaddress6)
{
	ASSERT_ERR_CHIP((((u32)payloadlengthofamaddress6 << 0) & ~((u32)0x000003FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_61_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_61_ADDR) & ~((u32)0x000003FF)) | ((u32)payloadlengthofamaddress6 << 0));
}

/**
 * @brief LUT_ROW_62 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    Ptt_am_address_6          0
 *    14    Esco_am_address_6         0
 *    13    Sniff_Start_am_address_6  0
 *    12    Sniff_End_am_address_6    0
 *    11:09 TX_Gain_am_address_6      0x0
 *    08    Active_am_address_6       0
 *    07    SCO1_am_address_6         0
 *    06    SCO2_am_address_6         0
 *    05    Payload_Header_Flow_am_address_6 0
 *    04    Hold_am_address_6         0
 *    03    Sniff_am_address_6        0
 *    02    ARQN_am_address_6         1
 *    01    SEQN_am_address_6         0
 *    00    Packet_Header_Flow_am_address_6 1
 * </pre>
 */
#define BT_CONTROLLER_LUT_ROW_62_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000114)
#define BT_CONTROLLER_LUT_ROW_62_OFFSET      0x00000114
#define BT_CONTROLLER_LUT_ROW_62_INDEX       0x00000045
#define BT_CONTROLLER_LUT_ROW_62_RESET       0x00000005

static inline u32 bt_controller_lut_row_62_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_62_ADDR);
}

static inline void bt_controller_lut_row_62_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_62_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_LUT_ROW_62_PTT_AM_ADDRESS_6_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_LUT_ROW_62_PTT_AM_ADDRESS_6_POS    15
#define BT_CONTROLLER_LUT_ROW_62_ESCO_AM_ADDRESS_6_BIT    ((u32)0x00004000)
#define BT_CONTROLLER_LUT_ROW_62_ESCO_AM_ADDRESS_6_POS    14
#define BT_CONTROLLER_LUT_ROW_62_SNIFF_START_AM_ADDRESS_6_BIT    ((u32)0x00002000)
#define BT_CONTROLLER_LUT_ROW_62_SNIFF_START_AM_ADDRESS_6_POS    13
#define BT_CONTROLLER_LUT_ROW_62_SNIFF_END_AM_ADDRESS_6_BIT    ((u32)0x00001000)
#define BT_CONTROLLER_LUT_ROW_62_SNIFF_END_AM_ADDRESS_6_POS    12
#define BT_CONTROLLER_LUT_ROW_62_TX_GAIN_AM_ADDRESS_6_MASK    ((u32)0x00000E00)
#define BT_CONTROLLER_LUT_ROW_62_TX_GAIN_AM_ADDRESS_6_LSB    9
#define BT_CONTROLLER_LUT_ROW_62_TX_GAIN_AM_ADDRESS_6_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_LUT_ROW_62_ACTIVE_AM_ADDRESS_6_BIT    ((u32)0x00000100)
#define BT_CONTROLLER_LUT_ROW_62_ACTIVE_AM_ADDRESS_6_POS    8
#define BT_CONTROLLER_LUT_ROW_62_SCO_1_AM_ADDRESS_6_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_LUT_ROW_62_SCO_1_AM_ADDRESS_6_POS    7
#define BT_CONTROLLER_LUT_ROW_62_SCO_2_AM_ADDRESS_6_BIT    ((u32)0x00000040)
#define BT_CONTROLLER_LUT_ROW_62_SCO_2_AM_ADDRESS_6_POS    6
#define BT_CONTROLLER_LUT_ROW_62_PAYLOAD_HEADER_FLOW_AM_ADDRESS_6_BIT    ((u32)0x00000020)
#define BT_CONTROLLER_LUT_ROW_62_PAYLOAD_HEADER_FLOW_AM_ADDRESS_6_POS    5
#define BT_CONTROLLER_LUT_ROW_62_HOLD_AM_ADDRESS_6_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_LUT_ROW_62_HOLD_AM_ADDRESS_6_POS    4
#define BT_CONTROLLER_LUT_ROW_62_SNIFF_AM_ADDRESS_6_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_LUT_ROW_62_SNIFF_AM_ADDRESS_6_POS    3
#define BT_CONTROLLER_LUT_ROW_62_ARQN_AM_ADDRESS_6_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_LUT_ROW_62_ARQN_AM_ADDRESS_6_POS    2
#define BT_CONTROLLER_LUT_ROW_62_SEQN_AM_ADDRESS_6_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_LUT_ROW_62_SEQN_AM_ADDRESS_6_POS    1
#define BT_CONTROLLER_LUT_ROW_62_PACKET_HEADER_FLOW_AM_ADDRESS_6_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_LUT_ROW_62_PACKET_HEADER_FLOW_AM_ADDRESS_6_POS    0

#define BT_CONTROLLER_LUT_ROW_62_PTT_AM_ADDRESS_6_RST    0x0
#define BT_CONTROLLER_LUT_ROW_62_ESCO_AM_ADDRESS_6_RST    0x0
#define BT_CONTROLLER_LUT_ROW_62_SNIFF_START_AM_ADDRESS_6_RST    0x0
#define BT_CONTROLLER_LUT_ROW_62_SNIFF_END_AM_ADDRESS_6_RST    0x0
#define BT_CONTROLLER_LUT_ROW_62_TX_GAIN_AM_ADDRESS_6_RST    0x0
#define BT_CONTROLLER_LUT_ROW_62_ACTIVE_AM_ADDRESS_6_RST    0x0
#define BT_CONTROLLER_LUT_ROW_62_SCO_1_AM_ADDRESS_6_RST    0x0
#define BT_CONTROLLER_LUT_ROW_62_SCO_2_AM_ADDRESS_6_RST    0x0
#define BT_CONTROLLER_LUT_ROW_62_PAYLOAD_HEADER_FLOW_AM_ADDRESS_6_RST    0x0
#define BT_CONTROLLER_LUT_ROW_62_HOLD_AM_ADDRESS_6_RST    0x0
#define BT_CONTROLLER_LUT_ROW_62_SNIFF_AM_ADDRESS_6_RST    0x0
#define BT_CONTROLLER_LUT_ROW_62_ARQN_AM_ADDRESS_6_RST    0x1
#define BT_CONTROLLER_LUT_ROW_62_SEQN_AM_ADDRESS_6_RST    0x0
#define BT_CONTROLLER_LUT_ROW_62_PACKET_HEADER_FLOW_AM_ADDRESS_6_RST    0x1

static inline void bt_controller_lut_row_62_pack(struct cl_chip *chip, u8 ptt_am_address_6, u8 esco_am_address_6, u8 sniff_start_am_address_6, u8 sniff_end_am_address_6, u8 tx_gain_am_address_6, u8 active_am_address_6, u8 sco1_am_address_6, u8 sco2_am_address_6, u8 payload_header_flow_am_address_6, u8 hold_am_address_6, u8 sniff_am_address_6, u8 arqn_am_address_6, u8 seqn_am_address_6, u8 packet_header_flow_am_address_6)
{
	ASSERT_ERR_CHIP((((u32)ptt_am_address_6 << 15) & ~((u32)0x00008000)) == 0);
	ASSERT_ERR_CHIP((((u32)esco_am_address_6 << 14) & ~((u32)0x00004000)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_start_am_address_6 << 13) & ~((u32)0x00002000)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_end_am_address_6 << 12) & ~((u32)0x00001000)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_gain_am_address_6 << 9) & ~((u32)0x00000E00)) == 0);
	ASSERT_ERR_CHIP((((u32)active_am_address_6 << 8) & ~((u32)0x00000100)) == 0);
	ASSERT_ERR_CHIP((((u32)sco1_am_address_6 << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)sco2_am_address_6 << 6) & ~((u32)0x00000040)) == 0);
	ASSERT_ERR_CHIP((((u32)payload_header_flow_am_address_6 << 5) & ~((u32)0x00000020)) == 0);
	ASSERT_ERR_CHIP((((u32)hold_am_address_6 << 4) & ~((u32)0x00000010)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_am_address_6 << 3) & ~((u32)0x00000008)) == 0);
	ASSERT_ERR_CHIP((((u32)arqn_am_address_6 << 2) & ~((u32)0x00000004)) == 0);
	ASSERT_ERR_CHIP((((u32)seqn_am_address_6 << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)packet_header_flow_am_address_6 << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_62_ADDR, ((u32)ptt_am_address_6 << 15) | ((u32)esco_am_address_6 << 14) | ((u32)sniff_start_am_address_6 << 13) | ((u32)sniff_end_am_address_6 << 12) | ((u32)tx_gain_am_address_6 << 9) | ((u32)active_am_address_6 << 8) | ((u32)sco1_am_address_6 << 7) | ((u32)sco2_am_address_6 << 6) | ((u32)payload_header_flow_am_address_6 << 5) | ((u32)hold_am_address_6 << 4) | ((u32)sniff_am_address_6 << 3) | ((u32)arqn_am_address_6 << 2) | ((u32)seqn_am_address_6 << 1) | ((u32)packet_header_flow_am_address_6 << 0));
}

static inline void bt_controller_lut_row_62_unpack(struct cl_chip *chip, u8 *ptt_am_address_6, u8 *esco_am_address_6, u8 *sniff_start_am_address_6, u8 *sniff_end_am_address_6, u8 *tx_gain_am_address_6, u8 *active_am_address_6, u8 *sco1_am_address_6, u8 *sco2_am_address_6, u8 *payload_header_flow_am_address_6, u8 *hold_am_address_6, u8 *sniff_am_address_6, u8 *arqn_am_address_6, u8 *seqn_am_address_6, u8 *packet_header_flow_am_address_6)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_62_ADDR);

	*ptt_am_address_6 = (local_val & ((u32)0x00008000)) >> 15;
	*esco_am_address_6 = (local_val & ((u32)0x00004000)) >> 14;
	*sniff_start_am_address_6 = (local_val & ((u32)0x00002000)) >> 13;
	*sniff_end_am_address_6 = (local_val & ((u32)0x00001000)) >> 12;
	*tx_gain_am_address_6 = (local_val & ((u32)0x00000E00)) >> 9;
	*active_am_address_6 = (local_val & ((u32)0x00000100)) >> 8;
	*sco1_am_address_6 = (local_val & ((u32)0x00000080)) >> 7;
	*sco2_am_address_6 = (local_val & ((u32)0x00000040)) >> 6;
	*payload_header_flow_am_address_6 = (local_val & ((u32)0x00000020)) >> 5;
	*hold_am_address_6 = (local_val & ((u32)0x00000010)) >> 4;
	*sniff_am_address_6 = (local_val & ((u32)0x00000008)) >> 3;
	*arqn_am_address_6 = (local_val & ((u32)0x00000004)) >> 2;
	*seqn_am_address_6 = (local_val & ((u32)0x00000002)) >> 1;
	*packet_header_flow_am_address_6 = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_lut_row_62_ptt_am_address_6_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_62_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline void bt_controller_lut_row_62_ptt_am_address_6_setf(struct cl_chip *chip, u8 pttamaddress6)
{
	ASSERT_ERR_CHIP((((u32)pttamaddress6 << 15) & ~((u32)0x00008000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_62_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_62_ADDR) & ~((u32)0x00008000)) | ((u32)pttamaddress6 << 15));
}

static inline u8 bt_controller_lut_row_62_esco_am_address_6_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_62_ADDR);

	return (u8)((local_val & ((u32)0x00004000)) >> 14);
}

static inline void bt_controller_lut_row_62_esco_am_address_6_setf(struct cl_chip *chip, u8 escoamaddress6)
{
	ASSERT_ERR_CHIP((((u32)escoamaddress6 << 14) & ~((u32)0x00004000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_62_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_62_ADDR) & ~((u32)0x00004000)) | ((u32)escoamaddress6 << 14));
}

static inline u8 bt_controller_lut_row_62_sniff_start_am_address_6_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_62_ADDR);

	return (u8)((local_val & ((u32)0x00002000)) >> 13);
}

static inline void bt_controller_lut_row_62_sniff_start_am_address_6_setf(struct cl_chip *chip, u8 sniffstartamaddress6)
{
	ASSERT_ERR_CHIP((((u32)sniffstartamaddress6 << 13) & ~((u32)0x00002000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_62_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_62_ADDR) & ~((u32)0x00002000)) | ((u32)sniffstartamaddress6 << 13));
}

static inline u8 bt_controller_lut_row_62_sniff_end_am_address_6_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_62_ADDR);

	return (u8)((local_val & ((u32)0x00001000)) >> 12);
}

static inline void bt_controller_lut_row_62_sniff_end_am_address_6_setf(struct cl_chip *chip, u8 sniffendamaddress6)
{
	ASSERT_ERR_CHIP((((u32)sniffendamaddress6 << 12) & ~((u32)0x00001000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_62_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_62_ADDR) & ~((u32)0x00001000)) | ((u32)sniffendamaddress6 << 12));
}

static inline u8 bt_controller_lut_row_62_tx_gain_am_address_6_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_62_ADDR);

	return (u8)((local_val & ((u32)0x00000E00)) >> 9);
}

static inline void bt_controller_lut_row_62_tx_gain_am_address_6_setf(struct cl_chip *chip, u8 txgainamaddress6)
{
	ASSERT_ERR_CHIP((((u32)txgainamaddress6 << 9) & ~((u32)0x00000E00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_62_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_62_ADDR) & ~((u32)0x00000E00)) | ((u32)txgainamaddress6 << 9));
}

static inline u8 bt_controller_lut_row_62_active_am_address_6_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_62_ADDR);

	return (u8)((local_val & ((u32)0x00000100)) >> 8);
}

static inline void bt_controller_lut_row_62_active_am_address_6_setf(struct cl_chip *chip, u8 activeamaddress6)
{
	ASSERT_ERR_CHIP((((u32)activeamaddress6 << 8) & ~((u32)0x00000100)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_62_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_62_ADDR) & ~((u32)0x00000100)) | ((u32)activeamaddress6 << 8));
}

static inline u8 bt_controller_lut_row_62_sco_1_am_address_6_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_62_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline void bt_controller_lut_row_62_sco_1_am_address_6_setf(struct cl_chip *chip, u8 sco1amaddress6)
{
	ASSERT_ERR_CHIP((((u32)sco1amaddress6 << 7) & ~((u32)0x00000080)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_62_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_62_ADDR) & ~((u32)0x00000080)) | ((u32)sco1amaddress6 << 7));
}

static inline u8 bt_controller_lut_row_62_sco_2_am_address_6_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_62_ADDR);

	return (u8)((local_val & ((u32)0x00000040)) >> 6);
}

static inline void bt_controller_lut_row_62_sco_2_am_address_6_setf(struct cl_chip *chip, u8 sco2amaddress6)
{
	ASSERT_ERR_CHIP((((u32)sco2amaddress6 << 6) & ~((u32)0x00000040)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_62_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_62_ADDR) & ~((u32)0x00000040)) | ((u32)sco2amaddress6 << 6));
}

static inline u8 bt_controller_lut_row_62_payload_header_flow_am_address_6_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_62_ADDR);

	return (u8)((local_val & ((u32)0x00000020)) >> 5);
}

static inline void bt_controller_lut_row_62_payload_header_flow_am_address_6_setf(struct cl_chip *chip, u8 payloadheaderflowamaddress6)
{
	ASSERT_ERR_CHIP((((u32)payloadheaderflowamaddress6 << 5) & ~((u32)0x00000020)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_62_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_62_ADDR) & ~((u32)0x00000020)) | ((u32)payloadheaderflowamaddress6 << 5));
}

static inline u8 bt_controller_lut_row_62_hold_am_address_6_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_62_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline void bt_controller_lut_row_62_hold_am_address_6_setf(struct cl_chip *chip, u8 holdamaddress6)
{
	ASSERT_ERR_CHIP((((u32)holdamaddress6 << 4) & ~((u32)0x00000010)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_62_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_62_ADDR) & ~((u32)0x00000010)) | ((u32)holdamaddress6 << 4));
}

static inline u8 bt_controller_lut_row_62_sniff_am_address_6_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_62_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline void bt_controller_lut_row_62_sniff_am_address_6_setf(struct cl_chip *chip, u8 sniffamaddress6)
{
	ASSERT_ERR_CHIP((((u32)sniffamaddress6 << 3) & ~((u32)0x00000008)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_62_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_62_ADDR) & ~((u32)0x00000008)) | ((u32)sniffamaddress6 << 3));
}

static inline u8 bt_controller_lut_row_62_arqn_am_address_6_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_62_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline void bt_controller_lut_row_62_arqn_am_address_6_setf(struct cl_chip *chip, u8 arqnamaddress6)
{
	ASSERT_ERR_CHIP((((u32)arqnamaddress6 << 2) & ~((u32)0x00000004)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_62_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_62_ADDR) & ~((u32)0x00000004)) | ((u32)arqnamaddress6 << 2));
}

static inline u8 bt_controller_lut_row_62_seqn_am_address_6_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_62_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_lut_row_62_seqn_am_address_6_setf(struct cl_chip *chip, u8 seqnamaddress6)
{
	ASSERT_ERR_CHIP((((u32)seqnamaddress6 << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_62_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_62_ADDR) & ~((u32)0x00000002)) | ((u32)seqnamaddress6 << 1));
}

static inline u8 bt_controller_lut_row_62_packet_header_flow_am_address_6_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_62_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_lut_row_62_packet_header_flow_am_address_6_setf(struct cl_chip *chip, u8 packetheaderflowamaddress6)
{
	ASSERT_ERR_CHIP((((u32)packetheaderflowamaddress6 << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_62_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_62_ADDR) & ~((u32)0x00000001)) | ((u32)packetheaderflowamaddress6 << 0));
}

/**
 * @brief LUT_ROW_71 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:12 Packet_Type_am_address_7  0xC
 *    11:10 LLID_am_address_7         0x0
 *    09:00 Payload_Length_of_am_address_7 0x0
 * </pre>
 */
#define BT_CONTROLLER_LUT_ROW_71_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000118)
#define BT_CONTROLLER_LUT_ROW_71_OFFSET      0x00000118
#define BT_CONTROLLER_LUT_ROW_71_INDEX       0x00000046
#define BT_CONTROLLER_LUT_ROW_71_RESET       0x0000C000

static inline u32 bt_controller_lut_row_71_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_71_ADDR);
}

static inline void bt_controller_lut_row_71_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_71_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_LUT_ROW_71_PACKET_TYPE_AM_ADDRESS_7_MASK    ((u32)0x0000F000)
#define BT_CONTROLLER_LUT_ROW_71_PACKET_TYPE_AM_ADDRESS_7_LSB    12
#define BT_CONTROLLER_LUT_ROW_71_PACKET_TYPE_AM_ADDRESS_7_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_LUT_ROW_71_LLID_AM_ADDRESS_7_MASK    ((u32)0x00000C00)
#define BT_CONTROLLER_LUT_ROW_71_LLID_AM_ADDRESS_7_LSB    10
#define BT_CONTROLLER_LUT_ROW_71_LLID_AM_ADDRESS_7_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_LUT_ROW_71_PAYLOAD_LENGTH_OF_AM_ADDRESS_7_MASK    ((u32)0x000003FF)
#define BT_CONTROLLER_LUT_ROW_71_PAYLOAD_LENGTH_OF_AM_ADDRESS_7_LSB    0
#define BT_CONTROLLER_LUT_ROW_71_PAYLOAD_LENGTH_OF_AM_ADDRESS_7_WIDTH    ((u32)0x0000000A)

#define BT_CONTROLLER_LUT_ROW_71_PACKET_TYPE_AM_ADDRESS_7_RST    0xC
#define BT_CONTROLLER_LUT_ROW_71_LLID_AM_ADDRESS_7_RST    0x0
#define BT_CONTROLLER_LUT_ROW_71_PAYLOAD_LENGTH_OF_AM_ADDRESS_7_RST    0x0

static inline void bt_controller_lut_row_71_pack(struct cl_chip *chip, u8 packet_type_am_address_7, u8 llid_am_address_7, u16 payload_length_of_am_address_7)
{
	ASSERT_ERR_CHIP((((u32)packet_type_am_address_7 << 12) & ~((u32)0x0000F000)) == 0);
	ASSERT_ERR_CHIP((((u32)llid_am_address_7 << 10) & ~((u32)0x00000C00)) == 0);
	ASSERT_ERR_CHIP((((u32)payload_length_of_am_address_7 << 0) & ~((u32)0x000003FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_71_ADDR, ((u32)packet_type_am_address_7 << 12) | ((u32)llid_am_address_7 << 10) | ((u32)payload_length_of_am_address_7 << 0));
}

static inline void bt_controller_lut_row_71_unpack(struct cl_chip *chip, u8 *packet_type_am_address_7, u8 *llid_am_address_7, u16 *payload_length_of_am_address_7)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_71_ADDR);

	*packet_type_am_address_7 = (local_val & ((u32)0x0000F000)) >> 12;
	*llid_am_address_7 = (local_val & ((u32)0x00000C00)) >> 10;
	*payload_length_of_am_address_7 = (local_val & ((u32)0x000003FF)) >> 0;
}

static inline u8 bt_controller_lut_row_71_packet_type_am_address_7_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_71_ADDR);

	return (u8)((local_val & ((u32)0x0000F000)) >> 12);
}

static inline void bt_controller_lut_row_71_packet_type_am_address_7_setf(struct cl_chip *chip, u8 packettypeamaddress7)
{
	ASSERT_ERR_CHIP((((u32)packettypeamaddress7 << 12) & ~((u32)0x0000F000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_71_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_71_ADDR) & ~((u32)0x0000F000)) | ((u32)packettypeamaddress7 << 12));
}

static inline u8 bt_controller_lut_row_71_llid_am_address_7_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_71_ADDR);

	return (u8)((local_val & ((u32)0x00000C00)) >> 10);
}

static inline void bt_controller_lut_row_71_llid_am_address_7_setf(struct cl_chip *chip, u8 llidamaddress7)
{
	ASSERT_ERR_CHIP((((u32)llidamaddress7 << 10) & ~((u32)0x00000C00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_71_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_71_ADDR) & ~((u32)0x00000C00)) | ((u32)llidamaddress7 << 10));
}

static inline u16 bt_controller_lut_row_71_payload_length_of_am_address_7_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_71_ADDR);

	return (u16)((local_val & ((u32)0x000003FF)) >> 0);
}

static inline void bt_controller_lut_row_71_payload_length_of_am_address_7_setf(struct cl_chip *chip, u16 payloadlengthofamaddress7)
{
	ASSERT_ERR_CHIP((((u32)payloadlengthofamaddress7 << 0) & ~((u32)0x000003FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_71_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_71_ADDR) & ~((u32)0x000003FF)) | ((u32)payloadlengthofamaddress7 << 0));
}

/**
 * @brief LUT_ROW_72 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    Ptt_am_address_7          0
 *    14    Esco_am_address_7         0
 *    13    Sniff_Start_am_address_7  0
 *    12    Sniff_End_am_address_7    0
 *    11:09 TX_Gain_am_address_7      0x0
 *    08    Active_am_address_7       0
 *    07    SCO1_am_address_7         0
 *    06    SCO2_am_address_7         0
 *    05    Payload_Header_Flow_am_address_7 0
 *    04    Hold_am_address_7         0
 *    03    Sniff_am_address_7        0
 *    02    ARQN_am_address_7         1
 *    01    SEQN_am_address_7         0
 *    00    Packet_Header_Flow_am_address_7 1
 * </pre>
 */
#define BT_CONTROLLER_LUT_ROW_72_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000011C)
#define BT_CONTROLLER_LUT_ROW_72_OFFSET      0x0000011C
#define BT_CONTROLLER_LUT_ROW_72_INDEX       0x00000047
#define BT_CONTROLLER_LUT_ROW_72_RESET       0x00000005

static inline u32 bt_controller_lut_row_72_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_72_ADDR);
}

static inline void bt_controller_lut_row_72_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_72_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_LUT_ROW_72_PTT_AM_ADDRESS_7_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_LUT_ROW_72_PTT_AM_ADDRESS_7_POS    15
#define BT_CONTROLLER_LUT_ROW_72_ESCO_AM_ADDRESS_7_BIT    ((u32)0x00004000)
#define BT_CONTROLLER_LUT_ROW_72_ESCO_AM_ADDRESS_7_POS    14
#define BT_CONTROLLER_LUT_ROW_72_SNIFF_START_AM_ADDRESS_7_BIT    ((u32)0x00002000)
#define BT_CONTROLLER_LUT_ROW_72_SNIFF_START_AM_ADDRESS_7_POS    13
#define BT_CONTROLLER_LUT_ROW_72_SNIFF_END_AM_ADDRESS_7_BIT    ((u32)0x00001000)
#define BT_CONTROLLER_LUT_ROW_72_SNIFF_END_AM_ADDRESS_7_POS    12
#define BT_CONTROLLER_LUT_ROW_72_TX_GAIN_AM_ADDRESS_7_MASK    ((u32)0x00000E00)
#define BT_CONTROLLER_LUT_ROW_72_TX_GAIN_AM_ADDRESS_7_LSB    9
#define BT_CONTROLLER_LUT_ROW_72_TX_GAIN_AM_ADDRESS_7_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_LUT_ROW_72_ACTIVE_AM_ADDRESS_7_BIT    ((u32)0x00000100)
#define BT_CONTROLLER_LUT_ROW_72_ACTIVE_AM_ADDRESS_7_POS    8
#define BT_CONTROLLER_LUT_ROW_72_SCO_1_AM_ADDRESS_7_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_LUT_ROW_72_SCO_1_AM_ADDRESS_7_POS    7
#define BT_CONTROLLER_LUT_ROW_72_SCO_2_AM_ADDRESS_7_BIT    ((u32)0x00000040)
#define BT_CONTROLLER_LUT_ROW_72_SCO_2_AM_ADDRESS_7_POS    6
#define BT_CONTROLLER_LUT_ROW_72_PAYLOAD_HEADER_FLOW_AM_ADDRESS_7_BIT    ((u32)0x00000020)
#define BT_CONTROLLER_LUT_ROW_72_PAYLOAD_HEADER_FLOW_AM_ADDRESS_7_POS    5
#define BT_CONTROLLER_LUT_ROW_72_HOLD_AM_ADDRESS_7_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_LUT_ROW_72_HOLD_AM_ADDRESS_7_POS    4
#define BT_CONTROLLER_LUT_ROW_72_SNIFF_AM_ADDRESS_7_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_LUT_ROW_72_SNIFF_AM_ADDRESS_7_POS    3
#define BT_CONTROLLER_LUT_ROW_72_ARQN_AM_ADDRESS_7_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_LUT_ROW_72_ARQN_AM_ADDRESS_7_POS    2
#define BT_CONTROLLER_LUT_ROW_72_SEQN_AM_ADDRESS_7_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_LUT_ROW_72_SEQN_AM_ADDRESS_7_POS    1
#define BT_CONTROLLER_LUT_ROW_72_PACKET_HEADER_FLOW_AM_ADDRESS_7_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_LUT_ROW_72_PACKET_HEADER_FLOW_AM_ADDRESS_7_POS    0

#define BT_CONTROLLER_LUT_ROW_72_PTT_AM_ADDRESS_7_RST    0x0
#define BT_CONTROLLER_LUT_ROW_72_ESCO_AM_ADDRESS_7_RST    0x0
#define BT_CONTROLLER_LUT_ROW_72_SNIFF_START_AM_ADDRESS_7_RST    0x0
#define BT_CONTROLLER_LUT_ROW_72_SNIFF_END_AM_ADDRESS_7_RST    0x0
#define BT_CONTROLLER_LUT_ROW_72_TX_GAIN_AM_ADDRESS_7_RST    0x0
#define BT_CONTROLLER_LUT_ROW_72_ACTIVE_AM_ADDRESS_7_RST    0x0
#define BT_CONTROLLER_LUT_ROW_72_SCO_1_AM_ADDRESS_7_RST    0x0
#define BT_CONTROLLER_LUT_ROW_72_SCO_2_AM_ADDRESS_7_RST    0x0
#define BT_CONTROLLER_LUT_ROW_72_PAYLOAD_HEADER_FLOW_AM_ADDRESS_7_RST    0x0
#define BT_CONTROLLER_LUT_ROW_72_HOLD_AM_ADDRESS_7_RST    0x0
#define BT_CONTROLLER_LUT_ROW_72_SNIFF_AM_ADDRESS_7_RST    0x0
#define BT_CONTROLLER_LUT_ROW_72_ARQN_AM_ADDRESS_7_RST    0x1
#define BT_CONTROLLER_LUT_ROW_72_SEQN_AM_ADDRESS_7_RST    0x0
#define BT_CONTROLLER_LUT_ROW_72_PACKET_HEADER_FLOW_AM_ADDRESS_7_RST    0x1

static inline void bt_controller_lut_row_72_pack(struct cl_chip *chip, u8 ptt_am_address_7, u8 esco_am_address_7, u8 sniff_start_am_address_7, u8 sniff_end_am_address_7, u8 tx_gain_am_address_7, u8 active_am_address_7, u8 sco1_am_address_7, u8 sco2_am_address_7, u8 payload_header_flow_am_address_7, u8 hold_am_address_7, u8 sniff_am_address_7, u8 arqn_am_address_7, u8 seqn_am_address_7, u8 packet_header_flow_am_address_7)
{
	ASSERT_ERR_CHIP((((u32)ptt_am_address_7 << 15) & ~((u32)0x00008000)) == 0);
	ASSERT_ERR_CHIP((((u32)esco_am_address_7 << 14) & ~((u32)0x00004000)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_start_am_address_7 << 13) & ~((u32)0x00002000)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_end_am_address_7 << 12) & ~((u32)0x00001000)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_gain_am_address_7 << 9) & ~((u32)0x00000E00)) == 0);
	ASSERT_ERR_CHIP((((u32)active_am_address_7 << 8) & ~((u32)0x00000100)) == 0);
	ASSERT_ERR_CHIP((((u32)sco1_am_address_7 << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)sco2_am_address_7 << 6) & ~((u32)0x00000040)) == 0);
	ASSERT_ERR_CHIP((((u32)payload_header_flow_am_address_7 << 5) & ~((u32)0x00000020)) == 0);
	ASSERT_ERR_CHIP((((u32)hold_am_address_7 << 4) & ~((u32)0x00000010)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_am_address_7 << 3) & ~((u32)0x00000008)) == 0);
	ASSERT_ERR_CHIP((((u32)arqn_am_address_7 << 2) & ~((u32)0x00000004)) == 0);
	ASSERT_ERR_CHIP((((u32)seqn_am_address_7 << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)packet_header_flow_am_address_7 << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_72_ADDR, ((u32)ptt_am_address_7 << 15) | ((u32)esco_am_address_7 << 14) | ((u32)sniff_start_am_address_7 << 13) | ((u32)sniff_end_am_address_7 << 12) | ((u32)tx_gain_am_address_7 << 9) | ((u32)active_am_address_7 << 8) | ((u32)sco1_am_address_7 << 7) | ((u32)sco2_am_address_7 << 6) | ((u32)payload_header_flow_am_address_7 << 5) | ((u32)hold_am_address_7 << 4) | ((u32)sniff_am_address_7 << 3) | ((u32)arqn_am_address_7 << 2) | ((u32)seqn_am_address_7 << 1) | ((u32)packet_header_flow_am_address_7 << 0));
}

static inline void bt_controller_lut_row_72_unpack(struct cl_chip *chip, u8 *ptt_am_address_7, u8 *esco_am_address_7, u8 *sniff_start_am_address_7, u8 *sniff_end_am_address_7, u8 *tx_gain_am_address_7, u8 *active_am_address_7, u8 *sco1_am_address_7, u8 *sco2_am_address_7, u8 *payload_header_flow_am_address_7, u8 *hold_am_address_7, u8 *sniff_am_address_7, u8 *arqn_am_address_7, u8 *seqn_am_address_7, u8 *packet_header_flow_am_address_7)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_72_ADDR);

	*ptt_am_address_7 = (local_val & ((u32)0x00008000)) >> 15;
	*esco_am_address_7 = (local_val & ((u32)0x00004000)) >> 14;
	*sniff_start_am_address_7 = (local_val & ((u32)0x00002000)) >> 13;
	*sniff_end_am_address_7 = (local_val & ((u32)0x00001000)) >> 12;
	*tx_gain_am_address_7 = (local_val & ((u32)0x00000E00)) >> 9;
	*active_am_address_7 = (local_val & ((u32)0x00000100)) >> 8;
	*sco1_am_address_7 = (local_val & ((u32)0x00000080)) >> 7;
	*sco2_am_address_7 = (local_val & ((u32)0x00000040)) >> 6;
	*payload_header_flow_am_address_7 = (local_val & ((u32)0x00000020)) >> 5;
	*hold_am_address_7 = (local_val & ((u32)0x00000010)) >> 4;
	*sniff_am_address_7 = (local_val & ((u32)0x00000008)) >> 3;
	*arqn_am_address_7 = (local_val & ((u32)0x00000004)) >> 2;
	*seqn_am_address_7 = (local_val & ((u32)0x00000002)) >> 1;
	*packet_header_flow_am_address_7 = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_lut_row_72_ptt_am_address_7_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_72_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline void bt_controller_lut_row_72_ptt_am_address_7_setf(struct cl_chip *chip, u8 pttamaddress7)
{
	ASSERT_ERR_CHIP((((u32)pttamaddress7 << 15) & ~((u32)0x00008000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_72_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_72_ADDR) & ~((u32)0x00008000)) | ((u32)pttamaddress7 << 15));
}

static inline u8 bt_controller_lut_row_72_esco_am_address_7_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_72_ADDR);

	return (u8)((local_val & ((u32)0x00004000)) >> 14);
}

static inline void bt_controller_lut_row_72_esco_am_address_7_setf(struct cl_chip *chip, u8 escoamaddress7)
{
	ASSERT_ERR_CHIP((((u32)escoamaddress7 << 14) & ~((u32)0x00004000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_72_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_72_ADDR) & ~((u32)0x00004000)) | ((u32)escoamaddress7 << 14));
}

static inline u8 bt_controller_lut_row_72_sniff_start_am_address_7_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_72_ADDR);

	return (u8)((local_val & ((u32)0x00002000)) >> 13);
}

static inline void bt_controller_lut_row_72_sniff_start_am_address_7_setf(struct cl_chip *chip, u8 sniffstartamaddress7)
{
	ASSERT_ERR_CHIP((((u32)sniffstartamaddress7 << 13) & ~((u32)0x00002000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_72_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_72_ADDR) & ~((u32)0x00002000)) | ((u32)sniffstartamaddress7 << 13));
}

static inline u8 bt_controller_lut_row_72_sniff_end_am_address_7_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_72_ADDR);

	return (u8)((local_val & ((u32)0x00001000)) >> 12);
}

static inline void bt_controller_lut_row_72_sniff_end_am_address_7_setf(struct cl_chip *chip, u8 sniffendamaddress7)
{
	ASSERT_ERR_CHIP((((u32)sniffendamaddress7 << 12) & ~((u32)0x00001000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_72_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_72_ADDR) & ~((u32)0x00001000)) | ((u32)sniffendamaddress7 << 12));
}

static inline u8 bt_controller_lut_row_72_tx_gain_am_address_7_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_72_ADDR);

	return (u8)((local_val & ((u32)0x00000E00)) >> 9);
}

static inline void bt_controller_lut_row_72_tx_gain_am_address_7_setf(struct cl_chip *chip, u8 txgainamaddress7)
{
	ASSERT_ERR_CHIP((((u32)txgainamaddress7 << 9) & ~((u32)0x00000E00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_72_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_72_ADDR) & ~((u32)0x00000E00)) | ((u32)txgainamaddress7 << 9));
}

static inline u8 bt_controller_lut_row_72_active_am_address_7_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_72_ADDR);

	return (u8)((local_val & ((u32)0x00000100)) >> 8);
}

static inline void bt_controller_lut_row_72_active_am_address_7_setf(struct cl_chip *chip, u8 activeamaddress7)
{
	ASSERT_ERR_CHIP((((u32)activeamaddress7 << 8) & ~((u32)0x00000100)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_72_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_72_ADDR) & ~((u32)0x00000100)) | ((u32)activeamaddress7 << 8));
}

static inline u8 bt_controller_lut_row_72_sco_1_am_address_7_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_72_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline void bt_controller_lut_row_72_sco_1_am_address_7_setf(struct cl_chip *chip, u8 sco1amaddress7)
{
	ASSERT_ERR_CHIP((((u32)sco1amaddress7 << 7) & ~((u32)0x00000080)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_72_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_72_ADDR) & ~((u32)0x00000080)) | ((u32)sco1amaddress7 << 7));
}

static inline u8 bt_controller_lut_row_72_sco_2_am_address_7_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_72_ADDR);

	return (u8)((local_val & ((u32)0x00000040)) >> 6);
}

static inline void bt_controller_lut_row_72_sco_2_am_address_7_setf(struct cl_chip *chip, u8 sco2amaddress7)
{
	ASSERT_ERR_CHIP((((u32)sco2amaddress7 << 6) & ~((u32)0x00000040)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_72_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_72_ADDR) & ~((u32)0x00000040)) | ((u32)sco2amaddress7 << 6));
}

static inline u8 bt_controller_lut_row_72_payload_header_flow_am_address_7_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_72_ADDR);

	return (u8)((local_val & ((u32)0x00000020)) >> 5);
}

static inline void bt_controller_lut_row_72_payload_header_flow_am_address_7_setf(struct cl_chip *chip, u8 payloadheaderflowamaddress7)
{
	ASSERT_ERR_CHIP((((u32)payloadheaderflowamaddress7 << 5) & ~((u32)0x00000020)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_72_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_72_ADDR) & ~((u32)0x00000020)) | ((u32)payloadheaderflowamaddress7 << 5));
}

static inline u8 bt_controller_lut_row_72_hold_am_address_7_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_72_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline void bt_controller_lut_row_72_hold_am_address_7_setf(struct cl_chip *chip, u8 holdamaddress7)
{
	ASSERT_ERR_CHIP((((u32)holdamaddress7 << 4) & ~((u32)0x00000010)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_72_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_72_ADDR) & ~((u32)0x00000010)) | ((u32)holdamaddress7 << 4));
}

static inline u8 bt_controller_lut_row_72_sniff_am_address_7_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_72_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline void bt_controller_lut_row_72_sniff_am_address_7_setf(struct cl_chip *chip, u8 sniffamaddress7)
{
	ASSERT_ERR_CHIP((((u32)sniffamaddress7 << 3) & ~((u32)0x00000008)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_72_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_72_ADDR) & ~((u32)0x00000008)) | ((u32)sniffamaddress7 << 3));
}

static inline u8 bt_controller_lut_row_72_arqn_am_address_7_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_72_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline void bt_controller_lut_row_72_arqn_am_address_7_setf(struct cl_chip *chip, u8 arqnamaddress7)
{
	ASSERT_ERR_CHIP((((u32)arqnamaddress7 << 2) & ~((u32)0x00000004)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_72_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_72_ADDR) & ~((u32)0x00000004)) | ((u32)arqnamaddress7 << 2));
}

static inline u8 bt_controller_lut_row_72_seqn_am_address_7_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_72_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_lut_row_72_seqn_am_address_7_setf(struct cl_chip *chip, u8 seqnamaddress7)
{
	ASSERT_ERR_CHIP((((u32)seqnamaddress7 << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_72_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_72_ADDR) & ~((u32)0x00000002)) | ((u32)seqnamaddress7 << 1));
}

static inline u8 bt_controller_lut_row_72_packet_header_flow_am_address_7_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_72_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_lut_row_72_packet_header_flow_am_address_7_setf(struct cl_chip *chip, u8 packetheaderflowamaddress7)
{
	ASSERT_ERR_CHIP((((u32)packetheaderflowamaddress7 << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_72_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_72_ADDR) & ~((u32)0x00000001)) | ((u32)packetheaderflowamaddress7 << 0));
}

/**
 * @brief TX_FIFO_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 Data_of_tx_fifo0          0x0
 * </pre>
 */
#define BT_CONTROLLER_TX_FIFO_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000128)
#define BT_CONTROLLER_TX_FIFO_0_OFFSET      0x00000128
#define BT_CONTROLLER_TX_FIFO_0_INDEX       0x0000004A
#define BT_CONTROLLER_TX_FIFO_0_RESET       0x00000000

static inline u32 bt_controller_tx_fifo_0_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TX_FIFO_0_ADDR);
}

static inline void bt_controller_tx_fifo_0_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TX_FIFO_0_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TX_FIFO_0_DATA_OF_TX_FIFO_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_TX_FIFO_0_DATA_OF_TX_FIFO_0_LSB    0
#define BT_CONTROLLER_TX_FIFO_0_DATA_OF_TX_FIFO_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_TX_FIFO_0_DATA_OF_TX_FIFO_0_RST    0x0

static inline u16 bt_controller_tx_fifo_0_data_of_tx_fifo_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TX_FIFO_0_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_tx_fifo_0_data_of_tx_fifo_0_setf(struct cl_chip *chip, u16 dataoftxfifo0)
{
	ASSERT_ERR_CHIP((((u32)dataoftxfifo0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TX_FIFO_0_ADDR, (u32)dataoftxfifo0 << 0);
}

/**
 * @brief TX_FIFO_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 Data_of_tx_fifo1          0x0
 * </pre>
 */
#define BT_CONTROLLER_TX_FIFO_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000012C)
#define BT_CONTROLLER_TX_FIFO_1_OFFSET      0x0000012C
#define BT_CONTROLLER_TX_FIFO_1_INDEX       0x0000004B
#define BT_CONTROLLER_TX_FIFO_1_RESET       0x00000000

static inline u32 bt_controller_tx_fifo_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TX_FIFO_1_ADDR);
}

static inline void bt_controller_tx_fifo_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TX_FIFO_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TX_FIFO_1_DATA_OF_TX_FIFO_1_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_TX_FIFO_1_DATA_OF_TX_FIFO_1_LSB    0
#define BT_CONTROLLER_TX_FIFO_1_DATA_OF_TX_FIFO_1_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_TX_FIFO_1_DATA_OF_TX_FIFO_1_RST    0x0

static inline u16 bt_controller_tx_fifo_1_data_of_tx_fifo_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TX_FIFO_1_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_tx_fifo_1_data_of_tx_fifo_1_setf(struct cl_chip *chip, u16 dataoftxfifo1)
{
	ASSERT_ERR_CHIP((((u32)dataoftxfifo1 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TX_FIFO_1_ADDR, (u32)dataoftxfifo1 << 0);
}

/**
 * @brief TXPATH_CON_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:10 txpath_config_reg_15_to_6_bits_are_reserved 0x0
 *    09    Cpu_tobbtx_inten          0
 *    08    Pcmrx_tocpu_inten         0
 *    07    Host_bbtxpath_en          0
 *    06:00 Pcmrx_tocpu_thr           0x0
 * </pre>
 */
#define BT_CONTROLLER_TXPATH_CON_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000130)
#define BT_CONTROLLER_TXPATH_CON_REG_OFFSET      0x00000130
#define BT_CONTROLLER_TXPATH_CON_REG_INDEX       0x0000004C
#define BT_CONTROLLER_TXPATH_CON_REG_RESET       0x00000000

static inline u32 bt_controller_txpath_con_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TXPATH_CON_REG_ADDR);
}

static inline void bt_controller_txpath_con_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TXPATH_CON_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TXPATH_CON_REG_TXPATH_CONFIG_REG_15_TO_6_BITS_ARE_RESERVED_MASK    ((u32)0x0000FC00)
#define BT_CONTROLLER_TXPATH_CON_REG_TXPATH_CONFIG_REG_15_TO_6_BITS_ARE_RESERVED_LSB    10
#define BT_CONTROLLER_TXPATH_CON_REG_TXPATH_CONFIG_REG_15_TO_6_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000006)
#define BT_CONTROLLER_TXPATH_CON_REG_CPU_TOBBTX_INTEN_BIT    ((u32)0x00000200)
#define BT_CONTROLLER_TXPATH_CON_REG_CPU_TOBBTX_INTEN_POS    9
#define BT_CONTROLLER_TXPATH_CON_REG_PCMRX_TOCPU_INTEN_BIT    ((u32)0x00000100)
#define BT_CONTROLLER_TXPATH_CON_REG_PCMRX_TOCPU_INTEN_POS    8
#define BT_CONTROLLER_TXPATH_CON_REG_HOST_BBTXPATH_EN_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_TXPATH_CON_REG_HOST_BBTXPATH_EN_POS    7
#define BT_CONTROLLER_TXPATH_CON_REG_PCMRX_TOCPU_THR_MASK    ((u32)0x0000007F)
#define BT_CONTROLLER_TXPATH_CON_REG_PCMRX_TOCPU_THR_LSB    0
#define BT_CONTROLLER_TXPATH_CON_REG_PCMRX_TOCPU_THR_WIDTH    ((u32)0x00000007)

#define BT_CONTROLLER_TXPATH_CON_REG_TXPATH_CONFIG_REG_15_TO_6_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TXPATH_CON_REG_CPU_TOBBTX_INTEN_RST    0x0
#define BT_CONTROLLER_TXPATH_CON_REG_PCMRX_TOCPU_INTEN_RST    0x0
#define BT_CONTROLLER_TXPATH_CON_REG_HOST_BBTXPATH_EN_RST    0x0
#define BT_CONTROLLER_TXPATH_CON_REG_PCMRX_TOCPU_THR_RST    0x0

static inline void bt_controller_txpath_con_reg_pack(struct cl_chip *chip, u8 txpath_config_reg_15_to_6_bits_are_reserved, u8 cpu_tobbtx_inten, u8 pcmrx_tocpu_inten, u8 host_bbtxpath_en, u8 pcmrx_tocpu_thr)
{
	ASSERT_ERR_CHIP((((u32)txpath_config_reg_15_to_6_bits_are_reserved << 10) & ~((u32)0x0000FC00)) == 0);
	ASSERT_ERR_CHIP((((u32)cpu_tobbtx_inten << 9) & ~((u32)0x00000200)) == 0);
	ASSERT_ERR_CHIP((((u32)pcmrx_tocpu_inten << 8) & ~((u32)0x00000100)) == 0);
	ASSERT_ERR_CHIP((((u32)host_bbtxpath_en << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)pcmrx_tocpu_thr << 0) & ~((u32)0x0000007F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TXPATH_CON_REG_ADDR, ((u32)txpath_config_reg_15_to_6_bits_are_reserved << 10) | ((u32)cpu_tobbtx_inten << 9) | ((u32)pcmrx_tocpu_inten << 8) | ((u32)host_bbtxpath_en << 7) | ((u32)pcmrx_tocpu_thr << 0));
}

static inline void bt_controller_txpath_con_reg_unpack(struct cl_chip *chip, u8 *txpath_config_reg_15_to_6_bits_are_reserved, u8 *cpu_tobbtx_inten, u8 *pcmrx_tocpu_inten, u8 *host_bbtxpath_en, u8 *pcmrx_tocpu_thr)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TXPATH_CON_REG_ADDR);

	*txpath_config_reg_15_to_6_bits_are_reserved = (local_val & ((u32)0x0000FC00)) >> 10;
	*cpu_tobbtx_inten = (local_val & ((u32)0x00000200)) >> 9;
	*pcmrx_tocpu_inten = (local_val & ((u32)0x00000100)) >> 8;
	*host_bbtxpath_en = (local_val & ((u32)0x00000080)) >> 7;
	*pcmrx_tocpu_thr = (local_val & ((u32)0x0000007F)) >> 0;
}

static inline u8 bt_controller_txpath_con_reg_txpath_config_reg_15_to_6_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TXPATH_CON_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FC00)) >> 10);
}

static inline u8 bt_controller_txpath_con_reg_cpu_tobbtx_inten_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TXPATH_CON_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000200)) >> 9);
}

static inline void bt_controller_txpath_con_reg_cpu_tobbtx_inten_setf(struct cl_chip *chip, u8 cputobbtxinten)
{
	ASSERT_ERR_CHIP((((u32)cputobbtxinten << 9) & ~((u32)0x00000200)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TXPATH_CON_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TXPATH_CON_REG_ADDR) & ~((u32)0x00000200)) | ((u32)cputobbtxinten << 9));
}

static inline u8 bt_controller_txpath_con_reg_pcmrx_tocpu_inten_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TXPATH_CON_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000100)) >> 8);
}

static inline void bt_controller_txpath_con_reg_pcmrx_tocpu_inten_setf(struct cl_chip *chip, u8 pcmrxtocpuinten)
{
	ASSERT_ERR_CHIP((((u32)pcmrxtocpuinten << 8) & ~((u32)0x00000100)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TXPATH_CON_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TXPATH_CON_REG_ADDR) & ~((u32)0x00000100)) | ((u32)pcmrxtocpuinten << 8));
}

static inline u8 bt_controller_txpath_con_reg_host_bbtxpath_en_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TXPATH_CON_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline void bt_controller_txpath_con_reg_host_bbtxpath_en_setf(struct cl_chip *chip, u8 hostbbtxpathen)
{
	ASSERT_ERR_CHIP((((u32)hostbbtxpathen << 7) & ~((u32)0x00000080)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TXPATH_CON_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TXPATH_CON_REG_ADDR) & ~((u32)0x00000080)) | ((u32)hostbbtxpathen << 7));
}

static inline u8 bt_controller_txpath_con_reg_pcmrx_tocpu_thr_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TXPATH_CON_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000007F)) >> 0);
}

static inline void bt_controller_txpath_con_reg_pcmrx_tocpu_thr_setf(struct cl_chip *chip, u8 pcmrxtocputhr)
{
	ASSERT_ERR_CHIP((((u32)pcmrxtocputhr << 0) & ~((u32)0x0000007F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TXPATH_CON_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TXPATH_CON_REG_ADDR) & ~((u32)0x0000007F)) | ((u32)pcmrxtocputhr << 0));
}

/**
 * @brief RXPATH_CON_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:10 rxpath_config_reg_15_to_6_bits_are_reserved 0x0
 *    09    bbrx_tocpu_inten          0
 *    08    cpu_topcmtx_inten         0
 *    07    Host_bbrxpath_en          0
 *    06:00 cpu_topcmtx_thr           0x0
 * </pre>
 */
#define BT_CONTROLLER_RXPATH_CON_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000134)
#define BT_CONTROLLER_RXPATH_CON_REG_OFFSET      0x00000134
#define BT_CONTROLLER_RXPATH_CON_REG_INDEX       0x0000004D
#define BT_CONTROLLER_RXPATH_CON_REG_RESET       0x00000000

static inline u32 bt_controller_rxpath_con_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RXPATH_CON_REG_ADDR);
}

static inline void bt_controller_rxpath_con_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RXPATH_CON_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RXPATH_CON_REG_RXPATH_CONFIG_REG_15_TO_6_BITS_ARE_RESERVED_MASK    ((u32)0x0000FC00)
#define BT_CONTROLLER_RXPATH_CON_REG_RXPATH_CONFIG_REG_15_TO_6_BITS_ARE_RESERVED_LSB    10
#define BT_CONTROLLER_RXPATH_CON_REG_RXPATH_CONFIG_REG_15_TO_6_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000006)
#define BT_CONTROLLER_RXPATH_CON_REG_BBRX_TOCPU_INTEN_BIT    ((u32)0x00000200)
#define BT_CONTROLLER_RXPATH_CON_REG_BBRX_TOCPU_INTEN_POS    9
#define BT_CONTROLLER_RXPATH_CON_REG_CPU_TOPCMTX_INTEN_BIT    ((u32)0x00000100)
#define BT_CONTROLLER_RXPATH_CON_REG_CPU_TOPCMTX_INTEN_POS    8
#define BT_CONTROLLER_RXPATH_CON_REG_HOST_BBRXPATH_EN_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_RXPATH_CON_REG_HOST_BBRXPATH_EN_POS    7
#define BT_CONTROLLER_RXPATH_CON_REG_CPU_TOPCMTX_THR_MASK    ((u32)0x0000007F)
#define BT_CONTROLLER_RXPATH_CON_REG_CPU_TOPCMTX_THR_LSB    0
#define BT_CONTROLLER_RXPATH_CON_REG_CPU_TOPCMTX_THR_WIDTH    ((u32)0x00000007)

#define BT_CONTROLLER_RXPATH_CON_REG_RXPATH_CONFIG_REG_15_TO_6_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_RXPATH_CON_REG_BBRX_TOCPU_INTEN_RST    0x0
#define BT_CONTROLLER_RXPATH_CON_REG_CPU_TOPCMTX_INTEN_RST    0x0
#define BT_CONTROLLER_RXPATH_CON_REG_HOST_BBRXPATH_EN_RST    0x0
#define BT_CONTROLLER_RXPATH_CON_REG_CPU_TOPCMTX_THR_RST    0x0

static inline void bt_controller_rxpath_con_reg_pack(struct cl_chip *chip, u8 rxpath_config_reg_15_to_6_bits_are_reserved, u8 bbrx_tocpu_inten, u8 cpu_topcmtx_inten, u8 host_bbrxpath_en, u8 cpu_topcmtx_thr)
{
	ASSERT_ERR_CHIP((((u32)rxpath_config_reg_15_to_6_bits_are_reserved << 10) & ~((u32)0x0000FC00)) == 0);
	ASSERT_ERR_CHIP((((u32)bbrx_tocpu_inten << 9) & ~((u32)0x00000200)) == 0);
	ASSERT_ERR_CHIP((((u32)cpu_topcmtx_inten << 8) & ~((u32)0x00000100)) == 0);
	ASSERT_ERR_CHIP((((u32)host_bbrxpath_en << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)cpu_topcmtx_thr << 0) & ~((u32)0x0000007F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RXPATH_CON_REG_ADDR, ((u32)rxpath_config_reg_15_to_6_bits_are_reserved << 10) | ((u32)bbrx_tocpu_inten << 9) | ((u32)cpu_topcmtx_inten << 8) | ((u32)host_bbrxpath_en << 7) | ((u32)cpu_topcmtx_thr << 0));
}

static inline void bt_controller_rxpath_con_reg_unpack(struct cl_chip *chip, u8 *rxpath_config_reg_15_to_6_bits_are_reserved, u8 *bbrx_tocpu_inten, u8 *cpu_topcmtx_inten, u8 *host_bbrxpath_en, u8 *cpu_topcmtx_thr)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RXPATH_CON_REG_ADDR);

	*rxpath_config_reg_15_to_6_bits_are_reserved = (local_val & ((u32)0x0000FC00)) >> 10;
	*bbrx_tocpu_inten = (local_val & ((u32)0x00000200)) >> 9;
	*cpu_topcmtx_inten = (local_val & ((u32)0x00000100)) >> 8;
	*host_bbrxpath_en = (local_val & ((u32)0x00000080)) >> 7;
	*cpu_topcmtx_thr = (local_val & ((u32)0x0000007F)) >> 0;
}

static inline u8 bt_controller_rxpath_con_reg_rxpath_config_reg_15_to_6_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RXPATH_CON_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FC00)) >> 10);
}

static inline u8 bt_controller_rxpath_con_reg_bbrx_tocpu_inten_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RXPATH_CON_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000200)) >> 9);
}

static inline void bt_controller_rxpath_con_reg_bbrx_tocpu_inten_setf(struct cl_chip *chip, u8 bbrxtocpuinten)
{
	ASSERT_ERR_CHIP((((u32)bbrxtocpuinten << 9) & ~((u32)0x00000200)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RXPATH_CON_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RXPATH_CON_REG_ADDR) & ~((u32)0x00000200)) | ((u32)bbrxtocpuinten << 9));
}

static inline u8 bt_controller_rxpath_con_reg_cpu_topcmtx_inten_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RXPATH_CON_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000100)) >> 8);
}

static inline void bt_controller_rxpath_con_reg_cpu_topcmtx_inten_setf(struct cl_chip *chip, u8 cputopcmtxinten)
{
	ASSERT_ERR_CHIP((((u32)cputopcmtxinten << 8) & ~((u32)0x00000100)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RXPATH_CON_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RXPATH_CON_REG_ADDR) & ~((u32)0x00000100)) | ((u32)cputopcmtxinten << 8));
}

static inline u8 bt_controller_rxpath_con_reg_host_bbrxpath_en_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RXPATH_CON_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline void bt_controller_rxpath_con_reg_host_bbrxpath_en_setf(struct cl_chip *chip, u8 hostbbrxpathen)
{
	ASSERT_ERR_CHIP((((u32)hostbbrxpathen << 7) & ~((u32)0x00000080)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RXPATH_CON_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RXPATH_CON_REG_ADDR) & ~((u32)0x00000080)) | ((u32)hostbbrxpathen << 7));
}

static inline u8 bt_controller_rxpath_con_reg_cpu_topcmtx_thr_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RXPATH_CON_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000007F)) >> 0);
}

static inline void bt_controller_rxpath_con_reg_cpu_topcmtx_thr_setf(struct cl_chip *chip, u8 cputopcmtxthr)
{
	ASSERT_ERR_CHIP((((u32)cputopcmtxthr << 0) & ~((u32)0x0000007F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RXPATH_CON_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RXPATH_CON_REG_ADDR) & ~((u32)0x0000007F)) | ((u32)cputopcmtxthr << 0));
}

/**
 * @brief FIFO_CTRL_REG_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:04 fifo_ctrl_reg1_15_to_4_bits_are_reserved 0x0
 *    03:00 Cbk_type                  0x0
 * </pre>
 */
#define BT_CONTROLLER_FIFO_CTRL_REG_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000138)
#define BT_CONTROLLER_FIFO_CTRL_REG_1_OFFSET      0x00000138
#define BT_CONTROLLER_FIFO_CTRL_REG_1_INDEX       0x0000004E
#define BT_CONTROLLER_FIFO_CTRL_REG_1_RESET       0x00000000

static inline u32 bt_controller_fifo_ctrl_reg_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_FIFO_CTRL_REG_1_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_FIFO_CTRL_REG_1_FIFO_CTRL_REG_1_15_TO_4_BITS_ARE_RESERVED_MASK    ((u32)0x0000FFF0)
#define BT_CONTROLLER_FIFO_CTRL_REG_1_FIFO_CTRL_REG_1_15_TO_4_BITS_ARE_RESERVED_LSB    4
#define BT_CONTROLLER_FIFO_CTRL_REG_1_FIFO_CTRL_REG_1_15_TO_4_BITS_ARE_RESERVED_WIDTH    ((u32)0x0000000C)
#define BT_CONTROLLER_FIFO_CTRL_REG_1_CBK_TYPE_MASK    ((u32)0x0000000F)
#define BT_CONTROLLER_FIFO_CTRL_REG_1_CBK_TYPE_LSB    0
#define BT_CONTROLLER_FIFO_CTRL_REG_1_CBK_TYPE_WIDTH    ((u32)0x00000004)

#define BT_CONTROLLER_FIFO_CTRL_REG_1_FIFO_CTRL_REG_1_15_TO_4_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_FIFO_CTRL_REG_1_CBK_TYPE_RST    0x0

static inline void bt_controller_fifo_ctrl_reg_1_unpack(struct cl_chip *chip, u16 *fifo_ctrl_reg1_15_to_4_bits_are_reserved, u8 *cbk_type)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FIFO_CTRL_REG_1_ADDR);

	*fifo_ctrl_reg1_15_to_4_bits_are_reserved = (local_val & ((u32)0x0000FFF0)) >> 4;
	*cbk_type = (local_val & ((u32)0x0000000F)) >> 0;
}

static inline u16 bt_controller_fifo_ctrl_reg_1_fifo_ctrl_reg_1_15_to_4_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FIFO_CTRL_REG_1_ADDR);

	return (u16)((local_val & ((u32)0x0000FFF0)) >> 4);
}

static inline u8 bt_controller_fifo_ctrl_reg_1_cbk_type_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FIFO_CTRL_REG_1_ADDR);

	return (u8)((local_val & ((u32)0x0000000F)) >> 0);
}

/**
 * @brief BBRX_TOCPU_FIFO register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 Bbrx_tocpu_out            0x0
 * </pre>
 */
#define BT_CONTROLLER_BBRX_TOCPU_FIFO_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000013C)
#define BT_CONTROLLER_BBRX_TOCPU_FIFO_OFFSET      0x0000013C
#define BT_CONTROLLER_BBRX_TOCPU_FIFO_INDEX       0x0000004F
#define BT_CONTROLLER_BBRX_TOCPU_FIFO_RESET       0x00000000

static inline u32 bt_controller_bbrx_tocpu_fifo_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_BBRX_TOCPU_FIFO_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_BBRX_TOCPU_FIFO_BBRX_TOCPU_OUT_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_BBRX_TOCPU_FIFO_BBRX_TOCPU_OUT_LSB    0
#define BT_CONTROLLER_BBRX_TOCPU_FIFO_BBRX_TOCPU_OUT_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_BBRX_TOCPU_FIFO_BBRX_TOCPU_OUT_RST    0x0

static inline u16 bt_controller_bbrx_tocpu_fifo_bbrx_tocpu_out_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_BBRX_TOCPU_FIFO_ADDR);

	return (u16)(local_val >> 0);
}

/**
 * @brief PCMRX_TOCPU_FIFO register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 pcmrx_tocpu_out           0x0
 * </pre>
 */
#define BT_CONTROLLER_PCMRX_TOCPU_FIFO_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000140)
#define BT_CONTROLLER_PCMRX_TOCPU_FIFO_OFFSET      0x00000140
#define BT_CONTROLLER_PCMRX_TOCPU_FIFO_INDEX       0x00000050
#define BT_CONTROLLER_PCMRX_TOCPU_FIFO_RESET       0x00000000

static inline u32 bt_controller_pcmrx_tocpu_fifo_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PCMRX_TOCPU_FIFO_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_PCMRX_TOCPU_FIFO_PCMRX_TOCPU_OUT_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_PCMRX_TOCPU_FIFO_PCMRX_TOCPU_OUT_LSB    0
#define BT_CONTROLLER_PCMRX_TOCPU_FIFO_PCMRX_TOCPU_OUT_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_PCMRX_TOCPU_FIFO_PCMRX_TOCPU_OUT_RST    0x0

static inline u16 bt_controller_pcmrx_tocpu_fifo_pcmrx_tocpu_out_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PCMRX_TOCPU_FIFO_ADDR);

	return (u16)(local_val >> 0);
}

/**
 * @brief RXPATH_STS_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    bbrx_full                 0
 *    14:09 bbrx_tocpu_bytes          0x0
 *    08    bbrx_empty                1
 *    07    pcmtx_full                0
 *    06:01 cpu_topcmtx_bytes         0x0
 *    00    Pcmtx_empty               1
 * </pre>
 */
#define BT_CONTROLLER_RXPATH_STS_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000144)
#define BT_CONTROLLER_RXPATH_STS_REG_OFFSET      0x00000144
#define BT_CONTROLLER_RXPATH_STS_REG_INDEX       0x00000051
#define BT_CONTROLLER_RXPATH_STS_REG_RESET       0x00000101

static inline u32 bt_controller_rxpath_sts_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RXPATH_STS_REG_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_RXPATH_STS_REG_BBRX_FULL_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_RXPATH_STS_REG_BBRX_FULL_POS    15
#define BT_CONTROLLER_RXPATH_STS_REG_BBRX_TOCPU_BYTES_MASK    ((u32)0x00007E00)
#define BT_CONTROLLER_RXPATH_STS_REG_BBRX_TOCPU_BYTES_LSB    9
#define BT_CONTROLLER_RXPATH_STS_REG_BBRX_TOCPU_BYTES_WIDTH    ((u32)0x00000006)
#define BT_CONTROLLER_RXPATH_STS_REG_BBRX_EMPTY_BIT    ((u32)0x00000100)
#define BT_CONTROLLER_RXPATH_STS_REG_BBRX_EMPTY_POS    8
#define BT_CONTROLLER_RXPATH_STS_REG_PCMTX_FULL_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_RXPATH_STS_REG_PCMTX_FULL_POS    7
#define BT_CONTROLLER_RXPATH_STS_REG_CPU_TOPCMTX_BYTES_MASK    ((u32)0x0000007E)
#define BT_CONTROLLER_RXPATH_STS_REG_CPU_TOPCMTX_BYTES_LSB    1
#define BT_CONTROLLER_RXPATH_STS_REG_CPU_TOPCMTX_BYTES_WIDTH    ((u32)0x00000006)
#define BT_CONTROLLER_RXPATH_STS_REG_PCMTX_EMPTY_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_RXPATH_STS_REG_PCMTX_EMPTY_POS    0

#define BT_CONTROLLER_RXPATH_STS_REG_BBRX_FULL_RST    0x0
#define BT_CONTROLLER_RXPATH_STS_REG_BBRX_TOCPU_BYTES_RST    0x0
#define BT_CONTROLLER_RXPATH_STS_REG_BBRX_EMPTY_RST    0x1
#define BT_CONTROLLER_RXPATH_STS_REG_PCMTX_FULL_RST    0x0
#define BT_CONTROLLER_RXPATH_STS_REG_CPU_TOPCMTX_BYTES_RST    0x0
#define BT_CONTROLLER_RXPATH_STS_REG_PCMTX_EMPTY_RST    0x1

static inline void bt_controller_rxpath_sts_reg_unpack(struct cl_chip *chip, u8 *bbrx_full, u8 *bbrx_tocpu_bytes, u8 *bbrx_empty, u8 *pcmtx_full, u8 *cpu_topcmtx_bytes, u8 *pcmtx_empty)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RXPATH_STS_REG_ADDR);

	*bbrx_full = (local_val & ((u32)0x00008000)) >> 15;
	*bbrx_tocpu_bytes = (local_val & ((u32)0x00007E00)) >> 9;
	*bbrx_empty = (local_val & ((u32)0x00000100)) >> 8;
	*pcmtx_full = (local_val & ((u32)0x00000080)) >> 7;
	*cpu_topcmtx_bytes = (local_val & ((u32)0x0000007E)) >> 1;
	*pcmtx_empty = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_rxpath_sts_reg_bbrx_full_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RXPATH_STS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline u8 bt_controller_rxpath_sts_reg_bbrx_tocpu_bytes_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RXPATH_STS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00007E00)) >> 9);
}

static inline u8 bt_controller_rxpath_sts_reg_bbrx_empty_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RXPATH_STS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000100)) >> 8);
}

static inline u8 bt_controller_rxpath_sts_reg_pcmtx_full_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RXPATH_STS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline u8 bt_controller_rxpath_sts_reg_cpu_topcmtx_bytes_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RXPATH_STS_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000007E)) >> 1);
}

static inline u8 bt_controller_rxpath_sts_reg_pcmtx_empty_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RXPATH_STS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

/**
 * @brief TX_FIFO_8 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 data_tx_fifo8             0x0
 * </pre>
 */
#define BT_CONTROLLER_TX_FIFO_8_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000148)
#define BT_CONTROLLER_TX_FIFO_8_OFFSET      0x00000148
#define BT_CONTROLLER_TX_FIFO_8_INDEX       0x00000052
#define BT_CONTROLLER_TX_FIFO_8_RESET       0x00000000

static inline void bt_controller_tx_fifo_8_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TX_FIFO_8_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TX_FIFO_8_DATA_TX_FIFO_8_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_TX_FIFO_8_DATA_TX_FIFO_8_LSB    0
#define BT_CONTROLLER_TX_FIFO_8_DATA_TX_FIFO_8_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_TX_FIFO_8_DATA_TX_FIFO_8_RST    0x0

static inline void bt_controller_tx_fifo_8_data_tx_fifo_8_setf(struct cl_chip *chip, u16 datatxfifo8)
{
	ASSERT_ERR_CHIP((((u32)datatxfifo8 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TX_FIFO_8_ADDR, (u32)datatxfifo8 << 0);
}

/**
 * @brief SCO_FIFO_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 data_of_sco_fifo2         0x0
 * </pre>
 */
#define BT_CONTROLLER_SCO_FIFO_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000014C)
#define BT_CONTROLLER_SCO_FIFO_2_OFFSET      0x0000014C
#define BT_CONTROLLER_SCO_FIFO_2_INDEX       0x00000053
#define BT_CONTROLLER_SCO_FIFO_2_RESET       0x00000000

static inline u32 bt_controller_sco_fifo_2_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_SCO_FIFO_2_ADDR);
}

static inline void bt_controller_sco_fifo_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_SCO_FIFO_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_SCO_FIFO_2_DATA_OF_SCO_FIFO_2_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_SCO_FIFO_2_DATA_OF_SCO_FIFO_2_LSB    0
#define BT_CONTROLLER_SCO_FIFO_2_DATA_OF_SCO_FIFO_2_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_SCO_FIFO_2_DATA_OF_SCO_FIFO_2_RST    0x0

static inline u16 bt_controller_sco_fifo_2_data_of_sco_fifo_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SCO_FIFO_2_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_sco_fifo_2_data_of_sco_fifo_2_setf(struct cl_chip *chip, u16 dataofscofifo2)
{
	ASSERT_ERR_CHIP((((u32)dataofscofifo2 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SCO_FIFO_2_ADDR, (u32)dataofscofifo2 << 0);
}

/**
 * @brief FHS_REG_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 Cod_15_downto_0_bits      0x0
 * </pre>
 */
#define BT_CONTROLLER_FHS_REG_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000150)
#define BT_CONTROLLER_FHS_REG_1_OFFSET      0x00000150
#define BT_CONTROLLER_FHS_REG_1_INDEX       0x00000054
#define BT_CONTROLLER_FHS_REG_1_RESET       0x00000000

static inline u32 bt_controller_fhs_reg_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_FHS_REG_1_ADDR);
}

static inline void bt_controller_fhs_reg_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_FHS_REG_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_FHS_REG_1_COD_15_DOWNTO_0_BITS_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_FHS_REG_1_COD_15_DOWNTO_0_BITS_LSB    0
#define BT_CONTROLLER_FHS_REG_1_COD_15_DOWNTO_0_BITS_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_FHS_REG_1_COD_15_DOWNTO_0_BITS_RST    0x0

static inline u16 bt_controller_fhs_reg_1_cod_15_downto_0_bits_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FHS_REG_1_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_fhs_reg_1_cod_15_downto_0_bits_setf(struct cl_chip *chip, u16 cod15downto0bits)
{
	ASSERT_ERR_CHIP((((u32)cod15downto0bits << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_FHS_REG_1_ADDR, (u32)cod15downto0bits << 0);
}

/**
 * @brief FHS_REG_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:14 SR_mode                   0x0
 *    13:12 SP_mode                   0x0
 *    11    Int_pscan                 0
 *    10:08 Pg_scan_mode              0x0
 *    07:00 Cod_23_downto_16_bits     0x0
 * </pre>
 */
#define BT_CONTROLLER_FHS_REG_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000154)
#define BT_CONTROLLER_FHS_REG_2_OFFSET      0x00000154
#define BT_CONTROLLER_FHS_REG_2_INDEX       0x00000055
#define BT_CONTROLLER_FHS_REG_2_RESET       0x00000000

static inline u32 bt_controller_fhs_reg_2_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_FHS_REG_2_ADDR);
}

static inline void bt_controller_fhs_reg_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_FHS_REG_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_FHS_REG_2_SR_MODE_MASK    ((u32)0x0000C000)
#define BT_CONTROLLER_FHS_REG_2_SR_MODE_LSB    14
#define BT_CONTROLLER_FHS_REG_2_SR_MODE_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_FHS_REG_2_SP_MODE_MASK    ((u32)0x00003000)
#define BT_CONTROLLER_FHS_REG_2_SP_MODE_LSB    12
#define BT_CONTROLLER_FHS_REG_2_SP_MODE_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_FHS_REG_2_INT_PSCAN_BIT    ((u32)0x00000800)
#define BT_CONTROLLER_FHS_REG_2_INT_PSCAN_POS    11
#define BT_CONTROLLER_FHS_REG_2_PG_SCAN_MODE_MASK    ((u32)0x00000700)
#define BT_CONTROLLER_FHS_REG_2_PG_SCAN_MODE_LSB    8
#define BT_CONTROLLER_FHS_REG_2_PG_SCAN_MODE_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_FHS_REG_2_COD_23_DOWNTO_16_BITS_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_FHS_REG_2_COD_23_DOWNTO_16_BITS_LSB    0
#define BT_CONTROLLER_FHS_REG_2_COD_23_DOWNTO_16_BITS_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_FHS_REG_2_SR_MODE_RST    0x0
#define BT_CONTROLLER_FHS_REG_2_SP_MODE_RST    0x0
#define BT_CONTROLLER_FHS_REG_2_INT_PSCAN_RST    0x0
#define BT_CONTROLLER_FHS_REG_2_PG_SCAN_MODE_RST    0x0
#define BT_CONTROLLER_FHS_REG_2_COD_23_DOWNTO_16_BITS_RST    0x0

static inline void bt_controller_fhs_reg_2_pack(struct cl_chip *chip, u8 sr_mode, u8 sp_mode, u8 int_pscan, u8 pg_scan_mode, u8 cod_23_downto_16_bits)
{
	ASSERT_ERR_CHIP((((u32)sr_mode << 14) & ~((u32)0x0000C000)) == 0);
	ASSERT_ERR_CHIP((((u32)sp_mode << 12) & ~((u32)0x00003000)) == 0);
	ASSERT_ERR_CHIP((((u32)int_pscan << 11) & ~((u32)0x00000800)) == 0);
	ASSERT_ERR_CHIP((((u32)pg_scan_mode << 8) & ~((u32)0x00000700)) == 0);
	ASSERT_ERR_CHIP((((u32)cod_23_downto_16_bits << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_FHS_REG_2_ADDR, ((u32)sr_mode << 14) | ((u32)sp_mode << 12) | ((u32)int_pscan << 11) | ((u32)pg_scan_mode << 8) | ((u32)cod_23_downto_16_bits << 0));
}

static inline void bt_controller_fhs_reg_2_unpack(struct cl_chip *chip, u8 *sr_mode, u8 *sp_mode, u8 *int_pscan, u8 *pg_scan_mode, u8 *cod_23_downto_16_bits)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FHS_REG_2_ADDR);

	*sr_mode = (local_val & ((u32)0x0000C000)) >> 14;
	*sp_mode = (local_val & ((u32)0x00003000)) >> 12;
	*int_pscan = (local_val & ((u32)0x00000800)) >> 11;
	*pg_scan_mode = (local_val & ((u32)0x00000700)) >> 8;
	*cod_23_downto_16_bits = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u8 bt_controller_fhs_reg_2_sr_mode_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FHS_REG_2_ADDR);

	return (u8)((local_val & ((u32)0x0000C000)) >> 14);
}

static inline void bt_controller_fhs_reg_2_sr_mode_setf(struct cl_chip *chip, u8 srmode)
{
	ASSERT_ERR_CHIP((((u32)srmode << 14) & ~((u32)0x0000C000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_FHS_REG_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_FHS_REG_2_ADDR) & ~((u32)0x0000C000)) | ((u32)srmode << 14));
}

static inline u8 bt_controller_fhs_reg_2_sp_mode_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FHS_REG_2_ADDR);

	return (u8)((local_val & ((u32)0x00003000)) >> 12);
}

static inline void bt_controller_fhs_reg_2_sp_mode_setf(struct cl_chip *chip, u8 spmode)
{
	ASSERT_ERR_CHIP((((u32)spmode << 12) & ~((u32)0x00003000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_FHS_REG_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_FHS_REG_2_ADDR) & ~((u32)0x00003000)) | ((u32)spmode << 12));
}

static inline u8 bt_controller_fhs_reg_2_int_pscan_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FHS_REG_2_ADDR);

	return (u8)((local_val & ((u32)0x00000800)) >> 11);
}

static inline void bt_controller_fhs_reg_2_int_pscan_setf(struct cl_chip *chip, u8 intpscan)
{
	ASSERT_ERR_CHIP((((u32)intpscan << 11) & ~((u32)0x00000800)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_FHS_REG_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_FHS_REG_2_ADDR) & ~((u32)0x00000800)) | ((u32)intpscan << 11));
}

static inline u8 bt_controller_fhs_reg_2_pg_scan_mode_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FHS_REG_2_ADDR);

	return (u8)((local_val & ((u32)0x00000700)) >> 8);
}

static inline void bt_controller_fhs_reg_2_pg_scan_mode_setf(struct cl_chip *chip, u8 pgscanmode)
{
	ASSERT_ERR_CHIP((((u32)pgscanmode << 8) & ~((u32)0x00000700)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_FHS_REG_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_FHS_REG_2_ADDR) & ~((u32)0x00000700)) | ((u32)pgscanmode << 8));
}

static inline u8 bt_controller_fhs_reg_2_cod_23_downto_16_bits_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FHS_REG_2_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

static inline void bt_controller_fhs_reg_2_cod_23_downto_16_bits_setf(struct cl_chip *chip, u8 cod23downto16bits)
{
	ASSERT_ERR_CHIP((((u32)cod23downto16bits << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_FHS_REG_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_FHS_REG_2_ADDR) & ~((u32)0x000000FF)) | ((u32)cod23downto16bits << 0));
}

/**
 * @brief ENCREN_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    encryption_enable_reg_15_bit_are_reserved 0
 *    14:11 encryption_enable_reg_14_11_bits_are_reserved 0x0
 *    10    AES_enc_sel               0
 *    09    Nsco_esco                 0
 *    08    No_flush_on_err           0
 *    07    Stop_esco_retx            0
 *    06    No_retx                   0
 *    05    No_sco                    0
 *    04:02 deprecated                0x0
 *    01    Encr_enable_tx            0
 *    00    Encr_enable_rx            0
 * </pre>
 */
#define BT_CONTROLLER_ENCREN_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000158)
#define BT_CONTROLLER_ENCREN_REG_OFFSET      0x00000158
#define BT_CONTROLLER_ENCREN_REG_INDEX       0x00000056
#define BT_CONTROLLER_ENCREN_REG_RESET       0x00000000

static inline u32 bt_controller_encren_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_ENCREN_REG_ADDR);
}

static inline void bt_controller_encren_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_ENCREN_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_ENCREN_REG_ENCRYPTION_ENABLE_REG_15_BIT_ARE_RESERVED_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_ENCREN_REG_ENCRYPTION_ENABLE_REG_15_BIT_ARE_RESERVED_POS    15
#define BT_CONTROLLER_ENCREN_REG_ENCRYPTION_ENABLE_REG_14_11_BITS_ARE_RESERVED_MASK    ((u32)0x00007800)
#define BT_CONTROLLER_ENCREN_REG_ENCRYPTION_ENABLE_REG_14_11_BITS_ARE_RESERVED_LSB    11
#define BT_CONTROLLER_ENCREN_REG_ENCRYPTION_ENABLE_REG_14_11_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_ENCREN_REG_AES_ENC_SEL_BIT    ((u32)0x00000400)
#define BT_CONTROLLER_ENCREN_REG_AES_ENC_SEL_POS    10
#define BT_CONTROLLER_ENCREN_REG_NSCO_ESCO_BIT    ((u32)0x00000200)
#define BT_CONTROLLER_ENCREN_REG_NSCO_ESCO_POS    9
#define BT_CONTROLLER_ENCREN_REG_NO_FLUSH_ON_ERR_BIT    ((u32)0x00000100)
#define BT_CONTROLLER_ENCREN_REG_NO_FLUSH_ON_ERR_POS    8
#define BT_CONTROLLER_ENCREN_REG_STOP_ESCO_RETX_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_ENCREN_REG_STOP_ESCO_RETX_POS    7
#define BT_CONTROLLER_ENCREN_REG_NO_RETX_BIT    ((u32)0x00000040)
#define BT_CONTROLLER_ENCREN_REG_NO_RETX_POS    6
#define BT_CONTROLLER_ENCREN_REG_NO_SCO_BIT    ((u32)0x00000020)
#define BT_CONTROLLER_ENCREN_REG_NO_SCO_POS    5
#define BT_CONTROLLER_ENCREN_REG_DEPRECATED_MASK    ((u32)0x0000001C)
#define BT_CONTROLLER_ENCREN_REG_DEPRECATED_LSB    2
#define BT_CONTROLLER_ENCREN_REG_DEPRECATED_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_ENCREN_REG_ENCR_ENABLE_TX_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_ENCREN_REG_ENCR_ENABLE_TX_POS    1
#define BT_CONTROLLER_ENCREN_REG_ENCR_ENABLE_RX_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_ENCREN_REG_ENCR_ENABLE_RX_POS    0

#define BT_CONTROLLER_ENCREN_REG_ENCRYPTION_ENABLE_REG_15_BIT_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_ENCREN_REG_ENCRYPTION_ENABLE_REG_14_11_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_ENCREN_REG_AES_ENC_SEL_RST    0x0
#define BT_CONTROLLER_ENCREN_REG_NSCO_ESCO_RST    0x0
#define BT_CONTROLLER_ENCREN_REG_NO_FLUSH_ON_ERR_RST    0x0
#define BT_CONTROLLER_ENCREN_REG_STOP_ESCO_RETX_RST    0x0
#define BT_CONTROLLER_ENCREN_REG_NO_RETX_RST    0x0
#define BT_CONTROLLER_ENCREN_REG_NO_SCO_RST    0x0
#define BT_CONTROLLER_ENCREN_REG_DEPRECATED_RST    0x0
#define BT_CONTROLLER_ENCREN_REG_ENCR_ENABLE_TX_RST    0x0
#define BT_CONTROLLER_ENCREN_REG_ENCR_ENABLE_RX_RST    0x0

static inline void bt_controller_encren_reg_pack(struct cl_chip *chip, u8 encryption_enable_reg_15_bit_are_reserved, u8 encryption_enable_reg_14_11_bits_are_reserved, u8 aes_enc_sel, u8 nsco_esco, u8 no_flush_on_err, u8 stop_esco_retx, u8 no_retx, u8 no_sco, u8 deprecated, u8 encr_enable_tx, u8 encr_enable_rx)
{
	ASSERT_ERR_CHIP((((u32)encryption_enable_reg_15_bit_are_reserved << 15) & ~((u32)0x00008000)) == 0);
	ASSERT_ERR_CHIP((((u32)encryption_enable_reg_14_11_bits_are_reserved << 11) & ~((u32)0x00007800)) == 0);
	ASSERT_ERR_CHIP((((u32)aes_enc_sel << 10) & ~((u32)0x00000400)) == 0);
	ASSERT_ERR_CHIP((((u32)nsco_esco << 9) & ~((u32)0x00000200)) == 0);
	ASSERT_ERR_CHIP((((u32)no_flush_on_err << 8) & ~((u32)0x00000100)) == 0);
	ASSERT_ERR_CHIP((((u32)stop_esco_retx << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)no_retx << 6) & ~((u32)0x00000040)) == 0);
	ASSERT_ERR_CHIP((((u32)no_sco << 5) & ~((u32)0x00000020)) == 0);
	ASSERT_ERR_CHIP((((u32)deprecated << 2) & ~((u32)0x0000001C)) == 0);
	ASSERT_ERR_CHIP((((u32)encr_enable_tx << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)encr_enable_rx << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ENCREN_REG_ADDR, ((u32)encryption_enable_reg_15_bit_are_reserved << 15) | ((u32)encryption_enable_reg_14_11_bits_are_reserved << 11) | ((u32)aes_enc_sel << 10) | ((u32)nsco_esco << 9) | ((u32)no_flush_on_err << 8) | ((u32)stop_esco_retx << 7) | ((u32)no_retx << 6) | ((u32)no_sco << 5) | ((u32)deprecated << 2) | ((u32)encr_enable_tx << 1) | ((u32)encr_enable_rx << 0));
}

static inline void bt_controller_encren_reg_unpack(struct cl_chip *chip, u8 *encryption_enable_reg_15_bit_are_reserved, u8 *encryption_enable_reg_14_11_bits_are_reserved, u8 *aes_enc_sel, u8 *nsco_esco, u8 *no_flush_on_err, u8 *stop_esco_retx, u8 *no_retx, u8 *no_sco, u8 *deprecated, u8 *encr_enable_tx, u8 *encr_enable_rx)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ENCREN_REG_ADDR);

	*encryption_enable_reg_15_bit_are_reserved = (local_val & ((u32)0x00008000)) >> 15;
	*encryption_enable_reg_14_11_bits_are_reserved = (local_val & ((u32)0x00007800)) >> 11;
	*aes_enc_sel = (local_val & ((u32)0x00000400)) >> 10;
	*nsco_esco = (local_val & ((u32)0x00000200)) >> 9;
	*no_flush_on_err = (local_val & ((u32)0x00000100)) >> 8;
	*stop_esco_retx = (local_val & ((u32)0x00000080)) >> 7;
	*no_retx = (local_val & ((u32)0x00000040)) >> 6;
	*no_sco = (local_val & ((u32)0x00000020)) >> 5;
	*deprecated = (local_val & ((u32)0x0000001C)) >> 2;
	*encr_enable_tx = (local_val & ((u32)0x00000002)) >> 1;
	*encr_enable_rx = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_encren_reg_encryption_enable_reg_15_bit_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ENCREN_REG_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline u8 bt_controller_encren_reg_encryption_enable_reg_14_11_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ENCREN_REG_ADDR);

	return (u8)((local_val & ((u32)0x00007800)) >> 11);
}

static inline u8 bt_controller_encren_reg_aes_enc_sel_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ENCREN_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000400)) >> 10);
}

static inline void bt_controller_encren_reg_aes_enc_sel_setf(struct cl_chip *chip, u8 aesencsel)
{
	ASSERT_ERR_CHIP((((u32)aesencsel << 10) & ~((u32)0x00000400)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ENCREN_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_ENCREN_REG_ADDR) & ~((u32)0x00000400)) | ((u32)aesencsel << 10));
}

static inline u8 bt_controller_encren_reg_nsco_esco_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ENCREN_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000200)) >> 9);
}

static inline void bt_controller_encren_reg_nsco_esco_setf(struct cl_chip *chip, u8 nscoesco)
{
	ASSERT_ERR_CHIP((((u32)nscoesco << 9) & ~((u32)0x00000200)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ENCREN_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_ENCREN_REG_ADDR) & ~((u32)0x00000200)) | ((u32)nscoesco << 9));
}

static inline u8 bt_controller_encren_reg_no_flush_on_err_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ENCREN_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000100)) >> 8);
}

static inline void bt_controller_encren_reg_no_flush_on_err_setf(struct cl_chip *chip, u8 noflushonerr)
{
	ASSERT_ERR_CHIP((((u32)noflushonerr << 8) & ~((u32)0x00000100)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ENCREN_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_ENCREN_REG_ADDR) & ~((u32)0x00000100)) | ((u32)noflushonerr << 8));
}

static inline u8 bt_controller_encren_reg_stop_esco_retx_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ENCREN_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline void bt_controller_encren_reg_stop_esco_retx_setf(struct cl_chip *chip, u8 stopescoretx)
{
	ASSERT_ERR_CHIP((((u32)stopescoretx << 7) & ~((u32)0x00000080)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ENCREN_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_ENCREN_REG_ADDR) & ~((u32)0x00000080)) | ((u32)stopescoretx << 7));
}

static inline u8 bt_controller_encren_reg_no_retx_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ENCREN_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000040)) >> 6);
}

static inline void bt_controller_encren_reg_no_retx_setf(struct cl_chip *chip, u8 noretx)
{
	ASSERT_ERR_CHIP((((u32)noretx << 6) & ~((u32)0x00000040)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ENCREN_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_ENCREN_REG_ADDR) & ~((u32)0x00000040)) | ((u32)noretx << 6));
}

static inline u8 bt_controller_encren_reg_no_sco_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ENCREN_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000020)) >> 5);
}

static inline void bt_controller_encren_reg_no_sco_setf(struct cl_chip *chip, u8 nosco)
{
	ASSERT_ERR_CHIP((((u32)nosco << 5) & ~((u32)0x00000020)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ENCREN_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_ENCREN_REG_ADDR) & ~((u32)0x00000020)) | ((u32)nosco << 5));
}

static inline u8 bt_controller_encren_reg_deprecated_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ENCREN_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000001C)) >> 2);
}

static inline void bt_controller_encren_reg_deprecated_setf(struct cl_chip *chip, u8 deprecated)
{
	ASSERT_ERR_CHIP((((u32)deprecated << 2) & ~((u32)0x0000001C)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ENCREN_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_ENCREN_REG_ADDR) & ~((u32)0x0000001C)) | ((u32)deprecated << 2));
}

static inline u8 bt_controller_encren_reg_encr_enable_tx_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ENCREN_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_encren_reg_encr_enable_tx_setf(struct cl_chip *chip, u8 encrenabletx)
{
	ASSERT_ERR_CHIP((((u32)encrenabletx << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ENCREN_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_ENCREN_REG_ADDR) & ~((u32)0x00000002)) | ((u32)encrenabletx << 1));
}

static inline u8 bt_controller_encren_reg_encr_enable_rx_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ENCREN_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_encren_reg_encr_enable_rx_setf(struct cl_chip *chip, u8 encrenablerx)
{
	ASSERT_ERR_CHIP((((u32)encrenablerx << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ENCREN_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_ENCREN_REG_ADDR) & ~((u32)0x00000001)) | ((u32)encrenablerx << 0));
}

/**
 * @brief ENC_KEY_1_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 ENC_KEY1                  0x0
 * </pre>
 */
#define BT_CONTROLLER_ENC_KEY_1_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000015C)
#define BT_CONTROLLER_ENC_KEY_1_REG_OFFSET      0x0000015C
#define BT_CONTROLLER_ENC_KEY_1_REG_INDEX       0x00000057
#define BT_CONTROLLER_ENC_KEY_1_REG_RESET       0x00000000

static inline void bt_controller_enc_key_1_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_ENC_KEY_1_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_ENC_KEY_1_REG_ENC_KEY_1_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_ENC_KEY_1_REG_ENC_KEY_1_LSB    0
#define BT_CONTROLLER_ENC_KEY_1_REG_ENC_KEY_1_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_ENC_KEY_1_REG_ENC_KEY_1_RST    0x0

static inline void bt_controller_enc_key_1_reg_enc_key_1_setf(struct cl_chip *chip, u16 enckey1)
{
	ASSERT_ERR_CHIP((((u32)enckey1 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ENC_KEY_1_REG_ADDR, (u32)enckey1 << 0);
}

/**
 * @brief ENC_KEY_2_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 ENC_KEY2                  0x0
 * </pre>
 */
#define BT_CONTROLLER_ENC_KEY_2_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000160)
#define BT_CONTROLLER_ENC_KEY_2_REG_OFFSET      0x00000160
#define BT_CONTROLLER_ENC_KEY_2_REG_INDEX       0x00000058
#define BT_CONTROLLER_ENC_KEY_2_REG_RESET       0x00000000

static inline void bt_controller_enc_key_2_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_ENC_KEY_2_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_ENC_KEY_2_REG_ENC_KEY_2_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_ENC_KEY_2_REG_ENC_KEY_2_LSB    0
#define BT_CONTROLLER_ENC_KEY_2_REG_ENC_KEY_2_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_ENC_KEY_2_REG_ENC_KEY_2_RST    0x0

static inline void bt_controller_enc_key_2_reg_enc_key_2_setf(struct cl_chip *chip, u16 enckey2)
{
	ASSERT_ERR_CHIP((((u32)enckey2 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ENC_KEY_2_REG_ADDR, (u32)enckey2 << 0);
}

/**
 * @brief ENC_KEY_3_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 ENC_KEY3                  0x0
 * </pre>
 */
#define BT_CONTROLLER_ENC_KEY_3_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000164)
#define BT_CONTROLLER_ENC_KEY_3_REG_OFFSET      0x00000164
#define BT_CONTROLLER_ENC_KEY_3_REG_INDEX       0x00000059
#define BT_CONTROLLER_ENC_KEY_3_REG_RESET       0x00000000

static inline void bt_controller_enc_key_3_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_ENC_KEY_3_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_ENC_KEY_3_REG_ENC_KEY_3_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_ENC_KEY_3_REG_ENC_KEY_3_LSB    0
#define BT_CONTROLLER_ENC_KEY_3_REG_ENC_KEY_3_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_ENC_KEY_3_REG_ENC_KEY_3_RST    0x0

static inline void bt_controller_enc_key_3_reg_enc_key_3_setf(struct cl_chip *chip, u16 enckey3)
{
	ASSERT_ERR_CHIP((((u32)enckey3 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ENC_KEY_3_REG_ADDR, (u32)enckey3 << 0);
}

/**
 * @brief ENC_KEY_4_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 ENC_KEY4                  0x0
 * </pre>
 */
#define BT_CONTROLLER_ENC_KEY_4_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000168)
#define BT_CONTROLLER_ENC_KEY_4_REG_OFFSET      0x00000168
#define BT_CONTROLLER_ENC_KEY_4_REG_INDEX       0x0000005A
#define BT_CONTROLLER_ENC_KEY_4_REG_RESET       0x00000000

static inline void bt_controller_enc_key_4_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_ENC_KEY_4_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_ENC_KEY_4_REG_ENC_KEY_4_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_ENC_KEY_4_REG_ENC_KEY_4_LSB    0
#define BT_CONTROLLER_ENC_KEY_4_REG_ENC_KEY_4_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_ENC_KEY_4_REG_ENC_KEY_4_RST    0x0

static inline void bt_controller_enc_key_4_reg_enc_key_4_setf(struct cl_chip *chip, u16 enckey4)
{
	ASSERT_ERR_CHIP((((u32)enckey4 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ENC_KEY_4_REG_ADDR, (u32)enckey4 << 0);
}

/**
 * @brief ENC_KEY_5_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 ENC_KEY5                  0x0
 * </pre>
 */
#define BT_CONTROLLER_ENC_KEY_5_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000016C)
#define BT_CONTROLLER_ENC_KEY_5_REG_OFFSET      0x0000016C
#define BT_CONTROLLER_ENC_KEY_5_REG_INDEX       0x0000005B
#define BT_CONTROLLER_ENC_KEY_5_REG_RESET       0x00000000

static inline void bt_controller_enc_key_5_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_ENC_KEY_5_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_ENC_KEY_5_REG_ENC_KEY_5_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_ENC_KEY_5_REG_ENC_KEY_5_LSB    0
#define BT_CONTROLLER_ENC_KEY_5_REG_ENC_KEY_5_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_ENC_KEY_5_REG_ENC_KEY_5_RST    0x0

static inline void bt_controller_enc_key_5_reg_enc_key_5_setf(struct cl_chip *chip, u16 enckey5)
{
	ASSERT_ERR_CHIP((((u32)enckey5 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ENC_KEY_5_REG_ADDR, (u32)enckey5 << 0);
}

/**
 * @brief ENC_KEY_6_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 ENC_KEY6                  0x0
 * </pre>
 */
#define BT_CONTROLLER_ENC_KEY_6_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000170)
#define BT_CONTROLLER_ENC_KEY_6_REG_OFFSET      0x00000170
#define BT_CONTROLLER_ENC_KEY_6_REG_INDEX       0x0000005C
#define BT_CONTROLLER_ENC_KEY_6_REG_RESET       0x00000000

static inline void bt_controller_enc_key_6_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_ENC_KEY_6_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_ENC_KEY_6_REG_ENC_KEY_6_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_ENC_KEY_6_REG_ENC_KEY_6_LSB    0
#define BT_CONTROLLER_ENC_KEY_6_REG_ENC_KEY_6_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_ENC_KEY_6_REG_ENC_KEY_6_RST    0x0

static inline void bt_controller_enc_key_6_reg_enc_key_6_setf(struct cl_chip *chip, u16 enckey6)
{
	ASSERT_ERR_CHIP((((u32)enckey6 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ENC_KEY_6_REG_ADDR, (u32)enckey6 << 0);
}

/**
 * @brief ENC_KEY_7_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 ENC_KEY7                  0x0
 * </pre>
 */
#define BT_CONTROLLER_ENC_KEY_7_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000174)
#define BT_CONTROLLER_ENC_KEY_7_REG_OFFSET      0x00000174
#define BT_CONTROLLER_ENC_KEY_7_REG_INDEX       0x0000005D
#define BT_CONTROLLER_ENC_KEY_7_REG_RESET       0x00000000

static inline void bt_controller_enc_key_7_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_ENC_KEY_7_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_ENC_KEY_7_REG_ENC_KEY_7_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_ENC_KEY_7_REG_ENC_KEY_7_LSB    0
#define BT_CONTROLLER_ENC_KEY_7_REG_ENC_KEY_7_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_ENC_KEY_7_REG_ENC_KEY_7_RST    0x0

static inline void bt_controller_enc_key_7_reg_enc_key_7_setf(struct cl_chip *chip, u16 enckey7)
{
	ASSERT_ERR_CHIP((((u32)enckey7 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ENC_KEY_7_REG_ADDR, (u32)enckey7 << 0);
}

/**
 * @brief ENC_KEY_8_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 ENC_KEY8                  0x0
 * </pre>
 */
#define BT_CONTROLLER_ENC_KEY_8_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000178)
#define BT_CONTROLLER_ENC_KEY_8_REG_OFFSET      0x00000178
#define BT_CONTROLLER_ENC_KEY_8_REG_INDEX       0x0000005E
#define BT_CONTROLLER_ENC_KEY_8_REG_RESET       0x00000000

static inline void bt_controller_enc_key_8_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_ENC_KEY_8_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_ENC_KEY_8_REG_ENC_KEY_8_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_ENC_KEY_8_REG_ENC_KEY_8_LSB    0
#define BT_CONTROLLER_ENC_KEY_8_REG_ENC_KEY_8_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_ENC_KEY_8_REG_ENC_KEY_8_RST    0x0

static inline void bt_controller_enc_key_8_reg_enc_key_8_setf(struct cl_chip *chip, u16 enckey8)
{
	ASSERT_ERR_CHIP((((u32)enckey8 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ENC_KEY_8_REG_ADDR, (u32)enckey8 << 0);
}

/**
 * @brief INTR_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    Hbuf_intr                 0
 *    14    Po_intr                   0
 *    13    Hsk_intr                  0
 *    12    Access_err                0
 *    11    End_esco                  0
 *    10    Start_esco                0
 *    09    Sniff                     0
 *    08    Bb_timer                  0
 *    07    I_rad                     0
 *    06    i_rxfifo2                 0
 *    05    Hlc_conn                  0
 *    04    i_txfifo0                 0
 *    03    I_to                      0
 *    02    I_mode                    0
 *    01    I_tx                      0
 *    00    I_rx                      0
 * </pre>
 */
#define BT_CONTROLLER_INTR_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000017C)
#define BT_CONTROLLER_INTR_REG_OFFSET      0x0000017C
#define BT_CONTROLLER_INTR_REG_INDEX       0x0000005F
#define BT_CONTROLLER_INTR_REG_RESET       0x00000000

static inline u32 bt_controller_intr_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR);
}

static inline void bt_controller_intr_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_INTR_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_INTR_REG_HBUF_INTR_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_INTR_REG_HBUF_INTR_POS    15
#define BT_CONTROLLER_INTR_REG_PO_INTR_BIT    ((u32)0x00004000)
#define BT_CONTROLLER_INTR_REG_PO_INTR_POS    14
#define BT_CONTROLLER_INTR_REG_HSK_INTR_BIT    ((u32)0x00002000)
#define BT_CONTROLLER_INTR_REG_HSK_INTR_POS    13
#define BT_CONTROLLER_INTR_REG_ACCESS_ERR_BIT    ((u32)0x00001000)
#define BT_CONTROLLER_INTR_REG_ACCESS_ERR_POS    12
#define BT_CONTROLLER_INTR_REG_END_ESCO_BIT    ((u32)0x00000800)
#define BT_CONTROLLER_INTR_REG_END_ESCO_POS    11
#define BT_CONTROLLER_INTR_REG_START_ESCO_BIT    ((u32)0x00000400)
#define BT_CONTROLLER_INTR_REG_START_ESCO_POS    10
#define BT_CONTROLLER_INTR_REG_SNIFF_BIT    ((u32)0x00000200)
#define BT_CONTROLLER_INTR_REG_SNIFF_POS    9
#define BT_CONTROLLER_INTR_REG_BB_TIMER_BIT    ((u32)0x00000100)
#define BT_CONTROLLER_INTR_REG_BB_TIMER_POS    8
#define BT_CONTROLLER_INTR_REG_I_RAD_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_INTR_REG_I_RAD_POS    7
#define BT_CONTROLLER_INTR_REG_I_RXFIFO_2_BIT    ((u32)0x00000040)
#define BT_CONTROLLER_INTR_REG_I_RXFIFO_2_POS    6
#define BT_CONTROLLER_INTR_REG_HLC_CONN_BIT    ((u32)0x00000020)
#define BT_CONTROLLER_INTR_REG_HLC_CONN_POS    5
#define BT_CONTROLLER_INTR_REG_I_TXFIFO_0_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_INTR_REG_I_TXFIFO_0_POS    4
#define BT_CONTROLLER_INTR_REG_I_TO_BIT     ((u32)0x00000008)
#define BT_CONTROLLER_INTR_REG_I_TO_POS     3
#define BT_CONTROLLER_INTR_REG_I_MODE_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_INTR_REG_I_MODE_POS    2
#define BT_CONTROLLER_INTR_REG_I_TX_BIT     ((u32)0x00000002)
#define BT_CONTROLLER_INTR_REG_I_TX_POS     1
#define BT_CONTROLLER_INTR_REG_I_RX_BIT     ((u32)0x00000001)
#define BT_CONTROLLER_INTR_REG_I_RX_POS     0

#define BT_CONTROLLER_INTR_REG_HBUF_INTR_RST    0x0
#define BT_CONTROLLER_INTR_REG_PO_INTR_RST    0x0
#define BT_CONTROLLER_INTR_REG_HSK_INTR_RST    0x0
#define BT_CONTROLLER_INTR_REG_ACCESS_ERR_RST    0x0
#define BT_CONTROLLER_INTR_REG_END_ESCO_RST    0x0
#define BT_CONTROLLER_INTR_REG_START_ESCO_RST    0x0
#define BT_CONTROLLER_INTR_REG_SNIFF_RST    0x0
#define BT_CONTROLLER_INTR_REG_BB_TIMER_RST    0x0
#define BT_CONTROLLER_INTR_REG_I_RAD_RST    0x0
#define BT_CONTROLLER_INTR_REG_I_RXFIFO_2_RST    0x0
#define BT_CONTROLLER_INTR_REG_HLC_CONN_RST    0x0
#define BT_CONTROLLER_INTR_REG_I_TXFIFO_0_RST    0x0
#define BT_CONTROLLER_INTR_REG_I_TO_RST     0x0
#define BT_CONTROLLER_INTR_REG_I_MODE_RST    0x0
#define BT_CONTROLLER_INTR_REG_I_TX_RST     0x0
#define BT_CONTROLLER_INTR_REG_I_RX_RST     0x0

static inline void bt_controller_intr_reg_pack(struct cl_chip *chip, u8 hbuf_intr, u8 po_intr, u8 hsk_intr, u8 access_err, u8 end_esco, u8 start_esco, u8 sniff, u8 bb_timer, u8 i_rad, u8 i_rxfifo2, u8 hlc_conn, u8 i_txfifo0, u8 i_to, u8 i_mode, u8 i_tx, u8 i_rx)
{
	ASSERT_ERR_CHIP((((u32)hbuf_intr << 15) & ~((u32)0x00008000)) == 0);
	ASSERT_ERR_CHIP((((u32)po_intr << 14) & ~((u32)0x00004000)) == 0);
	ASSERT_ERR_CHIP((((u32)hsk_intr << 13) & ~((u32)0x00002000)) == 0);
	ASSERT_ERR_CHIP((((u32)access_err << 12) & ~((u32)0x00001000)) == 0);
	ASSERT_ERR_CHIP((((u32)end_esco << 11) & ~((u32)0x00000800)) == 0);
	ASSERT_ERR_CHIP((((u32)start_esco << 10) & ~((u32)0x00000400)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff << 9) & ~((u32)0x00000200)) == 0);
	ASSERT_ERR_CHIP((((u32)bb_timer << 8) & ~((u32)0x00000100)) == 0);
	ASSERT_ERR_CHIP((((u32)i_rad << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)i_rxfifo2 << 6) & ~((u32)0x00000040)) == 0);
	ASSERT_ERR_CHIP((((u32)hlc_conn << 5) & ~((u32)0x00000020)) == 0);
	ASSERT_ERR_CHIP((((u32)i_txfifo0 << 4) & ~((u32)0x00000010)) == 0);
	ASSERT_ERR_CHIP((((u32)i_to << 3) & ~((u32)0x00000008)) == 0);
	ASSERT_ERR_CHIP((((u32)i_mode << 2) & ~((u32)0x00000004)) == 0);
	ASSERT_ERR_CHIP((((u32)i_tx << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)i_rx << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_REG_ADDR, ((u32)hbuf_intr << 15) | ((u32)po_intr << 14) | ((u32)hsk_intr << 13) | ((u32)access_err << 12) | ((u32)end_esco << 11) | ((u32)start_esco << 10) | ((u32)sniff << 9) | ((u32)bb_timer << 8) | ((u32)i_rad << 7) | ((u32)i_rxfifo2 << 6) | ((u32)hlc_conn << 5) | ((u32)i_txfifo0 << 4) | ((u32)i_to << 3) | ((u32)i_mode << 2) | ((u32)i_tx << 1) | ((u32)i_rx << 0));
}

static inline void bt_controller_intr_reg_unpack(struct cl_chip *chip, u8 *hbuf_intr, u8 *po_intr, u8 *hsk_intr, u8 *access_err, u8 *end_esco, u8 *start_esco, u8 *sniff, u8 *bb_timer, u8 *i_rad, u8 *i_rxfifo2, u8 *hlc_conn, u8 *i_txfifo0, u8 *i_to, u8 *i_mode, u8 *i_tx, u8 *i_rx)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR);

	*hbuf_intr = (local_val & ((u32)0x00008000)) >> 15;
	*po_intr = (local_val & ((u32)0x00004000)) >> 14;
	*hsk_intr = (local_val & ((u32)0x00002000)) >> 13;
	*access_err = (local_val & ((u32)0x00001000)) >> 12;
	*end_esco = (local_val & ((u32)0x00000800)) >> 11;
	*start_esco = (local_val & ((u32)0x00000400)) >> 10;
	*sniff = (local_val & ((u32)0x00000200)) >> 9;
	*bb_timer = (local_val & ((u32)0x00000100)) >> 8;
	*i_rad = (local_val & ((u32)0x00000080)) >> 7;
	*i_rxfifo2 = (local_val & ((u32)0x00000040)) >> 6;
	*hlc_conn = (local_val & ((u32)0x00000020)) >> 5;
	*i_txfifo0 = (local_val & ((u32)0x00000010)) >> 4;
	*i_to = (local_val & ((u32)0x00000008)) >> 3;
	*i_mode = (local_val & ((u32)0x00000004)) >> 2;
	*i_tx = (local_val & ((u32)0x00000002)) >> 1;
	*i_rx = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_intr_reg_hbuf_intr_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline void bt_controller_intr_reg_hbuf_intr_setf(struct cl_chip *chip, u8 hbufintr)
{
	ASSERT_ERR_CHIP((((u32)hbufintr << 15) & ~((u32)0x00008000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR) & ~((u32)0x00008000)) | ((u32)hbufintr << 15));
}

static inline u8 bt_controller_intr_reg_po_intr_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR);

	return (u8)((local_val & ((u32)0x00004000)) >> 14);
}

static inline void bt_controller_intr_reg_po_intr_setf(struct cl_chip *chip, u8 pointr)
{
	ASSERT_ERR_CHIP((((u32)pointr << 14) & ~((u32)0x00004000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR) & ~((u32)0x00004000)) | ((u32)pointr << 14));
}

static inline u8 bt_controller_intr_reg_hsk_intr_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR);

	return (u8)((local_val & ((u32)0x00002000)) >> 13);
}

static inline void bt_controller_intr_reg_hsk_intr_setf(struct cl_chip *chip, u8 hskintr)
{
	ASSERT_ERR_CHIP((((u32)hskintr << 13) & ~((u32)0x00002000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR) & ~((u32)0x00002000)) | ((u32)hskintr << 13));
}

static inline u8 bt_controller_intr_reg_access_err_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR);

	return (u8)((local_val & ((u32)0x00001000)) >> 12);
}

static inline void bt_controller_intr_reg_access_err_setf(struct cl_chip *chip, u8 accesserr)
{
	ASSERT_ERR_CHIP((((u32)accesserr << 12) & ~((u32)0x00001000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR) & ~((u32)0x00001000)) | ((u32)accesserr << 12));
}

static inline u8 bt_controller_intr_reg_end_esco_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000800)) >> 11);
}

static inline void bt_controller_intr_reg_end_esco_setf(struct cl_chip *chip, u8 endesco)
{
	ASSERT_ERR_CHIP((((u32)endesco << 11) & ~((u32)0x00000800)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR) & ~((u32)0x00000800)) | ((u32)endesco << 11));
}

static inline u8 bt_controller_intr_reg_start_esco_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000400)) >> 10);
}

static inline void bt_controller_intr_reg_start_esco_setf(struct cl_chip *chip, u8 startesco)
{
	ASSERT_ERR_CHIP((((u32)startesco << 10) & ~((u32)0x00000400)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR) & ~((u32)0x00000400)) | ((u32)startesco << 10));
}

static inline u8 bt_controller_intr_reg_sniff_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000200)) >> 9);
}

static inline void bt_controller_intr_reg_sniff_setf(struct cl_chip *chip, u8 sniff)
{
	ASSERT_ERR_CHIP((((u32)sniff << 9) & ~((u32)0x00000200)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR) & ~((u32)0x00000200)) | ((u32)sniff << 9));
}

static inline u8 bt_controller_intr_reg_bb_timer_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000100)) >> 8);
}

static inline void bt_controller_intr_reg_bb_timer_setf(struct cl_chip *chip, u8 bbtimer)
{
	ASSERT_ERR_CHIP((((u32)bbtimer << 8) & ~((u32)0x00000100)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR) & ~((u32)0x00000100)) | ((u32)bbtimer << 8));
}

static inline u8 bt_controller_intr_reg_i_rad_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline void bt_controller_intr_reg_i_rad_setf(struct cl_chip *chip, u8 irad)
{
	ASSERT_ERR_CHIP((((u32)irad << 7) & ~((u32)0x00000080)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR) & ~((u32)0x00000080)) | ((u32)irad << 7));
}

static inline u8 bt_controller_intr_reg_i_rxfifo_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000040)) >> 6);
}

static inline void bt_controller_intr_reg_i_rxfifo_2_setf(struct cl_chip *chip, u8 irxfifo2)
{
	ASSERT_ERR_CHIP((((u32)irxfifo2 << 6) & ~((u32)0x00000040)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR) & ~((u32)0x00000040)) | ((u32)irxfifo2 << 6));
}

static inline u8 bt_controller_intr_reg_hlc_conn_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000020)) >> 5);
}

static inline void bt_controller_intr_reg_hlc_conn_setf(struct cl_chip *chip, u8 hlcconn)
{
	ASSERT_ERR_CHIP((((u32)hlcconn << 5) & ~((u32)0x00000020)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR) & ~((u32)0x00000020)) | ((u32)hlcconn << 5));
}

static inline u8 bt_controller_intr_reg_i_txfifo_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline void bt_controller_intr_reg_i_txfifo_0_setf(struct cl_chip *chip, u8 itxfifo0)
{
	ASSERT_ERR_CHIP((((u32)itxfifo0 << 4) & ~((u32)0x00000010)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR) & ~((u32)0x00000010)) | ((u32)itxfifo0 << 4));
}

static inline u8 bt_controller_intr_reg_i_to_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline void bt_controller_intr_reg_i_to_setf(struct cl_chip *chip, u8 ito)
{
	ASSERT_ERR_CHIP((((u32)ito << 3) & ~((u32)0x00000008)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR) & ~((u32)0x00000008)) | ((u32)ito << 3));
}

static inline u8 bt_controller_intr_reg_i_mode_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline void bt_controller_intr_reg_i_mode_setf(struct cl_chip *chip, u8 imode)
{
	ASSERT_ERR_CHIP((((u32)imode << 2) & ~((u32)0x00000004)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR) & ~((u32)0x00000004)) | ((u32)imode << 2));
}

static inline u8 bt_controller_intr_reg_i_tx_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_intr_reg_i_tx_setf(struct cl_chip *chip, u8 itx)
{
	ASSERT_ERR_CHIP((((u32)itx << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR) & ~((u32)0x00000002)) | ((u32)itx << 1));
}

static inline u8 bt_controller_intr_reg_i_rx_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_intr_reg_i_rx_setf(struct cl_chip *chip, u8 irx)
{
	ASSERT_ERR_CHIP((((u32)irx << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_REG_ADDR) & ~((u32)0x00000001)) | ((u32)irx << 0));
}

/**
 * @brief INTR_MASK_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:04 interrupt_mask2_reg_15_4_bits_are_reserved 0x0
 *    03    Sco_rx_instr_en           0
 *    02    Sco_tx_intr_en            0
 *    01    sync_i_en                 0
 *    00    Rx_id_intr_en             1
 * </pre>
 */
#define BT_CONTROLLER_INTR_MASK_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000180)
#define BT_CONTROLLER_INTR_MASK_2_OFFSET      0x00000180
#define BT_CONTROLLER_INTR_MASK_2_INDEX       0x00000060
#define BT_CONTROLLER_INTR_MASK_2_RESET       0x00000001

static inline u32 bt_controller_intr_mask_2_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_2_ADDR);
}

static inline void bt_controller_intr_mask_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_INTR_MASK_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_INTR_MASK_2_INTERRUPT_MASK_2_REG_15_4_BITS_ARE_RESERVED_MASK    ((u32)0x0000FFF0)
#define BT_CONTROLLER_INTR_MASK_2_INTERRUPT_MASK_2_REG_15_4_BITS_ARE_RESERVED_LSB    4
#define BT_CONTROLLER_INTR_MASK_2_INTERRUPT_MASK_2_REG_15_4_BITS_ARE_RESERVED_WIDTH    ((u32)0x0000000C)
#define BT_CONTROLLER_INTR_MASK_2_SCO_RX_INSTR_EN_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_INTR_MASK_2_SCO_RX_INSTR_EN_POS    3
#define BT_CONTROLLER_INTR_MASK_2_SCO_TX_INTR_EN_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_INTR_MASK_2_SCO_TX_INTR_EN_POS    2
#define BT_CONTROLLER_INTR_MASK_2_SYNC_I_EN_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_INTR_MASK_2_SYNC_I_EN_POS    1
#define BT_CONTROLLER_INTR_MASK_2_RX_ID_INTR_EN_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_INTR_MASK_2_RX_ID_INTR_EN_POS    0

#define BT_CONTROLLER_INTR_MASK_2_INTERRUPT_MASK_2_REG_15_4_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_INTR_MASK_2_SCO_RX_INSTR_EN_RST    0x0
#define BT_CONTROLLER_INTR_MASK_2_SCO_TX_INTR_EN_RST    0x0
#define BT_CONTROLLER_INTR_MASK_2_SYNC_I_EN_RST    0x0
#define BT_CONTROLLER_INTR_MASK_2_RX_ID_INTR_EN_RST    0x1

static inline void bt_controller_intr_mask_2_pack(struct cl_chip *chip, u16 interrupt_mask2_reg_15_4_bits_are_reserved, u8 sco_rx_instr_en, u8 sco_tx_intr_en, u8 sync_i_en, u8 rx_id_intr_en)
{
	ASSERT_ERR_CHIP((((u32)interrupt_mask2_reg_15_4_bits_are_reserved << 4) & ~((u32)0x0000FFF0)) == 0);
	ASSERT_ERR_CHIP((((u32)sco_rx_instr_en << 3) & ~((u32)0x00000008)) == 0);
	ASSERT_ERR_CHIP((((u32)sco_tx_intr_en << 2) & ~((u32)0x00000004)) == 0);
	ASSERT_ERR_CHIP((((u32)sync_i_en << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)rx_id_intr_en << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_MASK_2_ADDR, ((u32)interrupt_mask2_reg_15_4_bits_are_reserved << 4) | ((u32)sco_rx_instr_en << 3) | ((u32)sco_tx_intr_en << 2) | ((u32)sync_i_en << 1) | ((u32)rx_id_intr_en << 0));
}

static inline void bt_controller_intr_mask_2_unpack(struct cl_chip *chip, u16 *interrupt_mask2_reg_15_4_bits_are_reserved, u8 *sco_rx_instr_en, u8 *sco_tx_intr_en, u8 *sync_i_en, u8 *rx_id_intr_en)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_2_ADDR);

	*interrupt_mask2_reg_15_4_bits_are_reserved = (local_val & ((u32)0x0000FFF0)) >> 4;
	*sco_rx_instr_en = (local_val & ((u32)0x00000008)) >> 3;
	*sco_tx_intr_en = (local_val & ((u32)0x00000004)) >> 2;
	*sync_i_en = (local_val & ((u32)0x00000002)) >> 1;
	*rx_id_intr_en = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u16 bt_controller_intr_mask_2_interrupt_mask_2_reg_15_4_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_2_ADDR);

	return (u16)((local_val & ((u32)0x0000FFF0)) >> 4);
}

static inline void bt_controller_intr_mask_2_sco_rx_instr_en_setf(struct cl_chip *chip, u8 scorxinstren)
{
	ASSERT_ERR_CHIP((((u32)scorxinstren << 3) & ~((u32)0x00000008)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_MASK_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_2_ADDR) & ~((u32)0x00000008)) | ((u32)scorxinstren << 3));
}

static inline void bt_controller_intr_mask_2_sco_tx_intr_en_setf(struct cl_chip *chip, u8 scotxintren)
{
	ASSERT_ERR_CHIP((((u32)scotxintren << 2) & ~((u32)0x00000004)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_MASK_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_2_ADDR) & ~((u32)0x00000004)) | ((u32)scotxintren << 2));
}

static inline void bt_controller_intr_mask_2_sync_i_en_setf(struct cl_chip *chip, u8 syncien)
{
	ASSERT_ERR_CHIP((((u32)syncien << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_MASK_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_2_ADDR) & ~((u32)0x00000002)) | ((u32)syncien << 1));
}

static inline void bt_controller_intr_mask_2_rx_id_intr_en_setf(struct cl_chip *chip, u8 rxidintren)
{
	ASSERT_ERR_CHIP((((u32)rxidintren << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_MASK_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_2_ADDR) & ~((u32)0x00000001)) | ((u32)rxidintren << 0));
}

/**
 * @brief CORRELATOR_THRESOLD_REGISTER register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 Sync_sequence_threshold   0x93
 *    07    corr_reg_bit_7_bit_is_reserved 0
 *    06:00 Access_code_threshold     0x44
 * </pre>
 */
#define BT_CONTROLLER_CORRELATOR_THRESOLD_REGISTER_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000184)
#define BT_CONTROLLER_CORRELATOR_THRESOLD_REGISTER_OFFSET      0x00000184
#define BT_CONTROLLER_CORRELATOR_THRESOLD_REGISTER_INDEX       0x00000061
#define BT_CONTROLLER_CORRELATOR_THRESOLD_REGISTER_RESET       0x00009344

static inline u32 bt_controller_correlator_thresold_register_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_CORRELATOR_THRESOLD_REGISTER_ADDR);
}

static inline void bt_controller_correlator_thresold_register_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_CORRELATOR_THRESOLD_REGISTER_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_CORRELATOR_THRESOLD_REGISTER_SYNC_SEQUENCE_THRESHOLD_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_CORRELATOR_THRESOLD_REGISTER_SYNC_SEQUENCE_THRESHOLD_LSB    8
#define BT_CONTROLLER_CORRELATOR_THRESOLD_REGISTER_SYNC_SEQUENCE_THRESHOLD_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_CORRELATOR_THRESOLD_REGISTER_CORR_REG_BIT_7_BIT_IS_RESERVED_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_CORRELATOR_THRESOLD_REGISTER_CORR_REG_BIT_7_BIT_IS_RESERVED_POS    7
#define BT_CONTROLLER_CORRELATOR_THRESOLD_REGISTER_ACCESS_CODE_THRESHOLD_MASK    ((u32)0x0000007F)
#define BT_CONTROLLER_CORRELATOR_THRESOLD_REGISTER_ACCESS_CODE_THRESHOLD_LSB    0
#define BT_CONTROLLER_CORRELATOR_THRESOLD_REGISTER_ACCESS_CODE_THRESHOLD_WIDTH    ((u32)0x00000007)

#define BT_CONTROLLER_CORRELATOR_THRESOLD_REGISTER_SYNC_SEQUENCE_THRESHOLD_RST    0x93
#define BT_CONTROLLER_CORRELATOR_THRESOLD_REGISTER_CORR_REG_BIT_7_BIT_IS_RESERVED_RST    0x0
#define BT_CONTROLLER_CORRELATOR_THRESOLD_REGISTER_ACCESS_CODE_THRESHOLD_RST    0x44

static inline void bt_controller_correlator_thresold_register_pack(struct cl_chip *chip, u8 sync_sequence_threshold, u8 corr_reg_bit_7_bit_is_reserved, u8 access_code_threshold)
{
	ASSERT_ERR_CHIP((((u32)sync_sequence_threshold << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)corr_reg_bit_7_bit_is_reserved << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)access_code_threshold << 0) & ~((u32)0x0000007F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CORRELATOR_THRESOLD_REGISTER_ADDR, ((u32)sync_sequence_threshold << 8) | ((u32)corr_reg_bit_7_bit_is_reserved << 7) | ((u32)access_code_threshold << 0));
}

static inline void bt_controller_correlator_thresold_register_unpack(struct cl_chip *chip, u8 *sync_sequence_threshold, u8 *corr_reg_bit_7_bit_is_reserved, u8 *access_code_threshold)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CORRELATOR_THRESOLD_REGISTER_ADDR);

	*sync_sequence_threshold = (local_val & ((u32)0x0000FF00)) >> 8;
	*corr_reg_bit_7_bit_is_reserved = (local_val & ((u32)0x00000080)) >> 7;
	*access_code_threshold = (local_val & ((u32)0x0000007F)) >> 0;
}

static inline u8 bt_controller_correlator_thresold_register_sync_sequence_threshold_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CORRELATOR_THRESOLD_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_correlator_thresold_register_sync_sequence_threshold_setf(struct cl_chip *chip, u8 syncsequencethreshold)
{
	ASSERT_ERR_CHIP((((u32)syncsequencethreshold << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CORRELATOR_THRESOLD_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CORRELATOR_THRESOLD_REGISTER_ADDR) & ~((u32)0x0000FF00)) | ((u32)syncsequencethreshold << 8));
}

static inline u8 bt_controller_correlator_thresold_register_corr_reg_bit_7_bit_is_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CORRELATOR_THRESOLD_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline u8 bt_controller_correlator_thresold_register_access_code_threshold_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CORRELATOR_THRESOLD_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x0000007F)) >> 0);
}

static inline void bt_controller_correlator_thresold_register_access_code_threshold_setf(struct cl_chip *chip, u8 accesscodethreshold)
{
	ASSERT_ERR_CHIP((((u32)accesscodethreshold << 0) & ~((u32)0x0000007F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CORRELATOR_THRESOLD_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CORRELATOR_THRESOLD_REGISTER_ADDR) & ~((u32)0x0000007F)) | ((u32)accesscodethreshold << 0));
}

/**
 * @brief CH_ADDR register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 RX_Channel                0x0
 *    07:00 TX_Channel                0x0
 * </pre>
 */
#define BT_CONTROLLER_CH_ADDR_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000188)
#define BT_CONTROLLER_CH_ADDR_OFFSET      0x00000188
#define BT_CONTROLLER_CH_ADDR_INDEX       0x00000062
#define BT_CONTROLLER_CH_ADDR_RESET       0x00000000

static inline u32 bt_controller_ch_addr_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_CH_ADDR_ADDR);
}

static inline void bt_controller_ch_addr_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_CH_ADDR_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_CH_ADDR_RX_CHANNEL_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_CH_ADDR_RX_CHANNEL_LSB    8
#define BT_CONTROLLER_CH_ADDR_RX_CHANNEL_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_CH_ADDR_TX_CHANNEL_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_CH_ADDR_TX_CHANNEL_LSB    0
#define BT_CONTROLLER_CH_ADDR_TX_CHANNEL_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_CH_ADDR_RX_CHANNEL_RST    0x0
#define BT_CONTROLLER_CH_ADDR_TX_CHANNEL_RST    0x0

static inline void bt_controller_ch_addr_pack(struct cl_chip *chip, u8 rx_channel, u8 tx_channel)
{
	ASSERT_ERR_CHIP((((u32)rx_channel << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_channel << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CH_ADDR_ADDR, ((u32)rx_channel << 8) | ((u32)tx_channel << 0));
}

static inline void bt_controller_ch_addr_unpack(struct cl_chip *chip, u8 *rx_channel, u8 *tx_channel)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CH_ADDR_ADDR);

	*rx_channel = (local_val & ((u32)0x0000FF00)) >> 8;
	*tx_channel = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u8 bt_controller_ch_addr_rx_channel_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CH_ADDR_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_ch_addr_rx_channel_setf(struct cl_chip *chip, u8 rxchannel)
{
	ASSERT_ERR_CHIP((((u32)rxchannel << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CH_ADDR_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CH_ADDR_ADDR) & ~((u32)0x0000FF00)) | ((u32)rxchannel << 8));
}

static inline u8 bt_controller_ch_addr_tx_channel_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CH_ADDR_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

static inline void bt_controller_ch_addr_tx_channel_setf(struct cl_chip *chip, u8 txchannel)
{
	ASSERT_ERR_CHIP((((u32)txchannel << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CH_ADDR_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CH_ADDR_ADDR) & ~((u32)0x000000FF)) | ((u32)txchannel << 0));
}

/**
 * @brief RF_DELAY_H_REGISTER register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 TX_RF_DELAY_H             0x88
 *    07:00 RX_RF_DELAY_H             0x77
 * </pre>
 */
#define BT_CONTROLLER_RF_DELAY_H_REGISTER_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000018C)
#define BT_CONTROLLER_RF_DELAY_H_REGISTER_OFFSET      0x0000018C
#define BT_CONTROLLER_RF_DELAY_H_REGISTER_INDEX       0x00000063
#define BT_CONTROLLER_RF_DELAY_H_REGISTER_RESET       0x00008877

static inline u32 bt_controller_rf_delay_h_register_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_DELAY_H_REGISTER_ADDR);
}

static inline void bt_controller_rf_delay_h_register_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_DELAY_H_REGISTER_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_DELAY_H_REGISTER_TX_RF_DELAY_H_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_RF_DELAY_H_REGISTER_TX_RF_DELAY_H_LSB    8
#define BT_CONTROLLER_RF_DELAY_H_REGISTER_TX_RF_DELAY_H_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_RF_DELAY_H_REGISTER_RX_RF_DELAY_H_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_RF_DELAY_H_REGISTER_RX_RF_DELAY_H_LSB    0
#define BT_CONTROLLER_RF_DELAY_H_REGISTER_RX_RF_DELAY_H_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_RF_DELAY_H_REGISTER_TX_RF_DELAY_H_RST    0x88
#define BT_CONTROLLER_RF_DELAY_H_REGISTER_RX_RF_DELAY_H_RST    0x77

static inline void bt_controller_rf_delay_h_register_pack(struct cl_chip *chip, u8 tx_rf_delay_h, u8 rx_rf_delay_h)
{
	ASSERT_ERR_CHIP((((u32)tx_rf_delay_h << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)rx_rf_delay_h << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_DELAY_H_REGISTER_ADDR, ((u32)tx_rf_delay_h << 8) | ((u32)rx_rf_delay_h << 0));
}

static inline void bt_controller_rf_delay_h_register_unpack(struct cl_chip *chip, u8 *tx_rf_delay_h, u8 *rx_rf_delay_h)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_DELAY_H_REGISTER_ADDR);

	*tx_rf_delay_h = (local_val & ((u32)0x0000FF00)) >> 8;
	*rx_rf_delay_h = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u8 bt_controller_rf_delay_h_register_tx_rf_delay_h_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_DELAY_H_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_rf_delay_h_register_tx_rf_delay_h_setf(struct cl_chip *chip, u8 txrfdelayh)
{
	ASSERT_ERR_CHIP((((u32)txrfdelayh << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_DELAY_H_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RF_DELAY_H_REGISTER_ADDR) & ~((u32)0x0000FF00)) | ((u32)txrfdelayh << 8));
}

static inline u8 bt_controller_rf_delay_h_register_rx_rf_delay_h_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_DELAY_H_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

static inline void bt_controller_rf_delay_h_register_rx_rf_delay_h_setf(struct cl_chip *chip, u8 rxrfdelayh)
{
	ASSERT_ERR_CHIP((((u32)rxrfdelayh << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_DELAY_H_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RF_DELAY_H_REGISTER_ADDR) & ~((u32)0x000000FF)) | ((u32)rxrfdelayh << 0));
}

/**
 * @brief RF_DELAY_F_REGISTER register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 TX_RF_DELAY_F             0x88
 *    07:00 RX_RF_DELAY_F             0x77
 * </pre>
 */
#define BT_CONTROLLER_RF_DELAY_F_REGISTER_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000190)
#define BT_CONTROLLER_RF_DELAY_F_REGISTER_OFFSET      0x00000190
#define BT_CONTROLLER_RF_DELAY_F_REGISTER_INDEX       0x00000064
#define BT_CONTROLLER_RF_DELAY_F_REGISTER_RESET       0x00008877

static inline u32 bt_controller_rf_delay_f_register_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_DELAY_F_REGISTER_ADDR);
}

static inline void bt_controller_rf_delay_f_register_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_DELAY_F_REGISTER_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_DELAY_F_REGISTER_TX_RF_DELAY_F_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_RF_DELAY_F_REGISTER_TX_RF_DELAY_F_LSB    8
#define BT_CONTROLLER_RF_DELAY_F_REGISTER_TX_RF_DELAY_F_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_RF_DELAY_F_REGISTER_RX_RF_DELAY_F_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_RF_DELAY_F_REGISTER_RX_RF_DELAY_F_LSB    0
#define BT_CONTROLLER_RF_DELAY_F_REGISTER_RX_RF_DELAY_F_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_RF_DELAY_F_REGISTER_TX_RF_DELAY_F_RST    0x88
#define BT_CONTROLLER_RF_DELAY_F_REGISTER_RX_RF_DELAY_F_RST    0x77

static inline void bt_controller_rf_delay_f_register_pack(struct cl_chip *chip, u8 tx_rf_delay_f, u8 rx_rf_delay_f)
{
	ASSERT_ERR_CHIP((((u32)tx_rf_delay_f << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)rx_rf_delay_f << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_DELAY_F_REGISTER_ADDR, ((u32)tx_rf_delay_f << 8) | ((u32)rx_rf_delay_f << 0));
}

static inline void bt_controller_rf_delay_f_register_unpack(struct cl_chip *chip, u8 *tx_rf_delay_f, u8 *rx_rf_delay_f)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_DELAY_F_REGISTER_ADDR);

	*tx_rf_delay_f = (local_val & ((u32)0x0000FF00)) >> 8;
	*rx_rf_delay_f = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u8 bt_controller_rf_delay_f_register_tx_rf_delay_f_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_DELAY_F_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_rf_delay_f_register_tx_rf_delay_f_setf(struct cl_chip *chip, u8 txrfdelayf)
{
	ASSERT_ERR_CHIP((((u32)txrfdelayf << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_DELAY_F_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RF_DELAY_F_REGISTER_ADDR) & ~((u32)0x0000FF00)) | ((u32)txrfdelayf << 8));
}

static inline u8 bt_controller_rf_delay_f_register_rx_rf_delay_f_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_DELAY_F_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

static inline void bt_controller_rf_delay_f_register_rx_rf_delay_f_setf(struct cl_chip *chip, u8 rxrfdelayf)
{
	ASSERT_ERR_CHIP((((u32)rxrfdelayf << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_DELAY_F_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RF_DELAY_F_REGISTER_ADDR) & ~((u32)0x000000FF)) | ((u32)rxrfdelayf << 0));
}

/**
 * @brief TOGGLE_CLK_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:10 Toggle_clk0_reg_15_downto_9_reserved 0x0
 *    09:00 toggle_clk0               0x0138
 * </pre>
 */
#define BT_CONTROLLER_TOGGLE_CLK_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000194)
#define BT_CONTROLLER_TOGGLE_CLK_0_OFFSET      0x00000194
#define BT_CONTROLLER_TOGGLE_CLK_0_INDEX       0x00000065
#define BT_CONTROLLER_TOGGLE_CLK_0_RESET       0x00000138

static inline u32 bt_controller_toggle_clk_0_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TOGGLE_CLK_0_ADDR);
}

static inline void bt_controller_toggle_clk_0_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TOGGLE_CLK_0_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TOGGLE_CLK_0_TOGGLE_CLK_0_REG_15_DOWNTO_9_RESERVED_MASK    ((u32)0x0000FC00)
#define BT_CONTROLLER_TOGGLE_CLK_0_TOGGLE_CLK_0_REG_15_DOWNTO_9_RESERVED_LSB    10
#define BT_CONTROLLER_TOGGLE_CLK_0_TOGGLE_CLK_0_REG_15_DOWNTO_9_RESERVED_WIDTH    ((u32)0x00000006)
#define BT_CONTROLLER_TOGGLE_CLK_0_TOGGLE_CLK_0_MASK    ((u32)0x000003FF)
#define BT_CONTROLLER_TOGGLE_CLK_0_TOGGLE_CLK_0_LSB    0
#define BT_CONTROLLER_TOGGLE_CLK_0_TOGGLE_CLK_0_WIDTH    ((u32)0x0000000A)

#define BT_CONTROLLER_TOGGLE_CLK_0_TOGGLE_CLK_0_REG_15_DOWNTO_9_RESERVED_RST    0x0
#define BT_CONTROLLER_TOGGLE_CLK_0_TOGGLE_CLK_0_RST    0x0138

static inline void bt_controller_toggle_clk_0_pack(struct cl_chip *chip, u8 toggle_clk0_reg_15_downto_9_reserved, u16 toggle_clk0)
{
	ASSERT_ERR_CHIP((((u32)toggle_clk0_reg_15_downto_9_reserved << 10) & ~((u32)0x0000FC00)) == 0);
	ASSERT_ERR_CHIP((((u32)toggle_clk0 << 0) & ~((u32)0x000003FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TOGGLE_CLK_0_ADDR, ((u32)toggle_clk0_reg_15_downto_9_reserved << 10) | ((u32)toggle_clk0 << 0));
}

static inline void bt_controller_toggle_clk_0_unpack(struct cl_chip *chip, u8 *toggle_clk0_reg_15_downto_9_reserved, u16 *toggle_clk0)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TOGGLE_CLK_0_ADDR);

	*toggle_clk0_reg_15_downto_9_reserved = (local_val & ((u32)0x0000FC00)) >> 10;
	*toggle_clk0 = (local_val & ((u32)0x000003FF)) >> 0;
}

static inline u8 bt_controller_toggle_clk_0_toggle_clk_0_reg_15_downto_9_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TOGGLE_CLK_0_ADDR);

	return (u8)((local_val & ((u32)0x0000FC00)) >> 10);
}

static inline u16 bt_controller_toggle_clk_0_toggle_clk_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TOGGLE_CLK_0_ADDR);

	return (u16)((local_val & ((u32)0x000003FF)) >> 0);
}

static inline void bt_controller_toggle_clk_0_toggle_clk_0_setf(struct cl_chip *chip, u16 toggleclk0)
{
	ASSERT_ERR_CHIP((((u32)toggleclk0 << 0) & ~((u32)0x000003FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TOGGLE_CLK_0_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TOGGLE_CLK_0_ADDR) & ~((u32)0x000003FF)) | ((u32)toggleclk0 << 0));
}

/**
 * @brief CORR_DIS_F_REGISTER register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:09 corr_dis_f_reg_15_to_9_bit_are_reserved 0x00
 *    08:00 CORR_DISABLE_F            0x14A
 * </pre>
 */
#define BT_CONTROLLER_CORR_DIS_F_REGISTER_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000198)
#define BT_CONTROLLER_CORR_DIS_F_REGISTER_OFFSET      0x00000198
#define BT_CONTROLLER_CORR_DIS_F_REGISTER_INDEX       0x00000066
#define BT_CONTROLLER_CORR_DIS_F_REGISTER_RESET       0x0000014A

static inline u32 bt_controller_corr_dis_f_register_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_CORR_DIS_F_REGISTER_ADDR);
}

static inline void bt_controller_corr_dis_f_register_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_CORR_DIS_F_REGISTER_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_CORR_DIS_F_REGISTER_CORR_DIS_F_REG_15_TO_9_BIT_ARE_RESERVED_MASK    ((u32)0x0000FE00)
#define BT_CONTROLLER_CORR_DIS_F_REGISTER_CORR_DIS_F_REG_15_TO_9_BIT_ARE_RESERVED_LSB    9
#define BT_CONTROLLER_CORR_DIS_F_REGISTER_CORR_DIS_F_REG_15_TO_9_BIT_ARE_RESERVED_WIDTH    ((u32)0x00000007)
#define BT_CONTROLLER_CORR_DIS_F_REGISTER_CORR_DISABLE_F_MASK    ((u32)0x000001FF)
#define BT_CONTROLLER_CORR_DIS_F_REGISTER_CORR_DISABLE_F_LSB    0
#define BT_CONTROLLER_CORR_DIS_F_REGISTER_CORR_DISABLE_F_WIDTH    ((u32)0x00000009)

#define BT_CONTROLLER_CORR_DIS_F_REGISTER_CORR_DIS_F_REG_15_TO_9_BIT_ARE_RESERVED_RST    0x00
#define BT_CONTROLLER_CORR_DIS_F_REGISTER_CORR_DISABLE_F_RST    0x14A

static inline void bt_controller_corr_dis_f_register_pack(struct cl_chip *chip, u8 corr_dis_f_reg_15_to_9_bit_are_reserved, u16 corr_disable_f)
{
	ASSERT_ERR_CHIP((((u32)corr_dis_f_reg_15_to_9_bit_are_reserved << 9) & ~((u32)0x0000FE00)) == 0);
	ASSERT_ERR_CHIP((((u32)corr_disable_f << 0) & ~((u32)0x000001FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CORR_DIS_F_REGISTER_ADDR, ((u32)corr_dis_f_reg_15_to_9_bit_are_reserved << 9) | ((u32)corr_disable_f << 0));
}

static inline void bt_controller_corr_dis_f_register_unpack(struct cl_chip *chip, u8 *corr_dis_f_reg_15_to_9_bit_are_reserved, u16 *corr_disable_f)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CORR_DIS_F_REGISTER_ADDR);

	*corr_dis_f_reg_15_to_9_bit_are_reserved = (local_val & ((u32)0x0000FE00)) >> 9;
	*corr_disable_f = (local_val & ((u32)0x000001FF)) >> 0;
}

static inline u8 bt_controller_corr_dis_f_register_corr_dis_f_reg_15_to_9_bit_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CORR_DIS_F_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x0000FE00)) >> 9);
}

static inline u16 bt_controller_corr_dis_f_register_corr_disable_f_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CORR_DIS_F_REGISTER_ADDR);

	return (u16)((local_val & ((u32)0x000001FF)) >> 0);
}

static inline void bt_controller_corr_dis_f_register_corr_disable_f_setf(struct cl_chip *chip, u16 corrdisablef)
{
	ASSERT_ERR_CHIP((((u32)corrdisablef << 0) & ~((u32)0x000001FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CORR_DIS_F_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CORR_DIS_F_REGISTER_ADDR) & ~((u32)0x000001FF)) | ((u32)corrdisablef << 0));
}

/**
 * @brief CORR_DIS_H_REGISTER register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:09 corr_dis_h_reg_15_to_9_bit_are_reserved 0x00
 *    08:00 CORR_DISABLE_H            0x12c
 * </pre>
 */
#define BT_CONTROLLER_CORR_DIS_H_REGISTER_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000019C)
#define BT_CONTROLLER_CORR_DIS_H_REGISTER_OFFSET      0x0000019C
#define BT_CONTROLLER_CORR_DIS_H_REGISTER_INDEX       0x00000067
#define BT_CONTROLLER_CORR_DIS_H_REGISTER_RESET       0x0000012C

static inline u32 bt_controller_corr_dis_h_register_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_CORR_DIS_H_REGISTER_ADDR);
}

static inline void bt_controller_corr_dis_h_register_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_CORR_DIS_H_REGISTER_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_CORR_DIS_H_REGISTER_CORR_DIS_H_REG_15_TO_9_BIT_ARE_RESERVED_MASK    ((u32)0x0000FE00)
#define BT_CONTROLLER_CORR_DIS_H_REGISTER_CORR_DIS_H_REG_15_TO_9_BIT_ARE_RESERVED_LSB    9
#define BT_CONTROLLER_CORR_DIS_H_REGISTER_CORR_DIS_H_REG_15_TO_9_BIT_ARE_RESERVED_WIDTH    ((u32)0x00000007)
#define BT_CONTROLLER_CORR_DIS_H_REGISTER_CORR_DISABLE_H_MASK    ((u32)0x000001FF)
#define BT_CONTROLLER_CORR_DIS_H_REGISTER_CORR_DISABLE_H_LSB    0
#define BT_CONTROLLER_CORR_DIS_H_REGISTER_CORR_DISABLE_H_WIDTH    ((u32)0x00000009)

#define BT_CONTROLLER_CORR_DIS_H_REGISTER_CORR_DIS_H_REG_15_TO_9_BIT_ARE_RESERVED_RST    0x00
#define BT_CONTROLLER_CORR_DIS_H_REGISTER_CORR_DISABLE_H_RST    0x12c

static inline void bt_controller_corr_dis_h_register_pack(struct cl_chip *chip, u8 corr_dis_h_reg_15_to_9_bit_are_reserved, u16 corr_disable_h)
{
	ASSERT_ERR_CHIP((((u32)corr_dis_h_reg_15_to_9_bit_are_reserved << 9) & ~((u32)0x0000FE00)) == 0);
	ASSERT_ERR_CHIP((((u32)corr_disable_h << 0) & ~((u32)0x000001FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CORR_DIS_H_REGISTER_ADDR, ((u32)corr_dis_h_reg_15_to_9_bit_are_reserved << 9) | ((u32)corr_disable_h << 0));
}

static inline void bt_controller_corr_dis_h_register_unpack(struct cl_chip *chip, u8 *corr_dis_h_reg_15_to_9_bit_are_reserved, u16 *corr_disable_h)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CORR_DIS_H_REGISTER_ADDR);

	*corr_dis_h_reg_15_to_9_bit_are_reserved = (local_val & ((u32)0x0000FE00)) >> 9;
	*corr_disable_h = (local_val & ((u32)0x000001FF)) >> 0;
}

static inline u8 bt_controller_corr_dis_h_register_corr_dis_h_reg_15_to_9_bit_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CORR_DIS_H_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x0000FE00)) >> 9);
}

static inline u16 bt_controller_corr_dis_h_register_corr_disable_h_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CORR_DIS_H_REGISTER_ADDR);

	return (u16)((local_val & ((u32)0x000001FF)) >> 0);
}

static inline void bt_controller_corr_dis_h_register_corr_disable_h_setf(struct cl_chip *chip, u16 corrdisableh)
{
	ASSERT_ERR_CHIP((((u32)corrdisableh << 0) & ~((u32)0x000001FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CORR_DIS_H_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CORR_DIS_H_REGISTER_ADDR) & ~((u32)0x000001FF)) | ((u32)corrdisableh << 0));
}

/**
 * @brief TRIG_1_STID_REGISTER register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:09 trig_1stid_reg_15_to_9_bits_are_reserved_ 0x0
 *    08:00 TRIG_SEND_ID_FHS          0x1df
 * </pre>
 */
#define BT_CONTROLLER_TRIG_1_STID_REGISTER_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000001A0)
#define BT_CONTROLLER_TRIG_1_STID_REGISTER_OFFSET      0x000001A0
#define BT_CONTROLLER_TRIG_1_STID_REGISTER_INDEX       0x00000068
#define BT_CONTROLLER_TRIG_1_STID_REGISTER_RESET       0x000001DF

static inline u32 bt_controller_trig_1_stid_register_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TRIG_1_STID_REGISTER_ADDR);
}

static inline void bt_controller_trig_1_stid_register_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TRIG_1_STID_REGISTER_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TRIG_1_STID_REGISTER_TRIG_1_STID_REG_15_TO_9_BITS_ARE_RESERVED__MASK    ((u32)0x0000FE00)
#define BT_CONTROLLER_TRIG_1_STID_REGISTER_TRIG_1_STID_REG_15_TO_9_BITS_ARE_RESERVED__LSB    9
#define BT_CONTROLLER_TRIG_1_STID_REGISTER_TRIG_1_STID_REG_15_TO_9_BITS_ARE_RESERVED__WIDTH    ((u32)0x00000007)
#define BT_CONTROLLER_TRIG_1_STID_REGISTER_TRIG_SEND_ID_FHS_MASK    ((u32)0x000001FF)
#define BT_CONTROLLER_TRIG_1_STID_REGISTER_TRIG_SEND_ID_FHS_LSB    0
#define BT_CONTROLLER_TRIG_1_STID_REGISTER_TRIG_SEND_ID_FHS_WIDTH    ((u32)0x00000009)

#define BT_CONTROLLER_TRIG_1_STID_REGISTER_TRIG_1_STID_REG_15_TO_9_BITS_ARE_RESERVED__RST    0x0
#define BT_CONTROLLER_TRIG_1_STID_REGISTER_TRIG_SEND_ID_FHS_RST    0x1df

static inline void bt_controller_trig_1_stid_register_pack(struct cl_chip *chip, u8 trig_1stid_reg_15_to_9_bits_are_reserved_, u16 trig_send_id_fhs)
{
	ASSERT_ERR_CHIP((((u32)trig_1stid_reg_15_to_9_bits_are_reserved_ << 9) & ~((u32)0x0000FE00)) == 0);
	ASSERT_ERR_CHIP((((u32)trig_send_id_fhs << 0) & ~((u32)0x000001FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TRIG_1_STID_REGISTER_ADDR, ((u32)trig_1stid_reg_15_to_9_bits_are_reserved_ << 9) | ((u32)trig_send_id_fhs << 0));
}

static inline void bt_controller_trig_1_stid_register_unpack(struct cl_chip *chip, u8 *trig_1stid_reg_15_to_9_bits_are_reserved_, u16 *trig_send_id_fhs)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TRIG_1_STID_REGISTER_ADDR);

	*trig_1stid_reg_15_to_9_bits_are_reserved_ = (local_val & ((u32)0x0000FE00)) >> 9;
	*trig_send_id_fhs = (local_val & ((u32)0x000001FF)) >> 0;
}

static inline u8 bt_controller_trig_1_stid_register_trig_1_stid_reg_15_to_9_bits_are_reserved__getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TRIG_1_STID_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x0000FE00)) >> 9);
}

static inline u16 bt_controller_trig_1_stid_register_trig_send_id_fhs_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TRIG_1_STID_REGISTER_ADDR);

	return (u16)((local_val & ((u32)0x000001FF)) >> 0);
}

static inline void bt_controller_trig_1_stid_register_trig_send_id_fhs_setf(struct cl_chip *chip, u16 trigsendidfhs)
{
	ASSERT_ERR_CHIP((((u32)trigsendidfhs << 0) & ~((u32)0x000001FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TRIG_1_STID_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TRIG_1_STID_REGISTER_ADDR) & ~((u32)0x000001FF)) | ((u32)trigsendidfhs << 0));
}

/**
 * @brief TRIG_RECFHS_REGISTER register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:09 trig_recfhs_reg_15_to_9_bits_are_reserved 0x0
 *    08:00 TRIG_REC_FHS              0x19b
 * </pre>
 */
#define BT_CONTROLLER_TRIG_RECFHS_REGISTER_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000001A4)
#define BT_CONTROLLER_TRIG_RECFHS_REGISTER_OFFSET      0x000001A4
#define BT_CONTROLLER_TRIG_RECFHS_REGISTER_INDEX       0x00000069
#define BT_CONTROLLER_TRIG_RECFHS_REGISTER_RESET       0x0000019B

static inline u32 bt_controller_trig_recfhs_register_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TRIG_RECFHS_REGISTER_ADDR);
}

static inline void bt_controller_trig_recfhs_register_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TRIG_RECFHS_REGISTER_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TRIG_RECFHS_REGISTER_TRIG_RECFHS_REG_15_TO_9_BITS_ARE_RESERVED_MASK    ((u32)0x0000FE00)
#define BT_CONTROLLER_TRIG_RECFHS_REGISTER_TRIG_RECFHS_REG_15_TO_9_BITS_ARE_RESERVED_LSB    9
#define BT_CONTROLLER_TRIG_RECFHS_REGISTER_TRIG_RECFHS_REG_15_TO_9_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000007)
#define BT_CONTROLLER_TRIG_RECFHS_REGISTER_TRIG_REC_FHS_MASK    ((u32)0x000001FF)
#define BT_CONTROLLER_TRIG_RECFHS_REGISTER_TRIG_REC_FHS_LSB    0
#define BT_CONTROLLER_TRIG_RECFHS_REGISTER_TRIG_REC_FHS_WIDTH    ((u32)0x00000009)

#define BT_CONTROLLER_TRIG_RECFHS_REGISTER_TRIG_RECFHS_REG_15_TO_9_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TRIG_RECFHS_REGISTER_TRIG_REC_FHS_RST    0x19b

static inline void bt_controller_trig_recfhs_register_pack(struct cl_chip *chip, u8 trig_recfhs_reg_15_to_9_bits_are_reserved, u16 trig_rec_fhs)
{
	ASSERT_ERR_CHIP((((u32)trig_recfhs_reg_15_to_9_bits_are_reserved << 9) & ~((u32)0x0000FE00)) == 0);
	ASSERT_ERR_CHIP((((u32)trig_rec_fhs << 0) & ~((u32)0x000001FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TRIG_RECFHS_REGISTER_ADDR, ((u32)trig_recfhs_reg_15_to_9_bits_are_reserved << 9) | ((u32)trig_rec_fhs << 0));
}

static inline void bt_controller_trig_recfhs_register_unpack(struct cl_chip *chip, u8 *trig_recfhs_reg_15_to_9_bits_are_reserved, u16 *trig_rec_fhs)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TRIG_RECFHS_REGISTER_ADDR);

	*trig_recfhs_reg_15_to_9_bits_are_reserved = (local_val & ((u32)0x0000FE00)) >> 9;
	*trig_rec_fhs = (local_val & ((u32)0x000001FF)) >> 0;
}

static inline u8 bt_controller_trig_recfhs_register_trig_recfhs_reg_15_to_9_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TRIG_RECFHS_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x0000FE00)) >> 9);
}

static inline u16 bt_controller_trig_recfhs_register_trig_rec_fhs_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TRIG_RECFHS_REGISTER_ADDR);

	return (u16)((local_val & ((u32)0x000001FF)) >> 0);
}

static inline void bt_controller_trig_recfhs_register_trig_rec_fhs_setf(struct cl_chip *chip, u16 trigrecfhs)
{
	ASSERT_ERR_CHIP((((u32)trigrecfhs << 0) & ~((u32)0x000001FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TRIG_RECFHS_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TRIG_RECFHS_REGISTER_ADDR) & ~((u32)0x000001FF)) | ((u32)trigrecfhs << 0));
}

/**
 * @brief TRIG_2_NDID_REGISTER register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    trig_2ndid_reg_15_bit_is_reserved 0
 *    14:09 LOAD_VALUE2               0x0E
 *    08:00 LOAD_VALUE1               0x19b
 * </pre>
 */
#define BT_CONTROLLER_TRIG_2_NDID_REGISTER_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000001A8)
#define BT_CONTROLLER_TRIG_2_NDID_REGISTER_OFFSET      0x000001A8
#define BT_CONTROLLER_TRIG_2_NDID_REGISTER_INDEX       0x0000006A
#define BT_CONTROLLER_TRIG_2_NDID_REGISTER_RESET       0x00001D9B

static inline u32 bt_controller_trig_2_ndid_register_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TRIG_2_NDID_REGISTER_ADDR);
}

static inline void bt_controller_trig_2_ndid_register_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TRIG_2_NDID_REGISTER_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TRIG_2_NDID_REGISTER_TRIG_2_NDID_REG_15_BIT_IS_RESERVED_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_TRIG_2_NDID_REGISTER_TRIG_2_NDID_REG_15_BIT_IS_RESERVED_POS    15
#define BT_CONTROLLER_TRIG_2_NDID_REGISTER_LOAD_VALUE_2_MASK    ((u32)0x00007E00)
#define BT_CONTROLLER_TRIG_2_NDID_REGISTER_LOAD_VALUE_2_LSB    9
#define BT_CONTROLLER_TRIG_2_NDID_REGISTER_LOAD_VALUE_2_WIDTH    ((u32)0x00000006)
#define BT_CONTROLLER_TRIG_2_NDID_REGISTER_LOAD_VALUE_1_MASK    ((u32)0x000001FF)
#define BT_CONTROLLER_TRIG_2_NDID_REGISTER_LOAD_VALUE_1_LSB    0
#define BT_CONTROLLER_TRIG_2_NDID_REGISTER_LOAD_VALUE_1_WIDTH    ((u32)0x00000009)

#define BT_CONTROLLER_TRIG_2_NDID_REGISTER_TRIG_2_NDID_REG_15_BIT_IS_RESERVED_RST    0x0
#define BT_CONTROLLER_TRIG_2_NDID_REGISTER_LOAD_VALUE_2_RST    0x0E
#define BT_CONTROLLER_TRIG_2_NDID_REGISTER_LOAD_VALUE_1_RST    0x19b

static inline void bt_controller_trig_2_ndid_register_pack(struct cl_chip *chip, u8 trig_2ndid_reg_15_bit_is_reserved, u8 load_value2, u16 load_value1)
{
	ASSERT_ERR_CHIP((((u32)trig_2ndid_reg_15_bit_is_reserved << 15) & ~((u32)0x00008000)) == 0);
	ASSERT_ERR_CHIP((((u32)load_value2 << 9) & ~((u32)0x00007E00)) == 0);
	ASSERT_ERR_CHIP((((u32)load_value1 << 0) & ~((u32)0x000001FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TRIG_2_NDID_REGISTER_ADDR, ((u32)trig_2ndid_reg_15_bit_is_reserved << 15) | ((u32)load_value2 << 9) | ((u32)load_value1 << 0));
}

static inline void bt_controller_trig_2_ndid_register_unpack(struct cl_chip *chip, u8 *trig_2ndid_reg_15_bit_is_reserved, u8 *load_value2, u16 *load_value1)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TRIG_2_NDID_REGISTER_ADDR);

	*trig_2ndid_reg_15_bit_is_reserved = (local_val & ((u32)0x00008000)) >> 15;
	*load_value2 = (local_val & ((u32)0x00007E00)) >> 9;
	*load_value1 = (local_val & ((u32)0x000001FF)) >> 0;
}

static inline u8 bt_controller_trig_2_ndid_register_trig_2_ndid_reg_15_bit_is_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TRIG_2_NDID_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline u8 bt_controller_trig_2_ndid_register_load_value_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TRIG_2_NDID_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00007E00)) >> 9);
}

static inline void bt_controller_trig_2_ndid_register_load_value_2_setf(struct cl_chip *chip, u8 loadvalue2)
{
	ASSERT_ERR_CHIP((((u32)loadvalue2 << 9) & ~((u32)0x00007E00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TRIG_2_NDID_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TRIG_2_NDID_REGISTER_ADDR) & ~((u32)0x00007E00)) | ((u32)loadvalue2 << 9));
}

static inline u16 bt_controller_trig_2_ndid_register_load_value_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TRIG_2_NDID_REGISTER_ADDR);

	return (u16)((local_val & ((u32)0x000001FF)) >> 0);
}

static inline void bt_controller_trig_2_ndid_register_load_value_1_setf(struct cl_chip *chip, u16 loadvalue1)
{
	ASSERT_ERR_CHIP((((u32)loadvalue1 << 0) & ~((u32)0x000001FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TRIG_2_NDID_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TRIG_2_NDID_REGISTER_ADDR) & ~((u32)0x000001FF)) | ((u32)loadvalue1 << 0));
}

/**
 * @brief RADIO_CNTRL register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:11 radio_cntrl_reg_15_11_bits_are_reserved 0x0
 *    10    rssi_rd_sts               0
 *    09    si_done_host_sts          0
 *    08    Rif_pos_over              0
 *    07:00 host_data_out_7_downto_0  0x0
 * </pre>
 */
#define BT_CONTROLLER_RADIO_CNTRL_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000001AC)
#define BT_CONTROLLER_RADIO_CNTRL_OFFSET      0x000001AC
#define BT_CONTROLLER_RADIO_CNTRL_INDEX       0x0000006B
#define BT_CONTROLLER_RADIO_CNTRL_RESET       0x00000000

static inline u32 bt_controller_radio_cntrl_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RADIO_CNTRL_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_RADIO_CNTRL_RADIO_CNTRL_REG_15_11_BITS_ARE_RESERVED_MASK    ((u32)0x0000F800)
#define BT_CONTROLLER_RADIO_CNTRL_RADIO_CNTRL_REG_15_11_BITS_ARE_RESERVED_LSB    11
#define BT_CONTROLLER_RADIO_CNTRL_RADIO_CNTRL_REG_15_11_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000005)
#define BT_CONTROLLER_RADIO_CNTRL_RSSI_RD_STS_BIT    ((u32)0x00000400)
#define BT_CONTROLLER_RADIO_CNTRL_RSSI_RD_STS_POS    10
#define BT_CONTROLLER_RADIO_CNTRL_SI_DONE_HOST_STS_BIT    ((u32)0x00000200)
#define BT_CONTROLLER_RADIO_CNTRL_SI_DONE_HOST_STS_POS    9
#define BT_CONTROLLER_RADIO_CNTRL_RIF_POS_OVER_BIT    ((u32)0x00000100)
#define BT_CONTROLLER_RADIO_CNTRL_RIF_POS_OVER_POS    8
#define BT_CONTROLLER_RADIO_CNTRL_HOST_DATA_OUT_7_DOWNTO_0_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_RADIO_CNTRL_HOST_DATA_OUT_7_DOWNTO_0_LSB    0
#define BT_CONTROLLER_RADIO_CNTRL_HOST_DATA_OUT_7_DOWNTO_0_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_RADIO_CNTRL_RADIO_CNTRL_REG_15_11_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_RADIO_CNTRL_RSSI_RD_STS_RST    0x0
#define BT_CONTROLLER_RADIO_CNTRL_SI_DONE_HOST_STS_RST    0x0
#define BT_CONTROLLER_RADIO_CNTRL_RIF_POS_OVER_RST    0x0
#define BT_CONTROLLER_RADIO_CNTRL_HOST_DATA_OUT_7_DOWNTO_0_RST    0x0

static inline void bt_controller_radio_cntrl_unpack(struct cl_chip *chip, u8 *radio_cntrl_reg_15_11_bits_are_reserved, u8 *rssi_rd_sts, u8 *si_done_host_sts, u8 *rif_pos_over, u8 *host_data_out_7_downto_0)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_CNTRL_ADDR);

	*radio_cntrl_reg_15_11_bits_are_reserved = (local_val & ((u32)0x0000F800)) >> 11;
	*rssi_rd_sts = (local_val & ((u32)0x00000400)) >> 10;
	*si_done_host_sts = (local_val & ((u32)0x00000200)) >> 9;
	*rif_pos_over = (local_val & ((u32)0x00000100)) >> 8;
	*host_data_out_7_downto_0 = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u8 bt_controller_radio_cntrl_radio_cntrl_reg_15_11_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_CNTRL_ADDR);

	return (u8)((local_val & ((u32)0x0000F800)) >> 11);
}

static inline u8 bt_controller_radio_cntrl_rssi_rd_sts_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_CNTRL_ADDR);

	return (u8)((local_val & ((u32)0x00000400)) >> 10);
}

static inline u8 bt_controller_radio_cntrl_si_done_host_sts_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_CNTRL_ADDR);

	return (u8)((local_val & ((u32)0x00000200)) >> 9);
}

static inline u8 bt_controller_radio_cntrl_rif_pos_over_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_CNTRL_ADDR);

	return (u8)((local_val & ((u32)0x00000100)) >> 8);
}

static inline u8 bt_controller_radio_cntrl_host_data_out_7_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_CNTRL_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

/**
 * @brief RADIO_SEL register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 rssi_data                 0x0
 * </pre>
 */
#define BT_CONTROLLER_RADIO_SEL_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000001B0)
#define BT_CONTROLLER_RADIO_SEL_OFFSET      0x000001B0
#define BT_CONTROLLER_RADIO_SEL_INDEX       0x0000006C
#define BT_CONTROLLER_RADIO_SEL_RESET       0x00000000

static inline u32 bt_controller_radio_sel_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RADIO_SEL_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_RADIO_SEL_RSSI_DATA_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_RADIO_SEL_RSSI_DATA_LSB    0
#define BT_CONTROLLER_RADIO_SEL_RSSI_DATA_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_RADIO_SEL_RSSI_DATA_RST    0x0

static inline u16 bt_controller_radio_sel_rssi_data_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_SEL_ADDR);

	return (u16)(local_val >> 0);
}

/**
 * @brief RADIO_DATA register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 host_data_15_downto_0_bits 0x0
 * </pre>
 */
#define BT_CONTROLLER_RADIO_DATA_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000001B4)
#define BT_CONTROLLER_RADIO_DATA_OFFSET      0x000001B4
#define BT_CONTROLLER_RADIO_DATA_INDEX       0x0000006D
#define BT_CONTROLLER_RADIO_DATA_RESET       0x00000000

static inline u32 bt_controller_radio_data_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RADIO_DATA_ADDR);
}

static inline void bt_controller_radio_data_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RADIO_DATA_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RADIO_DATA_HOST_DATA_15_DOWNTO_0_BITS_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_RADIO_DATA_HOST_DATA_15_DOWNTO_0_BITS_LSB    0
#define BT_CONTROLLER_RADIO_DATA_HOST_DATA_15_DOWNTO_0_BITS_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_RADIO_DATA_HOST_DATA_15_DOWNTO_0_BITS_RST    0x0

static inline u16 bt_controller_radio_data_host_data_15_downto_0_bits_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_DATA_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_radio_data_host_data_15_downto_0_bits_setf(struct cl_chip *chip, u16 hostdata15downto0bits)
{
	ASSERT_ERR_CHIP((((u32)hostdata15downto0bits << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_DATA_ADDR, (u32)hostdata15downto0bits << 0);
}

/**
 * @brief RADIO_CNFG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 Radio_cnfg_15_downto_0_bits 0x0
 * </pre>
 */
#define BT_CONTROLLER_RADIO_CNFG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000001B8)
#define BT_CONTROLLER_RADIO_CNFG_OFFSET      0x000001B8
#define BT_CONTROLLER_RADIO_CNFG_INDEX       0x0000006E
#define BT_CONTROLLER_RADIO_CNFG_RESET       0x00000000

static inline u32 bt_controller_radio_cnfg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RADIO_CNFG_ADDR);
}

static inline void bt_controller_radio_cnfg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RADIO_CNFG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RADIO_CNFG_RADIO_CNFG_15_DOWNTO_0_BITS_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_RADIO_CNFG_RADIO_CNFG_15_DOWNTO_0_BITS_LSB    0
#define BT_CONTROLLER_RADIO_CNFG_RADIO_CNFG_15_DOWNTO_0_BITS_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_RADIO_CNFG_RADIO_CNFG_15_DOWNTO_0_BITS_RST    0x0

static inline u16 bt_controller_radio_cnfg_radio_cnfg_15_downto_0_bits_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_CNFG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_radio_cnfg_radio_cnfg_15_downto_0_bits_setf(struct cl_chip *chip, u16 radiocnfg15downto0bits)
{
	ASSERT_ERR_CHIP((((u32)radiocnfg15downto0bits << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_CNFG_ADDR, (u32)radiocnfg15downto0bits << 0);
}

/**
 * @brief HBUF_INTSTS_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:04 hbuf_intsts_reg_15_4_bits_are_reserved 0x0
 *    03    pcmtx_thr_detect          0
 *    02    pcmrx_thr_detect          0
 *    01    Bbrx_thr_detect           0
 *    00    Bbtx_thr_detect           0
 * </pre>
 */
#define BT_CONTROLLER_HBUF_INTSTS_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000001BC)
#define BT_CONTROLLER_HBUF_INTSTS_REG_OFFSET      0x000001BC
#define BT_CONTROLLER_HBUF_INTSTS_REG_INDEX       0x0000006F
#define BT_CONTROLLER_HBUF_INTSTS_REG_RESET       0x00000000

static inline u32 bt_controller_hbuf_intsts_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_HBUF_INTSTS_REG_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_HBUF_INTSTS_REG_HBUF_INTSTS_REG_15_4_BITS_ARE_RESERVED_MASK    ((u32)0x0000FFF0)
#define BT_CONTROLLER_HBUF_INTSTS_REG_HBUF_INTSTS_REG_15_4_BITS_ARE_RESERVED_LSB    4
#define BT_CONTROLLER_HBUF_INTSTS_REG_HBUF_INTSTS_REG_15_4_BITS_ARE_RESERVED_WIDTH    ((u32)0x0000000C)
#define BT_CONTROLLER_HBUF_INTSTS_REG_PCMTX_THR_DETECT_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_HBUF_INTSTS_REG_PCMTX_THR_DETECT_POS    3
#define BT_CONTROLLER_HBUF_INTSTS_REG_PCMRX_THR_DETECT_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_HBUF_INTSTS_REG_PCMRX_THR_DETECT_POS    2
#define BT_CONTROLLER_HBUF_INTSTS_REG_BBRX_THR_DETECT_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_HBUF_INTSTS_REG_BBRX_THR_DETECT_POS    1
#define BT_CONTROLLER_HBUF_INTSTS_REG_BBTX_THR_DETECT_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_HBUF_INTSTS_REG_BBTX_THR_DETECT_POS    0

#define BT_CONTROLLER_HBUF_INTSTS_REG_HBUF_INTSTS_REG_15_4_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_HBUF_INTSTS_REG_PCMTX_THR_DETECT_RST    0x0
#define BT_CONTROLLER_HBUF_INTSTS_REG_PCMRX_THR_DETECT_RST    0x0
#define BT_CONTROLLER_HBUF_INTSTS_REG_BBRX_THR_DETECT_RST    0x0
#define BT_CONTROLLER_HBUF_INTSTS_REG_BBTX_THR_DETECT_RST    0x0

static inline void bt_controller_hbuf_intsts_reg_unpack(struct cl_chip *chip, u16 *hbuf_intsts_reg_15_4_bits_are_reserved, u8 *pcmtx_thr_detect, u8 *pcmrx_thr_detect, u8 *bbrx_thr_detect, u8 *bbtx_thr_detect)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_HBUF_INTSTS_REG_ADDR);

	*hbuf_intsts_reg_15_4_bits_are_reserved = (local_val & ((u32)0x0000FFF0)) >> 4;
	*pcmtx_thr_detect = (local_val & ((u32)0x00000008)) >> 3;
	*pcmrx_thr_detect = (local_val & ((u32)0x00000004)) >> 2;
	*bbrx_thr_detect = (local_val & ((u32)0x00000002)) >> 1;
	*bbtx_thr_detect = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u16 bt_controller_hbuf_intsts_reg_hbuf_intsts_reg_15_4_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_HBUF_INTSTS_REG_ADDR);

	return (u16)((local_val & ((u32)0x0000FFF0)) >> 4);
}

static inline u8 bt_controller_hbuf_intsts_reg_pcmtx_thr_detect_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_HBUF_INTSTS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline u8 bt_controller_hbuf_intsts_reg_pcmrx_thr_detect_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_HBUF_INTSTS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline u8 bt_controller_hbuf_intsts_reg_bbrx_thr_detect_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_HBUF_INTSTS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline u8 bt_controller_hbuf_intsts_reg_bbtx_thr_detect_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_HBUF_INTSTS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

/**
 * @brief LOOPBACK register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    long_nshort               0
 *    14    ti_loopback               1
 *    13    down_loopback             0
 *    12    up_loopback               0
 *    11    cvsd_en                   0
 *    10    framesync_sel             0
 *    09    code_conv_sel             0
 *    08:06 code_select_tx            0x0
 *    05:03 code_select_rx            0x0
 *    02    Counter_data              0
 *    01    Filter_loopback           0
 *    00    Fifo_loopback             0
 * </pre>
 */
#define BT_CONTROLLER_LOOPBACK_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000001C0)
#define BT_CONTROLLER_LOOPBACK_OFFSET      0x000001C0
#define BT_CONTROLLER_LOOPBACK_INDEX       0x00000070
#define BT_CONTROLLER_LOOPBACK_RESET       0x00004000

static inline u32 bt_controller_loopback_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_ADDR);
}

static inline void bt_controller_loopback_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_LOOPBACK_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_LOOPBACK_LONG_NSHORT_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_LOOPBACK_LONG_NSHORT_POS    15
#define BT_CONTROLLER_LOOPBACK_TI_LOOPBACK_BIT    ((u32)0x00004000)
#define BT_CONTROLLER_LOOPBACK_TI_LOOPBACK_POS    14
#define BT_CONTROLLER_LOOPBACK_DOWN_LOOPBACK_BIT    ((u32)0x00002000)
#define BT_CONTROLLER_LOOPBACK_DOWN_LOOPBACK_POS    13
#define BT_CONTROLLER_LOOPBACK_UP_LOOPBACK_BIT    ((u32)0x00001000)
#define BT_CONTROLLER_LOOPBACK_UP_LOOPBACK_POS    12
#define BT_CONTROLLER_LOOPBACK_CVSD_EN_BIT    ((u32)0x00000800)
#define BT_CONTROLLER_LOOPBACK_CVSD_EN_POS    11
#define BT_CONTROLLER_LOOPBACK_FRAMESYNC_SEL_BIT    ((u32)0x00000400)
#define BT_CONTROLLER_LOOPBACK_FRAMESYNC_SEL_POS    10
#define BT_CONTROLLER_LOOPBACK_CODE_CONV_SEL_BIT    ((u32)0x00000200)
#define BT_CONTROLLER_LOOPBACK_CODE_CONV_SEL_POS    9
#define BT_CONTROLLER_LOOPBACK_CODE_SELECT_TX_MASK    ((u32)0x000001C0)
#define BT_CONTROLLER_LOOPBACK_CODE_SELECT_TX_LSB    6
#define BT_CONTROLLER_LOOPBACK_CODE_SELECT_TX_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_LOOPBACK_CODE_SELECT_RX_MASK    ((u32)0x00000038)
#define BT_CONTROLLER_LOOPBACK_CODE_SELECT_RX_LSB    3
#define BT_CONTROLLER_LOOPBACK_CODE_SELECT_RX_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_LOOPBACK_COUNTER_DATA_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_LOOPBACK_COUNTER_DATA_POS    2
#define BT_CONTROLLER_LOOPBACK_FILTER_LOOPBACK_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_LOOPBACK_FILTER_LOOPBACK_POS    1
#define BT_CONTROLLER_LOOPBACK_FIFO_LOOPBACK_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_LOOPBACK_FIFO_LOOPBACK_POS    0

#define BT_CONTROLLER_LOOPBACK_LONG_NSHORT_RST    0x0
#define BT_CONTROLLER_LOOPBACK_TI_LOOPBACK_RST    0x1
#define BT_CONTROLLER_LOOPBACK_DOWN_LOOPBACK_RST    0x0
#define BT_CONTROLLER_LOOPBACK_UP_LOOPBACK_RST    0x0
#define BT_CONTROLLER_LOOPBACK_CVSD_EN_RST    0x0
#define BT_CONTROLLER_LOOPBACK_FRAMESYNC_SEL_RST    0x0
#define BT_CONTROLLER_LOOPBACK_CODE_CONV_SEL_RST    0x0
#define BT_CONTROLLER_LOOPBACK_CODE_SELECT_TX_RST    0x0
#define BT_CONTROLLER_LOOPBACK_CODE_SELECT_RX_RST    0x0
#define BT_CONTROLLER_LOOPBACK_COUNTER_DATA_RST    0x0
#define BT_CONTROLLER_LOOPBACK_FILTER_LOOPBACK_RST    0x0
#define BT_CONTROLLER_LOOPBACK_FIFO_LOOPBACK_RST    0x0

static inline void bt_controller_loopback_pack(struct cl_chip *chip, u8 long_nshort, u8 ti_loopback, u8 down_loopback, u8 up_loopback, u8 cvsd_en, u8 framesync_sel, u8 code_conv_sel, u8 code_select_tx, u8 code_select_rx, u8 counter_data, u8 filter_loopback, u8 fifo_loopback)
{
	ASSERT_ERR_CHIP((((u32)long_nshort << 15) & ~((u32)0x00008000)) == 0);
	ASSERT_ERR_CHIP((((u32)ti_loopback << 14) & ~((u32)0x00004000)) == 0);
	ASSERT_ERR_CHIP((((u32)down_loopback << 13) & ~((u32)0x00002000)) == 0);
	ASSERT_ERR_CHIP((((u32)up_loopback << 12) & ~((u32)0x00001000)) == 0);
	ASSERT_ERR_CHIP((((u32)cvsd_en << 11) & ~((u32)0x00000800)) == 0);
	ASSERT_ERR_CHIP((((u32)framesync_sel << 10) & ~((u32)0x00000400)) == 0);
	ASSERT_ERR_CHIP((((u32)code_conv_sel << 9) & ~((u32)0x00000200)) == 0);
	ASSERT_ERR_CHIP((((u32)code_select_tx << 6) & ~((u32)0x000001C0)) == 0);
	ASSERT_ERR_CHIP((((u32)code_select_rx << 3) & ~((u32)0x00000038)) == 0);
	ASSERT_ERR_CHIP((((u32)counter_data << 2) & ~((u32)0x00000004)) == 0);
	ASSERT_ERR_CHIP((((u32)filter_loopback << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)fifo_loopback << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LOOPBACK_ADDR, ((u32)long_nshort << 15) | ((u32)ti_loopback << 14) | ((u32)down_loopback << 13) | ((u32)up_loopback << 12) | ((u32)cvsd_en << 11) | ((u32)framesync_sel << 10) | ((u32)code_conv_sel << 9) | ((u32)code_select_tx << 6) | ((u32)code_select_rx << 3) | ((u32)counter_data << 2) | ((u32)filter_loopback << 1) | ((u32)fifo_loopback << 0));
}

static inline void bt_controller_loopback_unpack(struct cl_chip *chip, u8 *long_nshort, u8 *ti_loopback, u8 *down_loopback, u8 *up_loopback, u8 *cvsd_en, u8 *framesync_sel, u8 *code_conv_sel, u8 *code_select_tx, u8 *code_select_rx, u8 *counter_data, u8 *filter_loopback, u8 *fifo_loopback)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_ADDR);

	*long_nshort = (local_val & ((u32)0x00008000)) >> 15;
	*ti_loopback = (local_val & ((u32)0x00004000)) >> 14;
	*down_loopback = (local_val & ((u32)0x00002000)) >> 13;
	*up_loopback = (local_val & ((u32)0x00001000)) >> 12;
	*cvsd_en = (local_val & ((u32)0x00000800)) >> 11;
	*framesync_sel = (local_val & ((u32)0x00000400)) >> 10;
	*code_conv_sel = (local_val & ((u32)0x00000200)) >> 9;
	*code_select_tx = (local_val & ((u32)0x000001C0)) >> 6;
	*code_select_rx = (local_val & ((u32)0x00000038)) >> 3;
	*counter_data = (local_val & ((u32)0x00000004)) >> 2;
	*filter_loopback = (local_val & ((u32)0x00000002)) >> 1;
	*fifo_loopback = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_loopback_long_nshort_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline void bt_controller_loopback_long_nshort_setf(struct cl_chip *chip, u8 longnshort)
{
	ASSERT_ERR_CHIP((((u32)longnshort << 15) & ~((u32)0x00008000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LOOPBACK_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_ADDR) & ~((u32)0x00008000)) | ((u32)longnshort << 15));
}

static inline u8 bt_controller_loopback_ti_loopback_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_ADDR);

	return (u8)((local_val & ((u32)0x00004000)) >> 14);
}

static inline void bt_controller_loopback_ti_loopback_setf(struct cl_chip *chip, u8 tiloopback)
{
	ASSERT_ERR_CHIP((((u32)tiloopback << 14) & ~((u32)0x00004000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LOOPBACK_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_ADDR) & ~((u32)0x00004000)) | ((u32)tiloopback << 14));
}

static inline u8 bt_controller_loopback_down_loopback_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_ADDR);

	return (u8)((local_val & ((u32)0x00002000)) >> 13);
}

static inline void bt_controller_loopback_down_loopback_setf(struct cl_chip *chip, u8 downloopback)
{
	ASSERT_ERR_CHIP((((u32)downloopback << 13) & ~((u32)0x00002000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LOOPBACK_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_ADDR) & ~((u32)0x00002000)) | ((u32)downloopback << 13));
}

static inline u8 bt_controller_loopback_up_loopback_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_ADDR);

	return (u8)((local_val & ((u32)0x00001000)) >> 12);
}

static inline void bt_controller_loopback_up_loopback_setf(struct cl_chip *chip, u8 uploopback)
{
	ASSERT_ERR_CHIP((((u32)uploopback << 12) & ~((u32)0x00001000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LOOPBACK_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_ADDR) & ~((u32)0x00001000)) | ((u32)uploopback << 12));
}

static inline u8 bt_controller_loopback_cvsd_en_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_ADDR);

	return (u8)((local_val & ((u32)0x00000800)) >> 11);
}

static inline void bt_controller_loopback_cvsd_en_setf(struct cl_chip *chip, u8 cvsden)
{
	ASSERT_ERR_CHIP((((u32)cvsden << 11) & ~((u32)0x00000800)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LOOPBACK_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_ADDR) & ~((u32)0x00000800)) | ((u32)cvsden << 11));
}

static inline u8 bt_controller_loopback_framesync_sel_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_ADDR);

	return (u8)((local_val & ((u32)0x00000400)) >> 10);
}

static inline void bt_controller_loopback_framesync_sel_setf(struct cl_chip *chip, u8 framesyncsel)
{
	ASSERT_ERR_CHIP((((u32)framesyncsel << 10) & ~((u32)0x00000400)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LOOPBACK_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_ADDR) & ~((u32)0x00000400)) | ((u32)framesyncsel << 10));
}

static inline u8 bt_controller_loopback_code_conv_sel_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_ADDR);

	return (u8)((local_val & ((u32)0x00000200)) >> 9);
}

static inline void bt_controller_loopback_code_conv_sel_setf(struct cl_chip *chip, u8 codeconvsel)
{
	ASSERT_ERR_CHIP((((u32)codeconvsel << 9) & ~((u32)0x00000200)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LOOPBACK_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_ADDR) & ~((u32)0x00000200)) | ((u32)codeconvsel << 9));
}

static inline u8 bt_controller_loopback_code_select_tx_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_ADDR);

	return (u8)((local_val & ((u32)0x000001C0)) >> 6);
}

static inline void bt_controller_loopback_code_select_tx_setf(struct cl_chip *chip, u8 codeselecttx)
{
	ASSERT_ERR_CHIP((((u32)codeselecttx << 6) & ~((u32)0x000001C0)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LOOPBACK_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_ADDR) & ~((u32)0x000001C0)) | ((u32)codeselecttx << 6));
}

static inline u8 bt_controller_loopback_code_select_rx_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_ADDR);

	return (u8)((local_val & ((u32)0x00000038)) >> 3);
}

static inline void bt_controller_loopback_code_select_rx_setf(struct cl_chip *chip, u8 codeselectrx)
{
	ASSERT_ERR_CHIP((((u32)codeselectrx << 3) & ~((u32)0x00000038)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LOOPBACK_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_ADDR) & ~((u32)0x00000038)) | ((u32)codeselectrx << 3));
}

static inline u8 bt_controller_loopback_counter_data_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline void bt_controller_loopback_counter_data_setf(struct cl_chip *chip, u8 counterdata)
{
	ASSERT_ERR_CHIP((((u32)counterdata << 2) & ~((u32)0x00000004)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LOOPBACK_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_ADDR) & ~((u32)0x00000004)) | ((u32)counterdata << 2));
}

static inline u8 bt_controller_loopback_filter_loopback_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_loopback_filter_loopback_setf(struct cl_chip *chip, u8 filterloopback)
{
	ASSERT_ERR_CHIP((((u32)filterloopback << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LOOPBACK_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_ADDR) & ~((u32)0x00000002)) | ((u32)filterloopback << 1));
}

static inline u8 bt_controller_loopback_fifo_loopback_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_loopback_fifo_loopback_setf(struct cl_chip *chip, u8 fifoloopback)
{
	ASSERT_ERR_CHIP((((u32)fifoloopback << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LOOPBACK_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_ADDR) & ~((u32)0x00000001)) | ((u32)fifoloopback << 0));
}

/**
 * @brief IIS_CON_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:10 iis_con_reg_15_10_bits_are_reserved 0x0
 *    09    Xor_msb_en                0
 *    08    rx_no_delay               0
 *    07    iis_codec_en              0
 *    06    IIS_fifo_loopback         0
 *    05    iis_counter_data          0
 *    04    iis_ms                    1
 *    03    sample_length             0
 *    02    loopback                  0
 *    01    mono_stereo               0
 *    00    data_format               0
 * </pre>
 */
#define BT_CONTROLLER_IIS_CON_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000001C4)
#define BT_CONTROLLER_IIS_CON_REG_OFFSET      0x000001C4
#define BT_CONTROLLER_IIS_CON_REG_INDEX       0x00000071
#define BT_CONTROLLER_IIS_CON_REG_RESET       0x00000010

static inline u32 bt_controller_iis_con_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_IIS_CON_REG_ADDR);
}

static inline void bt_controller_iis_con_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IIS_CON_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IIS_CON_REG_IIS_CON_REG_15_10_BITS_ARE_RESERVED_MASK    ((u32)0x0000FC00)
#define BT_CONTROLLER_IIS_CON_REG_IIS_CON_REG_15_10_BITS_ARE_RESERVED_LSB    10
#define BT_CONTROLLER_IIS_CON_REG_IIS_CON_REG_15_10_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000006)
#define BT_CONTROLLER_IIS_CON_REG_XOR_MSB_EN_BIT    ((u32)0x00000200)
#define BT_CONTROLLER_IIS_CON_REG_XOR_MSB_EN_POS    9
#define BT_CONTROLLER_IIS_CON_REG_RX_NO_DELAY_BIT    ((u32)0x00000100)
#define BT_CONTROLLER_IIS_CON_REG_RX_NO_DELAY_POS    8
#define BT_CONTROLLER_IIS_CON_REG_IIS_CODEC_EN_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_IIS_CON_REG_IIS_CODEC_EN_POS    7
#define BT_CONTROLLER_IIS_CON_REG_IIS_FIFO_LOOPBACK_BIT    ((u32)0x00000040)
#define BT_CONTROLLER_IIS_CON_REG_IIS_FIFO_LOOPBACK_POS    6
#define BT_CONTROLLER_IIS_CON_REG_IIS_COUNTER_DATA_BIT    ((u32)0x00000020)
#define BT_CONTROLLER_IIS_CON_REG_IIS_COUNTER_DATA_POS    5
#define BT_CONTROLLER_IIS_CON_REG_IIS_MS_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_IIS_CON_REG_IIS_MS_POS    4
#define BT_CONTROLLER_IIS_CON_REG_SAMPLE_LENGTH_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_IIS_CON_REG_SAMPLE_LENGTH_POS    3
#define BT_CONTROLLER_IIS_CON_REG_LOOPBACK_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_IIS_CON_REG_LOOPBACK_POS    2
#define BT_CONTROLLER_IIS_CON_REG_MONO_STEREO_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_IIS_CON_REG_MONO_STEREO_POS    1
#define BT_CONTROLLER_IIS_CON_REG_DATA_FORMAT_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_IIS_CON_REG_DATA_FORMAT_POS    0

#define BT_CONTROLLER_IIS_CON_REG_IIS_CON_REG_15_10_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_IIS_CON_REG_XOR_MSB_EN_RST    0x0
#define BT_CONTROLLER_IIS_CON_REG_RX_NO_DELAY_RST    0x0
#define BT_CONTROLLER_IIS_CON_REG_IIS_CODEC_EN_RST    0x0
#define BT_CONTROLLER_IIS_CON_REG_IIS_FIFO_LOOPBACK_RST    0x0
#define BT_CONTROLLER_IIS_CON_REG_IIS_COUNTER_DATA_RST    0x0
#define BT_CONTROLLER_IIS_CON_REG_IIS_MS_RST    0x1
#define BT_CONTROLLER_IIS_CON_REG_SAMPLE_LENGTH_RST    0x0
#define BT_CONTROLLER_IIS_CON_REG_LOOPBACK_RST    0x0
#define BT_CONTROLLER_IIS_CON_REG_MONO_STEREO_RST    0x0
#define BT_CONTROLLER_IIS_CON_REG_DATA_FORMAT_RST    0x0

static inline void bt_controller_iis_con_reg_pack(struct cl_chip *chip, u8 iis_con_reg_15_10_bits_are_reserved, u8 xor_msb_en, u8 rx_no_delay, u8 iis_codec_en, u8 iis_fifo_loopback, u8 iis_counter_data, u8 iis_ms, u8 sample_length, u8 loopback, u8 mono_stereo, u8 data_format)
{
	ASSERT_ERR_CHIP((((u32)iis_con_reg_15_10_bits_are_reserved << 10) & ~((u32)0x0000FC00)) == 0);
	ASSERT_ERR_CHIP((((u32)xor_msb_en << 9) & ~((u32)0x00000200)) == 0);
	ASSERT_ERR_CHIP((((u32)rx_no_delay << 8) & ~((u32)0x00000100)) == 0);
	ASSERT_ERR_CHIP((((u32)iis_codec_en << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)iis_fifo_loopback << 6) & ~((u32)0x00000040)) == 0);
	ASSERT_ERR_CHIP((((u32)iis_counter_data << 5) & ~((u32)0x00000020)) == 0);
	ASSERT_ERR_CHIP((((u32)iis_ms << 4) & ~((u32)0x00000010)) == 0);
	ASSERT_ERR_CHIP((((u32)sample_length << 3) & ~((u32)0x00000008)) == 0);
	ASSERT_ERR_CHIP((((u32)loopback << 2) & ~((u32)0x00000004)) == 0);
	ASSERT_ERR_CHIP((((u32)mono_stereo << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)data_format << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IIS_CON_REG_ADDR, ((u32)iis_con_reg_15_10_bits_are_reserved << 10) | ((u32)xor_msb_en << 9) | ((u32)rx_no_delay << 8) | ((u32)iis_codec_en << 7) | ((u32)iis_fifo_loopback << 6) | ((u32)iis_counter_data << 5) | ((u32)iis_ms << 4) | ((u32)sample_length << 3) | ((u32)loopback << 2) | ((u32)mono_stereo << 1) | ((u32)data_format << 0));
}

static inline void bt_controller_iis_con_reg_unpack(struct cl_chip *chip, u8 *iis_con_reg_15_10_bits_are_reserved, u8 *xor_msb_en, u8 *rx_no_delay, u8 *iis_codec_en, u8 *iis_fifo_loopback, u8 *iis_counter_data, u8 *iis_ms, u8 *sample_length, u8 *loopback, u8 *mono_stereo, u8 *data_format)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IIS_CON_REG_ADDR);

	*iis_con_reg_15_10_bits_are_reserved = (local_val & ((u32)0x0000FC00)) >> 10;
	*xor_msb_en = (local_val & ((u32)0x00000200)) >> 9;
	*rx_no_delay = (local_val & ((u32)0x00000100)) >> 8;
	*iis_codec_en = (local_val & ((u32)0x00000080)) >> 7;
	*iis_fifo_loopback = (local_val & ((u32)0x00000040)) >> 6;
	*iis_counter_data = (local_val & ((u32)0x00000020)) >> 5;
	*iis_ms = (local_val & ((u32)0x00000010)) >> 4;
	*sample_length = (local_val & ((u32)0x00000008)) >> 3;
	*loopback = (local_val & ((u32)0x00000004)) >> 2;
	*mono_stereo = (local_val & ((u32)0x00000002)) >> 1;
	*data_format = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_iis_con_reg_iis_con_reg_15_10_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IIS_CON_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FC00)) >> 10);
}

static inline u8 bt_controller_iis_con_reg_xor_msb_en_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IIS_CON_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000200)) >> 9);
}

static inline void bt_controller_iis_con_reg_xor_msb_en_setf(struct cl_chip *chip, u8 xormsben)
{
	ASSERT_ERR_CHIP((((u32)xormsben << 9) & ~((u32)0x00000200)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IIS_CON_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_IIS_CON_REG_ADDR) & ~((u32)0x00000200)) | ((u32)xormsben << 9));
}

static inline u8 bt_controller_iis_con_reg_rx_no_delay_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IIS_CON_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000100)) >> 8);
}

static inline void bt_controller_iis_con_reg_rx_no_delay_setf(struct cl_chip *chip, u8 rxnodelay)
{
	ASSERT_ERR_CHIP((((u32)rxnodelay << 8) & ~((u32)0x00000100)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IIS_CON_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_IIS_CON_REG_ADDR) & ~((u32)0x00000100)) | ((u32)rxnodelay << 8));
}

static inline u8 bt_controller_iis_con_reg_iis_codec_en_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IIS_CON_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline void bt_controller_iis_con_reg_iis_codec_en_setf(struct cl_chip *chip, u8 iiscodecen)
{
	ASSERT_ERR_CHIP((((u32)iiscodecen << 7) & ~((u32)0x00000080)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IIS_CON_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_IIS_CON_REG_ADDR) & ~((u32)0x00000080)) | ((u32)iiscodecen << 7));
}

static inline u8 bt_controller_iis_con_reg_iis_fifo_loopback_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IIS_CON_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000040)) >> 6);
}

static inline void bt_controller_iis_con_reg_iis_fifo_loopback_setf(struct cl_chip *chip, u8 iisfifoloopback)
{
	ASSERT_ERR_CHIP((((u32)iisfifoloopback << 6) & ~((u32)0x00000040)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IIS_CON_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_IIS_CON_REG_ADDR) & ~((u32)0x00000040)) | ((u32)iisfifoloopback << 6));
}

static inline u8 bt_controller_iis_con_reg_iis_counter_data_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IIS_CON_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000020)) >> 5);
}

static inline void bt_controller_iis_con_reg_iis_counter_data_setf(struct cl_chip *chip, u8 iiscounterdata)
{
	ASSERT_ERR_CHIP((((u32)iiscounterdata << 5) & ~((u32)0x00000020)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IIS_CON_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_IIS_CON_REG_ADDR) & ~((u32)0x00000020)) | ((u32)iiscounterdata << 5));
}

static inline u8 bt_controller_iis_con_reg_iis_ms_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IIS_CON_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline void bt_controller_iis_con_reg_iis_ms_setf(struct cl_chip *chip, u8 iisms)
{
	ASSERT_ERR_CHIP((((u32)iisms << 4) & ~((u32)0x00000010)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IIS_CON_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_IIS_CON_REG_ADDR) & ~((u32)0x00000010)) | ((u32)iisms << 4));
}

static inline u8 bt_controller_iis_con_reg_sample_length_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IIS_CON_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline void bt_controller_iis_con_reg_sample_length_setf(struct cl_chip *chip, u8 samplelength)
{
	ASSERT_ERR_CHIP((((u32)samplelength << 3) & ~((u32)0x00000008)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IIS_CON_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_IIS_CON_REG_ADDR) & ~((u32)0x00000008)) | ((u32)samplelength << 3));
}

static inline u8 bt_controller_iis_con_reg_loopback_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IIS_CON_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline void bt_controller_iis_con_reg_loopback_setf(struct cl_chip *chip, u8 loopback)
{
	ASSERT_ERR_CHIP((((u32)loopback << 2) & ~((u32)0x00000004)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IIS_CON_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_IIS_CON_REG_ADDR) & ~((u32)0x00000004)) | ((u32)loopback << 2));
}

static inline u8 bt_controller_iis_con_reg_mono_stereo_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IIS_CON_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_iis_con_reg_mono_stereo_setf(struct cl_chip *chip, u8 monostereo)
{
	ASSERT_ERR_CHIP((((u32)monostereo << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IIS_CON_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_IIS_CON_REG_ADDR) & ~((u32)0x00000002)) | ((u32)monostereo << 1));
}

static inline u8 bt_controller_iis_con_reg_data_format_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IIS_CON_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_iis_con_reg_data_format_setf(struct cl_chip *chip, u8 dataformat)
{
	ASSERT_ERR_CHIP((((u32)dataformat << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IIS_CON_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_IIS_CON_REG_ADDR) & ~((u32)0x00000001)) | ((u32)dataformat << 0));
}

/**
 * @brief MAP_REG_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 AFH_channel_map_bits_15_downto_0 0xFFFF
 * </pre>
 */
#define BT_CONTROLLER_MAP_REG_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000001C8)
#define BT_CONTROLLER_MAP_REG_0_OFFSET      0x000001C8
#define BT_CONTROLLER_MAP_REG_0_INDEX       0x00000072
#define BT_CONTROLLER_MAP_REG_0_RESET       0x0000FFFF

static inline void bt_controller_map_reg_0_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_MAP_REG_0_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_MAP_REG_0_AFH_CHANNEL_MAP_BITS_15_DOWNTO_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_MAP_REG_0_AFH_CHANNEL_MAP_BITS_15_DOWNTO_0_LSB    0
#define BT_CONTROLLER_MAP_REG_0_AFH_CHANNEL_MAP_BITS_15_DOWNTO_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_MAP_REG_0_AFH_CHANNEL_MAP_BITS_15_DOWNTO_0_RST    0xFFFF

static inline void bt_controller_map_reg_0_afh_channel_map_bits_15_downto_0_setf(struct cl_chip *chip, u16 afhchannelmapbits15downto0)
{
	ASSERT_ERR_CHIP((((u32)afhchannelmapbits15downto0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_MAP_REG_0_ADDR, (u32)afhchannelmapbits15downto0 << 0);
}

/**
 * @brief MAP_REG_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 AFH_channel_map_bits_31_downto_16 0xFFFF
 * </pre>
 */
#define BT_CONTROLLER_MAP_REG_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000001CC)
#define BT_CONTROLLER_MAP_REG_1_OFFSET      0x000001CC
#define BT_CONTROLLER_MAP_REG_1_INDEX       0x00000073
#define BT_CONTROLLER_MAP_REG_1_RESET       0x0000FFFF

static inline void bt_controller_map_reg_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_MAP_REG_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_MAP_REG_1_AFH_CHANNEL_MAP_BITS_31_DOWNTO_16_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_MAP_REG_1_AFH_CHANNEL_MAP_BITS_31_DOWNTO_16_LSB    0
#define BT_CONTROLLER_MAP_REG_1_AFH_CHANNEL_MAP_BITS_31_DOWNTO_16_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_MAP_REG_1_AFH_CHANNEL_MAP_BITS_31_DOWNTO_16_RST    0xFFFF

static inline void bt_controller_map_reg_1_afh_channel_map_bits_31_downto_16_setf(struct cl_chip *chip, u16 afhchannelmapbits31downto16)
{
	ASSERT_ERR_CHIP((((u32)afhchannelmapbits31downto16 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_MAP_REG_1_ADDR, (u32)afhchannelmapbits31downto16 << 0);
}

/**
 * @brief MAP_REG_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 AFH_channel_map_bits_47_downto_32 0xFFFF
 * </pre>
 */
#define BT_CONTROLLER_MAP_REG_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000001D0)
#define BT_CONTROLLER_MAP_REG_2_OFFSET      0x000001D0
#define BT_CONTROLLER_MAP_REG_2_INDEX       0x00000074
#define BT_CONTROLLER_MAP_REG_2_RESET       0x0000FFFF

static inline void bt_controller_map_reg_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_MAP_REG_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_MAP_REG_2_AFH_CHANNEL_MAP_BITS_47_DOWNTO_32_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_MAP_REG_2_AFH_CHANNEL_MAP_BITS_47_DOWNTO_32_LSB    0
#define BT_CONTROLLER_MAP_REG_2_AFH_CHANNEL_MAP_BITS_47_DOWNTO_32_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_MAP_REG_2_AFH_CHANNEL_MAP_BITS_47_DOWNTO_32_RST    0xFFFF

static inline void bt_controller_map_reg_2_afh_channel_map_bits_47_downto_32_setf(struct cl_chip *chip, u16 afhchannelmapbits47downto32)
{
	ASSERT_ERR_CHIP((((u32)afhchannelmapbits47downto32 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_MAP_REG_2_ADDR, (u32)afhchannelmapbits47downto32 << 0);
}

/**
 * @brief MAP_REG_3 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 AFH_channel_map_bits_63_downto_48 0xFFFF
 * </pre>
 */
#define BT_CONTROLLER_MAP_REG_3_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000001D4)
#define BT_CONTROLLER_MAP_REG_3_OFFSET      0x000001D4
#define BT_CONTROLLER_MAP_REG_3_INDEX       0x00000075
#define BT_CONTROLLER_MAP_REG_3_RESET       0x0000FFFF

static inline void bt_controller_map_reg_3_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_MAP_REG_3_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_MAP_REG_3_AFH_CHANNEL_MAP_BITS_63_DOWNTO_48_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_MAP_REG_3_AFH_CHANNEL_MAP_BITS_63_DOWNTO_48_LSB    0
#define BT_CONTROLLER_MAP_REG_3_AFH_CHANNEL_MAP_BITS_63_DOWNTO_48_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_MAP_REG_3_AFH_CHANNEL_MAP_BITS_63_DOWNTO_48_RST    0xFFFF

static inline void bt_controller_map_reg_3_afh_channel_map_bits_63_downto_48_setf(struct cl_chip *chip, u16 afhchannelmapbits63downto48)
{
	ASSERT_ERR_CHIP((((u32)afhchannelmapbits63downto48 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_MAP_REG_3_ADDR, (u32)afhchannelmapbits63downto48 << 0);
}

/**
 * @brief MAP_REG_4 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    AFH_channel_enable        0
 *    14:00 AFH_channel_map_bits_78_down_to_64 0x7F
 * </pre>
 */
#define BT_CONTROLLER_MAP_REG_4_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000001D8)
#define BT_CONTROLLER_MAP_REG_4_OFFSET      0x000001D8
#define BT_CONTROLLER_MAP_REG_4_INDEX       0x00000076
#define BT_CONTROLLER_MAP_REG_4_RESET       0x0000007F

static inline void bt_controller_map_reg_4_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_MAP_REG_4_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_MAP_REG_4_AFH_CHANNEL_ENABLE_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_MAP_REG_4_AFH_CHANNEL_ENABLE_POS    15
#define BT_CONTROLLER_MAP_REG_4_AFH_CHANNEL_MAP_BITS_78_DOWN_TO_64_MASK    ((u32)0x00007FFF)
#define BT_CONTROLLER_MAP_REG_4_AFH_CHANNEL_MAP_BITS_78_DOWN_TO_64_LSB    0
#define BT_CONTROLLER_MAP_REG_4_AFH_CHANNEL_MAP_BITS_78_DOWN_TO_64_WIDTH    ((u32)0x0000000F)

#define BT_CONTROLLER_MAP_REG_4_AFH_CHANNEL_ENABLE_RST    0x0
#define BT_CONTROLLER_MAP_REG_4_AFH_CHANNEL_MAP_BITS_78_DOWN_TO_64_RST    0x7F

static inline void bt_controller_map_reg_4_pack(struct cl_chip *chip, u8 afh_channel_enable, u16 afh_channel_map_bits_78_down_to_64)
{
	ASSERT_ERR_CHIP((((u32)afh_channel_enable << 15) & ~((u32)0x00008000)) == 0);
	ASSERT_ERR_CHIP((((u32)afh_channel_map_bits_78_down_to_64 << 0) & ~((u32)0x00007FFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_MAP_REG_4_ADDR, ((u32)afh_channel_enable << 15) | ((u32)afh_channel_map_bits_78_down_to_64 << 0));
}

static inline void bt_controller_map_reg_4_afh_channel_enable_setf(struct cl_chip *chip, u8 afhchannelenable)
{
	ASSERT_ERR_CHIP((((u32)afhchannelenable << 15) & ~((u32)0x00008000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_MAP_REG_4_ADDR, (cl_reg_read(chip, BT_CONTROLLER_MAP_REG_4_ADDR) & ~((u32)0x00008000)) | ((u32)afhchannelenable << 15));
}

static inline void bt_controller_map_reg_4_afh_channel_map_bits_78_down_to_64_setf(struct cl_chip *chip, u16 afhchannelmapbits78downto64)
{
	ASSERT_ERR_CHIP((((u32)afhchannelmapbits78downto64 << 0) & ~((u32)0x00007FFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_MAP_REG_4_ADDR, (cl_reg_read(chip, BT_CONTROLLER_MAP_REG_4_ADDR) & ~((u32)0x00007FFF)) | ((u32)afhchannelmapbits78downto64 << 0));
}

/**
 * @brief FIFO_CTRL_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:11 fifo_cntrl_reg_15_to_11_bits_are_reserved 0x0
 *    10    Slave_overrride           0
 *    09    fifo_cntrl_reg_9th_bit_is_reserved 0
 *    08:06 Sco_number                0x0
 *    05    Rcnt_pkt_flush            0
 *    04    PCM2                      1
 *    03    Host2                     0
 *    02    PCM1                      0
 *    01    Host1                     0
 *    00    Fifo1_2                   0
 * </pre>
 */
#define BT_CONTROLLER_FIFO_CTRL_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000001DC)
#define BT_CONTROLLER_FIFO_CTRL_REG_OFFSET      0x000001DC
#define BT_CONTROLLER_FIFO_CTRL_REG_INDEX       0x00000077
#define BT_CONTROLLER_FIFO_CTRL_REG_RESET       0x00000010

static inline u32 bt_controller_fifo_ctrl_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_FIFO_CTRL_REG_ADDR);
}

static inline void bt_controller_fifo_ctrl_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_FIFO_CTRL_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_FIFO_CTRL_REG_FIFO_CNTRL_REG_15_TO_11_BITS_ARE_RESERVED_MASK    ((u32)0x0000F800)
#define BT_CONTROLLER_FIFO_CTRL_REG_FIFO_CNTRL_REG_15_TO_11_BITS_ARE_RESERVED_LSB    11
#define BT_CONTROLLER_FIFO_CTRL_REG_FIFO_CNTRL_REG_15_TO_11_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000005)
#define BT_CONTROLLER_FIFO_CTRL_REG_SLAVE_OVERRRIDE_BIT    ((u32)0x00000400)
#define BT_CONTROLLER_FIFO_CTRL_REG_SLAVE_OVERRRIDE_POS    10
#define BT_CONTROLLER_FIFO_CTRL_REG_FIFO_CNTRL_REG_9_TH_BIT_IS_RESERVED_BIT    ((u32)0x00000200)
#define BT_CONTROLLER_FIFO_CTRL_REG_FIFO_CNTRL_REG_9_TH_BIT_IS_RESERVED_POS    9
#define BT_CONTROLLER_FIFO_CTRL_REG_SCO_NUMBER_MASK    ((u32)0x000001C0)
#define BT_CONTROLLER_FIFO_CTRL_REG_SCO_NUMBER_LSB    6
#define BT_CONTROLLER_FIFO_CTRL_REG_SCO_NUMBER_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_FIFO_CTRL_REG_RCNT_PKT_FLUSH_BIT    ((u32)0x00000020)
#define BT_CONTROLLER_FIFO_CTRL_REG_RCNT_PKT_FLUSH_POS    5
#define BT_CONTROLLER_FIFO_CTRL_REG_PCM_2_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_FIFO_CTRL_REG_PCM_2_POS    4
#define BT_CONTROLLER_FIFO_CTRL_REG_HOST_2_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_FIFO_CTRL_REG_HOST_2_POS    3
#define BT_CONTROLLER_FIFO_CTRL_REG_PCM_1_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_FIFO_CTRL_REG_PCM_1_POS    2
#define BT_CONTROLLER_FIFO_CTRL_REG_HOST_1_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_FIFO_CTRL_REG_HOST_1_POS    1
#define BT_CONTROLLER_FIFO_CTRL_REG_FIFO_1_2_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_FIFO_CTRL_REG_FIFO_1_2_POS    0

#define BT_CONTROLLER_FIFO_CTRL_REG_FIFO_CNTRL_REG_15_TO_11_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_FIFO_CTRL_REG_SLAVE_OVERRRIDE_RST    0x0
#define BT_CONTROLLER_FIFO_CTRL_REG_FIFO_CNTRL_REG_9_TH_BIT_IS_RESERVED_RST    0x0
#define BT_CONTROLLER_FIFO_CTRL_REG_SCO_NUMBER_RST    0x0
#define BT_CONTROLLER_FIFO_CTRL_REG_RCNT_PKT_FLUSH_RST    0x0
#define BT_CONTROLLER_FIFO_CTRL_REG_PCM_2_RST    0x1
#define BT_CONTROLLER_FIFO_CTRL_REG_HOST_2_RST    0x0
#define BT_CONTROLLER_FIFO_CTRL_REG_PCM_1_RST    0x0
#define BT_CONTROLLER_FIFO_CTRL_REG_HOST_1_RST    0x0
#define BT_CONTROLLER_FIFO_CTRL_REG_FIFO_1_2_RST    0x0

static inline void bt_controller_fifo_ctrl_reg_pack(struct cl_chip *chip, u8 fifo_cntrl_reg_15_to_11_bits_are_reserved, u8 slave_overrride, u8 fifo_cntrl_reg_9th_bit_is_reserved, u8 sco_number, u8 rcnt_pkt_flush, u8 pcm2, u8 host2, u8 pcm1, u8 host1, u8 fifo1_2)
{
	ASSERT_ERR_CHIP((((u32)fifo_cntrl_reg_15_to_11_bits_are_reserved << 11) & ~((u32)0x0000F800)) == 0);
	ASSERT_ERR_CHIP((((u32)slave_overrride << 10) & ~((u32)0x00000400)) == 0);
	ASSERT_ERR_CHIP((((u32)fifo_cntrl_reg_9th_bit_is_reserved << 9) & ~((u32)0x00000200)) == 0);
	ASSERT_ERR_CHIP((((u32)sco_number << 6) & ~((u32)0x000001C0)) == 0);
	ASSERT_ERR_CHIP((((u32)rcnt_pkt_flush << 5) & ~((u32)0x00000020)) == 0);
	ASSERT_ERR_CHIP((((u32)pcm2 << 4) & ~((u32)0x00000010)) == 0);
	ASSERT_ERR_CHIP((((u32)host2 << 3) & ~((u32)0x00000008)) == 0);
	ASSERT_ERR_CHIP((((u32)pcm1 << 2) & ~((u32)0x00000004)) == 0);
	ASSERT_ERR_CHIP((((u32)host1 << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)fifo1_2 << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_FIFO_CTRL_REG_ADDR, ((u32)fifo_cntrl_reg_15_to_11_bits_are_reserved << 11) | ((u32)slave_overrride << 10) | ((u32)fifo_cntrl_reg_9th_bit_is_reserved << 9) | ((u32)sco_number << 6) | ((u32)rcnt_pkt_flush << 5) | ((u32)pcm2 << 4) | ((u32)host2 << 3) | ((u32)pcm1 << 2) | ((u32)host1 << 1) | ((u32)fifo1_2 << 0));
}

static inline void bt_controller_fifo_ctrl_reg_unpack(struct cl_chip *chip, u8 *fifo_cntrl_reg_15_to_11_bits_are_reserved, u8 *slave_overrride, u8 *fifo_cntrl_reg_9th_bit_is_reserved, u8 *sco_number, u8 *rcnt_pkt_flush, u8 *pcm2, u8 *host2, u8 *pcm1, u8 *host1, u8 *fifo1_2)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FIFO_CTRL_REG_ADDR);

	*fifo_cntrl_reg_15_to_11_bits_are_reserved = (local_val & ((u32)0x0000F800)) >> 11;
	*slave_overrride = (local_val & ((u32)0x00000400)) >> 10;
	*fifo_cntrl_reg_9th_bit_is_reserved = (local_val & ((u32)0x00000200)) >> 9;
	*sco_number = (local_val & ((u32)0x000001C0)) >> 6;
	*rcnt_pkt_flush = (local_val & ((u32)0x00000020)) >> 5;
	*pcm2 = (local_val & ((u32)0x00000010)) >> 4;
	*host2 = (local_val & ((u32)0x00000008)) >> 3;
	*pcm1 = (local_val & ((u32)0x00000004)) >> 2;
	*host1 = (local_val & ((u32)0x00000002)) >> 1;
	*fifo1_2 = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_fifo_ctrl_reg_fifo_cntrl_reg_15_to_11_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FIFO_CTRL_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000F800)) >> 11);
}

static inline u8 bt_controller_fifo_ctrl_reg_slave_overrride_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FIFO_CTRL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000400)) >> 10);
}

static inline void bt_controller_fifo_ctrl_reg_slave_overrride_setf(struct cl_chip *chip, u8 slaveoverrride)
{
	ASSERT_ERR_CHIP((((u32)slaveoverrride << 10) & ~((u32)0x00000400)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_FIFO_CTRL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_FIFO_CTRL_REG_ADDR) & ~((u32)0x00000400)) | ((u32)slaveoverrride << 10));
}

static inline u8 bt_controller_fifo_ctrl_reg_fifo_cntrl_reg_9_th_bit_is_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FIFO_CTRL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000200)) >> 9);
}

static inline u8 bt_controller_fifo_ctrl_reg_sco_number_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FIFO_CTRL_REG_ADDR);

	return (u8)((local_val & ((u32)0x000001C0)) >> 6);
}

static inline u8 bt_controller_fifo_ctrl_reg_rcnt_pkt_flush_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FIFO_CTRL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000020)) >> 5);
}

static inline void bt_controller_fifo_ctrl_reg_rcnt_pkt_flush_setf(struct cl_chip *chip, u8 rcntpktflush)
{
	ASSERT_ERR_CHIP((((u32)rcntpktflush << 5) & ~((u32)0x00000020)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_FIFO_CTRL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_FIFO_CTRL_REG_ADDR) & ~((u32)0x00000020)) | ((u32)rcntpktflush << 5));
}

static inline u8 bt_controller_fifo_ctrl_reg_pcm_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FIFO_CTRL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline void bt_controller_fifo_ctrl_reg_pcm_2_setf(struct cl_chip *chip, u8 pcm2)
{
	ASSERT_ERR_CHIP((((u32)pcm2 << 4) & ~((u32)0x00000010)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_FIFO_CTRL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_FIFO_CTRL_REG_ADDR) & ~((u32)0x00000010)) | ((u32)pcm2 << 4));
}

static inline u8 bt_controller_fifo_ctrl_reg_host_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FIFO_CTRL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline void bt_controller_fifo_ctrl_reg_host_2_setf(struct cl_chip *chip, u8 host2)
{
	ASSERT_ERR_CHIP((((u32)host2 << 3) & ~((u32)0x00000008)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_FIFO_CTRL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_FIFO_CTRL_REG_ADDR) & ~((u32)0x00000008)) | ((u32)host2 << 3));
}

static inline u8 bt_controller_fifo_ctrl_reg_pcm_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FIFO_CTRL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline void bt_controller_fifo_ctrl_reg_pcm_1_setf(struct cl_chip *chip, u8 pcm1)
{
	ASSERT_ERR_CHIP((((u32)pcm1 << 2) & ~((u32)0x00000004)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_FIFO_CTRL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_FIFO_CTRL_REG_ADDR) & ~((u32)0x00000004)) | ((u32)pcm1 << 2));
}

static inline u8 bt_controller_fifo_ctrl_reg_host_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FIFO_CTRL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_fifo_ctrl_reg_host_1_setf(struct cl_chip *chip, u8 host1)
{
	ASSERT_ERR_CHIP((((u32)host1 << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_FIFO_CTRL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_FIFO_CTRL_REG_ADDR) & ~((u32)0x00000002)) | ((u32)host1 << 1));
}

static inline u8 bt_controller_fifo_ctrl_reg_fifo_1_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FIFO_CTRL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_fifo_ctrl_reg_fifo_1_2_setf(struct cl_chip *chip, u8 fifo12)
{
	ASSERT_ERR_CHIP((((u32)fifo12 << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_FIFO_CTRL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_FIFO_CTRL_REG_ADDR) & ~((u32)0x00000001)) | ((u32)fifo12 << 0));
}

/**
 * @brief SCO_FIFO_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 sco_fifo1_data            0x0
 * </pre>
 */
#define BT_CONTROLLER_SCO_FIFO_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000001E0)
#define BT_CONTROLLER_SCO_FIFO_1_OFFSET      0x000001E0
#define BT_CONTROLLER_SCO_FIFO_1_INDEX       0x00000078
#define BT_CONTROLLER_SCO_FIFO_1_RESET       0x00000000

static inline u32 bt_controller_sco_fifo_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_SCO_FIFO_1_ADDR);
}

static inline void bt_controller_sco_fifo_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_SCO_FIFO_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_SCO_FIFO_1_SCO_FIFO_1_DATA_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_SCO_FIFO_1_SCO_FIFO_1_DATA_LSB    0
#define BT_CONTROLLER_SCO_FIFO_1_SCO_FIFO_1_DATA_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_SCO_FIFO_1_SCO_FIFO_1_DATA_RST    0x0

static inline u16 bt_controller_sco_fifo_1_sco_fifo_1_data_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SCO_FIFO_1_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_sco_fifo_1_sco_fifo_1_data_setf(struct cl_chip *chip, u16 scofifo1data)
{
	ASSERT_ERR_CHIP((((u32)scofifo1data << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SCO_FIFO_1_ADDR, (u32)scofifo1data << 0);
}

/**
 * @brief IIS_PRESCALAR_REG_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 Terminal_count2           0x01
 *    07:00 Terminal_count1           0x02
 * </pre>
 */
#define BT_CONTROLLER_IIS_PRESCALAR_REG_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000001E4)
#define BT_CONTROLLER_IIS_PRESCALAR_REG_1_OFFSET      0x000001E4
#define BT_CONTROLLER_IIS_PRESCALAR_REG_1_INDEX       0x00000079
#define BT_CONTROLLER_IIS_PRESCALAR_REG_1_RESET       0x00000102

static inline u32 bt_controller_iis_prescalar_reg_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_IIS_PRESCALAR_REG_1_ADDR);
}

static inline void bt_controller_iis_prescalar_reg_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IIS_PRESCALAR_REG_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IIS_PRESCALAR_REG_1_TERMINAL_COUNT_2_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_IIS_PRESCALAR_REG_1_TERMINAL_COUNT_2_LSB    8
#define BT_CONTROLLER_IIS_PRESCALAR_REG_1_TERMINAL_COUNT_2_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_IIS_PRESCALAR_REG_1_TERMINAL_COUNT_1_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_IIS_PRESCALAR_REG_1_TERMINAL_COUNT_1_LSB    0
#define BT_CONTROLLER_IIS_PRESCALAR_REG_1_TERMINAL_COUNT_1_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_IIS_PRESCALAR_REG_1_TERMINAL_COUNT_2_RST    0x01
#define BT_CONTROLLER_IIS_PRESCALAR_REG_1_TERMINAL_COUNT_1_RST    0x02

static inline void bt_controller_iis_prescalar_reg_1_pack(struct cl_chip *chip, u8 terminal_count2, u8 terminal_count1)
{
	ASSERT_ERR_CHIP((((u32)terminal_count2 << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)terminal_count1 << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IIS_PRESCALAR_REG_1_ADDR, ((u32)terminal_count2 << 8) | ((u32)terminal_count1 << 0));
}

static inline void bt_controller_iis_prescalar_reg_1_unpack(struct cl_chip *chip, u8 *terminal_count2, u8 *terminal_count1)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IIS_PRESCALAR_REG_1_ADDR);

	*terminal_count2 = (local_val & ((u32)0x0000FF00)) >> 8;
	*terminal_count1 = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u8 bt_controller_iis_prescalar_reg_1_terminal_count_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IIS_PRESCALAR_REG_1_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_iis_prescalar_reg_1_terminal_count_2_setf(struct cl_chip *chip, u8 terminalcount2)
{
	ASSERT_ERR_CHIP((((u32)terminalcount2 << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IIS_PRESCALAR_REG_1_ADDR, (cl_reg_read(chip, BT_CONTROLLER_IIS_PRESCALAR_REG_1_ADDR) & ~((u32)0x0000FF00)) | ((u32)terminalcount2 << 8));
}

static inline u8 bt_controller_iis_prescalar_reg_1_terminal_count_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IIS_PRESCALAR_REG_1_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

static inline void bt_controller_iis_prescalar_reg_1_terminal_count_1_setf(struct cl_chip *chip, u8 terminalcount1)
{
	ASSERT_ERR_CHIP((((u32)terminalcount1 << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IIS_PRESCALAR_REG_1_ADDR, (cl_reg_read(chip, BT_CONTROLLER_IIS_PRESCALAR_REG_1_ADDR) & ~((u32)0x000000FF)) | ((u32)terminalcount1 << 0));
}

/**
 * @brief IIS_PRESCALAR_REG_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 Terminal_count4           0x03
 *    07:00 Terminal_count3           0x02
 * </pre>
 */
#define BT_CONTROLLER_IIS_PRESCALAR_REG_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000001E8)
#define BT_CONTROLLER_IIS_PRESCALAR_REG_2_OFFSET      0x000001E8
#define BT_CONTROLLER_IIS_PRESCALAR_REG_2_INDEX       0x0000007A
#define BT_CONTROLLER_IIS_PRESCALAR_REG_2_RESET       0x00000302

static inline u32 bt_controller_iis_prescalar_reg_2_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_IIS_PRESCALAR_REG_2_ADDR);
}

static inline void bt_controller_iis_prescalar_reg_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IIS_PRESCALAR_REG_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IIS_PRESCALAR_REG_2_TERMINAL_COUNT_4_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_IIS_PRESCALAR_REG_2_TERMINAL_COUNT_4_LSB    8
#define BT_CONTROLLER_IIS_PRESCALAR_REG_2_TERMINAL_COUNT_4_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_IIS_PRESCALAR_REG_2_TERMINAL_COUNT_3_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_IIS_PRESCALAR_REG_2_TERMINAL_COUNT_3_LSB    0
#define BT_CONTROLLER_IIS_PRESCALAR_REG_2_TERMINAL_COUNT_3_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_IIS_PRESCALAR_REG_2_TERMINAL_COUNT_4_RST    0x03
#define BT_CONTROLLER_IIS_PRESCALAR_REG_2_TERMINAL_COUNT_3_RST    0x02

static inline void bt_controller_iis_prescalar_reg_2_pack(struct cl_chip *chip, u8 terminal_count4, u8 terminal_count3)
{
	ASSERT_ERR_CHIP((((u32)terminal_count4 << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)terminal_count3 << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IIS_PRESCALAR_REG_2_ADDR, ((u32)terminal_count4 << 8) | ((u32)terminal_count3 << 0));
}

static inline void bt_controller_iis_prescalar_reg_2_unpack(struct cl_chip *chip, u8 *terminal_count4, u8 *terminal_count3)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IIS_PRESCALAR_REG_2_ADDR);

	*terminal_count4 = (local_val & ((u32)0x0000FF00)) >> 8;
	*terminal_count3 = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u8 bt_controller_iis_prescalar_reg_2_terminal_count_4_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IIS_PRESCALAR_REG_2_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_iis_prescalar_reg_2_terminal_count_4_setf(struct cl_chip *chip, u8 terminalcount4)
{
	ASSERT_ERR_CHIP((((u32)terminalcount4 << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IIS_PRESCALAR_REG_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_IIS_PRESCALAR_REG_2_ADDR) & ~((u32)0x0000FF00)) | ((u32)terminalcount4 << 8));
}

static inline u8 bt_controller_iis_prescalar_reg_2_terminal_count_3_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IIS_PRESCALAR_REG_2_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

static inline void bt_controller_iis_prescalar_reg_2_terminal_count_3_setf(struct cl_chip *chip, u8 terminalcount3)
{
	ASSERT_ERR_CHIP((((u32)terminalcount3 << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IIS_PRESCALAR_REG_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_IIS_PRESCALAR_REG_2_ADDR) & ~((u32)0x000000FF)) | ((u32)terminalcount3 << 0));
}

/**
 * @brief MCLK_PRESCALAR_REG_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 Mclk_Terminal_count2      0x0
 *    07:00 Mclk_Terminal_count1      0x0
 * </pre>
 */
#define BT_CONTROLLER_MCLK_PRESCALAR_REG_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000001EC)
#define BT_CONTROLLER_MCLK_PRESCALAR_REG_1_OFFSET      0x000001EC
#define BT_CONTROLLER_MCLK_PRESCALAR_REG_1_INDEX       0x0000007B
#define BT_CONTROLLER_MCLK_PRESCALAR_REG_1_RESET       0x00000000

static inline u32 bt_controller_mclk_prescalar_reg_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_MCLK_PRESCALAR_REG_1_ADDR);
}

static inline void bt_controller_mclk_prescalar_reg_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_MCLK_PRESCALAR_REG_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_MCLK_PRESCALAR_REG_1_MCLK_TERMINAL_COUNT_2_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_MCLK_PRESCALAR_REG_1_MCLK_TERMINAL_COUNT_2_LSB    8
#define BT_CONTROLLER_MCLK_PRESCALAR_REG_1_MCLK_TERMINAL_COUNT_2_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_MCLK_PRESCALAR_REG_1_MCLK_TERMINAL_COUNT_1_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_MCLK_PRESCALAR_REG_1_MCLK_TERMINAL_COUNT_1_LSB    0
#define BT_CONTROLLER_MCLK_PRESCALAR_REG_1_MCLK_TERMINAL_COUNT_1_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_MCLK_PRESCALAR_REG_1_MCLK_TERMINAL_COUNT_2_RST    0x0
#define BT_CONTROLLER_MCLK_PRESCALAR_REG_1_MCLK_TERMINAL_COUNT_1_RST    0x0

static inline void bt_controller_mclk_prescalar_reg_1_pack(struct cl_chip *chip, u8 mclk_terminal_count2, u8 mclk_terminal_count1)
{
	ASSERT_ERR_CHIP((((u32)mclk_terminal_count2 << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)mclk_terminal_count1 << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_MCLK_PRESCALAR_REG_1_ADDR, ((u32)mclk_terminal_count2 << 8) | ((u32)mclk_terminal_count1 << 0));
}

static inline void bt_controller_mclk_prescalar_reg_1_unpack(struct cl_chip *chip, u8 *mclk_terminal_count2, u8 *mclk_terminal_count1)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MCLK_PRESCALAR_REG_1_ADDR);

	*mclk_terminal_count2 = (local_val & ((u32)0x0000FF00)) >> 8;
	*mclk_terminal_count1 = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u8 bt_controller_mclk_prescalar_reg_1_mclk_terminal_count_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MCLK_PRESCALAR_REG_1_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_mclk_prescalar_reg_1_mclk_terminal_count_2_setf(struct cl_chip *chip, u8 mclkterminalcount2)
{
	ASSERT_ERR_CHIP((((u32)mclkterminalcount2 << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_MCLK_PRESCALAR_REG_1_ADDR, (cl_reg_read(chip, BT_CONTROLLER_MCLK_PRESCALAR_REG_1_ADDR) & ~((u32)0x0000FF00)) | ((u32)mclkterminalcount2 << 8));
}

static inline u8 bt_controller_mclk_prescalar_reg_1_mclk_terminal_count_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MCLK_PRESCALAR_REG_1_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

static inline void bt_controller_mclk_prescalar_reg_1_mclk_terminal_count_1_setf(struct cl_chip *chip, u8 mclkterminalcount1)
{
	ASSERT_ERR_CHIP((((u32)mclkterminalcount1 << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_MCLK_PRESCALAR_REG_1_ADDR, (cl_reg_read(chip, BT_CONTROLLER_MCLK_PRESCALAR_REG_1_ADDR) & ~((u32)0x000000FF)) | ((u32)mclkterminalcount1 << 0));
}

/**
 * @brief MCLK_PRESCALAR_REG_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 Mclk_Terminal_count3      0x0
 * </pre>
 */
#define BT_CONTROLLER_MCLK_PRESCALAR_REG_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000001F0)
#define BT_CONTROLLER_MCLK_PRESCALAR_REG_2_OFFSET      0x000001F0
#define BT_CONTROLLER_MCLK_PRESCALAR_REG_2_INDEX       0x0000007C
#define BT_CONTROLLER_MCLK_PRESCALAR_REG_2_RESET       0x00000000

static inline u32 bt_controller_mclk_prescalar_reg_2_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_MCLK_PRESCALAR_REG_2_ADDR);
}

static inline void bt_controller_mclk_prescalar_reg_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_MCLK_PRESCALAR_REG_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_MCLK_PRESCALAR_REG_2_MCLK_TERMINAL_COUNT_3_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_MCLK_PRESCALAR_REG_2_MCLK_TERMINAL_COUNT_3_LSB    0
#define BT_CONTROLLER_MCLK_PRESCALAR_REG_2_MCLK_TERMINAL_COUNT_3_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_MCLK_PRESCALAR_REG_2_MCLK_TERMINAL_COUNT_3_RST    0x0

static inline u16 bt_controller_mclk_prescalar_reg_2_mclk_terminal_count_3_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MCLK_PRESCALAR_REG_2_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_mclk_prescalar_reg_2_mclk_terminal_count_3_setf(struct cl_chip *chip, u16 mclkterminalcount3)
{
	ASSERT_ERR_CHIP((((u32)mclkterminalcount3 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_MCLK_PRESCALAR_REG_2_ADDR, (u32)mclkterminalcount3 << 0);
}

/**
 * @brief MCLK_PRESCALAR_REG_3 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 Mclk_Terminal_count4      0x0
 * </pre>
 */
#define BT_CONTROLLER_MCLK_PRESCALAR_REG_3_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000001F4)
#define BT_CONTROLLER_MCLK_PRESCALAR_REG_3_OFFSET      0x000001F4
#define BT_CONTROLLER_MCLK_PRESCALAR_REG_3_INDEX       0x0000007D
#define BT_CONTROLLER_MCLK_PRESCALAR_REG_3_RESET       0x00000000

static inline u32 bt_controller_mclk_prescalar_reg_3_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_MCLK_PRESCALAR_REG_3_ADDR);
}

static inline void bt_controller_mclk_prescalar_reg_3_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_MCLK_PRESCALAR_REG_3_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_MCLK_PRESCALAR_REG_3_MCLK_TERMINAL_COUNT_4_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_MCLK_PRESCALAR_REG_3_MCLK_TERMINAL_COUNT_4_LSB    0
#define BT_CONTROLLER_MCLK_PRESCALAR_REG_3_MCLK_TERMINAL_COUNT_4_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_MCLK_PRESCALAR_REG_3_MCLK_TERMINAL_COUNT_4_RST    0x0

static inline u16 bt_controller_mclk_prescalar_reg_3_mclk_terminal_count_4_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MCLK_PRESCALAR_REG_3_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_mclk_prescalar_reg_3_mclk_terminal_count_4_setf(struct cl_chip *chip, u16 mclkterminalcount4)
{
	ASSERT_ERR_CHIP((((u32)mclkterminalcount4 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_MCLK_PRESCALAR_REG_3_ADDR, (u32)mclkterminalcount4 << 0);
}

/**
 * @brief PCDSTS_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:06 pcdsts_reg_15_to_6_bits_are_reserved 0x0
 *    05    Rssi_meas                 0
 *    04    crc_chk_q_or_Csm_txcrc_q  0
 *    03    csm_dataphase_q_or_Csm_datadv_q 0
 *    02    Csm_plheaderen_q          0
 *    01    Csm_headeren_q            0
 *    00    Csm_accessen_q            0
 * </pre>
 */
#define BT_CONTROLLER_PCDSTS_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000001F8)
#define BT_CONTROLLER_PCDSTS_REG_OFFSET      0x000001F8
#define BT_CONTROLLER_PCDSTS_REG_INDEX       0x0000007E
#define BT_CONTROLLER_PCDSTS_REG_RESET       0x00000000

static inline u32 bt_controller_pcdsts_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PCDSTS_REG_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_PCDSTS_REG_PCDSTS_REG_15_TO_6_BITS_ARE_RESERVED_MASK    ((u32)0x0000FFC0)
#define BT_CONTROLLER_PCDSTS_REG_PCDSTS_REG_15_TO_6_BITS_ARE_RESERVED_LSB    6
#define BT_CONTROLLER_PCDSTS_REG_PCDSTS_REG_15_TO_6_BITS_ARE_RESERVED_WIDTH    ((u32)0x0000000A)
#define BT_CONTROLLER_PCDSTS_REG_RSSI_MEAS_BIT    ((u32)0x00000020)
#define BT_CONTROLLER_PCDSTS_REG_RSSI_MEAS_POS    5
#define BT_CONTROLLER_PCDSTS_REG_CRC_CHK_Q_OR_CSM_TXCRC_Q_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_PCDSTS_REG_CRC_CHK_Q_OR_CSM_TXCRC_Q_POS    4
#define BT_CONTROLLER_PCDSTS_REG_CSM_DATAPHASE_Q_OR_CSM_DATADV_Q_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_PCDSTS_REG_CSM_DATAPHASE_Q_OR_CSM_DATADV_Q_POS    3
#define BT_CONTROLLER_PCDSTS_REG_CSM_PLHEADEREN_Q_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_PCDSTS_REG_CSM_PLHEADEREN_Q_POS    2
#define BT_CONTROLLER_PCDSTS_REG_CSM_HEADEREN_Q_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_PCDSTS_REG_CSM_HEADEREN_Q_POS    1
#define BT_CONTROLLER_PCDSTS_REG_CSM_ACCESSEN_Q_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_PCDSTS_REG_CSM_ACCESSEN_Q_POS    0

#define BT_CONTROLLER_PCDSTS_REG_PCDSTS_REG_15_TO_6_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_PCDSTS_REG_RSSI_MEAS_RST    0x0
#define BT_CONTROLLER_PCDSTS_REG_CRC_CHK_Q_OR_CSM_TXCRC_Q_RST    0x0
#define BT_CONTROLLER_PCDSTS_REG_CSM_DATAPHASE_Q_OR_CSM_DATADV_Q_RST    0x0
#define BT_CONTROLLER_PCDSTS_REG_CSM_PLHEADEREN_Q_RST    0x0
#define BT_CONTROLLER_PCDSTS_REG_CSM_HEADEREN_Q_RST    0x0
#define BT_CONTROLLER_PCDSTS_REG_CSM_ACCESSEN_Q_RST    0x0

static inline void bt_controller_pcdsts_reg_unpack(struct cl_chip *chip, u16 *pcdsts_reg_15_to_6_bits_are_reserved, u8 *rssi_meas, u8 *crc_chk_q_or_csm_txcrc_q, u8 *csm_dataphase_q_or_csm_datadv_q, u8 *csm_plheaderen_q, u8 *csm_headeren_q, u8 *csm_accessen_q)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PCDSTS_REG_ADDR);

	*pcdsts_reg_15_to_6_bits_are_reserved = (local_val & ((u32)0x0000FFC0)) >> 6;
	*rssi_meas = (local_val & ((u32)0x00000020)) >> 5;
	*crc_chk_q_or_csm_txcrc_q = (local_val & ((u32)0x00000010)) >> 4;
	*csm_dataphase_q_or_csm_datadv_q = (local_val & ((u32)0x00000008)) >> 3;
	*csm_plheaderen_q = (local_val & ((u32)0x00000004)) >> 2;
	*csm_headeren_q = (local_val & ((u32)0x00000002)) >> 1;
	*csm_accessen_q = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u16 bt_controller_pcdsts_reg_pcdsts_reg_15_to_6_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PCDSTS_REG_ADDR);

	return (u16)((local_val & ((u32)0x0000FFC0)) >> 6);
}

static inline u8 bt_controller_pcdsts_reg_rssi_meas_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PCDSTS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000020)) >> 5);
}

static inline u8 bt_controller_pcdsts_reg_crc_chk_q_or_csm_txcrc_q_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PCDSTS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline u8 bt_controller_pcdsts_reg_csm_dataphase_q_or_csm_datadv_q_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PCDSTS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline u8 bt_controller_pcdsts_reg_csm_plheaderen_q_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PCDSTS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline u8 bt_controller_pcdsts_reg_csm_headeren_q_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PCDSTS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline u8 bt_controller_pcdsts_reg_csm_accessen_q_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PCDSTS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

/**
 * @brief LUT_ROW_81 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:12 Packet_Typeof_slave_in_piconet0_ 0xC
 *    11:10 LLID_of_slave_in_piconet0 0x0
 *    09:00 Payload_Length_of_slave_in_piconet0 0x0
 * </pre>
 */
#define BT_CONTROLLER_LUT_ROW_81_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000200)
#define BT_CONTROLLER_LUT_ROW_81_OFFSET      0x00000200
#define BT_CONTROLLER_LUT_ROW_81_INDEX       0x00000080
#define BT_CONTROLLER_LUT_ROW_81_RESET       0x0000C000

static inline u32 bt_controller_lut_row_81_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_81_ADDR);
}

static inline void bt_controller_lut_row_81_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_81_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_LUT_ROW_81_PACKET_TYPEOF_SLAVE_IN_PICONET_0__MASK    ((u32)0x0000F000)
#define BT_CONTROLLER_LUT_ROW_81_PACKET_TYPEOF_SLAVE_IN_PICONET_0__LSB    12
#define BT_CONTROLLER_LUT_ROW_81_PACKET_TYPEOF_SLAVE_IN_PICONET_0__WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_LUT_ROW_81_LLID_OF_SLAVE_IN_PICONET_0_MASK    ((u32)0x00000C00)
#define BT_CONTROLLER_LUT_ROW_81_LLID_OF_SLAVE_IN_PICONET_0_LSB    10
#define BT_CONTROLLER_LUT_ROW_81_LLID_OF_SLAVE_IN_PICONET_0_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_LUT_ROW_81_PAYLOAD_LENGTH_OF_SLAVE_IN_PICONET_0_MASK    ((u32)0x000003FF)
#define BT_CONTROLLER_LUT_ROW_81_PAYLOAD_LENGTH_OF_SLAVE_IN_PICONET_0_LSB    0
#define BT_CONTROLLER_LUT_ROW_81_PAYLOAD_LENGTH_OF_SLAVE_IN_PICONET_0_WIDTH    ((u32)0x0000000A)

#define BT_CONTROLLER_LUT_ROW_81_PACKET_TYPEOF_SLAVE_IN_PICONET_0__RST    0xC
#define BT_CONTROLLER_LUT_ROW_81_LLID_OF_SLAVE_IN_PICONET_0_RST    0x0
#define BT_CONTROLLER_LUT_ROW_81_PAYLOAD_LENGTH_OF_SLAVE_IN_PICONET_0_RST    0x0

static inline void bt_controller_lut_row_81_pack(struct cl_chip *chip, u8 packet_typeof_slave_in_piconet0_, u8 llid_of_slave_in_piconet0, u16 payload_length_of_slave_in_piconet0)
{
	ASSERT_ERR_CHIP((((u32)packet_typeof_slave_in_piconet0_ << 12) & ~((u32)0x0000F000)) == 0);
	ASSERT_ERR_CHIP((((u32)llid_of_slave_in_piconet0 << 10) & ~((u32)0x00000C00)) == 0);
	ASSERT_ERR_CHIP((((u32)payload_length_of_slave_in_piconet0 << 0) & ~((u32)0x000003FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_81_ADDR, ((u32)packet_typeof_slave_in_piconet0_ << 12) | ((u32)llid_of_slave_in_piconet0 << 10) | ((u32)payload_length_of_slave_in_piconet0 << 0));
}

static inline void bt_controller_lut_row_81_unpack(struct cl_chip *chip, u8 *packet_typeof_slave_in_piconet0_, u8 *llid_of_slave_in_piconet0, u16 *payload_length_of_slave_in_piconet0)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_81_ADDR);

	*packet_typeof_slave_in_piconet0_ = (local_val & ((u32)0x0000F000)) >> 12;
	*llid_of_slave_in_piconet0 = (local_val & ((u32)0x00000C00)) >> 10;
	*payload_length_of_slave_in_piconet0 = (local_val & ((u32)0x000003FF)) >> 0;
}

static inline u8 bt_controller_lut_row_81_packet_typeof_slave_in_piconet_0__getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_81_ADDR);

	return (u8)((local_val & ((u32)0x0000F000)) >> 12);
}

static inline void bt_controller_lut_row_81_packet_typeof_slave_in_piconet_0__setf(struct cl_chip *chip, u8 packettypeofslaveinpiconet0_)
{
	ASSERT_ERR_CHIP((((u32)packettypeofslaveinpiconet0_ << 12) & ~((u32)0x0000F000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_81_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_81_ADDR) & ~((u32)0x0000F000)) | ((u32)packettypeofslaveinpiconet0_ << 12));
}

static inline u8 bt_controller_lut_row_81_llid_of_slave_in_piconet_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_81_ADDR);

	return (u8)((local_val & ((u32)0x00000C00)) >> 10);
}

static inline void bt_controller_lut_row_81_llid_of_slave_in_piconet_0_setf(struct cl_chip *chip, u8 llidofslaveinpiconet0)
{
	ASSERT_ERR_CHIP((((u32)llidofslaveinpiconet0 << 10) & ~((u32)0x00000C00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_81_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_81_ADDR) & ~((u32)0x00000C00)) | ((u32)llidofslaveinpiconet0 << 10));
}

static inline u16 bt_controller_lut_row_81_payload_length_of_slave_in_piconet_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_81_ADDR);

	return (u16)((local_val & ((u32)0x000003FF)) >> 0);
}

static inline void bt_controller_lut_row_81_payload_length_of_slave_in_piconet_0_setf(struct cl_chip *chip, u16 payloadlengthofslaveinpiconet0)
{
	ASSERT_ERR_CHIP((((u32)payloadlengthofslaveinpiconet0 << 0) & ~((u32)0x000003FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_81_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_81_ADDR) & ~((u32)0x000003FF)) | ((u32)payloadlengthofslaveinpiconet0 << 0));
}

/**
 * @brief LUT_ROW_82 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    PTT_of_slave_in_piconet0  0
 *    14    ESCO_of_slave_in_piconet0 0
 *    13    Sniff_Start_of_slave_in_piconet0 0
 *    12    Sniff_End_of_slave_in_piconet0 0
 *    11:09 TX_Gain_of_slave_in_piconet0 0x0
 *    08    Active_of_slave_in_piconet0 0
 *    07    SCO1_of_slave_in_piconet0 0
 *    06    SCO2_of_slave_in_piconet0 0
 *    05    Payload_Header_Flow_of_slave_in_piconet0 0
 *    04    Hold_of_slave_in_piconet0 0
 *    03    Sniff_of_slave_in_piconet0 0
 *    02    ARQN_of_slave_in_piconet0 1
 *    01    SEQN_of_slave_in_piconet0 0
 *    00    Packet_Header_Flow_of_slave_in_piconet0 1
 * </pre>
 */
#define BT_CONTROLLER_LUT_ROW_82_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000204)
#define BT_CONTROLLER_LUT_ROW_82_OFFSET      0x00000204
#define BT_CONTROLLER_LUT_ROW_82_INDEX       0x00000081
#define BT_CONTROLLER_LUT_ROW_82_RESET       0x00000005

static inline u32 bt_controller_lut_row_82_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_82_ADDR);
}

static inline void bt_controller_lut_row_82_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_82_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_LUT_ROW_82_PTT_OF_SLAVE_IN_PICONET_0_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_LUT_ROW_82_PTT_OF_SLAVE_IN_PICONET_0_POS    15
#define BT_CONTROLLER_LUT_ROW_82_ESCO_OF_SLAVE_IN_PICONET_0_BIT    ((u32)0x00004000)
#define BT_CONTROLLER_LUT_ROW_82_ESCO_OF_SLAVE_IN_PICONET_0_POS    14
#define BT_CONTROLLER_LUT_ROW_82_SNIFF_START_OF_SLAVE_IN_PICONET_0_BIT    ((u32)0x00002000)
#define BT_CONTROLLER_LUT_ROW_82_SNIFF_START_OF_SLAVE_IN_PICONET_0_POS    13
#define BT_CONTROLLER_LUT_ROW_82_SNIFF_END_OF_SLAVE_IN_PICONET_0_BIT    ((u32)0x00001000)
#define BT_CONTROLLER_LUT_ROW_82_SNIFF_END_OF_SLAVE_IN_PICONET_0_POS    12
#define BT_CONTROLLER_LUT_ROW_82_TX_GAIN_OF_SLAVE_IN_PICONET_0_MASK    ((u32)0x00000E00)
#define BT_CONTROLLER_LUT_ROW_82_TX_GAIN_OF_SLAVE_IN_PICONET_0_LSB    9
#define BT_CONTROLLER_LUT_ROW_82_TX_GAIN_OF_SLAVE_IN_PICONET_0_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_LUT_ROW_82_ACTIVE_OF_SLAVE_IN_PICONET_0_BIT    ((u32)0x00000100)
#define BT_CONTROLLER_LUT_ROW_82_ACTIVE_OF_SLAVE_IN_PICONET_0_POS    8
#define BT_CONTROLLER_LUT_ROW_82_SCO_1_OF_SLAVE_IN_PICONET_0_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_LUT_ROW_82_SCO_1_OF_SLAVE_IN_PICONET_0_POS    7
#define BT_CONTROLLER_LUT_ROW_82_SCO_2_OF_SLAVE_IN_PICONET_0_BIT    ((u32)0x00000040)
#define BT_CONTROLLER_LUT_ROW_82_SCO_2_OF_SLAVE_IN_PICONET_0_POS    6
#define BT_CONTROLLER_LUT_ROW_82_PAYLOAD_HEADER_FLOW_OF_SLAVE_IN_PICONET_0_BIT    ((u32)0x00000020)
#define BT_CONTROLLER_LUT_ROW_82_PAYLOAD_HEADER_FLOW_OF_SLAVE_IN_PICONET_0_POS    5
#define BT_CONTROLLER_LUT_ROW_82_HOLD_OF_SLAVE_IN_PICONET_0_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_LUT_ROW_82_HOLD_OF_SLAVE_IN_PICONET_0_POS    4
#define BT_CONTROLLER_LUT_ROW_82_SNIFF_OF_SLAVE_IN_PICONET_0_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_LUT_ROW_82_SNIFF_OF_SLAVE_IN_PICONET_0_POS    3
#define BT_CONTROLLER_LUT_ROW_82_ARQN_OF_SLAVE_IN_PICONET_0_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_LUT_ROW_82_ARQN_OF_SLAVE_IN_PICONET_0_POS    2
#define BT_CONTROLLER_LUT_ROW_82_SEQN_OF_SLAVE_IN_PICONET_0_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_LUT_ROW_82_SEQN_OF_SLAVE_IN_PICONET_0_POS    1
#define BT_CONTROLLER_LUT_ROW_82_PACKET_HEADER_FLOW_OF_SLAVE_IN_PICONET_0_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_LUT_ROW_82_PACKET_HEADER_FLOW_OF_SLAVE_IN_PICONET_0_POS    0

#define BT_CONTROLLER_LUT_ROW_82_PTT_OF_SLAVE_IN_PICONET_0_RST    0x0
#define BT_CONTROLLER_LUT_ROW_82_ESCO_OF_SLAVE_IN_PICONET_0_RST    0x0
#define BT_CONTROLLER_LUT_ROW_82_SNIFF_START_OF_SLAVE_IN_PICONET_0_RST    0x0
#define BT_CONTROLLER_LUT_ROW_82_SNIFF_END_OF_SLAVE_IN_PICONET_0_RST    0x0
#define BT_CONTROLLER_LUT_ROW_82_TX_GAIN_OF_SLAVE_IN_PICONET_0_RST    0x0
#define BT_CONTROLLER_LUT_ROW_82_ACTIVE_OF_SLAVE_IN_PICONET_0_RST    0x0
#define BT_CONTROLLER_LUT_ROW_82_SCO_1_OF_SLAVE_IN_PICONET_0_RST    0x0
#define BT_CONTROLLER_LUT_ROW_82_SCO_2_OF_SLAVE_IN_PICONET_0_RST    0x0
#define BT_CONTROLLER_LUT_ROW_82_PAYLOAD_HEADER_FLOW_OF_SLAVE_IN_PICONET_0_RST    0x0
#define BT_CONTROLLER_LUT_ROW_82_HOLD_OF_SLAVE_IN_PICONET_0_RST    0x0
#define BT_CONTROLLER_LUT_ROW_82_SNIFF_OF_SLAVE_IN_PICONET_0_RST    0x0
#define BT_CONTROLLER_LUT_ROW_82_ARQN_OF_SLAVE_IN_PICONET_0_RST    0x1
#define BT_CONTROLLER_LUT_ROW_82_SEQN_OF_SLAVE_IN_PICONET_0_RST    0x0
#define BT_CONTROLLER_LUT_ROW_82_PACKET_HEADER_FLOW_OF_SLAVE_IN_PICONET_0_RST    0x1

static inline void bt_controller_lut_row_82_pack(struct cl_chip *chip, u8 ptt_of_slave_in_piconet0, u8 esco_of_slave_in_piconet0, u8 sniff_start_of_slave_in_piconet0, u8 sniff_end_of_slave_in_piconet0, u8 tx_gain_of_slave_in_piconet0, u8 active_of_slave_in_piconet0, u8 sco1_of_slave_in_piconet0, u8 sco2_of_slave_in_piconet0, u8 payload_header_flow_of_slave_in_piconet0, u8 hold_of_slave_in_piconet0, u8 sniff_of_slave_in_piconet0, u8 arqn_of_slave_in_piconet0, u8 seqn_of_slave_in_piconet0, u8 packet_header_flow_of_slave_in_piconet0)
{
	ASSERT_ERR_CHIP((((u32)ptt_of_slave_in_piconet0 << 15) & ~((u32)0x00008000)) == 0);
	ASSERT_ERR_CHIP((((u32)esco_of_slave_in_piconet0 << 14) & ~((u32)0x00004000)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_start_of_slave_in_piconet0 << 13) & ~((u32)0x00002000)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_end_of_slave_in_piconet0 << 12) & ~((u32)0x00001000)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_gain_of_slave_in_piconet0 << 9) & ~((u32)0x00000E00)) == 0);
	ASSERT_ERR_CHIP((((u32)active_of_slave_in_piconet0 << 8) & ~((u32)0x00000100)) == 0);
	ASSERT_ERR_CHIP((((u32)sco1_of_slave_in_piconet0 << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)sco2_of_slave_in_piconet0 << 6) & ~((u32)0x00000040)) == 0);
	ASSERT_ERR_CHIP((((u32)payload_header_flow_of_slave_in_piconet0 << 5) & ~((u32)0x00000020)) == 0);
	ASSERT_ERR_CHIP((((u32)hold_of_slave_in_piconet0 << 4) & ~((u32)0x00000010)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_of_slave_in_piconet0 << 3) & ~((u32)0x00000008)) == 0);
	ASSERT_ERR_CHIP((((u32)arqn_of_slave_in_piconet0 << 2) & ~((u32)0x00000004)) == 0);
	ASSERT_ERR_CHIP((((u32)seqn_of_slave_in_piconet0 << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)packet_header_flow_of_slave_in_piconet0 << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_82_ADDR, ((u32)ptt_of_slave_in_piconet0 << 15) | ((u32)esco_of_slave_in_piconet0 << 14) | ((u32)sniff_start_of_slave_in_piconet0 << 13) | ((u32)sniff_end_of_slave_in_piconet0 << 12) | ((u32)tx_gain_of_slave_in_piconet0 << 9) | ((u32)active_of_slave_in_piconet0 << 8) | ((u32)sco1_of_slave_in_piconet0 << 7) | ((u32)sco2_of_slave_in_piconet0 << 6) | ((u32)payload_header_flow_of_slave_in_piconet0 << 5) | ((u32)hold_of_slave_in_piconet0 << 4) | ((u32)sniff_of_slave_in_piconet0 << 3) | ((u32)arqn_of_slave_in_piconet0 << 2) | ((u32)seqn_of_slave_in_piconet0 << 1) | ((u32)packet_header_flow_of_slave_in_piconet0 << 0));
}

static inline void bt_controller_lut_row_82_unpack(struct cl_chip *chip, u8 *ptt_of_slave_in_piconet0, u8 *esco_of_slave_in_piconet0, u8 *sniff_start_of_slave_in_piconet0, u8 *sniff_end_of_slave_in_piconet0, u8 *tx_gain_of_slave_in_piconet0, u8 *active_of_slave_in_piconet0, u8 *sco1_of_slave_in_piconet0, u8 *sco2_of_slave_in_piconet0, u8 *payload_header_flow_of_slave_in_piconet0, u8 *hold_of_slave_in_piconet0, u8 *sniff_of_slave_in_piconet0, u8 *arqn_of_slave_in_piconet0, u8 *seqn_of_slave_in_piconet0, u8 *packet_header_flow_of_slave_in_piconet0)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_82_ADDR);

	*ptt_of_slave_in_piconet0 = (local_val & ((u32)0x00008000)) >> 15;
	*esco_of_slave_in_piconet0 = (local_val & ((u32)0x00004000)) >> 14;
	*sniff_start_of_slave_in_piconet0 = (local_val & ((u32)0x00002000)) >> 13;
	*sniff_end_of_slave_in_piconet0 = (local_val & ((u32)0x00001000)) >> 12;
	*tx_gain_of_slave_in_piconet0 = (local_val & ((u32)0x00000E00)) >> 9;
	*active_of_slave_in_piconet0 = (local_val & ((u32)0x00000100)) >> 8;
	*sco1_of_slave_in_piconet0 = (local_val & ((u32)0x00000080)) >> 7;
	*sco2_of_slave_in_piconet0 = (local_val & ((u32)0x00000040)) >> 6;
	*payload_header_flow_of_slave_in_piconet0 = (local_val & ((u32)0x00000020)) >> 5;
	*hold_of_slave_in_piconet0 = (local_val & ((u32)0x00000010)) >> 4;
	*sniff_of_slave_in_piconet0 = (local_val & ((u32)0x00000008)) >> 3;
	*arqn_of_slave_in_piconet0 = (local_val & ((u32)0x00000004)) >> 2;
	*seqn_of_slave_in_piconet0 = (local_val & ((u32)0x00000002)) >> 1;
	*packet_header_flow_of_slave_in_piconet0 = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_lut_row_82_ptt_of_slave_in_piconet_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_82_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline void bt_controller_lut_row_82_ptt_of_slave_in_piconet_0_setf(struct cl_chip *chip, u8 pttofslaveinpiconet0)
{
	ASSERT_ERR_CHIP((((u32)pttofslaveinpiconet0 << 15) & ~((u32)0x00008000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_82_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_82_ADDR) & ~((u32)0x00008000)) | ((u32)pttofslaveinpiconet0 << 15));
}

static inline u8 bt_controller_lut_row_82_esco_of_slave_in_piconet_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_82_ADDR);

	return (u8)((local_val & ((u32)0x00004000)) >> 14);
}

static inline void bt_controller_lut_row_82_esco_of_slave_in_piconet_0_setf(struct cl_chip *chip, u8 escoofslaveinpiconet0)
{
	ASSERT_ERR_CHIP((((u32)escoofslaveinpiconet0 << 14) & ~((u32)0x00004000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_82_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_82_ADDR) & ~((u32)0x00004000)) | ((u32)escoofslaveinpiconet0 << 14));
}

static inline u8 bt_controller_lut_row_82_sniff_start_of_slave_in_piconet_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_82_ADDR);

	return (u8)((local_val & ((u32)0x00002000)) >> 13);
}

static inline void bt_controller_lut_row_82_sniff_start_of_slave_in_piconet_0_setf(struct cl_chip *chip, u8 sniffstartofslaveinpiconet0)
{
	ASSERT_ERR_CHIP((((u32)sniffstartofslaveinpiconet0 << 13) & ~((u32)0x00002000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_82_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_82_ADDR) & ~((u32)0x00002000)) | ((u32)sniffstartofslaveinpiconet0 << 13));
}

static inline u8 bt_controller_lut_row_82_sniff_end_of_slave_in_piconet_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_82_ADDR);

	return (u8)((local_val & ((u32)0x00001000)) >> 12);
}

static inline void bt_controller_lut_row_82_sniff_end_of_slave_in_piconet_0_setf(struct cl_chip *chip, u8 sniffendofslaveinpiconet0)
{
	ASSERT_ERR_CHIP((((u32)sniffendofslaveinpiconet0 << 12) & ~((u32)0x00001000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_82_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_82_ADDR) & ~((u32)0x00001000)) | ((u32)sniffendofslaveinpiconet0 << 12));
}

static inline u8 bt_controller_lut_row_82_tx_gain_of_slave_in_piconet_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_82_ADDR);

	return (u8)((local_val & ((u32)0x00000E00)) >> 9);
}

static inline void bt_controller_lut_row_82_tx_gain_of_slave_in_piconet_0_setf(struct cl_chip *chip, u8 txgainofslaveinpiconet0)
{
	ASSERT_ERR_CHIP((((u32)txgainofslaveinpiconet0 << 9) & ~((u32)0x00000E00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_82_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_82_ADDR) & ~((u32)0x00000E00)) | ((u32)txgainofslaveinpiconet0 << 9));
}

static inline u8 bt_controller_lut_row_82_active_of_slave_in_piconet_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_82_ADDR);

	return (u8)((local_val & ((u32)0x00000100)) >> 8);
}

static inline void bt_controller_lut_row_82_active_of_slave_in_piconet_0_setf(struct cl_chip *chip, u8 activeofslaveinpiconet0)
{
	ASSERT_ERR_CHIP((((u32)activeofslaveinpiconet0 << 8) & ~((u32)0x00000100)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_82_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_82_ADDR) & ~((u32)0x00000100)) | ((u32)activeofslaveinpiconet0 << 8));
}

static inline u8 bt_controller_lut_row_82_sco_1_of_slave_in_piconet_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_82_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline void bt_controller_lut_row_82_sco_1_of_slave_in_piconet_0_setf(struct cl_chip *chip, u8 sco1ofslaveinpiconet0)
{
	ASSERT_ERR_CHIP((((u32)sco1ofslaveinpiconet0 << 7) & ~((u32)0x00000080)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_82_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_82_ADDR) & ~((u32)0x00000080)) | ((u32)sco1ofslaveinpiconet0 << 7));
}

static inline u8 bt_controller_lut_row_82_sco_2_of_slave_in_piconet_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_82_ADDR);

	return (u8)((local_val & ((u32)0x00000040)) >> 6);
}

static inline void bt_controller_lut_row_82_sco_2_of_slave_in_piconet_0_setf(struct cl_chip *chip, u8 sco2ofslaveinpiconet0)
{
	ASSERT_ERR_CHIP((((u32)sco2ofslaveinpiconet0 << 6) & ~((u32)0x00000040)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_82_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_82_ADDR) & ~((u32)0x00000040)) | ((u32)sco2ofslaveinpiconet0 << 6));
}

static inline u8 bt_controller_lut_row_82_payload_header_flow_of_slave_in_piconet_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_82_ADDR);

	return (u8)((local_val & ((u32)0x00000020)) >> 5);
}

static inline void bt_controller_lut_row_82_payload_header_flow_of_slave_in_piconet_0_setf(struct cl_chip *chip, u8 payloadheaderflowofslaveinpiconet0)
{
	ASSERT_ERR_CHIP((((u32)payloadheaderflowofslaveinpiconet0 << 5) & ~((u32)0x00000020)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_82_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_82_ADDR) & ~((u32)0x00000020)) | ((u32)payloadheaderflowofslaveinpiconet0 << 5));
}

static inline u8 bt_controller_lut_row_82_hold_of_slave_in_piconet_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_82_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline void bt_controller_lut_row_82_hold_of_slave_in_piconet_0_setf(struct cl_chip *chip, u8 holdofslaveinpiconet0)
{
	ASSERT_ERR_CHIP((((u32)holdofslaveinpiconet0 << 4) & ~((u32)0x00000010)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_82_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_82_ADDR) & ~((u32)0x00000010)) | ((u32)holdofslaveinpiconet0 << 4));
}

static inline u8 bt_controller_lut_row_82_sniff_of_slave_in_piconet_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_82_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline void bt_controller_lut_row_82_sniff_of_slave_in_piconet_0_setf(struct cl_chip *chip, u8 sniffofslaveinpiconet0)
{
	ASSERT_ERR_CHIP((((u32)sniffofslaveinpiconet0 << 3) & ~((u32)0x00000008)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_82_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_82_ADDR) & ~((u32)0x00000008)) | ((u32)sniffofslaveinpiconet0 << 3));
}

static inline u8 bt_controller_lut_row_82_arqn_of_slave_in_piconet_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_82_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline void bt_controller_lut_row_82_arqn_of_slave_in_piconet_0_setf(struct cl_chip *chip, u8 arqnofslaveinpiconet0)
{
	ASSERT_ERR_CHIP((((u32)arqnofslaveinpiconet0 << 2) & ~((u32)0x00000004)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_82_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_82_ADDR) & ~((u32)0x00000004)) | ((u32)arqnofslaveinpiconet0 << 2));
}

static inline u8 bt_controller_lut_row_82_seqn_of_slave_in_piconet_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_82_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_lut_row_82_seqn_of_slave_in_piconet_0_setf(struct cl_chip *chip, u8 seqnofslaveinpiconet0)
{
	ASSERT_ERR_CHIP((((u32)seqnofslaveinpiconet0 << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_82_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_82_ADDR) & ~((u32)0x00000002)) | ((u32)seqnofslaveinpiconet0 << 1));
}

static inline u8 bt_controller_lut_row_82_packet_header_flow_of_slave_in_piconet_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_82_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_lut_row_82_packet_header_flow_of_slave_in_piconet_0_setf(struct cl_chip *chip, u8 packetheaderflowofslaveinpiconet0)
{
	ASSERT_ERR_CHIP((((u32)packetheaderflowofslaveinpiconet0 << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_82_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_82_ADDR) & ~((u32)0x00000001)) | ((u32)packetheaderflowofslaveinpiconet0 << 0));
}

/**
 * @brief LUT_ROW_91 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:12 Packet_Type_Slave_in_piconet_1 0xC
 *    11:10 LLID_Slave_in_piconet_1   0x0
 *    09:00 Payload_Length_Slave_in_piconet_1 0x0
 * </pre>
 */
#define BT_CONTROLLER_LUT_ROW_91_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000208)
#define BT_CONTROLLER_LUT_ROW_91_OFFSET      0x00000208
#define BT_CONTROLLER_LUT_ROW_91_INDEX       0x00000082
#define BT_CONTROLLER_LUT_ROW_91_RESET       0x0000C000

static inline u32 bt_controller_lut_row_91_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_91_ADDR);
}

static inline void bt_controller_lut_row_91_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_91_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_LUT_ROW_91_PACKET_TYPE_SLAVE_IN_PICONET_1_MASK    ((u32)0x0000F000)
#define BT_CONTROLLER_LUT_ROW_91_PACKET_TYPE_SLAVE_IN_PICONET_1_LSB    12
#define BT_CONTROLLER_LUT_ROW_91_PACKET_TYPE_SLAVE_IN_PICONET_1_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_LUT_ROW_91_LLID_SLAVE_IN_PICONET_1_MASK    ((u32)0x00000C00)
#define BT_CONTROLLER_LUT_ROW_91_LLID_SLAVE_IN_PICONET_1_LSB    10
#define BT_CONTROLLER_LUT_ROW_91_LLID_SLAVE_IN_PICONET_1_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_LUT_ROW_91_PAYLOAD_LENGTH_SLAVE_IN_PICONET_1_MASK    ((u32)0x000003FF)
#define BT_CONTROLLER_LUT_ROW_91_PAYLOAD_LENGTH_SLAVE_IN_PICONET_1_LSB    0
#define BT_CONTROLLER_LUT_ROW_91_PAYLOAD_LENGTH_SLAVE_IN_PICONET_1_WIDTH    ((u32)0x0000000A)

#define BT_CONTROLLER_LUT_ROW_91_PACKET_TYPE_SLAVE_IN_PICONET_1_RST    0xC
#define BT_CONTROLLER_LUT_ROW_91_LLID_SLAVE_IN_PICONET_1_RST    0x0
#define BT_CONTROLLER_LUT_ROW_91_PAYLOAD_LENGTH_SLAVE_IN_PICONET_1_RST    0x0

static inline void bt_controller_lut_row_91_pack(struct cl_chip *chip, u8 packet_type_slave_in_piconet_1, u8 llid_slave_in_piconet_1, u16 payload_length_slave_in_piconet_1)
{
	ASSERT_ERR_CHIP((((u32)packet_type_slave_in_piconet_1 << 12) & ~((u32)0x0000F000)) == 0);
	ASSERT_ERR_CHIP((((u32)llid_slave_in_piconet_1 << 10) & ~((u32)0x00000C00)) == 0);
	ASSERT_ERR_CHIP((((u32)payload_length_slave_in_piconet_1 << 0) & ~((u32)0x000003FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_91_ADDR, ((u32)packet_type_slave_in_piconet_1 << 12) | ((u32)llid_slave_in_piconet_1 << 10) | ((u32)payload_length_slave_in_piconet_1 << 0));
}

static inline void bt_controller_lut_row_91_unpack(struct cl_chip *chip, u8 *packet_type_slave_in_piconet_1, u8 *llid_slave_in_piconet_1, u16 *payload_length_slave_in_piconet_1)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_91_ADDR);

	*packet_type_slave_in_piconet_1 = (local_val & ((u32)0x0000F000)) >> 12;
	*llid_slave_in_piconet_1 = (local_val & ((u32)0x00000C00)) >> 10;
	*payload_length_slave_in_piconet_1 = (local_val & ((u32)0x000003FF)) >> 0;
}

static inline u8 bt_controller_lut_row_91_packet_type_slave_in_piconet_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_91_ADDR);

	return (u8)((local_val & ((u32)0x0000F000)) >> 12);
}

static inline void bt_controller_lut_row_91_packet_type_slave_in_piconet_1_setf(struct cl_chip *chip, u8 packettypeslaveinpiconet1)
{
	ASSERT_ERR_CHIP((((u32)packettypeslaveinpiconet1 << 12) & ~((u32)0x0000F000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_91_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_91_ADDR) & ~((u32)0x0000F000)) | ((u32)packettypeslaveinpiconet1 << 12));
}

static inline u8 bt_controller_lut_row_91_llid_slave_in_piconet_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_91_ADDR);

	return (u8)((local_val & ((u32)0x00000C00)) >> 10);
}

static inline void bt_controller_lut_row_91_llid_slave_in_piconet_1_setf(struct cl_chip *chip, u8 llidslaveinpiconet1)
{
	ASSERT_ERR_CHIP((((u32)llidslaveinpiconet1 << 10) & ~((u32)0x00000C00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_91_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_91_ADDR) & ~((u32)0x00000C00)) | ((u32)llidslaveinpiconet1 << 10));
}

static inline u16 bt_controller_lut_row_91_payload_length_slave_in_piconet_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_91_ADDR);

	return (u16)((local_val & ((u32)0x000003FF)) >> 0);
}

static inline void bt_controller_lut_row_91_payload_length_slave_in_piconet_1_setf(struct cl_chip *chip, u16 payloadlengthslaveinpiconet1)
{
	ASSERT_ERR_CHIP((((u32)payloadlengthslaveinpiconet1 << 0) & ~((u32)0x000003FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_91_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_91_ADDR) & ~((u32)0x000003FF)) | ((u32)payloadlengthslaveinpiconet1 << 0));
}

/**
 * @brief LUT_ROW_92 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    PTT_Slave_in_piconet1     0
 *    14    ESCO_Slave_in_piconet1    0
 *    13    Sniff_Start_Slave_in_piconet1 0
 *    12    Sniff_End_Slave_in_piconet1 0
 *    11:09 TX_Gain_Slave_in_piconet1 0x0
 *    08    Active_Slave_in_piconet1  0
 *    07    SCO1_Slave_in_piconet1    0
 *    06    SCO2_Slave_in_piconet1    0
 *    05    Payload_Header_Flow_Slave_in_piconet1 0
 *    04    Hold_Slave_in_piconet1    0
 *    03    Sniff_Slave_in_piconet1   0
 *    02    ARQN_Slave_in_piconet1    1
 *    01    SEQN_Slave_in_piconet1    0
 *    00    Packet_Header_Flow_Slave_in_piconet1 1
 * </pre>
 */
#define BT_CONTROLLER_LUT_ROW_92_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000020C)
#define BT_CONTROLLER_LUT_ROW_92_OFFSET      0x0000020C
#define BT_CONTROLLER_LUT_ROW_92_INDEX       0x00000083
#define BT_CONTROLLER_LUT_ROW_92_RESET       0x00000005

static inline u32 bt_controller_lut_row_92_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_92_ADDR);
}

static inline void bt_controller_lut_row_92_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_92_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_LUT_ROW_92_PTT_SLAVE_IN_PICONET_1_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_LUT_ROW_92_PTT_SLAVE_IN_PICONET_1_POS    15
#define BT_CONTROLLER_LUT_ROW_92_ESCO_SLAVE_IN_PICONET_1_BIT    ((u32)0x00004000)
#define BT_CONTROLLER_LUT_ROW_92_ESCO_SLAVE_IN_PICONET_1_POS    14
#define BT_CONTROLLER_LUT_ROW_92_SNIFF_START_SLAVE_IN_PICONET_1_BIT    ((u32)0x00002000)
#define BT_CONTROLLER_LUT_ROW_92_SNIFF_START_SLAVE_IN_PICONET_1_POS    13
#define BT_CONTROLLER_LUT_ROW_92_SNIFF_END_SLAVE_IN_PICONET_1_BIT    ((u32)0x00001000)
#define BT_CONTROLLER_LUT_ROW_92_SNIFF_END_SLAVE_IN_PICONET_1_POS    12
#define BT_CONTROLLER_LUT_ROW_92_TX_GAIN_SLAVE_IN_PICONET_1_MASK    ((u32)0x00000E00)
#define BT_CONTROLLER_LUT_ROW_92_TX_GAIN_SLAVE_IN_PICONET_1_LSB    9
#define BT_CONTROLLER_LUT_ROW_92_TX_GAIN_SLAVE_IN_PICONET_1_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_LUT_ROW_92_ACTIVE_SLAVE_IN_PICONET_1_BIT    ((u32)0x00000100)
#define BT_CONTROLLER_LUT_ROW_92_ACTIVE_SLAVE_IN_PICONET_1_POS    8
#define BT_CONTROLLER_LUT_ROW_92_SCO_1_SLAVE_IN_PICONET_1_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_LUT_ROW_92_SCO_1_SLAVE_IN_PICONET_1_POS    7
#define BT_CONTROLLER_LUT_ROW_92_SCO_2_SLAVE_IN_PICONET_1_BIT    ((u32)0x00000040)
#define BT_CONTROLLER_LUT_ROW_92_SCO_2_SLAVE_IN_PICONET_1_POS    6
#define BT_CONTROLLER_LUT_ROW_92_PAYLOAD_HEADER_FLOW_SLAVE_IN_PICONET_1_BIT    ((u32)0x00000020)
#define BT_CONTROLLER_LUT_ROW_92_PAYLOAD_HEADER_FLOW_SLAVE_IN_PICONET_1_POS    5
#define BT_CONTROLLER_LUT_ROW_92_HOLD_SLAVE_IN_PICONET_1_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_LUT_ROW_92_HOLD_SLAVE_IN_PICONET_1_POS    4
#define BT_CONTROLLER_LUT_ROW_92_SNIFF_SLAVE_IN_PICONET_1_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_LUT_ROW_92_SNIFF_SLAVE_IN_PICONET_1_POS    3
#define BT_CONTROLLER_LUT_ROW_92_ARQN_SLAVE_IN_PICONET_1_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_LUT_ROW_92_ARQN_SLAVE_IN_PICONET_1_POS    2
#define BT_CONTROLLER_LUT_ROW_92_SEQN_SLAVE_IN_PICONET_1_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_LUT_ROW_92_SEQN_SLAVE_IN_PICONET_1_POS    1
#define BT_CONTROLLER_LUT_ROW_92_PACKET_HEADER_FLOW_SLAVE_IN_PICONET_1_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_LUT_ROW_92_PACKET_HEADER_FLOW_SLAVE_IN_PICONET_1_POS    0

#define BT_CONTROLLER_LUT_ROW_92_PTT_SLAVE_IN_PICONET_1_RST    0x0
#define BT_CONTROLLER_LUT_ROW_92_ESCO_SLAVE_IN_PICONET_1_RST    0x0
#define BT_CONTROLLER_LUT_ROW_92_SNIFF_START_SLAVE_IN_PICONET_1_RST    0x0
#define BT_CONTROLLER_LUT_ROW_92_SNIFF_END_SLAVE_IN_PICONET_1_RST    0x0
#define BT_CONTROLLER_LUT_ROW_92_TX_GAIN_SLAVE_IN_PICONET_1_RST    0x0
#define BT_CONTROLLER_LUT_ROW_92_ACTIVE_SLAVE_IN_PICONET_1_RST    0x0
#define BT_CONTROLLER_LUT_ROW_92_SCO_1_SLAVE_IN_PICONET_1_RST    0x0
#define BT_CONTROLLER_LUT_ROW_92_SCO_2_SLAVE_IN_PICONET_1_RST    0x0
#define BT_CONTROLLER_LUT_ROW_92_PAYLOAD_HEADER_FLOW_SLAVE_IN_PICONET_1_RST    0x0
#define BT_CONTROLLER_LUT_ROW_92_HOLD_SLAVE_IN_PICONET_1_RST    0x0
#define BT_CONTROLLER_LUT_ROW_92_SNIFF_SLAVE_IN_PICONET_1_RST    0x0
#define BT_CONTROLLER_LUT_ROW_92_ARQN_SLAVE_IN_PICONET_1_RST    0x1
#define BT_CONTROLLER_LUT_ROW_92_SEQN_SLAVE_IN_PICONET_1_RST    0x0
#define BT_CONTROLLER_LUT_ROW_92_PACKET_HEADER_FLOW_SLAVE_IN_PICONET_1_RST    0x1

static inline void bt_controller_lut_row_92_pack(struct cl_chip *chip, u8 ptt_slave_in_piconet1, u8 esco_slave_in_piconet1, u8 sniff_start_slave_in_piconet1, u8 sniff_end_slave_in_piconet1, u8 tx_gain_slave_in_piconet1, u8 active_slave_in_piconet1, u8 sco1_slave_in_piconet1, u8 sco2_slave_in_piconet1, u8 payload_header_flow_slave_in_piconet1, u8 hold_slave_in_piconet1, u8 sniff_slave_in_piconet1, u8 arqn_slave_in_piconet1, u8 seqn_slave_in_piconet1, u8 packet_header_flow_slave_in_piconet1)
{
	ASSERT_ERR_CHIP((((u32)ptt_slave_in_piconet1 << 15) & ~((u32)0x00008000)) == 0);
	ASSERT_ERR_CHIP((((u32)esco_slave_in_piconet1 << 14) & ~((u32)0x00004000)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_start_slave_in_piconet1 << 13) & ~((u32)0x00002000)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_end_slave_in_piconet1 << 12) & ~((u32)0x00001000)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_gain_slave_in_piconet1 << 9) & ~((u32)0x00000E00)) == 0);
	ASSERT_ERR_CHIP((((u32)active_slave_in_piconet1 << 8) & ~((u32)0x00000100)) == 0);
	ASSERT_ERR_CHIP((((u32)sco1_slave_in_piconet1 << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)sco2_slave_in_piconet1 << 6) & ~((u32)0x00000040)) == 0);
	ASSERT_ERR_CHIP((((u32)payload_header_flow_slave_in_piconet1 << 5) & ~((u32)0x00000020)) == 0);
	ASSERT_ERR_CHIP((((u32)hold_slave_in_piconet1 << 4) & ~((u32)0x00000010)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_slave_in_piconet1 << 3) & ~((u32)0x00000008)) == 0);
	ASSERT_ERR_CHIP((((u32)arqn_slave_in_piconet1 << 2) & ~((u32)0x00000004)) == 0);
	ASSERT_ERR_CHIP((((u32)seqn_slave_in_piconet1 << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)packet_header_flow_slave_in_piconet1 << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_92_ADDR, ((u32)ptt_slave_in_piconet1 << 15) | ((u32)esco_slave_in_piconet1 << 14) | ((u32)sniff_start_slave_in_piconet1 << 13) | ((u32)sniff_end_slave_in_piconet1 << 12) | ((u32)tx_gain_slave_in_piconet1 << 9) | ((u32)active_slave_in_piconet1 << 8) | ((u32)sco1_slave_in_piconet1 << 7) | ((u32)sco2_slave_in_piconet1 << 6) | ((u32)payload_header_flow_slave_in_piconet1 << 5) | ((u32)hold_slave_in_piconet1 << 4) | ((u32)sniff_slave_in_piconet1 << 3) | ((u32)arqn_slave_in_piconet1 << 2) | ((u32)seqn_slave_in_piconet1 << 1) | ((u32)packet_header_flow_slave_in_piconet1 << 0));
}

static inline void bt_controller_lut_row_92_unpack(struct cl_chip *chip, u8 *ptt_slave_in_piconet1, u8 *esco_slave_in_piconet1, u8 *sniff_start_slave_in_piconet1, u8 *sniff_end_slave_in_piconet1, u8 *tx_gain_slave_in_piconet1, u8 *active_slave_in_piconet1, u8 *sco1_slave_in_piconet1, u8 *sco2_slave_in_piconet1, u8 *payload_header_flow_slave_in_piconet1, u8 *hold_slave_in_piconet1, u8 *sniff_slave_in_piconet1, u8 *arqn_slave_in_piconet1, u8 *seqn_slave_in_piconet1, u8 *packet_header_flow_slave_in_piconet1)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_92_ADDR);

	*ptt_slave_in_piconet1 = (local_val & ((u32)0x00008000)) >> 15;
	*esco_slave_in_piconet1 = (local_val & ((u32)0x00004000)) >> 14;
	*sniff_start_slave_in_piconet1 = (local_val & ((u32)0x00002000)) >> 13;
	*sniff_end_slave_in_piconet1 = (local_val & ((u32)0x00001000)) >> 12;
	*tx_gain_slave_in_piconet1 = (local_val & ((u32)0x00000E00)) >> 9;
	*active_slave_in_piconet1 = (local_val & ((u32)0x00000100)) >> 8;
	*sco1_slave_in_piconet1 = (local_val & ((u32)0x00000080)) >> 7;
	*sco2_slave_in_piconet1 = (local_val & ((u32)0x00000040)) >> 6;
	*payload_header_flow_slave_in_piconet1 = (local_val & ((u32)0x00000020)) >> 5;
	*hold_slave_in_piconet1 = (local_val & ((u32)0x00000010)) >> 4;
	*sniff_slave_in_piconet1 = (local_val & ((u32)0x00000008)) >> 3;
	*arqn_slave_in_piconet1 = (local_val & ((u32)0x00000004)) >> 2;
	*seqn_slave_in_piconet1 = (local_val & ((u32)0x00000002)) >> 1;
	*packet_header_flow_slave_in_piconet1 = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_lut_row_92_ptt_slave_in_piconet_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_92_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline void bt_controller_lut_row_92_ptt_slave_in_piconet_1_setf(struct cl_chip *chip, u8 pttslaveinpiconet1)
{
	ASSERT_ERR_CHIP((((u32)pttslaveinpiconet1 << 15) & ~((u32)0x00008000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_92_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_92_ADDR) & ~((u32)0x00008000)) | ((u32)pttslaveinpiconet1 << 15));
}

static inline u8 bt_controller_lut_row_92_esco_slave_in_piconet_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_92_ADDR);

	return (u8)((local_val & ((u32)0x00004000)) >> 14);
}

static inline void bt_controller_lut_row_92_esco_slave_in_piconet_1_setf(struct cl_chip *chip, u8 escoslaveinpiconet1)
{
	ASSERT_ERR_CHIP((((u32)escoslaveinpiconet1 << 14) & ~((u32)0x00004000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_92_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_92_ADDR) & ~((u32)0x00004000)) | ((u32)escoslaveinpiconet1 << 14));
}

static inline u8 bt_controller_lut_row_92_sniff_start_slave_in_piconet_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_92_ADDR);

	return (u8)((local_val & ((u32)0x00002000)) >> 13);
}

static inline void bt_controller_lut_row_92_sniff_start_slave_in_piconet_1_setf(struct cl_chip *chip, u8 sniffstartslaveinpiconet1)
{
	ASSERT_ERR_CHIP((((u32)sniffstartslaveinpiconet1 << 13) & ~((u32)0x00002000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_92_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_92_ADDR) & ~((u32)0x00002000)) | ((u32)sniffstartslaveinpiconet1 << 13));
}

static inline u8 bt_controller_lut_row_92_sniff_end_slave_in_piconet_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_92_ADDR);

	return (u8)((local_val & ((u32)0x00001000)) >> 12);
}

static inline void bt_controller_lut_row_92_sniff_end_slave_in_piconet_1_setf(struct cl_chip *chip, u8 sniffendslaveinpiconet1)
{
	ASSERT_ERR_CHIP((((u32)sniffendslaveinpiconet1 << 12) & ~((u32)0x00001000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_92_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_92_ADDR) & ~((u32)0x00001000)) | ((u32)sniffendslaveinpiconet1 << 12));
}

static inline u8 bt_controller_lut_row_92_tx_gain_slave_in_piconet_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_92_ADDR);

	return (u8)((local_val & ((u32)0x00000E00)) >> 9);
}

static inline void bt_controller_lut_row_92_tx_gain_slave_in_piconet_1_setf(struct cl_chip *chip, u8 txgainslaveinpiconet1)
{
	ASSERT_ERR_CHIP((((u32)txgainslaveinpiconet1 << 9) & ~((u32)0x00000E00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_92_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_92_ADDR) & ~((u32)0x00000E00)) | ((u32)txgainslaveinpiconet1 << 9));
}

static inline u8 bt_controller_lut_row_92_active_slave_in_piconet_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_92_ADDR);

	return (u8)((local_val & ((u32)0x00000100)) >> 8);
}

static inline void bt_controller_lut_row_92_active_slave_in_piconet_1_setf(struct cl_chip *chip, u8 activeslaveinpiconet1)
{
	ASSERT_ERR_CHIP((((u32)activeslaveinpiconet1 << 8) & ~((u32)0x00000100)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_92_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_92_ADDR) & ~((u32)0x00000100)) | ((u32)activeslaveinpiconet1 << 8));
}

static inline u8 bt_controller_lut_row_92_sco_1_slave_in_piconet_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_92_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline void bt_controller_lut_row_92_sco_1_slave_in_piconet_1_setf(struct cl_chip *chip, u8 sco1slaveinpiconet1)
{
	ASSERT_ERR_CHIP((((u32)sco1slaveinpiconet1 << 7) & ~((u32)0x00000080)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_92_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_92_ADDR) & ~((u32)0x00000080)) | ((u32)sco1slaveinpiconet1 << 7));
}

static inline u8 bt_controller_lut_row_92_sco_2_slave_in_piconet_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_92_ADDR);

	return (u8)((local_val & ((u32)0x00000040)) >> 6);
}

static inline void bt_controller_lut_row_92_sco_2_slave_in_piconet_1_setf(struct cl_chip *chip, u8 sco2slaveinpiconet1)
{
	ASSERT_ERR_CHIP((((u32)sco2slaveinpiconet1 << 6) & ~((u32)0x00000040)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_92_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_92_ADDR) & ~((u32)0x00000040)) | ((u32)sco2slaveinpiconet1 << 6));
}

static inline u8 bt_controller_lut_row_92_payload_header_flow_slave_in_piconet_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_92_ADDR);

	return (u8)((local_val & ((u32)0x00000020)) >> 5);
}

static inline void bt_controller_lut_row_92_payload_header_flow_slave_in_piconet_1_setf(struct cl_chip *chip, u8 payloadheaderflowslaveinpiconet1)
{
	ASSERT_ERR_CHIP((((u32)payloadheaderflowslaveinpiconet1 << 5) & ~((u32)0x00000020)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_92_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_92_ADDR) & ~((u32)0x00000020)) | ((u32)payloadheaderflowslaveinpiconet1 << 5));
}

static inline u8 bt_controller_lut_row_92_hold_slave_in_piconet_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_92_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline void bt_controller_lut_row_92_hold_slave_in_piconet_1_setf(struct cl_chip *chip, u8 holdslaveinpiconet1)
{
	ASSERT_ERR_CHIP((((u32)holdslaveinpiconet1 << 4) & ~((u32)0x00000010)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_92_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_92_ADDR) & ~((u32)0x00000010)) | ((u32)holdslaveinpiconet1 << 4));
}

static inline u8 bt_controller_lut_row_92_sniff_slave_in_piconet_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_92_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline void bt_controller_lut_row_92_sniff_slave_in_piconet_1_setf(struct cl_chip *chip, u8 sniffslaveinpiconet1)
{
	ASSERT_ERR_CHIP((((u32)sniffslaveinpiconet1 << 3) & ~((u32)0x00000008)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_92_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_92_ADDR) & ~((u32)0x00000008)) | ((u32)sniffslaveinpiconet1 << 3));
}

static inline u8 bt_controller_lut_row_92_arqn_slave_in_piconet_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_92_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline void bt_controller_lut_row_92_arqn_slave_in_piconet_1_setf(struct cl_chip *chip, u8 arqnslaveinpiconet1)
{
	ASSERT_ERR_CHIP((((u32)arqnslaveinpiconet1 << 2) & ~((u32)0x00000004)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_92_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_92_ADDR) & ~((u32)0x00000004)) | ((u32)arqnslaveinpiconet1 << 2));
}

static inline u8 bt_controller_lut_row_92_seqn_slave_in_piconet_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_92_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_lut_row_92_seqn_slave_in_piconet_1_setf(struct cl_chip *chip, u8 seqnslaveinpiconet1)
{
	ASSERT_ERR_CHIP((((u32)seqnslaveinpiconet1 << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_92_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_92_ADDR) & ~((u32)0x00000002)) | ((u32)seqnslaveinpiconet1 << 1));
}

static inline u8 bt_controller_lut_row_92_packet_header_flow_slave_in_piconet_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_92_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_lut_row_92_packet_header_flow_slave_in_piconet_1_setf(struct cl_chip *chip, u8 packetheaderflowslaveinpiconet1)
{
	ASSERT_ERR_CHIP((((u32)packetheaderflowslaveinpiconet1 << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_ROW_92_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_ROW_92_ADDR) & ~((u32)0x00000001)) | ((u32)packetheaderflowslaveinpiconet1 << 0));
}

/**
 * @brief PN_0_INFO_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 pn0_info_reg_15_to_8_bits_are_reserved 0x0
 *    07:05 Lut_pn0info_reg_l_7_downto_5 0x0
 *    04    pn0info_reg_retx          0
 *    03:01 lut_pn0info_reg_l_3_downto_0 0x0
 *    00    pn0info_reg_ms            0
 * </pre>
 */
#define BT_CONTROLLER_PN_0_INFO_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000210)
#define BT_CONTROLLER_PN_0_INFO_REG_OFFSET      0x00000210
#define BT_CONTROLLER_PN_0_INFO_REG_INDEX       0x00000084
#define BT_CONTROLLER_PN_0_INFO_REG_RESET       0x00000000

static inline u32 bt_controller_pn_0_info_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PN_0_INFO_REG_ADDR);
}

static inline void bt_controller_pn_0_info_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PN_0_INFO_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PN_0_INFO_REG_PN_0_INFO_REG_15_TO_8_BITS_ARE_RESERVED_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_PN_0_INFO_REG_PN_0_INFO_REG_15_TO_8_BITS_ARE_RESERVED_LSB    8
#define BT_CONTROLLER_PN_0_INFO_REG_PN_0_INFO_REG_15_TO_8_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_PN_0_INFO_REG_LUT_PN_0_INFO_REG_L_7_DOWNTO_5_MASK    ((u32)0x000000E0)
#define BT_CONTROLLER_PN_0_INFO_REG_LUT_PN_0_INFO_REG_L_7_DOWNTO_5_LSB    5
#define BT_CONTROLLER_PN_0_INFO_REG_LUT_PN_0_INFO_REG_L_7_DOWNTO_5_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_PN_0_INFO_REG_PN_0_INFO_REG_RETX_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_PN_0_INFO_REG_PN_0_INFO_REG_RETX_POS    4
#define BT_CONTROLLER_PN_0_INFO_REG_LUT_PN_0_INFO_REG_L_3_DOWNTO_0_MASK    ((u32)0x0000000E)
#define BT_CONTROLLER_PN_0_INFO_REG_LUT_PN_0_INFO_REG_L_3_DOWNTO_0_LSB    1
#define BT_CONTROLLER_PN_0_INFO_REG_LUT_PN_0_INFO_REG_L_3_DOWNTO_0_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_PN_0_INFO_REG_PN_0_INFO_REG_MS_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_PN_0_INFO_REG_PN_0_INFO_REG_MS_POS    0

#define BT_CONTROLLER_PN_0_INFO_REG_PN_0_INFO_REG_15_TO_8_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_PN_0_INFO_REG_LUT_PN_0_INFO_REG_L_7_DOWNTO_5_RST    0x0
#define BT_CONTROLLER_PN_0_INFO_REG_PN_0_INFO_REG_RETX_RST    0x0
#define BT_CONTROLLER_PN_0_INFO_REG_LUT_PN_0_INFO_REG_L_3_DOWNTO_0_RST    0x0
#define BT_CONTROLLER_PN_0_INFO_REG_PN_0_INFO_REG_MS_RST    0x0

static inline void bt_controller_pn_0_info_reg_pack(struct cl_chip *chip, u8 pn0_info_reg_15_to_8_bits_are_reserved, u8 lut_pn0info_reg_l_7_downto_5, u8 pn0info_reg_retx, u8 lut_pn0info_reg_l_3_downto_0, u8 pn0info_reg_ms)
{
	ASSERT_ERR_CHIP((((u32)pn0_info_reg_15_to_8_bits_are_reserved << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)lut_pn0info_reg_l_7_downto_5 << 5) & ~((u32)0x000000E0)) == 0);
	ASSERT_ERR_CHIP((((u32)pn0info_reg_retx << 4) & ~((u32)0x00000010)) == 0);
	ASSERT_ERR_CHIP((((u32)lut_pn0info_reg_l_3_downto_0 << 1) & ~((u32)0x0000000E)) == 0);
	ASSERT_ERR_CHIP((((u32)pn0info_reg_ms << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PN_0_INFO_REG_ADDR, ((u32)pn0_info_reg_15_to_8_bits_are_reserved << 8) | ((u32)lut_pn0info_reg_l_7_downto_5 << 5) | ((u32)pn0info_reg_retx << 4) | ((u32)lut_pn0info_reg_l_3_downto_0 << 1) | ((u32)pn0info_reg_ms << 0));
}

static inline void bt_controller_pn_0_info_reg_unpack(struct cl_chip *chip, u8 *pn0_info_reg_15_to_8_bits_are_reserved, u8 *lut_pn0info_reg_l_7_downto_5, u8 *pn0info_reg_retx, u8 *lut_pn0info_reg_l_3_downto_0, u8 *pn0info_reg_ms)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PN_0_INFO_REG_ADDR);

	*pn0_info_reg_15_to_8_bits_are_reserved = (local_val & ((u32)0x0000FF00)) >> 8;
	*lut_pn0info_reg_l_7_downto_5 = (local_val & ((u32)0x000000E0)) >> 5;
	*pn0info_reg_retx = (local_val & ((u32)0x00000010)) >> 4;
	*lut_pn0info_reg_l_3_downto_0 = (local_val & ((u32)0x0000000E)) >> 1;
	*pn0info_reg_ms = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_pn_0_info_reg_pn_0_info_reg_15_to_8_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PN_0_INFO_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline u8 bt_controller_pn_0_info_reg_lut_pn_0_info_reg_l_7_downto_5_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PN_0_INFO_REG_ADDR);

	return (u8)((local_val & ((u32)0x000000E0)) >> 5);
}

static inline void bt_controller_pn_0_info_reg_lut_pn_0_info_reg_l_7_downto_5_setf(struct cl_chip *chip, u8 lutpn0inforegl7downto5)
{
	ASSERT_ERR_CHIP((((u32)lutpn0inforegl7downto5 << 5) & ~((u32)0x000000E0)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PN_0_INFO_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PN_0_INFO_REG_ADDR) & ~((u32)0x000000E0)) | ((u32)lutpn0inforegl7downto5 << 5));
}

static inline u8 bt_controller_pn_0_info_reg_pn_0_info_reg_retx_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PN_0_INFO_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline void bt_controller_pn_0_info_reg_pn_0_info_reg_retx_setf(struct cl_chip *chip, u8 pn0inforegretx)
{
	ASSERT_ERR_CHIP((((u32)pn0inforegretx << 4) & ~((u32)0x00000010)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PN_0_INFO_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PN_0_INFO_REG_ADDR) & ~((u32)0x00000010)) | ((u32)pn0inforegretx << 4));
}

static inline u8 bt_controller_pn_0_info_reg_lut_pn_0_info_reg_l_3_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PN_0_INFO_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000000E)) >> 1);
}

static inline void bt_controller_pn_0_info_reg_lut_pn_0_info_reg_l_3_downto_0_setf(struct cl_chip *chip, u8 lutpn0inforegl3downto0)
{
	ASSERT_ERR_CHIP((((u32)lutpn0inforegl3downto0 << 1) & ~((u32)0x0000000E)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PN_0_INFO_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PN_0_INFO_REG_ADDR) & ~((u32)0x0000000E)) | ((u32)lutpn0inforegl3downto0 << 1));
}

static inline u8 bt_controller_pn_0_info_reg_pn_0_info_reg_ms_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PN_0_INFO_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_pn_0_info_reg_pn_0_info_reg_ms_setf(struct cl_chip *chip, u8 pn0inforegms)
{
	ASSERT_ERR_CHIP((((u32)pn0inforegms << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PN_0_INFO_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PN_0_INFO_REG_ADDR) & ~((u32)0x00000001)) | ((u32)pn0inforegms << 0));
}

/**
 * @brief PN_1_INFO_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 pn1_info_reg_15_to_8_bits_are_reserved 0x0
 *    07:05 Lut_pn1info_reg_l_7_downto_3 0x0
 *    04    Pn1info_reg_retx          0
 *    03:01 lut_pn1info_reg_l3_downto_0 0x0
 *    00    pn1info_reg_ms            0
 * </pre>
 */
#define BT_CONTROLLER_PN_1_INFO_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000214)
#define BT_CONTROLLER_PN_1_INFO_REG_OFFSET      0x00000214
#define BT_CONTROLLER_PN_1_INFO_REG_INDEX       0x00000085
#define BT_CONTROLLER_PN_1_INFO_REG_RESET       0x00000000

static inline u32 bt_controller_pn_1_info_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PN_1_INFO_REG_ADDR);
}

static inline void bt_controller_pn_1_info_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PN_1_INFO_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PN_1_INFO_REG_PN_1_INFO_REG_15_TO_8_BITS_ARE_RESERVED_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_PN_1_INFO_REG_PN_1_INFO_REG_15_TO_8_BITS_ARE_RESERVED_LSB    8
#define BT_CONTROLLER_PN_1_INFO_REG_PN_1_INFO_REG_15_TO_8_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_PN_1_INFO_REG_LUT_PN_1_INFO_REG_L_7_DOWNTO_3_MASK    ((u32)0x000000E0)
#define BT_CONTROLLER_PN_1_INFO_REG_LUT_PN_1_INFO_REG_L_7_DOWNTO_3_LSB    5
#define BT_CONTROLLER_PN_1_INFO_REG_LUT_PN_1_INFO_REG_L_7_DOWNTO_3_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_PN_1_INFO_REG_PN_1_INFO_REG_RETX_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_PN_1_INFO_REG_PN_1_INFO_REG_RETX_POS    4
#define BT_CONTROLLER_PN_1_INFO_REG_LUT_PN_1_INFO_REG_L_3_DOWNTO_0_MASK    ((u32)0x0000000E)
#define BT_CONTROLLER_PN_1_INFO_REG_LUT_PN_1_INFO_REG_L_3_DOWNTO_0_LSB    1
#define BT_CONTROLLER_PN_1_INFO_REG_LUT_PN_1_INFO_REG_L_3_DOWNTO_0_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_PN_1_INFO_REG_PN_1_INFO_REG_MS_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_PN_1_INFO_REG_PN_1_INFO_REG_MS_POS    0

#define BT_CONTROLLER_PN_1_INFO_REG_PN_1_INFO_REG_15_TO_8_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_PN_1_INFO_REG_LUT_PN_1_INFO_REG_L_7_DOWNTO_3_RST    0x0
#define BT_CONTROLLER_PN_1_INFO_REG_PN_1_INFO_REG_RETX_RST    0x0
#define BT_CONTROLLER_PN_1_INFO_REG_LUT_PN_1_INFO_REG_L_3_DOWNTO_0_RST    0x0
#define BT_CONTROLLER_PN_1_INFO_REG_PN_1_INFO_REG_MS_RST    0x0

static inline void bt_controller_pn_1_info_reg_pack(struct cl_chip *chip, u8 pn1_info_reg_15_to_8_bits_are_reserved, u8 lut_pn1info_reg_l_7_downto_3, u8 pn1info_reg_retx, u8 lut_pn1info_reg_l3_downto_0, u8 pn1info_reg_ms)
{
	ASSERT_ERR_CHIP((((u32)pn1_info_reg_15_to_8_bits_are_reserved << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)lut_pn1info_reg_l_7_downto_3 << 5) & ~((u32)0x000000E0)) == 0);
	ASSERT_ERR_CHIP((((u32)pn1info_reg_retx << 4) & ~((u32)0x00000010)) == 0);
	ASSERT_ERR_CHIP((((u32)lut_pn1info_reg_l3_downto_0 << 1) & ~((u32)0x0000000E)) == 0);
	ASSERT_ERR_CHIP((((u32)pn1info_reg_ms << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PN_1_INFO_REG_ADDR, ((u32)pn1_info_reg_15_to_8_bits_are_reserved << 8) | ((u32)lut_pn1info_reg_l_7_downto_3 << 5) | ((u32)pn1info_reg_retx << 4) | ((u32)lut_pn1info_reg_l3_downto_0 << 1) | ((u32)pn1info_reg_ms << 0));
}

static inline void bt_controller_pn_1_info_reg_unpack(struct cl_chip *chip, u8 *pn1_info_reg_15_to_8_bits_are_reserved, u8 *lut_pn1info_reg_l_7_downto_3, u8 *pn1info_reg_retx, u8 *lut_pn1info_reg_l3_downto_0, u8 *pn1info_reg_ms)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PN_1_INFO_REG_ADDR);

	*pn1_info_reg_15_to_8_bits_are_reserved = (local_val & ((u32)0x0000FF00)) >> 8;
	*lut_pn1info_reg_l_7_downto_3 = (local_val & ((u32)0x000000E0)) >> 5;
	*pn1info_reg_retx = (local_val & ((u32)0x00000010)) >> 4;
	*lut_pn1info_reg_l3_downto_0 = (local_val & ((u32)0x0000000E)) >> 1;
	*pn1info_reg_ms = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_pn_1_info_reg_pn_1_info_reg_15_to_8_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PN_1_INFO_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline u8 bt_controller_pn_1_info_reg_lut_pn_1_info_reg_l_7_downto_3_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PN_1_INFO_REG_ADDR);

	return (u8)((local_val & ((u32)0x000000E0)) >> 5);
}

static inline void bt_controller_pn_1_info_reg_lut_pn_1_info_reg_l_7_downto_3_setf(struct cl_chip *chip, u8 lutpn1inforegl7downto3)
{
	ASSERT_ERR_CHIP((((u32)lutpn1inforegl7downto3 << 5) & ~((u32)0x000000E0)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PN_1_INFO_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PN_1_INFO_REG_ADDR) & ~((u32)0x000000E0)) | ((u32)lutpn1inforegl7downto3 << 5));
}

static inline u8 bt_controller_pn_1_info_reg_pn_1_info_reg_retx_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PN_1_INFO_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline void bt_controller_pn_1_info_reg_pn_1_info_reg_retx_setf(struct cl_chip *chip, u8 pn1inforegretx)
{
	ASSERT_ERR_CHIP((((u32)pn1inforegretx << 4) & ~((u32)0x00000010)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PN_1_INFO_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PN_1_INFO_REG_ADDR) & ~((u32)0x00000010)) | ((u32)pn1inforegretx << 4));
}

static inline u8 bt_controller_pn_1_info_reg_lut_pn_1_info_reg_l_3_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PN_1_INFO_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000000E)) >> 1);
}

static inline void bt_controller_pn_1_info_reg_lut_pn_1_info_reg_l_3_downto_0_setf(struct cl_chip *chip, u8 lutpn1inforegl3downto0)
{
	ASSERT_ERR_CHIP((((u32)lutpn1inforegl3downto0 << 1) & ~((u32)0x0000000E)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PN_1_INFO_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PN_1_INFO_REG_ADDR) & ~((u32)0x0000000E)) | ((u32)lutpn1inforegl3downto0 << 1));
}

static inline u8 bt_controller_pn_1_info_reg_pn_1_info_reg_ms_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PN_1_INFO_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_pn_1_info_reg_pn_1_info_reg_ms_setf(struct cl_chip *chip, u8 pn1inforegms)
{
	ASSERT_ERR_CHIP((((u32)pn1inforegms << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PN_1_INFO_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PN_1_INFO_REG_ADDR) & ~((u32)0x00000001)) | ((u32)pn1inforegms << 0));
}

/**
 * @brief PN_1_CLK_1_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 Piconet1_clock_15_to_0_bits 0x0
 * </pre>
 */
#define BT_CONTROLLER_PN_1_CLK_1_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000218)
#define BT_CONTROLLER_PN_1_CLK_1_REG_OFFSET      0x00000218
#define BT_CONTROLLER_PN_1_CLK_1_REG_INDEX       0x00000086
#define BT_CONTROLLER_PN_1_CLK_1_REG_RESET       0x00000000

static inline u32 bt_controller_pn_1_clk_1_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PN_1_CLK_1_REG_ADDR);
}

static inline void bt_controller_pn_1_clk_1_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PN_1_CLK_1_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PN_1_CLK_1_REG_PICONET_1_CLOCK_15_TO_0_BITS_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_PN_1_CLK_1_REG_PICONET_1_CLOCK_15_TO_0_BITS_LSB    0
#define BT_CONTROLLER_PN_1_CLK_1_REG_PICONET_1_CLOCK_15_TO_0_BITS_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_PN_1_CLK_1_REG_PICONET_1_CLOCK_15_TO_0_BITS_RST    0x0

static inline u16 bt_controller_pn_1_clk_1_reg_piconet_1_clock_15_to_0_bits_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PN_1_CLK_1_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_pn_1_clk_1_reg_piconet_1_clock_15_to_0_bits_setf(struct cl_chip *chip, u16 piconet1clock15to0bits)
{
	ASSERT_ERR_CHIP((((u32)piconet1clock15to0bits << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PN_1_CLK_1_REG_ADDR, (u32)piconet1clock15to0bits << 0);
}

/**
 * @brief PN_1_CLK_2_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:12 piconet1_clk2_reg_15_12_bits_are_reserved 0x0
 *    11:00 Piconet1_clock_27_to_16_bits 0x0
 * </pre>
 */
#define BT_CONTROLLER_PN_1_CLK_2_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000021C)
#define BT_CONTROLLER_PN_1_CLK_2_REG_OFFSET      0x0000021C
#define BT_CONTROLLER_PN_1_CLK_2_REG_INDEX       0x00000087
#define BT_CONTROLLER_PN_1_CLK_2_REG_RESET       0x00000000

static inline u32 bt_controller_pn_1_clk_2_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PN_1_CLK_2_REG_ADDR);
}

static inline void bt_controller_pn_1_clk_2_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PN_1_CLK_2_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PN_1_CLK_2_REG_PICONET_1_CLK_2_REG_15_12_BITS_ARE_RESERVED_MASK    ((u32)0x0000F000)
#define BT_CONTROLLER_PN_1_CLK_2_REG_PICONET_1_CLK_2_REG_15_12_BITS_ARE_RESERVED_LSB    12
#define BT_CONTROLLER_PN_1_CLK_2_REG_PICONET_1_CLK_2_REG_15_12_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_PN_1_CLK_2_REG_PICONET_1_CLOCK_27_TO_16_BITS_MASK    ((u32)0x00000FFF)
#define BT_CONTROLLER_PN_1_CLK_2_REG_PICONET_1_CLOCK_27_TO_16_BITS_LSB    0
#define BT_CONTROLLER_PN_1_CLK_2_REG_PICONET_1_CLOCK_27_TO_16_BITS_WIDTH    ((u32)0x0000000C)

#define BT_CONTROLLER_PN_1_CLK_2_REG_PICONET_1_CLK_2_REG_15_12_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_PN_1_CLK_2_REG_PICONET_1_CLOCK_27_TO_16_BITS_RST    0x0

static inline void bt_controller_pn_1_clk_2_reg_pack(struct cl_chip *chip, u8 piconet1_clk2_reg_15_12_bits_are_reserved, u16 piconet1_clock_27_to_16_bits)
{
	ASSERT_ERR_CHIP((((u32)piconet1_clk2_reg_15_12_bits_are_reserved << 12) & ~((u32)0x0000F000)) == 0);
	ASSERT_ERR_CHIP((((u32)piconet1_clock_27_to_16_bits << 0) & ~((u32)0x00000FFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PN_1_CLK_2_REG_ADDR, ((u32)piconet1_clk2_reg_15_12_bits_are_reserved << 12) | ((u32)piconet1_clock_27_to_16_bits << 0));
}

static inline void bt_controller_pn_1_clk_2_reg_unpack(struct cl_chip *chip, u8 *piconet1_clk2_reg_15_12_bits_are_reserved, u16 *piconet1_clock_27_to_16_bits)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PN_1_CLK_2_REG_ADDR);

	*piconet1_clk2_reg_15_12_bits_are_reserved = (local_val & ((u32)0x0000F000)) >> 12;
	*piconet1_clock_27_to_16_bits = (local_val & ((u32)0x00000FFF)) >> 0;
}

static inline u8 bt_controller_pn_1_clk_2_reg_piconet_1_clk_2_reg_15_12_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PN_1_CLK_2_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000F000)) >> 12);
}

static inline u16 bt_controller_pn_1_clk_2_reg_piconet_1_clock_27_to_16_bits_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PN_1_CLK_2_REG_ADDR);

	return (u16)((local_val & ((u32)0x00000FFF)) >> 0);
}

static inline void bt_controller_pn_1_clk_2_reg_piconet_1_clock_27_to_16_bits_setf(struct cl_chip *chip, u16 piconet1clock27to16bits)
{
	ASSERT_ERR_CHIP((((u32)piconet1clock27to16bits << 0) & ~((u32)0x00000FFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PN_1_CLK_2_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PN_1_CLK_2_REG_ADDR) & ~((u32)0x00000FFF)) | ((u32)piconet1clock27to16bits << 0));
}

/**
 * @brief PICONET_1_BD_LOWER_ADDR register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 pn1_bd_addr_15_downto_0   0x0
 * </pre>
 */
#define BT_CONTROLLER_PICONET_1_BD_LOWER_ADDR_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000220)
#define BT_CONTROLLER_PICONET_1_BD_LOWER_ADDR_OFFSET      0x00000220
#define BT_CONTROLLER_PICONET_1_BD_LOWER_ADDR_INDEX       0x00000088
#define BT_CONTROLLER_PICONET_1_BD_LOWER_ADDR_RESET       0x00000000

static inline u32 bt_controller_piconet_1_bd_lower_addr_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PICONET_1_BD_LOWER_ADDR_ADDR);
}

static inline void bt_controller_piconet_1_bd_lower_addr_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PICONET_1_BD_LOWER_ADDR_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PICONET_1_BD_LOWER_ADDR_PN_1_BD_ADDR_15_DOWNTO_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_PICONET_1_BD_LOWER_ADDR_PN_1_BD_ADDR_15_DOWNTO_0_LSB    0
#define BT_CONTROLLER_PICONET_1_BD_LOWER_ADDR_PN_1_BD_ADDR_15_DOWNTO_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_PICONET_1_BD_LOWER_ADDR_PN_1_BD_ADDR_15_DOWNTO_0_RST    0x0

static inline u16 bt_controller_piconet_1_bd_lower_addr_pn_1_bd_addr_15_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PICONET_1_BD_LOWER_ADDR_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_piconet_1_bd_lower_addr_pn_1_bd_addr_15_downto_0_setf(struct cl_chip *chip, u16 pn1bdaddr15downto0)
{
	ASSERT_ERR_CHIP((((u32)pn1bdaddr15downto0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PICONET_1_BD_LOWER_ADDR_ADDR, (u32)pn1bdaddr15downto0 << 0);
}

/**
 * @brief PICONET_1_BD_MIDDLE_ADRR register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 pn1_bd_addr_31_downto_16  0x0
 * </pre>
 */
#define BT_CONTROLLER_PICONET_1_BD_MIDDLE_ADRR_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000224)
#define BT_CONTROLLER_PICONET_1_BD_MIDDLE_ADRR_OFFSET      0x00000224
#define BT_CONTROLLER_PICONET_1_BD_MIDDLE_ADRR_INDEX       0x00000089
#define BT_CONTROLLER_PICONET_1_BD_MIDDLE_ADRR_RESET       0x00000000

static inline u32 bt_controller_piconet_1_bd_middle_adrr_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PICONET_1_BD_MIDDLE_ADRR_ADDR);
}

static inline void bt_controller_piconet_1_bd_middle_adrr_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PICONET_1_BD_MIDDLE_ADRR_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PICONET_1_BD_MIDDLE_ADRR_PN_1_BD_ADDR_31_DOWNTO_16_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_PICONET_1_BD_MIDDLE_ADRR_PN_1_BD_ADDR_31_DOWNTO_16_LSB    0
#define BT_CONTROLLER_PICONET_1_BD_MIDDLE_ADRR_PN_1_BD_ADDR_31_DOWNTO_16_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_PICONET_1_BD_MIDDLE_ADRR_PN_1_BD_ADDR_31_DOWNTO_16_RST    0x0

static inline u16 bt_controller_piconet_1_bd_middle_adrr_pn_1_bd_addr_31_downto_16_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PICONET_1_BD_MIDDLE_ADRR_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_piconet_1_bd_middle_adrr_pn_1_bd_addr_31_downto_16_setf(struct cl_chip *chip, u16 pn1bdaddr31downto16)
{
	ASSERT_ERR_CHIP((((u32)pn1bdaddr31downto16 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PICONET_1_BD_MIDDLE_ADRR_ADDR, (u32)pn1bdaddr31downto16 << 0);
}

/**
 * @brief PICONET_1_BD_UPPER_ADDR register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 pn1_bd_addr_47_downto_32  0x0
 * </pre>
 */
#define BT_CONTROLLER_PICONET_1_BD_UPPER_ADDR_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000228)
#define BT_CONTROLLER_PICONET_1_BD_UPPER_ADDR_OFFSET      0x00000228
#define BT_CONTROLLER_PICONET_1_BD_UPPER_ADDR_INDEX       0x0000008A
#define BT_CONTROLLER_PICONET_1_BD_UPPER_ADDR_RESET       0x00000000

static inline u32 bt_controller_piconet_1_bd_upper_addr_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PICONET_1_BD_UPPER_ADDR_ADDR);
}

static inline void bt_controller_piconet_1_bd_upper_addr_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PICONET_1_BD_UPPER_ADDR_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PICONET_1_BD_UPPER_ADDR_PN_1_BD_ADDR_47_DOWNTO_32_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_PICONET_1_BD_UPPER_ADDR_PN_1_BD_ADDR_47_DOWNTO_32_LSB    0
#define BT_CONTROLLER_PICONET_1_BD_UPPER_ADDR_PN_1_BD_ADDR_47_DOWNTO_32_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_PICONET_1_BD_UPPER_ADDR_PN_1_BD_ADDR_47_DOWNTO_32_RST    0x0

static inline u16 bt_controller_piconet_1_bd_upper_addr_pn_1_bd_addr_47_downto_32_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PICONET_1_BD_UPPER_ADDR_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_piconet_1_bd_upper_addr_pn_1_bd_addr_47_downto_32_setf(struct cl_chip *chip, u16 pn1bdaddr47downto32)
{
	ASSERT_ERR_CHIP((((u32)pn1bdaddr47downto32 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PICONET_1_BD_UPPER_ADDR_ADDR, (u32)pn1bdaddr47downto32 << 0);
}

/**
 * @brief PICONET_1_PARITY_BITS_LOWER register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 pn1_parity_bits_15_downto_0 0x0
 * </pre>
 */
#define BT_CONTROLLER_PICONET_1_PARITY_BITS_LOWER_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000022C)
#define BT_CONTROLLER_PICONET_1_PARITY_BITS_LOWER_OFFSET      0x0000022C
#define BT_CONTROLLER_PICONET_1_PARITY_BITS_LOWER_INDEX       0x0000008B
#define BT_CONTROLLER_PICONET_1_PARITY_BITS_LOWER_RESET       0x00000000

static inline u32 bt_controller_piconet_1_parity_bits_lower_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PICONET_1_PARITY_BITS_LOWER_ADDR);
}

static inline void bt_controller_piconet_1_parity_bits_lower_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PICONET_1_PARITY_BITS_LOWER_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PICONET_1_PARITY_BITS_LOWER_PN_1_PARITY_BITS_15_DOWNTO_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_PICONET_1_PARITY_BITS_LOWER_PN_1_PARITY_BITS_15_DOWNTO_0_LSB    0
#define BT_CONTROLLER_PICONET_1_PARITY_BITS_LOWER_PN_1_PARITY_BITS_15_DOWNTO_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_PICONET_1_PARITY_BITS_LOWER_PN_1_PARITY_BITS_15_DOWNTO_0_RST    0x0

static inline u16 bt_controller_piconet_1_parity_bits_lower_pn_1_parity_bits_15_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PICONET_1_PARITY_BITS_LOWER_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_piconet_1_parity_bits_lower_pn_1_parity_bits_15_downto_0_setf(struct cl_chip *chip, u16 pn1paritybits15downto0)
{
	ASSERT_ERR_CHIP((((u32)pn1paritybits15downto0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PICONET_1_PARITY_BITS_LOWER_ADDR, (u32)pn1paritybits15downto0 << 0);
}

/**
 * @brief PICONET_1_PARITY_BITS_MIDDLE register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 pn1_parity_bits_31_downto_16 0x0
 * </pre>
 */
#define BT_CONTROLLER_PICONET_1_PARITY_BITS_MIDDLE_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000230)
#define BT_CONTROLLER_PICONET_1_PARITY_BITS_MIDDLE_OFFSET      0x00000230
#define BT_CONTROLLER_PICONET_1_PARITY_BITS_MIDDLE_INDEX       0x0000008C
#define BT_CONTROLLER_PICONET_1_PARITY_BITS_MIDDLE_RESET       0x00000000

static inline u32 bt_controller_piconet_1_parity_bits_middle_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PICONET_1_PARITY_BITS_MIDDLE_ADDR);
}

static inline void bt_controller_piconet_1_parity_bits_middle_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PICONET_1_PARITY_BITS_MIDDLE_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PICONET_1_PARITY_BITS_MIDDLE_PN_1_PARITY_BITS_31_DOWNTO_16_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_PICONET_1_PARITY_BITS_MIDDLE_PN_1_PARITY_BITS_31_DOWNTO_16_LSB    0
#define BT_CONTROLLER_PICONET_1_PARITY_BITS_MIDDLE_PN_1_PARITY_BITS_31_DOWNTO_16_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_PICONET_1_PARITY_BITS_MIDDLE_PN_1_PARITY_BITS_31_DOWNTO_16_RST    0x0

static inline u16 bt_controller_piconet_1_parity_bits_middle_pn_1_parity_bits_31_downto_16_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PICONET_1_PARITY_BITS_MIDDLE_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_piconet_1_parity_bits_middle_pn_1_parity_bits_31_downto_16_setf(struct cl_chip *chip, u16 pn1paritybits31downto16)
{
	ASSERT_ERR_CHIP((((u32)pn1paritybits31downto16 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PICONET_1_PARITY_BITS_MIDDLE_ADDR, (u32)pn1paritybits31downto16 << 0);
}

/**
 * @brief PICONET_1_PARITY_BITS_UPPER register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:02 piconet_parity_upper_reg_15_to_2_bits_are_reserved 0x0
 *    01:00 pn1_parity_bits_33_downto_32 0x0
 * </pre>
 */
#define BT_CONTROLLER_PICONET_1_PARITY_BITS_UPPER_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000234)
#define BT_CONTROLLER_PICONET_1_PARITY_BITS_UPPER_OFFSET      0x00000234
#define BT_CONTROLLER_PICONET_1_PARITY_BITS_UPPER_INDEX       0x0000008D
#define BT_CONTROLLER_PICONET_1_PARITY_BITS_UPPER_RESET       0x00000000

static inline u32 bt_controller_piconet_1_parity_bits_upper_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PICONET_1_PARITY_BITS_UPPER_ADDR);
}

static inline void bt_controller_piconet_1_parity_bits_upper_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PICONET_1_PARITY_BITS_UPPER_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PICONET_1_PARITY_BITS_UPPER_PICONET_PARITY_UPPER_REG_15_TO_2_BITS_ARE_RESERVED_MASK    ((u32)0x0000FFFC)
#define BT_CONTROLLER_PICONET_1_PARITY_BITS_UPPER_PICONET_PARITY_UPPER_REG_15_TO_2_BITS_ARE_RESERVED_LSB    2
#define BT_CONTROLLER_PICONET_1_PARITY_BITS_UPPER_PICONET_PARITY_UPPER_REG_15_TO_2_BITS_ARE_RESERVED_WIDTH    ((u32)0x0000000E)
#define BT_CONTROLLER_PICONET_1_PARITY_BITS_UPPER_PN_1_PARITY_BITS_33_DOWNTO_32_MASK    ((u32)0x00000003)
#define BT_CONTROLLER_PICONET_1_PARITY_BITS_UPPER_PN_1_PARITY_BITS_33_DOWNTO_32_LSB    0
#define BT_CONTROLLER_PICONET_1_PARITY_BITS_UPPER_PN_1_PARITY_BITS_33_DOWNTO_32_WIDTH    ((u32)0x00000002)

#define BT_CONTROLLER_PICONET_1_PARITY_BITS_UPPER_PICONET_PARITY_UPPER_REG_15_TO_2_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_PICONET_1_PARITY_BITS_UPPER_PN_1_PARITY_BITS_33_DOWNTO_32_RST    0x0

static inline void bt_controller_piconet_1_parity_bits_upper_pack(struct cl_chip *chip, u16 piconet_parity_upper_reg_15_to_2_bits_are_reserved, u8 pn1_parity_bits_33_downto_32)
{
	ASSERT_ERR_CHIP((((u32)piconet_parity_upper_reg_15_to_2_bits_are_reserved << 2) & ~((u32)0x0000FFFC)) == 0);
	ASSERT_ERR_CHIP((((u32)pn1_parity_bits_33_downto_32 << 0) & ~((u32)0x00000003)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PICONET_1_PARITY_BITS_UPPER_ADDR, ((u32)piconet_parity_upper_reg_15_to_2_bits_are_reserved << 2) | ((u32)pn1_parity_bits_33_downto_32 << 0));
}

static inline void bt_controller_piconet_1_parity_bits_upper_unpack(struct cl_chip *chip, u16 *piconet_parity_upper_reg_15_to_2_bits_are_reserved, u8 *pn1_parity_bits_33_downto_32)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PICONET_1_PARITY_BITS_UPPER_ADDR);

	*piconet_parity_upper_reg_15_to_2_bits_are_reserved = (local_val & ((u32)0x0000FFFC)) >> 2;
	*pn1_parity_bits_33_downto_32 = (local_val & ((u32)0x00000003)) >> 0;
}

static inline u16 bt_controller_piconet_1_parity_bits_upper_piconet_parity_upper_reg_15_to_2_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PICONET_1_PARITY_BITS_UPPER_ADDR);

	return (u16)((local_val & ((u32)0x0000FFFC)) >> 2);
}

static inline u8 bt_controller_piconet_1_parity_bits_upper_pn_1_parity_bits_33_downto_32_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PICONET_1_PARITY_BITS_UPPER_ADDR);

	return (u8)((local_val & ((u32)0x00000003)) >> 0);
}

static inline void bt_controller_piconet_1_parity_bits_upper_pn_1_parity_bits_33_downto_32_setf(struct cl_chip *chip, u8 pn1paritybits33downto32)
{
	ASSERT_ERR_CHIP((((u32)pn1paritybits33downto32 << 0) & ~((u32)0x00000003)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PICONET_1_PARITY_BITS_UPPER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PICONET_1_PARITY_BITS_UPPER_ADDR) & ~((u32)0x00000003)) | ((u32)pn1paritybits33downto32 << 0));
}

/**
 * @brief PRIORITY_CNTRL register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    Tpoll_Lpm_pri_pn1         0
 *    14    Tpoll_Lpm_pri_pn0         0
 *    13    Lpm_prempt_pn0            0
 *    12    Lpm_prempt_pn1            0
 *    11    priority_cntrl_reg_11th_bit_not_used 0
 *    10    Protocol_acl_pri          0
 *    09    Page_acl_pri              0
 *    08    priority_cntrl_8th_bit_notused 0
 *    07    Pause_sco                 0
 *    06    Page_acl_priority         0
 *    05:04 priority_cntrl_reg_5_to_4_not_used 0x0
 *    03    Scan_disable              0
 *    02    Sco_tpoll_pri_pn1         0
 *    01    Sco_tpoll_pri_pn0         0
 *    00    Sco_resp_pri              1
 * </pre>
 */
#define BT_CONTROLLER_PRIORITY_CNTRL_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000238)
#define BT_CONTROLLER_PRIORITY_CNTRL_OFFSET      0x00000238
#define BT_CONTROLLER_PRIORITY_CNTRL_INDEX       0x0000008E
#define BT_CONTROLLER_PRIORITY_CNTRL_RESET       0x00000001

static inline u32 bt_controller_priority_cntrl_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR);
}

static inline void bt_controller_priority_cntrl_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PRIORITY_CNTRL_TPOLL_LPM_PRI_PN_1_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_PRIORITY_CNTRL_TPOLL_LPM_PRI_PN_1_POS    15
#define BT_CONTROLLER_PRIORITY_CNTRL_TPOLL_LPM_PRI_PN_0_BIT    ((u32)0x00004000)
#define BT_CONTROLLER_PRIORITY_CNTRL_TPOLL_LPM_PRI_PN_0_POS    14
#define BT_CONTROLLER_PRIORITY_CNTRL_LPM_PREMPT_PN_0_BIT    ((u32)0x00002000)
#define BT_CONTROLLER_PRIORITY_CNTRL_LPM_PREMPT_PN_0_POS    13
#define BT_CONTROLLER_PRIORITY_CNTRL_LPM_PREMPT_PN_1_BIT    ((u32)0x00001000)
#define BT_CONTROLLER_PRIORITY_CNTRL_LPM_PREMPT_PN_1_POS    12
#define BT_CONTROLLER_PRIORITY_CNTRL_PRIORITY_CNTRL_REG_11_TH_BIT_NOT_USED_BIT    ((u32)0x00000800)
#define BT_CONTROLLER_PRIORITY_CNTRL_PRIORITY_CNTRL_REG_11_TH_BIT_NOT_USED_POS    11
#define BT_CONTROLLER_PRIORITY_CNTRL_PROTOCOL_ACL_PRI_BIT    ((u32)0x00000400)
#define BT_CONTROLLER_PRIORITY_CNTRL_PROTOCOL_ACL_PRI_POS    10
#define BT_CONTROLLER_PRIORITY_CNTRL_PAGE_ACL_PRI_BIT    ((u32)0x00000200)
#define BT_CONTROLLER_PRIORITY_CNTRL_PAGE_ACL_PRI_POS    9
#define BT_CONTROLLER_PRIORITY_CNTRL_PRIORITY_CNTRL_8_TH_BIT_NOTUSED_BIT    ((u32)0x00000100)
#define BT_CONTROLLER_PRIORITY_CNTRL_PRIORITY_CNTRL_8_TH_BIT_NOTUSED_POS    8
#define BT_CONTROLLER_PRIORITY_CNTRL_PAUSE_SCO_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_PRIORITY_CNTRL_PAUSE_SCO_POS    7
#define BT_CONTROLLER_PRIORITY_CNTRL_PAGE_ACL_PRIORITY_BIT    ((u32)0x00000040)
#define BT_CONTROLLER_PRIORITY_CNTRL_PAGE_ACL_PRIORITY_POS    6
#define BT_CONTROLLER_PRIORITY_CNTRL_PRIORITY_CNTRL_REG_5_TO_4_NOT_USED_MASK    ((u32)0x00000030)
#define BT_CONTROLLER_PRIORITY_CNTRL_PRIORITY_CNTRL_REG_5_TO_4_NOT_USED_LSB    4
#define BT_CONTROLLER_PRIORITY_CNTRL_PRIORITY_CNTRL_REG_5_TO_4_NOT_USED_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_PRIORITY_CNTRL_SCAN_DISABLE_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_PRIORITY_CNTRL_SCAN_DISABLE_POS    3
#define BT_CONTROLLER_PRIORITY_CNTRL_SCO_TPOLL_PRI_PN_1_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_PRIORITY_CNTRL_SCO_TPOLL_PRI_PN_1_POS    2
#define BT_CONTROLLER_PRIORITY_CNTRL_SCO_TPOLL_PRI_PN_0_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_PRIORITY_CNTRL_SCO_TPOLL_PRI_PN_0_POS    1
#define BT_CONTROLLER_PRIORITY_CNTRL_SCO_RESP_PRI_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_PRIORITY_CNTRL_SCO_RESP_PRI_POS    0

#define BT_CONTROLLER_PRIORITY_CNTRL_TPOLL_LPM_PRI_PN_1_RST    0x0
#define BT_CONTROLLER_PRIORITY_CNTRL_TPOLL_LPM_PRI_PN_0_RST    0x0
#define BT_CONTROLLER_PRIORITY_CNTRL_LPM_PREMPT_PN_0_RST    0x0
#define BT_CONTROLLER_PRIORITY_CNTRL_LPM_PREMPT_PN_1_RST    0x0
#define BT_CONTROLLER_PRIORITY_CNTRL_PRIORITY_CNTRL_REG_11_TH_BIT_NOT_USED_RST    0x0
#define BT_CONTROLLER_PRIORITY_CNTRL_PROTOCOL_ACL_PRI_RST    0x0
#define BT_CONTROLLER_PRIORITY_CNTRL_PAGE_ACL_PRI_RST    0x0
#define BT_CONTROLLER_PRIORITY_CNTRL_PRIORITY_CNTRL_8_TH_BIT_NOTUSED_RST    0x0
#define BT_CONTROLLER_PRIORITY_CNTRL_PAUSE_SCO_RST    0x0
#define BT_CONTROLLER_PRIORITY_CNTRL_PAGE_ACL_PRIORITY_RST    0x0
#define BT_CONTROLLER_PRIORITY_CNTRL_PRIORITY_CNTRL_REG_5_TO_4_NOT_USED_RST    0x0
#define BT_CONTROLLER_PRIORITY_CNTRL_SCAN_DISABLE_RST    0x0
#define BT_CONTROLLER_PRIORITY_CNTRL_SCO_TPOLL_PRI_PN_1_RST    0x0
#define BT_CONTROLLER_PRIORITY_CNTRL_SCO_TPOLL_PRI_PN_0_RST    0x0
#define BT_CONTROLLER_PRIORITY_CNTRL_SCO_RESP_PRI_RST    0x1

static inline void bt_controller_priority_cntrl_pack(struct cl_chip *chip, u8 tpoll_lpm_pri_pn1, u8 tpoll_lpm_pri_pn0, u8 lpm_prempt_pn0, u8 lpm_prempt_pn1, u8 priority_cntrl_reg_11th_bit_not_used, u8 protocol_acl_pri, u8 page_acl_pri, u8 priority_cntrl_8th_bit_notused, u8 pause_sco, u8 page_acl_priority, u8 priority_cntrl_reg_5_to_4_not_used, u8 scan_disable, u8 sco_tpoll_pri_pn1, u8 sco_tpoll_pri_pn0, u8 sco_resp_pri)
{
	ASSERT_ERR_CHIP((((u32)tpoll_lpm_pri_pn1 << 15) & ~((u32)0x00008000)) == 0);
	ASSERT_ERR_CHIP((((u32)tpoll_lpm_pri_pn0 << 14) & ~((u32)0x00004000)) == 0);
	ASSERT_ERR_CHIP((((u32)lpm_prempt_pn0 << 13) & ~((u32)0x00002000)) == 0);
	ASSERT_ERR_CHIP((((u32)lpm_prempt_pn1 << 12) & ~((u32)0x00001000)) == 0);
	ASSERT_ERR_CHIP((((u32)priority_cntrl_reg_11th_bit_not_used << 11) & ~((u32)0x00000800)) == 0);
	ASSERT_ERR_CHIP((((u32)protocol_acl_pri << 10) & ~((u32)0x00000400)) == 0);
	ASSERT_ERR_CHIP((((u32)page_acl_pri << 9) & ~((u32)0x00000200)) == 0);
	ASSERT_ERR_CHIP((((u32)priority_cntrl_8th_bit_notused << 8) & ~((u32)0x00000100)) == 0);
	ASSERT_ERR_CHIP((((u32)pause_sco << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)page_acl_priority << 6) & ~((u32)0x00000040)) == 0);
	ASSERT_ERR_CHIP((((u32)priority_cntrl_reg_5_to_4_not_used << 4) & ~((u32)0x00000030)) == 0);
	ASSERT_ERR_CHIP((((u32)scan_disable << 3) & ~((u32)0x00000008)) == 0);
	ASSERT_ERR_CHIP((((u32)sco_tpoll_pri_pn1 << 2) & ~((u32)0x00000004)) == 0);
	ASSERT_ERR_CHIP((((u32)sco_tpoll_pri_pn0 << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)sco_resp_pri << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR, ((u32)tpoll_lpm_pri_pn1 << 15) | ((u32)tpoll_lpm_pri_pn0 << 14) | ((u32)lpm_prempt_pn0 << 13) | ((u32)lpm_prempt_pn1 << 12) | ((u32)priority_cntrl_reg_11th_bit_not_used << 11) | ((u32)protocol_acl_pri << 10) | ((u32)page_acl_pri << 9) | ((u32)priority_cntrl_8th_bit_notused << 8) | ((u32)pause_sco << 7) | ((u32)page_acl_priority << 6) | ((u32)priority_cntrl_reg_5_to_4_not_used << 4) | ((u32)scan_disable << 3) | ((u32)sco_tpoll_pri_pn1 << 2) | ((u32)sco_tpoll_pri_pn0 << 1) | ((u32)sco_resp_pri << 0));
}

static inline void bt_controller_priority_cntrl_unpack(struct cl_chip *chip, u8 *tpoll_lpm_pri_pn1, u8 *tpoll_lpm_pri_pn0, u8 *lpm_prempt_pn0, u8 *lpm_prempt_pn1, u8 *priority_cntrl_reg_11th_bit_not_used, u8 *protocol_acl_pri, u8 *page_acl_pri, u8 *priority_cntrl_8th_bit_notused, u8 *pause_sco, u8 *page_acl_priority, u8 *priority_cntrl_reg_5_to_4_not_used, u8 *scan_disable, u8 *sco_tpoll_pri_pn1, u8 *sco_tpoll_pri_pn0, u8 *sco_resp_pri)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR);

	*tpoll_lpm_pri_pn1 = (local_val & ((u32)0x00008000)) >> 15;
	*tpoll_lpm_pri_pn0 = (local_val & ((u32)0x00004000)) >> 14;
	*lpm_prempt_pn0 = (local_val & ((u32)0x00002000)) >> 13;
	*lpm_prempt_pn1 = (local_val & ((u32)0x00001000)) >> 12;
	*priority_cntrl_reg_11th_bit_not_used = (local_val & ((u32)0x00000800)) >> 11;
	*protocol_acl_pri = (local_val & ((u32)0x00000400)) >> 10;
	*page_acl_pri = (local_val & ((u32)0x00000200)) >> 9;
	*priority_cntrl_8th_bit_notused = (local_val & ((u32)0x00000100)) >> 8;
	*pause_sco = (local_val & ((u32)0x00000080)) >> 7;
	*page_acl_priority = (local_val & ((u32)0x00000040)) >> 6;
	*priority_cntrl_reg_5_to_4_not_used = (local_val & ((u32)0x00000030)) >> 4;
	*scan_disable = (local_val & ((u32)0x00000008)) >> 3;
	*sco_tpoll_pri_pn1 = (local_val & ((u32)0x00000004)) >> 2;
	*sco_tpoll_pri_pn0 = (local_val & ((u32)0x00000002)) >> 1;
	*sco_resp_pri = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_priority_cntrl_tpoll_lpm_pri_pn_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline void bt_controller_priority_cntrl_tpoll_lpm_pri_pn_1_setf(struct cl_chip *chip, u8 tpolllpmpripn1)
{
	ASSERT_ERR_CHIP((((u32)tpolllpmpripn1 << 15) & ~((u32)0x00008000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR) & ~((u32)0x00008000)) | ((u32)tpolllpmpripn1 << 15));
}

static inline u8 bt_controller_priority_cntrl_tpoll_lpm_pri_pn_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR);

	return (u8)((local_val & ((u32)0x00004000)) >> 14);
}

static inline void bt_controller_priority_cntrl_tpoll_lpm_pri_pn_0_setf(struct cl_chip *chip, u8 tpolllpmpripn0)
{
	ASSERT_ERR_CHIP((((u32)tpolllpmpripn0 << 14) & ~((u32)0x00004000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR) & ~((u32)0x00004000)) | ((u32)tpolllpmpripn0 << 14));
}

static inline u8 bt_controller_priority_cntrl_lpm_prempt_pn_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR);

	return (u8)((local_val & ((u32)0x00002000)) >> 13);
}

static inline void bt_controller_priority_cntrl_lpm_prempt_pn_0_setf(struct cl_chip *chip, u8 lpmpremptpn0)
{
	ASSERT_ERR_CHIP((((u32)lpmpremptpn0 << 13) & ~((u32)0x00002000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR) & ~((u32)0x00002000)) | ((u32)lpmpremptpn0 << 13));
}

static inline u8 bt_controller_priority_cntrl_lpm_prempt_pn_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR);

	return (u8)((local_val & ((u32)0x00001000)) >> 12);
}

static inline void bt_controller_priority_cntrl_lpm_prempt_pn_1_setf(struct cl_chip *chip, u8 lpmpremptpn1)
{
	ASSERT_ERR_CHIP((((u32)lpmpremptpn1 << 12) & ~((u32)0x00001000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR) & ~((u32)0x00001000)) | ((u32)lpmpremptpn1 << 12));
}

static inline u8 bt_controller_priority_cntrl_priority_cntrl_reg_11_th_bit_not_used_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR);

	return (u8)((local_val & ((u32)0x00000800)) >> 11);
}

static inline u8 bt_controller_priority_cntrl_protocol_acl_pri_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR);

	return (u8)((local_val & ((u32)0x00000400)) >> 10);
}

static inline void bt_controller_priority_cntrl_protocol_acl_pri_setf(struct cl_chip *chip, u8 protocolaclpri)
{
	ASSERT_ERR_CHIP((((u32)protocolaclpri << 10) & ~((u32)0x00000400)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR) & ~((u32)0x00000400)) | ((u32)protocolaclpri << 10));
}

static inline u8 bt_controller_priority_cntrl_page_acl_pri_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR);

	return (u8)((local_val & ((u32)0x00000200)) >> 9);
}

static inline void bt_controller_priority_cntrl_page_acl_pri_setf(struct cl_chip *chip, u8 pageaclpri)
{
	ASSERT_ERR_CHIP((((u32)pageaclpri << 9) & ~((u32)0x00000200)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR) & ~((u32)0x00000200)) | ((u32)pageaclpri << 9));
}

static inline u8 bt_controller_priority_cntrl_priority_cntrl_8_th_bit_notused_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR);

	return (u8)((local_val & ((u32)0x00000100)) >> 8);
}

static inline void bt_controller_priority_cntrl_priority_cntrl_8_th_bit_notused_setf(struct cl_chip *chip, u8 prioritycntrl8thbitnotused)
{
	ASSERT_ERR_CHIP((((u32)prioritycntrl8thbitnotused << 8) & ~((u32)0x00000100)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR) & ~((u32)0x00000100)) | ((u32)prioritycntrl8thbitnotused << 8));
}

static inline u8 bt_controller_priority_cntrl_pause_sco_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline void bt_controller_priority_cntrl_pause_sco_setf(struct cl_chip *chip, u8 pausesco)
{
	ASSERT_ERR_CHIP((((u32)pausesco << 7) & ~((u32)0x00000080)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR) & ~((u32)0x00000080)) | ((u32)pausesco << 7));
}

static inline u8 bt_controller_priority_cntrl_page_acl_priority_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR);

	return (u8)((local_val & ((u32)0x00000040)) >> 6);
}

static inline void bt_controller_priority_cntrl_page_acl_priority_setf(struct cl_chip *chip, u8 pageaclpriority)
{
	ASSERT_ERR_CHIP((((u32)pageaclpriority << 6) & ~((u32)0x00000040)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR) & ~((u32)0x00000040)) | ((u32)pageaclpriority << 6));
}

static inline u8 bt_controller_priority_cntrl_priority_cntrl_reg_5_to_4_not_used_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR);

	return (u8)((local_val & ((u32)0x00000030)) >> 4);
}

static inline u8 bt_controller_priority_cntrl_scan_disable_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline void bt_controller_priority_cntrl_scan_disable_setf(struct cl_chip *chip, u8 scandisable)
{
	ASSERT_ERR_CHIP((((u32)scandisable << 3) & ~((u32)0x00000008)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR) & ~((u32)0x00000008)) | ((u32)scandisable << 3));
}

static inline u8 bt_controller_priority_cntrl_sco_tpoll_pri_pn_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline void bt_controller_priority_cntrl_sco_tpoll_pri_pn_1_setf(struct cl_chip *chip, u8 scotpollpripn1)
{
	ASSERT_ERR_CHIP((((u32)scotpollpripn1 << 2) & ~((u32)0x00000004)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR) & ~((u32)0x00000004)) | ((u32)scotpollpripn1 << 2));
}

static inline u8 bt_controller_priority_cntrl_sco_tpoll_pri_pn_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_priority_cntrl_sco_tpoll_pri_pn_0_setf(struct cl_chip *chip, u8 scotpollpripn0)
{
	ASSERT_ERR_CHIP((((u32)scotpollpripn0 << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR) & ~((u32)0x00000002)) | ((u32)scotpollpripn0 << 1));
}

static inline u8 bt_controller_priority_cntrl_sco_resp_pri_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_priority_cntrl_sco_resp_pri_setf(struct cl_chip *chip, u8 scoresppri)
{
	ASSERT_ERR_CHIP((((u32)scoresppri << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_ADDR) & ~((u32)0x00000001)) | ((u32)scoresppri << 0));
}

/**
 * @brief PRIORITY_CNTRL_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:06 priority_cntrl2_reg_15_to_6_bits_are_reserved 0x0
 *    05    Sniff_transition_priority 0
 *    04    Pause_all_traffic         1
 *    03    Crc_priority              0
 *    02:00 Sniff_pause_slots_2_downto_0 0x7
 * </pre>
 */
#define BT_CONTROLLER_PRIORITY_CNTRL_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000023C)
#define BT_CONTROLLER_PRIORITY_CNTRL_2_OFFSET      0x0000023C
#define BT_CONTROLLER_PRIORITY_CNTRL_2_INDEX       0x0000008F
#define BT_CONTROLLER_PRIORITY_CNTRL_2_RESET       0x00000017

static inline u32 bt_controller_priority_cntrl_2_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_2_ADDR);
}

static inline void bt_controller_priority_cntrl_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PRIORITY_CNTRL_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PRIORITY_CNTRL_2_PRIORITY_CNTRL_2_REG_15_TO_6_BITS_ARE_RESERVED_MASK    ((u32)0x0000FFC0)
#define BT_CONTROLLER_PRIORITY_CNTRL_2_PRIORITY_CNTRL_2_REG_15_TO_6_BITS_ARE_RESERVED_LSB    6
#define BT_CONTROLLER_PRIORITY_CNTRL_2_PRIORITY_CNTRL_2_REG_15_TO_6_BITS_ARE_RESERVED_WIDTH    ((u32)0x0000000A)
#define BT_CONTROLLER_PRIORITY_CNTRL_2_SNIFF_TRANSITION_PRIORITY_BIT    ((u32)0x00000020)
#define BT_CONTROLLER_PRIORITY_CNTRL_2_SNIFF_TRANSITION_PRIORITY_POS    5
#define BT_CONTROLLER_PRIORITY_CNTRL_2_PAUSE_ALL_TRAFFIC_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_PRIORITY_CNTRL_2_PAUSE_ALL_TRAFFIC_POS    4
#define BT_CONTROLLER_PRIORITY_CNTRL_2_CRC_PRIORITY_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_PRIORITY_CNTRL_2_CRC_PRIORITY_POS    3
#define BT_CONTROLLER_PRIORITY_CNTRL_2_SNIFF_PAUSE_SLOTS_2_DOWNTO_0_MASK    ((u32)0x00000007)
#define BT_CONTROLLER_PRIORITY_CNTRL_2_SNIFF_PAUSE_SLOTS_2_DOWNTO_0_LSB    0
#define BT_CONTROLLER_PRIORITY_CNTRL_2_SNIFF_PAUSE_SLOTS_2_DOWNTO_0_WIDTH    ((u32)0x00000003)

#define BT_CONTROLLER_PRIORITY_CNTRL_2_PRIORITY_CNTRL_2_REG_15_TO_6_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_PRIORITY_CNTRL_2_SNIFF_TRANSITION_PRIORITY_RST    0x0
#define BT_CONTROLLER_PRIORITY_CNTRL_2_PAUSE_ALL_TRAFFIC_RST    0x1
#define BT_CONTROLLER_PRIORITY_CNTRL_2_CRC_PRIORITY_RST    0x0
#define BT_CONTROLLER_PRIORITY_CNTRL_2_SNIFF_PAUSE_SLOTS_2_DOWNTO_0_RST    0x7

static inline void bt_controller_priority_cntrl_2_pack(struct cl_chip *chip, u16 priority_cntrl2_reg_15_to_6_bits_are_reserved, u8 sniff_transition_priority, u8 pause_all_traffic, u8 crc_priority, u8 sniff_pause_slots_2_downto_0)
{
	ASSERT_ERR_CHIP((((u32)priority_cntrl2_reg_15_to_6_bits_are_reserved << 6) & ~((u32)0x0000FFC0)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_transition_priority << 5) & ~((u32)0x00000020)) == 0);
	ASSERT_ERR_CHIP((((u32)pause_all_traffic << 4) & ~((u32)0x00000010)) == 0);
	ASSERT_ERR_CHIP((((u32)crc_priority << 3) & ~((u32)0x00000008)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_pause_slots_2_downto_0 << 0) & ~((u32)0x00000007)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PRIORITY_CNTRL_2_ADDR, ((u32)priority_cntrl2_reg_15_to_6_bits_are_reserved << 6) | ((u32)sniff_transition_priority << 5) | ((u32)pause_all_traffic << 4) | ((u32)crc_priority << 3) | ((u32)sniff_pause_slots_2_downto_0 << 0));
}

static inline void bt_controller_priority_cntrl_2_unpack(struct cl_chip *chip, u16 *priority_cntrl2_reg_15_to_6_bits_are_reserved, u8 *sniff_transition_priority, u8 *pause_all_traffic, u8 *crc_priority, u8 *sniff_pause_slots_2_downto_0)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_2_ADDR);

	*priority_cntrl2_reg_15_to_6_bits_are_reserved = (local_val & ((u32)0x0000FFC0)) >> 6;
	*sniff_transition_priority = (local_val & ((u32)0x00000020)) >> 5;
	*pause_all_traffic = (local_val & ((u32)0x00000010)) >> 4;
	*crc_priority = (local_val & ((u32)0x00000008)) >> 3;
	*sniff_pause_slots_2_downto_0 = (local_val & ((u32)0x00000007)) >> 0;
}

static inline u16 bt_controller_priority_cntrl_2_priority_cntrl_2_reg_15_to_6_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_2_ADDR);

	return (u16)((local_val & ((u32)0x0000FFC0)) >> 6);
}

static inline u8 bt_controller_priority_cntrl_2_sniff_transition_priority_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_2_ADDR);

	return (u8)((local_val & ((u32)0x00000020)) >> 5);
}

static inline void bt_controller_priority_cntrl_2_sniff_transition_priority_setf(struct cl_chip *chip, u8 snifftransitionpriority)
{
	ASSERT_ERR_CHIP((((u32)snifftransitionpriority << 5) & ~((u32)0x00000020)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PRIORITY_CNTRL_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_2_ADDR) & ~((u32)0x00000020)) | ((u32)snifftransitionpriority << 5));
}

static inline u8 bt_controller_priority_cntrl_2_pause_all_traffic_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_2_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline void bt_controller_priority_cntrl_2_pause_all_traffic_setf(struct cl_chip *chip, u8 pausealltraffic)
{
	ASSERT_ERR_CHIP((((u32)pausealltraffic << 4) & ~((u32)0x00000010)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PRIORITY_CNTRL_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_2_ADDR) & ~((u32)0x00000010)) | ((u32)pausealltraffic << 4));
}

static inline u8 bt_controller_priority_cntrl_2_crc_priority_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_2_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline void bt_controller_priority_cntrl_2_crc_priority_setf(struct cl_chip *chip, u8 crcpriority)
{
	ASSERT_ERR_CHIP((((u32)crcpriority << 3) & ~((u32)0x00000008)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PRIORITY_CNTRL_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_2_ADDR) & ~((u32)0x00000008)) | ((u32)crcpriority << 3));
}

static inline u8 bt_controller_priority_cntrl_2_sniff_pause_slots_2_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_2_ADDR);

	return (u8)((local_val & ((u32)0x00000007)) >> 0);
}

static inline void bt_controller_priority_cntrl_2_sniff_pause_slots_2_downto_0_setf(struct cl_chip *chip, u8 sniffpauseslots2downto0)
{
	ASSERT_ERR_CHIP((((u32)sniffpauseslots2downto0 << 0) & ~((u32)0x00000007)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PRIORITY_CNTRL_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PRIORITY_CNTRL_2_ADDR) & ~((u32)0x00000007)) | ((u32)sniffpauseslots2downto0 << 0));
}

/**
 * @brief RADIO_DATA_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 Host_data_31_to_16_bits   0x0
 * </pre>
 */
#define BT_CONTROLLER_RADIO_DATA_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000240)
#define BT_CONTROLLER_RADIO_DATA_1_OFFSET      0x00000240
#define BT_CONTROLLER_RADIO_DATA_1_INDEX       0x00000090
#define BT_CONTROLLER_RADIO_DATA_1_RESET       0x00000000

static inline u32 bt_controller_radio_data_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RADIO_DATA_1_ADDR);
}

static inline void bt_controller_radio_data_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RADIO_DATA_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RADIO_DATA_1_HOST_DATA_31_TO_16_BITS_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_RADIO_DATA_1_HOST_DATA_31_TO_16_BITS_LSB    0
#define BT_CONTROLLER_RADIO_DATA_1_HOST_DATA_31_TO_16_BITS_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_RADIO_DATA_1_HOST_DATA_31_TO_16_BITS_RST    0x0

static inline u16 bt_controller_radio_data_1_host_data_31_to_16_bits_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_DATA_1_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_radio_data_1_host_data_31_to_16_bits_setf(struct cl_chip *chip, u16 hostdata31to16bits)
{
	ASSERT_ERR_CHIP((((u32)hostdata31to16bits << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_DATA_1_ADDR, (u32)hostdata31to16bits << 0);
}

/**
 * @brief SYNC_GUARD_TIME_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 ahb_wait_count            0x19
 *    07    sync_guard_time_reg_7th_bit_is_reserved 0
 *    06:00 Sync_detect_adjust        0x16
 * </pre>
 */
#define BT_CONTROLLER_SYNC_GUARD_TIME_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000244)
#define BT_CONTROLLER_SYNC_GUARD_TIME_REG_OFFSET      0x00000244
#define BT_CONTROLLER_SYNC_GUARD_TIME_REG_INDEX       0x00000091
#define BT_CONTROLLER_SYNC_GUARD_TIME_REG_RESET       0x00001916

static inline u32 bt_controller_sync_guard_time_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_SYNC_GUARD_TIME_REG_ADDR);
}

static inline void bt_controller_sync_guard_time_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_SYNC_GUARD_TIME_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_SYNC_GUARD_TIME_REG_AHB_WAIT_COUNT_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_SYNC_GUARD_TIME_REG_AHB_WAIT_COUNT_LSB    8
#define BT_CONTROLLER_SYNC_GUARD_TIME_REG_AHB_WAIT_COUNT_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_SYNC_GUARD_TIME_REG_SYNC_GUARD_TIME_REG_7_TH_BIT_IS_RESERVED_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_SYNC_GUARD_TIME_REG_SYNC_GUARD_TIME_REG_7_TH_BIT_IS_RESERVED_POS    7
#define BT_CONTROLLER_SYNC_GUARD_TIME_REG_SYNC_DETECT_ADJUST_MASK    ((u32)0x0000007F)
#define BT_CONTROLLER_SYNC_GUARD_TIME_REG_SYNC_DETECT_ADJUST_LSB    0
#define BT_CONTROLLER_SYNC_GUARD_TIME_REG_SYNC_DETECT_ADJUST_WIDTH    ((u32)0x00000007)

#define BT_CONTROLLER_SYNC_GUARD_TIME_REG_AHB_WAIT_COUNT_RST    0x19
#define BT_CONTROLLER_SYNC_GUARD_TIME_REG_SYNC_GUARD_TIME_REG_7_TH_BIT_IS_RESERVED_RST    0x0
#define BT_CONTROLLER_SYNC_GUARD_TIME_REG_SYNC_DETECT_ADJUST_RST    0x16

static inline void bt_controller_sync_guard_time_reg_pack(struct cl_chip *chip, u8 ahb_wait_count, u8 sync_guard_time_reg_7th_bit_is_reserved, u8 sync_detect_adjust)
{
	ASSERT_ERR_CHIP((((u32)ahb_wait_count << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)sync_guard_time_reg_7th_bit_is_reserved << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)sync_detect_adjust << 0) & ~((u32)0x0000007F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SYNC_GUARD_TIME_REG_ADDR, ((u32)ahb_wait_count << 8) | ((u32)sync_guard_time_reg_7th_bit_is_reserved << 7) | ((u32)sync_detect_adjust << 0));
}

static inline void bt_controller_sync_guard_time_reg_unpack(struct cl_chip *chip, u8 *ahb_wait_count, u8 *sync_guard_time_reg_7th_bit_is_reserved, u8 *sync_detect_adjust)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SYNC_GUARD_TIME_REG_ADDR);

	*ahb_wait_count = (local_val & ((u32)0x0000FF00)) >> 8;
	*sync_guard_time_reg_7th_bit_is_reserved = (local_val & ((u32)0x00000080)) >> 7;
	*sync_detect_adjust = (local_val & ((u32)0x0000007F)) >> 0;
}

static inline u8 bt_controller_sync_guard_time_reg_ahb_wait_count_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SYNC_GUARD_TIME_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_sync_guard_time_reg_ahb_wait_count_setf(struct cl_chip *chip, u8 ahbwaitcount)
{
	ASSERT_ERR_CHIP((((u32)ahbwaitcount << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SYNC_GUARD_TIME_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SYNC_GUARD_TIME_REG_ADDR) & ~((u32)0x0000FF00)) | ((u32)ahbwaitcount << 8));
}

static inline u8 bt_controller_sync_guard_time_reg_sync_guard_time_reg_7_th_bit_is_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SYNC_GUARD_TIME_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline u8 bt_controller_sync_guard_time_reg_sync_detect_adjust_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SYNC_GUARD_TIME_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000007F)) >> 0);
}

static inline void bt_controller_sync_guard_time_reg_sync_detect_adjust_setf(struct cl_chip *chip, u8 syncdetectadjust)
{
	ASSERT_ERR_CHIP((((u32)syncdetectadjust << 0) & ~((u32)0x0000007F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SYNC_GUARD_TIME_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SYNC_GUARD_TIME_REG_ADDR) & ~((u32)0x0000007F)) | ((u32)syncdetectadjust << 0));
}

/**
 * @brief CORR_CNFG_REGISTER register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:10 guard_width               0x20
 *    09    Channel_Acc_rssi_txrx     0
 *    08    Channel_Acc_rssi          0
 *    07:02 reseved_7bit_2bit_corr_cnfg_reg 0x0
 *    01    En_btc_rxtx               0
 *    00    En_btc_txrx               0
 * </pre>
 */
#define BT_CONTROLLER_CORR_CNFG_REGISTER_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000258)
#define BT_CONTROLLER_CORR_CNFG_REGISTER_OFFSET      0x00000258
#define BT_CONTROLLER_CORR_CNFG_REGISTER_INDEX       0x00000096
#define BT_CONTROLLER_CORR_CNFG_REGISTER_RESET       0x00008000

static inline u32 bt_controller_corr_cnfg_register_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_CORR_CNFG_REGISTER_ADDR);
}

static inline void bt_controller_corr_cnfg_register_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_CORR_CNFG_REGISTER_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_CORR_CNFG_REGISTER_GUARD_WIDTH_MASK    ((u32)0x0000FC00)
#define BT_CONTROLLER_CORR_CNFG_REGISTER_GUARD_WIDTH_LSB    10
#define BT_CONTROLLER_CORR_CNFG_REGISTER_GUARD_WIDTH_WIDTH    ((u32)0x00000006)
#define BT_CONTROLLER_CORR_CNFG_REGISTER_CHANNEL_ACC_RSSI_TXRX_BIT    ((u32)0x00000200)
#define BT_CONTROLLER_CORR_CNFG_REGISTER_CHANNEL_ACC_RSSI_TXRX_POS    9
#define BT_CONTROLLER_CORR_CNFG_REGISTER_CHANNEL_ACC_RSSI_BIT    ((u32)0x00000100)
#define BT_CONTROLLER_CORR_CNFG_REGISTER_CHANNEL_ACC_RSSI_POS    8
#define BT_CONTROLLER_CORR_CNFG_REGISTER_RESEVED_7_BIT_2_BIT_CORR_CNFG_REG_MASK    ((u32)0x000000FC)
#define BT_CONTROLLER_CORR_CNFG_REGISTER_RESEVED_7_BIT_2_BIT_CORR_CNFG_REG_LSB    2
#define BT_CONTROLLER_CORR_CNFG_REGISTER_RESEVED_7_BIT_2_BIT_CORR_CNFG_REG_WIDTH    ((u32)0x00000006)
#define BT_CONTROLLER_CORR_CNFG_REGISTER_EN_BTC_RXTX_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_CORR_CNFG_REGISTER_EN_BTC_RXTX_POS    1
#define BT_CONTROLLER_CORR_CNFG_REGISTER_EN_BTC_TXRX_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_CORR_CNFG_REGISTER_EN_BTC_TXRX_POS    0

#define BT_CONTROLLER_CORR_CNFG_REGISTER_GUARD_WIDTH_RST    0x20
#define BT_CONTROLLER_CORR_CNFG_REGISTER_CHANNEL_ACC_RSSI_TXRX_RST    0x0
#define BT_CONTROLLER_CORR_CNFG_REGISTER_CHANNEL_ACC_RSSI_RST    0x0
#define BT_CONTROLLER_CORR_CNFG_REGISTER_RESEVED_7_BIT_2_BIT_CORR_CNFG_REG_RST    0x0
#define BT_CONTROLLER_CORR_CNFG_REGISTER_EN_BTC_RXTX_RST    0x0
#define BT_CONTROLLER_CORR_CNFG_REGISTER_EN_BTC_TXRX_RST    0x0

static inline void bt_controller_corr_cnfg_register_pack(struct cl_chip *chip, u8 guard_width, u8 channel_acc_rssi_txrx, u8 channel_acc_rssi, u8 reseved_7bit_2bit_corr_cnfg_reg, u8 en_btc_rxtx, u8 en_btc_txrx)
{
	ASSERT_ERR_CHIP((((u32)guard_width << 10) & ~((u32)0x0000FC00)) == 0);
	ASSERT_ERR_CHIP((((u32)channel_acc_rssi_txrx << 9) & ~((u32)0x00000200)) == 0);
	ASSERT_ERR_CHIP((((u32)channel_acc_rssi << 8) & ~((u32)0x00000100)) == 0);
	ASSERT_ERR_CHIP((((u32)reseved_7bit_2bit_corr_cnfg_reg << 2) & ~((u32)0x000000FC)) == 0);
	ASSERT_ERR_CHIP((((u32)en_btc_rxtx << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)en_btc_txrx << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CORR_CNFG_REGISTER_ADDR, ((u32)guard_width << 10) | ((u32)channel_acc_rssi_txrx << 9) | ((u32)channel_acc_rssi << 8) | ((u32)reseved_7bit_2bit_corr_cnfg_reg << 2) | ((u32)en_btc_rxtx << 1) | ((u32)en_btc_txrx << 0));
}

static inline void bt_controller_corr_cnfg_register_unpack(struct cl_chip *chip, u8 *guard_width, u8 *channel_acc_rssi_txrx, u8 *channel_acc_rssi, u8 *reseved_7bit_2bit_corr_cnfg_reg, u8 *en_btc_rxtx, u8 *en_btc_txrx)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CORR_CNFG_REGISTER_ADDR);

	*guard_width = (local_val & ((u32)0x0000FC00)) >> 10;
	*channel_acc_rssi_txrx = (local_val & ((u32)0x00000200)) >> 9;
	*channel_acc_rssi = (local_val & ((u32)0x00000100)) >> 8;
	*reseved_7bit_2bit_corr_cnfg_reg = (local_val & ((u32)0x000000FC)) >> 2;
	*en_btc_rxtx = (local_val & ((u32)0x00000002)) >> 1;
	*en_btc_txrx = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_corr_cnfg_register_guard_width_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CORR_CNFG_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x0000FC00)) >> 10);
}

static inline void bt_controller_corr_cnfg_register_guard_width_setf(struct cl_chip *chip, u8 guardwidth)
{
	ASSERT_ERR_CHIP((((u32)guardwidth << 10) & ~((u32)0x0000FC00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CORR_CNFG_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CORR_CNFG_REGISTER_ADDR) & ~((u32)0x0000FC00)) | ((u32)guardwidth << 10));
}

static inline u8 bt_controller_corr_cnfg_register_channel_acc_rssi_txrx_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CORR_CNFG_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000200)) >> 9);
}

static inline void bt_controller_corr_cnfg_register_channel_acc_rssi_txrx_setf(struct cl_chip *chip, u8 channelaccrssitxrx)
{
	ASSERT_ERR_CHIP((((u32)channelaccrssitxrx << 9) & ~((u32)0x00000200)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CORR_CNFG_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CORR_CNFG_REGISTER_ADDR) & ~((u32)0x00000200)) | ((u32)channelaccrssitxrx << 9));
}

static inline u8 bt_controller_corr_cnfg_register_channel_acc_rssi_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CORR_CNFG_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000100)) >> 8);
}

static inline void bt_controller_corr_cnfg_register_channel_acc_rssi_setf(struct cl_chip *chip, u8 channelaccrssi)
{
	ASSERT_ERR_CHIP((((u32)channelaccrssi << 8) & ~((u32)0x00000100)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CORR_CNFG_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CORR_CNFG_REGISTER_ADDR) & ~((u32)0x00000100)) | ((u32)channelaccrssi << 8));
}

static inline u8 bt_controller_corr_cnfg_register_reseved_7_bit_2_bit_corr_cnfg_reg_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CORR_CNFG_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x000000FC)) >> 2);
}

static inline u8 bt_controller_corr_cnfg_register_en_btc_rxtx_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CORR_CNFG_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_corr_cnfg_register_en_btc_rxtx_setf(struct cl_chip *chip, u8 enbtcrxtx)
{
	ASSERT_ERR_CHIP((((u32)enbtcrxtx << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CORR_CNFG_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CORR_CNFG_REGISTER_ADDR) & ~((u32)0x00000002)) | ((u32)enbtcrxtx << 1));
}

static inline u8 bt_controller_corr_cnfg_register_en_btc_txrx_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CORR_CNFG_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_corr_cnfg_register_en_btc_txrx_setf(struct cl_chip *chip, u8 enbtctxrx)
{
	ASSERT_ERR_CHIP((((u32)enbtctxrx << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CORR_CNFG_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CORR_CNFG_REGISTER_ADDR) & ~((u32)0x00000001)) | ((u32)enbtctxrx << 0));
}

/**
 * @brief RADIO_CNFG_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:12 Stand_state               0x8
 *    11:08 not_used                  0x8
 *    07:04 Wait_idle                 0x8
 *    03    Radio_cntrl               1
 *    02:00 radio_cfg1_reg_3_bits_are_reserved 0x4
 * </pre>
 */
#define BT_CONTROLLER_RADIO_CNFG_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000025C)
#define BT_CONTROLLER_RADIO_CNFG_1_OFFSET      0x0000025C
#define BT_CONTROLLER_RADIO_CNFG_1_INDEX       0x00000097
#define BT_CONTROLLER_RADIO_CNFG_1_RESET       0x0000888C

static inline u32 bt_controller_radio_cnfg_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RADIO_CNFG_1_ADDR);
}

static inline void bt_controller_radio_cnfg_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RADIO_CNFG_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RADIO_CNFG_1_STAND_STATE_MASK    ((u32)0x0000F000)
#define BT_CONTROLLER_RADIO_CNFG_1_STAND_STATE_LSB    12
#define BT_CONTROLLER_RADIO_CNFG_1_STAND_STATE_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_RADIO_CNFG_1_NOT_USED_MASK    ((u32)0x00000F00)
#define BT_CONTROLLER_RADIO_CNFG_1_NOT_USED_LSB    8
#define BT_CONTROLLER_RADIO_CNFG_1_NOT_USED_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_RADIO_CNFG_1_WAIT_IDLE_MASK    ((u32)0x000000F0)
#define BT_CONTROLLER_RADIO_CNFG_1_WAIT_IDLE_LSB    4
#define BT_CONTROLLER_RADIO_CNFG_1_WAIT_IDLE_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_RADIO_CNFG_1_RADIO_CNTRL_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_RADIO_CNFG_1_RADIO_CNTRL_POS    3
#define BT_CONTROLLER_RADIO_CNFG_1_RADIO_CFG_1_REG_3_BITS_ARE_RESERVED_MASK    ((u32)0x00000007)
#define BT_CONTROLLER_RADIO_CNFG_1_RADIO_CFG_1_REG_3_BITS_ARE_RESERVED_LSB    0
#define BT_CONTROLLER_RADIO_CNFG_1_RADIO_CFG_1_REG_3_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000003)

#define BT_CONTROLLER_RADIO_CNFG_1_STAND_STATE_RST    0x8
#define BT_CONTROLLER_RADIO_CNFG_1_NOT_USED_RST    0x8
#define BT_CONTROLLER_RADIO_CNFG_1_WAIT_IDLE_RST    0x8
#define BT_CONTROLLER_RADIO_CNFG_1_RADIO_CNTRL_RST    0x1
#define BT_CONTROLLER_RADIO_CNFG_1_RADIO_CFG_1_REG_3_BITS_ARE_RESERVED_RST    0x4

static inline void bt_controller_radio_cnfg_1_pack(struct cl_chip *chip, u8 stand_state, u8 not_used, u8 wait_idle, u8 radio_cntrl, u8 radio_cfg1_reg_3_bits_are_reserved)
{
	ASSERT_ERR_CHIP((((u32)stand_state << 12) & ~((u32)0x0000F000)) == 0);
	ASSERT_ERR_CHIP((((u32)not_used << 8) & ~((u32)0x00000F00)) == 0);
	ASSERT_ERR_CHIP((((u32)wait_idle << 4) & ~((u32)0x000000F0)) == 0);
	ASSERT_ERR_CHIP((((u32)radio_cntrl << 3) & ~((u32)0x00000008)) == 0);
	ASSERT_ERR_CHIP((((u32)radio_cfg1_reg_3_bits_are_reserved << 0) & ~((u32)0x00000007)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_CNFG_1_ADDR, ((u32)stand_state << 12) | ((u32)not_used << 8) | ((u32)wait_idle << 4) | ((u32)radio_cntrl << 3) | ((u32)radio_cfg1_reg_3_bits_are_reserved << 0));
}

static inline void bt_controller_radio_cnfg_1_unpack(struct cl_chip *chip, u8 *stand_state, u8 *not_used, u8 *wait_idle, u8 *radio_cntrl, u8 *radio_cfg1_reg_3_bits_are_reserved)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_CNFG_1_ADDR);

	*stand_state = (local_val & ((u32)0x0000F000)) >> 12;
	*not_used = (local_val & ((u32)0x00000F00)) >> 8;
	*wait_idle = (local_val & ((u32)0x000000F0)) >> 4;
	*radio_cntrl = (local_val & ((u32)0x00000008)) >> 3;
	*radio_cfg1_reg_3_bits_are_reserved = (local_val & ((u32)0x00000007)) >> 0;
}

static inline u8 bt_controller_radio_cnfg_1_stand_state_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_CNFG_1_ADDR);

	return (u8)((local_val & ((u32)0x0000F000)) >> 12);
}

static inline void bt_controller_radio_cnfg_1_stand_state_setf(struct cl_chip *chip, u8 standstate)
{
	ASSERT_ERR_CHIP((((u32)standstate << 12) & ~((u32)0x0000F000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_CNFG_1_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RADIO_CNFG_1_ADDR) & ~((u32)0x0000F000)) | ((u32)standstate << 12));
}

static inline u8 bt_controller_radio_cnfg_1_not_used_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_CNFG_1_ADDR);

	return (u8)((local_val & ((u32)0x00000F00)) >> 8);
}

static inline u8 bt_controller_radio_cnfg_1_wait_idle_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_CNFG_1_ADDR);

	return (u8)((local_val & ((u32)0x000000F0)) >> 4);
}

static inline void bt_controller_radio_cnfg_1_wait_idle_setf(struct cl_chip *chip, u8 waitidle)
{
	ASSERT_ERR_CHIP((((u32)waitidle << 4) & ~((u32)0x000000F0)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_CNFG_1_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RADIO_CNFG_1_ADDR) & ~((u32)0x000000F0)) | ((u32)waitidle << 4));
}

static inline u8 bt_controller_radio_cnfg_1_radio_cntrl_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_CNFG_1_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline void bt_controller_radio_cnfg_1_radio_cntrl_setf(struct cl_chip *chip, u8 radiocntrl)
{
	ASSERT_ERR_CHIP((((u32)radiocntrl << 3) & ~((u32)0x00000008)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_CNFG_1_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RADIO_CNFG_1_ADDR) & ~((u32)0x00000008)) | ((u32)radiocntrl << 3));
}

static inline u8 bt_controller_radio_cnfg_1_radio_cfg_1_reg_3_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_CNFG_1_ADDR);

	return (u8)((local_val & ((u32)0x00000007)) >> 0);
}

/**
 * @brief P_PULSE_DELAY register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    p_pulse_delay_reg_15bit_is_reserved 0
 *    14:08 sync_detect_adjust_3m     0x1A
 *    07:04 No_of_extra_preamble_bits 0xE
 *    03:01 p_pulse_delay_reg_3_to_1_bits_are_reserved 0x0
 *    00    internal_sync_detect      0
 * </pre>
 */
#define BT_CONTROLLER_P_PULSE_DELAY_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000260)
#define BT_CONTROLLER_P_PULSE_DELAY_OFFSET      0x00000260
#define BT_CONTROLLER_P_PULSE_DELAY_INDEX       0x00000098
#define BT_CONTROLLER_P_PULSE_DELAY_RESET       0x00001AE0

static inline u32 bt_controller_p_pulse_delay_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_P_PULSE_DELAY_ADDR);
}

static inline void bt_controller_p_pulse_delay_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_P_PULSE_DELAY_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_P_PULSE_DELAY_P_PULSE_DELAY_REG_15_BIT_IS_RESERVED_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_P_PULSE_DELAY_P_PULSE_DELAY_REG_15_BIT_IS_RESERVED_POS    15
#define BT_CONTROLLER_P_PULSE_DELAY_SYNC_DETECT_ADJUST_3_M_MASK    ((u32)0x00007F00)
#define BT_CONTROLLER_P_PULSE_DELAY_SYNC_DETECT_ADJUST_3_M_LSB    8
#define BT_CONTROLLER_P_PULSE_DELAY_SYNC_DETECT_ADJUST_3_M_WIDTH    ((u32)0x00000007)
#define BT_CONTROLLER_P_PULSE_DELAY_NO_OF_EXTRA_PREAMBLE_BITS_MASK    ((u32)0x000000F0)
#define BT_CONTROLLER_P_PULSE_DELAY_NO_OF_EXTRA_PREAMBLE_BITS_LSB    4
#define BT_CONTROLLER_P_PULSE_DELAY_NO_OF_EXTRA_PREAMBLE_BITS_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_P_PULSE_DELAY_P_PULSE_DELAY_REG_3_TO_1_BITS_ARE_RESERVED_MASK    ((u32)0x0000000E)
#define BT_CONTROLLER_P_PULSE_DELAY_P_PULSE_DELAY_REG_3_TO_1_BITS_ARE_RESERVED_LSB    1
#define BT_CONTROLLER_P_PULSE_DELAY_P_PULSE_DELAY_REG_3_TO_1_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_P_PULSE_DELAY_INTERNAL_SYNC_DETECT_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_P_PULSE_DELAY_INTERNAL_SYNC_DETECT_POS    0

#define BT_CONTROLLER_P_PULSE_DELAY_P_PULSE_DELAY_REG_15_BIT_IS_RESERVED_RST    0x0
#define BT_CONTROLLER_P_PULSE_DELAY_SYNC_DETECT_ADJUST_3_M_RST    0x1A
#define BT_CONTROLLER_P_PULSE_DELAY_NO_OF_EXTRA_PREAMBLE_BITS_RST    0xE
#define BT_CONTROLLER_P_PULSE_DELAY_P_PULSE_DELAY_REG_3_TO_1_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_P_PULSE_DELAY_INTERNAL_SYNC_DETECT_RST    0x0

static inline void bt_controller_p_pulse_delay_pack(struct cl_chip *chip, u8 p_pulse_delay_reg_15bit_is_reserved, u8 sync_detect_adjust_3m, u8 no_of_extra_preamble_bits, u8 p_pulse_delay_reg_3_to_1_bits_are_reserved, u8 internal_sync_detect)
{
	ASSERT_ERR_CHIP((((u32)p_pulse_delay_reg_15bit_is_reserved << 15) & ~((u32)0x00008000)) == 0);
	ASSERT_ERR_CHIP((((u32)sync_detect_adjust_3m << 8) & ~((u32)0x00007F00)) == 0);
	ASSERT_ERR_CHIP((((u32)no_of_extra_preamble_bits << 4) & ~((u32)0x000000F0)) == 0);
	ASSERT_ERR_CHIP((((u32)p_pulse_delay_reg_3_to_1_bits_are_reserved << 1) & ~((u32)0x0000000E)) == 0);
	ASSERT_ERR_CHIP((((u32)internal_sync_detect << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_P_PULSE_DELAY_ADDR, ((u32)p_pulse_delay_reg_15bit_is_reserved << 15) | ((u32)sync_detect_adjust_3m << 8) | ((u32)no_of_extra_preamble_bits << 4) | ((u32)p_pulse_delay_reg_3_to_1_bits_are_reserved << 1) | ((u32)internal_sync_detect << 0));
}

static inline void bt_controller_p_pulse_delay_unpack(struct cl_chip *chip, u8 *p_pulse_delay_reg_15bit_is_reserved, u8 *sync_detect_adjust_3m, u8 *no_of_extra_preamble_bits, u8 *p_pulse_delay_reg_3_to_1_bits_are_reserved, u8 *internal_sync_detect)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_P_PULSE_DELAY_ADDR);

	*p_pulse_delay_reg_15bit_is_reserved = (local_val & ((u32)0x00008000)) >> 15;
	*sync_detect_adjust_3m = (local_val & ((u32)0x00007F00)) >> 8;
	*no_of_extra_preamble_bits = (local_val & ((u32)0x000000F0)) >> 4;
	*p_pulse_delay_reg_3_to_1_bits_are_reserved = (local_val & ((u32)0x0000000E)) >> 1;
	*internal_sync_detect = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_p_pulse_delay_p_pulse_delay_reg_15_bit_is_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_P_PULSE_DELAY_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline u8 bt_controller_p_pulse_delay_sync_detect_adjust_3_m_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_P_PULSE_DELAY_ADDR);

	return (u8)((local_val & ((u32)0x00007F00)) >> 8);
}

static inline void bt_controller_p_pulse_delay_sync_detect_adjust_3_m_setf(struct cl_chip *chip, u8 syncdetectadjust3m)
{
	ASSERT_ERR_CHIP((((u32)syncdetectadjust3m << 8) & ~((u32)0x00007F00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_P_PULSE_DELAY_ADDR, (cl_reg_read(chip, BT_CONTROLLER_P_PULSE_DELAY_ADDR) & ~((u32)0x00007F00)) | ((u32)syncdetectadjust3m << 8));
}

static inline u8 bt_controller_p_pulse_delay_no_of_extra_preamble_bits_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_P_PULSE_DELAY_ADDR);

	return (u8)((local_val & ((u32)0x000000F0)) >> 4);
}

static inline void bt_controller_p_pulse_delay_no_of_extra_preamble_bits_setf(struct cl_chip *chip, u8 noofextrapreamblebits)
{
	ASSERT_ERR_CHIP((((u32)noofextrapreamblebits << 4) & ~((u32)0x000000F0)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_P_PULSE_DELAY_ADDR, (cl_reg_read(chip, BT_CONTROLLER_P_PULSE_DELAY_ADDR) & ~((u32)0x000000F0)) | ((u32)noofextrapreamblebits << 4));
}

static inline u8 bt_controller_p_pulse_delay_p_pulse_delay_reg_3_to_1_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_P_PULSE_DELAY_ADDR);

	return (u8)((local_val & ((u32)0x0000000E)) >> 1);
}

static inline u8 bt_controller_p_pulse_delay_internal_sync_detect_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_P_PULSE_DELAY_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_p_pulse_delay_internal_sync_detect_setf(struct cl_chip *chip, u8 internalsyncdetect)
{
	ASSERT_ERR_CHIP((((u32)internalsyncdetect << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_P_PULSE_DELAY_ADDR, (cl_reg_read(chip, BT_CONTROLLER_P_PULSE_DELAY_ADDR) & ~((u32)0x00000001)) | ((u32)internalsyncdetect << 0));
}

/**
 * @brief SPI_MOD_CONTROL_REGISTER register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:14 Adress_Data_Delay         0x0
 *    13    MSB_or_LSB_First          0
 *    12    Adress_or_Data_First      0
 *    11:07 Number_of_address_bits    0x10
 *    06:02 Number_of_data_bits       0x1F
 *    01    Three_Wire_or_Four_Wire   1
 *    00    SPI_Enable_or_Disable     1
 * </pre>
 */
#define BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000264)
#define BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_OFFSET      0x00000264
#define BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_INDEX       0x00000099
#define BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_RESET       0x0000087F

static inline u32 bt_controller_spi_mod_control_register_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADDR);
}

static inline void bt_controller_spi_mod_control_register_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADRESS_DATA_DELAY_MASK    ((u32)0x0000C000)
#define BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADRESS_DATA_DELAY_LSB    14
#define BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADRESS_DATA_DELAY_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_MSB_OR_LSB_FIRST_BIT    ((u32)0x00002000)
#define BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_MSB_OR_LSB_FIRST_POS    13
#define BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADRESS_OR_DATA_FIRST_BIT    ((u32)0x00001000)
#define BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADRESS_OR_DATA_FIRST_POS    12
#define BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_NUMBER_OF_ADDRESS_BITS_MASK    ((u32)0x00000F80)
#define BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_NUMBER_OF_ADDRESS_BITS_LSB    7
#define BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_NUMBER_OF_ADDRESS_BITS_WIDTH    ((u32)0x00000005)
#define BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_NUMBER_OF_DATA_BITS_MASK    ((u32)0x0000007C)
#define BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_NUMBER_OF_DATA_BITS_LSB    2
#define BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_NUMBER_OF_DATA_BITS_WIDTH    ((u32)0x00000005)
#define BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_THREE_WIRE_OR_FOUR_WIRE_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_THREE_WIRE_OR_FOUR_WIRE_POS    1
#define BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_SPI_ENABLE_OR_DISABLE_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_SPI_ENABLE_OR_DISABLE_POS    0

#define BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADRESS_DATA_DELAY_RST    0x0
#define BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_MSB_OR_LSB_FIRST_RST    0x0
#define BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADRESS_OR_DATA_FIRST_RST    0x0
#define BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_NUMBER_OF_ADDRESS_BITS_RST    0x10
#define BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_NUMBER_OF_DATA_BITS_RST    0x1F
#define BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_THREE_WIRE_OR_FOUR_WIRE_RST    0x1
#define BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_SPI_ENABLE_OR_DISABLE_RST    0x1

static inline void bt_controller_spi_mod_control_register_pack(struct cl_chip *chip, u8 adress_data_delay, u8 msb_or_lsb_first, u8 adress_or_data_first, u8 number_of_address_bits, u8 number_of_data_bits, u8 three_wire_or_four_wire, u8 spi_enable_or_disable)
{
	ASSERT_ERR_CHIP((((u32)adress_data_delay << 14) & ~((u32)0x0000C000)) == 0);
	ASSERT_ERR_CHIP((((u32)msb_or_lsb_first << 13) & ~((u32)0x00002000)) == 0);
	ASSERT_ERR_CHIP((((u32)adress_or_data_first << 12) & ~((u32)0x00001000)) == 0);
	ASSERT_ERR_CHIP((((u32)number_of_address_bits << 7) & ~((u32)0x00000F80)) == 0);
	ASSERT_ERR_CHIP((((u32)number_of_data_bits << 2) & ~((u32)0x0000007C)) == 0);
	ASSERT_ERR_CHIP((((u32)three_wire_or_four_wire << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)spi_enable_or_disable << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADDR, ((u32)adress_data_delay << 14) | ((u32)msb_or_lsb_first << 13) | ((u32)adress_or_data_first << 12) | ((u32)number_of_address_bits << 7) | ((u32)number_of_data_bits << 2) | ((u32)three_wire_or_four_wire << 1) | ((u32)spi_enable_or_disable << 0));
}

static inline void bt_controller_spi_mod_control_register_unpack(struct cl_chip *chip, u8 *adress_data_delay, u8 *msb_or_lsb_first, u8 *adress_or_data_first, u8 *number_of_address_bits, u8 *number_of_data_bits, u8 *three_wire_or_four_wire, u8 *spi_enable_or_disable)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADDR);

	*adress_data_delay = (local_val & ((u32)0x0000C000)) >> 14;
	*msb_or_lsb_first = (local_val & ((u32)0x00002000)) >> 13;
	*adress_or_data_first = (local_val & ((u32)0x00001000)) >> 12;
	*number_of_address_bits = (local_val & ((u32)0x00000F80)) >> 7;
	*number_of_data_bits = (local_val & ((u32)0x0000007C)) >> 2;
	*three_wire_or_four_wire = (local_val & ((u32)0x00000002)) >> 1;
	*spi_enable_or_disable = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_spi_mod_control_register_adress_data_delay_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x0000C000)) >> 14);
}

static inline void bt_controller_spi_mod_control_register_adress_data_delay_setf(struct cl_chip *chip, u8 adressdatadelay)
{
	ASSERT_ERR_CHIP((((u32)adressdatadelay << 14) & ~((u32)0x0000C000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADDR) & ~((u32)0x0000C000)) | ((u32)adressdatadelay << 14));
}

static inline u8 bt_controller_spi_mod_control_register_msb_or_lsb_first_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00002000)) >> 13);
}

static inline void bt_controller_spi_mod_control_register_msb_or_lsb_first_setf(struct cl_chip *chip, u8 msborlsbfirst)
{
	ASSERT_ERR_CHIP((((u32)msborlsbfirst << 13) & ~((u32)0x00002000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADDR) & ~((u32)0x00002000)) | ((u32)msborlsbfirst << 13));
}

static inline u8 bt_controller_spi_mod_control_register_adress_or_data_first_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00001000)) >> 12);
}

static inline void bt_controller_spi_mod_control_register_adress_or_data_first_setf(struct cl_chip *chip, u8 adressordatafirst)
{
	ASSERT_ERR_CHIP((((u32)adressordatafirst << 12) & ~((u32)0x00001000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADDR) & ~((u32)0x00001000)) | ((u32)adressordatafirst << 12));
}

static inline u8 bt_controller_spi_mod_control_register_number_of_address_bits_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000F80)) >> 7);
}

static inline void bt_controller_spi_mod_control_register_number_of_address_bits_setf(struct cl_chip *chip, u8 numberofaddressbits)
{
	ASSERT_ERR_CHIP((((u32)numberofaddressbits << 7) & ~((u32)0x00000F80)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADDR) & ~((u32)0x00000F80)) | ((u32)numberofaddressbits << 7));
}

static inline u8 bt_controller_spi_mod_control_register_number_of_data_bits_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x0000007C)) >> 2);
}

static inline void bt_controller_spi_mod_control_register_number_of_data_bits_setf(struct cl_chip *chip, u8 numberofdatabits)
{
	ASSERT_ERR_CHIP((((u32)numberofdatabits << 2) & ~((u32)0x0000007C)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADDR) & ~((u32)0x0000007C)) | ((u32)numberofdatabits << 2));
}

static inline u8 bt_controller_spi_mod_control_register_three_wire_or_four_wire_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_spi_mod_control_register_three_wire_or_four_wire_setf(struct cl_chip *chip, u8 threewireorfourwire)
{
	ASSERT_ERR_CHIP((((u32)threewireorfourwire << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADDR) & ~((u32)0x00000002)) | ((u32)threewireorfourwire << 1));
}

static inline u8 bt_controller_spi_mod_control_register_spi_enable_or_disable_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_spi_mod_control_register_spi_enable_or_disable_setf(struct cl_chip *chip, u8 spienableordisable)
{
	ASSERT_ERR_CHIP((((u32)spienableordisable << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_MOD_CONTROL_REGISTER_ADDR) & ~((u32)0x00000001)) | ((u32)spienableordisable << 0));
}

/**
 * @brief SPI_CNTRL_REGISTER register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    spi_cntrl_reg_15th_bit_is_reserved 0
 *    14    Clock_Data_Delay          0
 *    13    ECC                       0
 *    12:11 SE                        0x2
 *    10:09 Enble_Clock_Assertion_Delay 0x1
 *    08    CIS                       0
 *    07    DEAD                      0
 *    06    TEDR                      0
 *    05    DES                       0
 *    04:03 EDP                       0x0
 *    02:01 Enable_Clock_Deassertion_Delay 0x2
 *    00    EIS                       1
 * </pre>
 */
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000268)
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_OFFSET      0x00000268
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_INDEX       0x0000009A
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_RESET       0x00001205

static inline u32 bt_controller_spi_cntrl_register_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR);
}

static inline void bt_controller_spi_cntrl_register_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_SPI_CNTRL_REG_15_TH_BIT_IS_RESERVED_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_SPI_CNTRL_REG_15_TH_BIT_IS_RESERVED_POS    15
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_CLOCK_DATA_DELAY_BIT    ((u32)0x00004000)
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_CLOCK_DATA_DELAY_POS    14
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_ECC_BIT    ((u32)0x00002000)
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_ECC_POS    13
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_SE_MASK    ((u32)0x00001800)
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_SE_LSB    11
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_SE_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_ENBLE_CLOCK_ASSERTION_DELAY_MASK    ((u32)0x00000600)
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_ENBLE_CLOCK_ASSERTION_DELAY_LSB    9
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_ENBLE_CLOCK_ASSERTION_DELAY_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_CIS_BIT    ((u32)0x00000100)
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_CIS_POS    8
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_DEAD_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_DEAD_POS    7
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_TEDR_BIT    ((u32)0x00000040)
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_TEDR_POS    6
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_DES_BIT    ((u32)0x00000020)
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_DES_POS    5
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_EDP_MASK    ((u32)0x00000018)
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_EDP_LSB    3
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_EDP_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_ENABLE_CLOCK_DEASSERTION_DELAY_MASK    ((u32)0x00000006)
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_ENABLE_CLOCK_DEASSERTION_DELAY_LSB    1
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_ENABLE_CLOCK_DEASSERTION_DELAY_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_EIS_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_EIS_POS    0

#define BT_CONTROLLER_SPI_CNTRL_REGISTER_SPI_CNTRL_REG_15_TH_BIT_IS_RESERVED_RST    0x0
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_CLOCK_DATA_DELAY_RST    0x0
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_ECC_RST    0x0
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_SE_RST    0x2
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_ENBLE_CLOCK_ASSERTION_DELAY_RST    0x1
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_CIS_RST    0x0
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_DEAD_RST    0x0
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_TEDR_RST    0x0
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_DES_RST    0x0
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_EDP_RST    0x0
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_ENABLE_CLOCK_DEASSERTION_DELAY_RST    0x2
#define BT_CONTROLLER_SPI_CNTRL_REGISTER_EIS_RST    0x1

static inline void bt_controller_spi_cntrl_register_pack(struct cl_chip *chip, u8 spi_cntrl_reg_15th_bit_is_reserved, u8 clock_data_delay, u8 ecc, u8 se, u8 enble_clock_assertion_delay, u8 cis, u8 dead, u8 tedr, u8 des, u8 edp, u8 enable_clock_deassertion_delay, u8 eis)
{
	ASSERT_ERR_CHIP((((u32)spi_cntrl_reg_15th_bit_is_reserved << 15) & ~((u32)0x00008000)) == 0);
	ASSERT_ERR_CHIP((((u32)clock_data_delay << 14) & ~((u32)0x00004000)) == 0);
	ASSERT_ERR_CHIP((((u32)ecc << 13) & ~((u32)0x00002000)) == 0);
	ASSERT_ERR_CHIP((((u32)se << 11) & ~((u32)0x00001800)) == 0);
	ASSERT_ERR_CHIP((((u32)enble_clock_assertion_delay << 9) & ~((u32)0x00000600)) == 0);
	ASSERT_ERR_CHIP((((u32)cis << 8) & ~((u32)0x00000100)) == 0);
	ASSERT_ERR_CHIP((((u32)dead << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)tedr << 6) & ~((u32)0x00000040)) == 0);
	ASSERT_ERR_CHIP((((u32)des << 5) & ~((u32)0x00000020)) == 0);
	ASSERT_ERR_CHIP((((u32)edp << 3) & ~((u32)0x00000018)) == 0);
	ASSERT_ERR_CHIP((((u32)enable_clock_deassertion_delay << 1) & ~((u32)0x00000006)) == 0);
	ASSERT_ERR_CHIP((((u32)eis << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR, ((u32)spi_cntrl_reg_15th_bit_is_reserved << 15) | ((u32)clock_data_delay << 14) | ((u32)ecc << 13) | ((u32)se << 11) | ((u32)enble_clock_assertion_delay << 9) | ((u32)cis << 8) | ((u32)dead << 7) | ((u32)tedr << 6) | ((u32)des << 5) | ((u32)edp << 3) | ((u32)enable_clock_deassertion_delay << 1) | ((u32)eis << 0));
}

static inline void bt_controller_spi_cntrl_register_unpack(struct cl_chip *chip, u8 *spi_cntrl_reg_15th_bit_is_reserved, u8 *clock_data_delay, u8 *ecc, u8 *se, u8 *enble_clock_assertion_delay, u8 *cis, u8 *dead, u8 *tedr, u8 *des, u8 *edp, u8 *enable_clock_deassertion_delay, u8 *eis)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR);

	*spi_cntrl_reg_15th_bit_is_reserved = (local_val & ((u32)0x00008000)) >> 15;
	*clock_data_delay = (local_val & ((u32)0x00004000)) >> 14;
	*ecc = (local_val & ((u32)0x00002000)) >> 13;
	*se = (local_val & ((u32)0x00001800)) >> 11;
	*enble_clock_assertion_delay = (local_val & ((u32)0x00000600)) >> 9;
	*cis = (local_val & ((u32)0x00000100)) >> 8;
	*dead = (local_val & ((u32)0x00000080)) >> 7;
	*tedr = (local_val & ((u32)0x00000040)) >> 6;
	*des = (local_val & ((u32)0x00000020)) >> 5;
	*edp = (local_val & ((u32)0x00000018)) >> 3;
	*enable_clock_deassertion_delay = (local_val & ((u32)0x00000006)) >> 1;
	*eis = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_spi_cntrl_register_spi_cntrl_reg_15_th_bit_is_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline u8 bt_controller_spi_cntrl_register_clock_data_delay_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00004000)) >> 14);
}

static inline void bt_controller_spi_cntrl_register_clock_data_delay_setf(struct cl_chip *chip, u8 clockdatadelay)
{
	ASSERT_ERR_CHIP((((u32)clockdatadelay << 14) & ~((u32)0x00004000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR) & ~((u32)0x00004000)) | ((u32)clockdatadelay << 14));
}

static inline u8 bt_controller_spi_cntrl_register_ecc_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00002000)) >> 13);
}

static inline void bt_controller_spi_cntrl_register_ecc_setf(struct cl_chip *chip, u8 ecc)
{
	ASSERT_ERR_CHIP((((u32)ecc << 13) & ~((u32)0x00002000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR) & ~((u32)0x00002000)) | ((u32)ecc << 13));
}

static inline u8 bt_controller_spi_cntrl_register_se_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00001800)) >> 11);
}

static inline void bt_controller_spi_cntrl_register_se_setf(struct cl_chip *chip, u8 se)
{
	ASSERT_ERR_CHIP((((u32)se << 11) & ~((u32)0x00001800)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR) & ~((u32)0x00001800)) | ((u32)se << 11));
}

static inline u8 bt_controller_spi_cntrl_register_enble_clock_assertion_delay_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000600)) >> 9);
}

static inline void bt_controller_spi_cntrl_register_enble_clock_assertion_delay_setf(struct cl_chip *chip, u8 enbleclockassertiondelay)
{
	ASSERT_ERR_CHIP((((u32)enbleclockassertiondelay << 9) & ~((u32)0x00000600)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR) & ~((u32)0x00000600)) | ((u32)enbleclockassertiondelay << 9));
}

static inline u8 bt_controller_spi_cntrl_register_cis_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000100)) >> 8);
}

static inline void bt_controller_spi_cntrl_register_cis_setf(struct cl_chip *chip, u8 cis)
{
	ASSERT_ERR_CHIP((((u32)cis << 8) & ~((u32)0x00000100)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR) & ~((u32)0x00000100)) | ((u32)cis << 8));
}

static inline u8 bt_controller_spi_cntrl_register_dead_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline void bt_controller_spi_cntrl_register_dead_setf(struct cl_chip *chip, u8 dead)
{
	ASSERT_ERR_CHIP((((u32)dead << 7) & ~((u32)0x00000080)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR) & ~((u32)0x00000080)) | ((u32)dead << 7));
}

static inline u8 bt_controller_spi_cntrl_register_tedr_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000040)) >> 6);
}

static inline void bt_controller_spi_cntrl_register_tedr_setf(struct cl_chip *chip, u8 tedr)
{
	ASSERT_ERR_CHIP((((u32)tedr << 6) & ~((u32)0x00000040)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR) & ~((u32)0x00000040)) | ((u32)tedr << 6));
}

static inline u8 bt_controller_spi_cntrl_register_des_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000020)) >> 5);
}

static inline void bt_controller_spi_cntrl_register_des_setf(struct cl_chip *chip, u8 des)
{
	ASSERT_ERR_CHIP((((u32)des << 5) & ~((u32)0x00000020)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR) & ~((u32)0x00000020)) | ((u32)des << 5));
}

static inline u8 bt_controller_spi_cntrl_register_edp_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000018)) >> 3);
}

static inline void bt_controller_spi_cntrl_register_edp_setf(struct cl_chip *chip, u8 edp)
{
	ASSERT_ERR_CHIP((((u32)edp << 3) & ~((u32)0x00000018)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR) & ~((u32)0x00000018)) | ((u32)edp << 3));
}

static inline u8 bt_controller_spi_cntrl_register_enable_clock_deassertion_delay_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000006)) >> 1);
}

static inline void bt_controller_spi_cntrl_register_enable_clock_deassertion_delay_setf(struct cl_chip *chip, u8 enableclockdeassertiondelay)
{
	ASSERT_ERR_CHIP((((u32)enableclockdeassertiondelay << 1) & ~((u32)0x00000006)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR) & ~((u32)0x00000006)) | ((u32)enableclockdeassertiondelay << 1));
}

static inline u8 bt_controller_spi_cntrl_register_eis_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_spi_cntrl_register_eis_setf(struct cl_chip *chip, u8 eis)
{
	ASSERT_ERR_CHIP((((u32)eis << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_CNTRL_REGISTER_ADDR) & ~((u32)0x00000001)) | ((u32)eis << 0));
}

/**
 * @brief POWER_GAIN_LNK_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:12 reserved_bit15_to_bit12_power_gain_link0 0x0
 *    11:08 step_size_power_gain_link0 0x1
 *    07    reserved_bit7_power_gain_link0 0
 *    06:00 final_index_power_gain_link0 0x12
 * </pre>
 */
#define BT_CONTROLLER_POWER_GAIN_LNK_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000280)
#define BT_CONTROLLER_POWER_GAIN_LNK_0_OFFSET      0x00000280
#define BT_CONTROLLER_POWER_GAIN_LNK_0_INDEX       0x000000A0
#define BT_CONTROLLER_POWER_GAIN_LNK_0_RESET       0x00000112

static inline u32 bt_controller_power_gain_lnk_0_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_0_ADDR);
}

static inline void bt_controller_power_gain_lnk_0_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_0_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_POWER_GAIN_LNK_0_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_0_MASK    ((u32)0x0000F000)
#define BT_CONTROLLER_POWER_GAIN_LNK_0_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_0_LSB    12
#define BT_CONTROLLER_POWER_GAIN_LNK_0_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_0_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_POWER_GAIN_LNK_0_STEP_SIZE_POWER_GAIN_LINK_0_MASK    ((u32)0x00000F00)
#define BT_CONTROLLER_POWER_GAIN_LNK_0_STEP_SIZE_POWER_GAIN_LINK_0_LSB    8
#define BT_CONTROLLER_POWER_GAIN_LNK_0_STEP_SIZE_POWER_GAIN_LINK_0_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_POWER_GAIN_LNK_0_RESERVED_BIT_7_POWER_GAIN_LINK_0_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_POWER_GAIN_LNK_0_RESERVED_BIT_7_POWER_GAIN_LINK_0_POS    7
#define BT_CONTROLLER_POWER_GAIN_LNK_0_FINAL_INDEX_POWER_GAIN_LINK_0_MASK    ((u32)0x0000007F)
#define BT_CONTROLLER_POWER_GAIN_LNK_0_FINAL_INDEX_POWER_GAIN_LINK_0_LSB    0
#define BT_CONTROLLER_POWER_GAIN_LNK_0_FINAL_INDEX_POWER_GAIN_LINK_0_WIDTH    ((u32)0x00000007)

#define BT_CONTROLLER_POWER_GAIN_LNK_0_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_0_RST    0x0
#define BT_CONTROLLER_POWER_GAIN_LNK_0_STEP_SIZE_POWER_GAIN_LINK_0_RST    0x1
#define BT_CONTROLLER_POWER_GAIN_LNK_0_RESERVED_BIT_7_POWER_GAIN_LINK_0_RST    0x0
#define BT_CONTROLLER_POWER_GAIN_LNK_0_FINAL_INDEX_POWER_GAIN_LINK_0_RST    0x12

static inline void bt_controller_power_gain_lnk_0_pack(struct cl_chip *chip, u8 reserved_bit15_to_bit12_power_gain_link0, u8 step_size_power_gain_link0, u8 reserved_bit7_power_gain_link0, u8 final_index_power_gain_link0)
{
	ASSERT_ERR_CHIP((((u32)reserved_bit15_to_bit12_power_gain_link0 << 12) & ~((u32)0x0000F000)) == 0);
	ASSERT_ERR_CHIP((((u32)step_size_power_gain_link0 << 8) & ~((u32)0x00000F00)) == 0);
	ASSERT_ERR_CHIP((((u32)reserved_bit7_power_gain_link0 << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)final_index_power_gain_link0 << 0) & ~((u32)0x0000007F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_0_ADDR, ((u32)reserved_bit15_to_bit12_power_gain_link0 << 12) | ((u32)step_size_power_gain_link0 << 8) | ((u32)reserved_bit7_power_gain_link0 << 7) | ((u32)final_index_power_gain_link0 << 0));
}

static inline void bt_controller_power_gain_lnk_0_unpack(struct cl_chip *chip, u8 *reserved_bit15_to_bit12_power_gain_link0, u8 *step_size_power_gain_link0, u8 *reserved_bit7_power_gain_link0, u8 *final_index_power_gain_link0)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_0_ADDR);

	*reserved_bit15_to_bit12_power_gain_link0 = (local_val & ((u32)0x0000F000)) >> 12;
	*step_size_power_gain_link0 = (local_val & ((u32)0x00000F00)) >> 8;
	*reserved_bit7_power_gain_link0 = (local_val & ((u32)0x00000080)) >> 7;
	*final_index_power_gain_link0 = (local_val & ((u32)0x0000007F)) >> 0;
}

static inline u8 bt_controller_power_gain_lnk_0_reserved_bit_15_to_bit_12_power_gain_link_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_0_ADDR);

	return (u8)((local_val & ((u32)0x0000F000)) >> 12);
}

static inline u8 bt_controller_power_gain_lnk_0_step_size_power_gain_link_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_0_ADDR);

	return (u8)((local_val & ((u32)0x00000F00)) >> 8);
}

static inline void bt_controller_power_gain_lnk_0_step_size_power_gain_link_0_setf(struct cl_chip *chip, u8 stepsizepowergainlink0)
{
	ASSERT_ERR_CHIP((((u32)stepsizepowergainlink0 << 8) & ~((u32)0x00000F00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_0_ADDR, (cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_0_ADDR) & ~((u32)0x00000F00)) | ((u32)stepsizepowergainlink0 << 8));
}

static inline u8 bt_controller_power_gain_lnk_0_reserved_bit_7_power_gain_link_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_0_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline u8 bt_controller_power_gain_lnk_0_final_index_power_gain_link_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_0_ADDR);

	return (u8)((local_val & ((u32)0x0000007F)) >> 0);
}

static inline void bt_controller_power_gain_lnk_0_final_index_power_gain_link_0_setf(struct cl_chip *chip, u8 finalindexpowergainlink0)
{
	ASSERT_ERR_CHIP((((u32)finalindexpowergainlink0 << 0) & ~((u32)0x0000007F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_0_ADDR, (cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_0_ADDR) & ~((u32)0x0000007F)) | ((u32)finalindexpowergainlink0 << 0));
}

/**
 * @brief POWER_GAIN_LNK_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:12 reserved_bit15_to_bit12_power_gain_link1 0x0
 *    11:08 step_size_power_gain_link1 0x1
 *    07    reserved_bit7_power_gain_link1 0
 *    06:00 final_index_power_gain_link1 0x12
 * </pre>
 */
#define BT_CONTROLLER_POWER_GAIN_LNK_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000284)
#define BT_CONTROLLER_POWER_GAIN_LNK_1_OFFSET      0x00000284
#define BT_CONTROLLER_POWER_GAIN_LNK_1_INDEX       0x000000A1
#define BT_CONTROLLER_POWER_GAIN_LNK_1_RESET       0x00000112

static inline u32 bt_controller_power_gain_lnk_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_1_ADDR);
}

static inline void bt_controller_power_gain_lnk_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_POWER_GAIN_LNK_1_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_1_MASK    ((u32)0x0000F000)
#define BT_CONTROLLER_POWER_GAIN_LNK_1_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_1_LSB    12
#define BT_CONTROLLER_POWER_GAIN_LNK_1_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_1_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_POWER_GAIN_LNK_1_STEP_SIZE_POWER_GAIN_LINK_1_MASK    ((u32)0x00000F00)
#define BT_CONTROLLER_POWER_GAIN_LNK_1_STEP_SIZE_POWER_GAIN_LINK_1_LSB    8
#define BT_CONTROLLER_POWER_GAIN_LNK_1_STEP_SIZE_POWER_GAIN_LINK_1_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_POWER_GAIN_LNK_1_RESERVED_BIT_7_POWER_GAIN_LINK_1_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_POWER_GAIN_LNK_1_RESERVED_BIT_7_POWER_GAIN_LINK_1_POS    7
#define BT_CONTROLLER_POWER_GAIN_LNK_1_FINAL_INDEX_POWER_GAIN_LINK_1_MASK    ((u32)0x0000007F)
#define BT_CONTROLLER_POWER_GAIN_LNK_1_FINAL_INDEX_POWER_GAIN_LINK_1_LSB    0
#define BT_CONTROLLER_POWER_GAIN_LNK_1_FINAL_INDEX_POWER_GAIN_LINK_1_WIDTH    ((u32)0x00000007)

#define BT_CONTROLLER_POWER_GAIN_LNK_1_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_1_RST    0x0
#define BT_CONTROLLER_POWER_GAIN_LNK_1_STEP_SIZE_POWER_GAIN_LINK_1_RST    0x1
#define BT_CONTROLLER_POWER_GAIN_LNK_1_RESERVED_BIT_7_POWER_GAIN_LINK_1_RST    0x0
#define BT_CONTROLLER_POWER_GAIN_LNK_1_FINAL_INDEX_POWER_GAIN_LINK_1_RST    0x12

static inline void bt_controller_power_gain_lnk_1_pack(struct cl_chip *chip, u8 reserved_bit15_to_bit12_power_gain_link1, u8 step_size_power_gain_link1, u8 reserved_bit7_power_gain_link1, u8 final_index_power_gain_link1)
{
	ASSERT_ERR_CHIP((((u32)reserved_bit15_to_bit12_power_gain_link1 << 12) & ~((u32)0x0000F000)) == 0);
	ASSERT_ERR_CHIP((((u32)step_size_power_gain_link1 << 8) & ~((u32)0x00000F00)) == 0);
	ASSERT_ERR_CHIP((((u32)reserved_bit7_power_gain_link1 << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)final_index_power_gain_link1 << 0) & ~((u32)0x0000007F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_1_ADDR, ((u32)reserved_bit15_to_bit12_power_gain_link1 << 12) | ((u32)step_size_power_gain_link1 << 8) | ((u32)reserved_bit7_power_gain_link1 << 7) | ((u32)final_index_power_gain_link1 << 0));
}

static inline void bt_controller_power_gain_lnk_1_unpack(struct cl_chip *chip, u8 *reserved_bit15_to_bit12_power_gain_link1, u8 *step_size_power_gain_link1, u8 *reserved_bit7_power_gain_link1, u8 *final_index_power_gain_link1)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_1_ADDR);

	*reserved_bit15_to_bit12_power_gain_link1 = (local_val & ((u32)0x0000F000)) >> 12;
	*step_size_power_gain_link1 = (local_val & ((u32)0x00000F00)) >> 8;
	*reserved_bit7_power_gain_link1 = (local_val & ((u32)0x00000080)) >> 7;
	*final_index_power_gain_link1 = (local_val & ((u32)0x0000007F)) >> 0;
}

static inline u8 bt_controller_power_gain_lnk_1_reserved_bit_15_to_bit_12_power_gain_link_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_1_ADDR);

	return (u8)((local_val & ((u32)0x0000F000)) >> 12);
}

static inline u8 bt_controller_power_gain_lnk_1_step_size_power_gain_link_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_1_ADDR);

	return (u8)((local_val & ((u32)0x00000F00)) >> 8);
}

static inline void bt_controller_power_gain_lnk_1_step_size_power_gain_link_1_setf(struct cl_chip *chip, u8 stepsizepowergainlink1)
{
	ASSERT_ERR_CHIP((((u32)stepsizepowergainlink1 << 8) & ~((u32)0x00000F00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_1_ADDR, (cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_1_ADDR) & ~((u32)0x00000F00)) | ((u32)stepsizepowergainlink1 << 8));
}

static inline u8 bt_controller_power_gain_lnk_1_reserved_bit_7_power_gain_link_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_1_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline u8 bt_controller_power_gain_lnk_1_final_index_power_gain_link_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_1_ADDR);

	return (u8)((local_val & ((u32)0x0000007F)) >> 0);
}

static inline void bt_controller_power_gain_lnk_1_final_index_power_gain_link_1_setf(struct cl_chip *chip, u8 finalindexpowergainlink1)
{
	ASSERT_ERR_CHIP((((u32)finalindexpowergainlink1 << 0) & ~((u32)0x0000007F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_1_ADDR, (cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_1_ADDR) & ~((u32)0x0000007F)) | ((u32)finalindexpowergainlink1 << 0));
}

/**
 * @brief POWER_GAIN_LNK_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:12 reserved_bit15_to_bit12_power_gain_link2 0x0
 *    11:08 step_size_power_gain_link2 0x1
 *    07    reserved_bit7_power_gain_link2 0
 *    06:00 final_index_power_gain_link2 0x12
 * </pre>
 */
#define BT_CONTROLLER_POWER_GAIN_LNK_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000288)
#define BT_CONTROLLER_POWER_GAIN_LNK_2_OFFSET      0x00000288
#define BT_CONTROLLER_POWER_GAIN_LNK_2_INDEX       0x000000A2
#define BT_CONTROLLER_POWER_GAIN_LNK_2_RESET       0x00000112

static inline u32 bt_controller_power_gain_lnk_2_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_2_ADDR);
}

static inline void bt_controller_power_gain_lnk_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_POWER_GAIN_LNK_2_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_2_MASK    ((u32)0x0000F000)
#define BT_CONTROLLER_POWER_GAIN_LNK_2_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_2_LSB    12
#define BT_CONTROLLER_POWER_GAIN_LNK_2_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_2_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_POWER_GAIN_LNK_2_STEP_SIZE_POWER_GAIN_LINK_2_MASK    ((u32)0x00000F00)
#define BT_CONTROLLER_POWER_GAIN_LNK_2_STEP_SIZE_POWER_GAIN_LINK_2_LSB    8
#define BT_CONTROLLER_POWER_GAIN_LNK_2_STEP_SIZE_POWER_GAIN_LINK_2_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_POWER_GAIN_LNK_2_RESERVED_BIT_7_POWER_GAIN_LINK_2_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_POWER_GAIN_LNK_2_RESERVED_BIT_7_POWER_GAIN_LINK_2_POS    7
#define BT_CONTROLLER_POWER_GAIN_LNK_2_FINAL_INDEX_POWER_GAIN_LINK_2_MASK    ((u32)0x0000007F)
#define BT_CONTROLLER_POWER_GAIN_LNK_2_FINAL_INDEX_POWER_GAIN_LINK_2_LSB    0
#define BT_CONTROLLER_POWER_GAIN_LNK_2_FINAL_INDEX_POWER_GAIN_LINK_2_WIDTH    ((u32)0x00000007)

#define BT_CONTROLLER_POWER_GAIN_LNK_2_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_2_RST    0x0
#define BT_CONTROLLER_POWER_GAIN_LNK_2_STEP_SIZE_POWER_GAIN_LINK_2_RST    0x1
#define BT_CONTROLLER_POWER_GAIN_LNK_2_RESERVED_BIT_7_POWER_GAIN_LINK_2_RST    0x0
#define BT_CONTROLLER_POWER_GAIN_LNK_2_FINAL_INDEX_POWER_GAIN_LINK_2_RST    0x12

static inline void bt_controller_power_gain_lnk_2_pack(struct cl_chip *chip, u8 reserved_bit15_to_bit12_power_gain_link2, u8 step_size_power_gain_link2, u8 reserved_bit7_power_gain_link2, u8 final_index_power_gain_link2)
{
	ASSERT_ERR_CHIP((((u32)reserved_bit15_to_bit12_power_gain_link2 << 12) & ~((u32)0x0000F000)) == 0);
	ASSERT_ERR_CHIP((((u32)step_size_power_gain_link2 << 8) & ~((u32)0x00000F00)) == 0);
	ASSERT_ERR_CHIP((((u32)reserved_bit7_power_gain_link2 << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)final_index_power_gain_link2 << 0) & ~((u32)0x0000007F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_2_ADDR, ((u32)reserved_bit15_to_bit12_power_gain_link2 << 12) | ((u32)step_size_power_gain_link2 << 8) | ((u32)reserved_bit7_power_gain_link2 << 7) | ((u32)final_index_power_gain_link2 << 0));
}

static inline void bt_controller_power_gain_lnk_2_unpack(struct cl_chip *chip, u8 *reserved_bit15_to_bit12_power_gain_link2, u8 *step_size_power_gain_link2, u8 *reserved_bit7_power_gain_link2, u8 *final_index_power_gain_link2)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_2_ADDR);

	*reserved_bit15_to_bit12_power_gain_link2 = (local_val & ((u32)0x0000F000)) >> 12;
	*step_size_power_gain_link2 = (local_val & ((u32)0x00000F00)) >> 8;
	*reserved_bit7_power_gain_link2 = (local_val & ((u32)0x00000080)) >> 7;
	*final_index_power_gain_link2 = (local_val & ((u32)0x0000007F)) >> 0;
}

static inline u8 bt_controller_power_gain_lnk_2_reserved_bit_15_to_bit_12_power_gain_link_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_2_ADDR);

	return (u8)((local_val & ((u32)0x0000F000)) >> 12);
}

static inline u8 bt_controller_power_gain_lnk_2_step_size_power_gain_link_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_2_ADDR);

	return (u8)((local_val & ((u32)0x00000F00)) >> 8);
}

static inline void bt_controller_power_gain_lnk_2_step_size_power_gain_link_2_setf(struct cl_chip *chip, u8 stepsizepowergainlink2)
{
	ASSERT_ERR_CHIP((((u32)stepsizepowergainlink2 << 8) & ~((u32)0x00000F00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_2_ADDR) & ~((u32)0x00000F00)) | ((u32)stepsizepowergainlink2 << 8));
}

static inline u8 bt_controller_power_gain_lnk_2_reserved_bit_7_power_gain_link_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_2_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline u8 bt_controller_power_gain_lnk_2_final_index_power_gain_link_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_2_ADDR);

	return (u8)((local_val & ((u32)0x0000007F)) >> 0);
}

static inline void bt_controller_power_gain_lnk_2_final_index_power_gain_link_2_setf(struct cl_chip *chip, u8 finalindexpowergainlink2)
{
	ASSERT_ERR_CHIP((((u32)finalindexpowergainlink2 << 0) & ~((u32)0x0000007F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_2_ADDR) & ~((u32)0x0000007F)) | ((u32)finalindexpowergainlink2 << 0));
}

/**
 * @brief POWER_GAIN_LNK_3 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:12 reserved_bit15_to_bit12_power_gain_link3 0x0
 *    11:08 step_size_power_gain_link3 0x1
 *    07    reserved_bit7_power_gain_link3 0
 *    06:00 final_index_power_gain_link3 0x12
 * </pre>
 */
#define BT_CONTROLLER_POWER_GAIN_LNK_3_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000028C)
#define BT_CONTROLLER_POWER_GAIN_LNK_3_OFFSET      0x0000028C
#define BT_CONTROLLER_POWER_GAIN_LNK_3_INDEX       0x000000A3
#define BT_CONTROLLER_POWER_GAIN_LNK_3_RESET       0x00000112

static inline u32 bt_controller_power_gain_lnk_3_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_3_ADDR);
}

static inline void bt_controller_power_gain_lnk_3_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_3_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_POWER_GAIN_LNK_3_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_3_MASK    ((u32)0x0000F000)
#define BT_CONTROLLER_POWER_GAIN_LNK_3_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_3_LSB    12
#define BT_CONTROLLER_POWER_GAIN_LNK_3_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_3_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_POWER_GAIN_LNK_3_STEP_SIZE_POWER_GAIN_LINK_3_MASK    ((u32)0x00000F00)
#define BT_CONTROLLER_POWER_GAIN_LNK_3_STEP_SIZE_POWER_GAIN_LINK_3_LSB    8
#define BT_CONTROLLER_POWER_GAIN_LNK_3_STEP_SIZE_POWER_GAIN_LINK_3_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_POWER_GAIN_LNK_3_RESERVED_BIT_7_POWER_GAIN_LINK_3_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_POWER_GAIN_LNK_3_RESERVED_BIT_7_POWER_GAIN_LINK_3_POS    7
#define BT_CONTROLLER_POWER_GAIN_LNK_3_FINAL_INDEX_POWER_GAIN_LINK_3_MASK    ((u32)0x0000007F)
#define BT_CONTROLLER_POWER_GAIN_LNK_3_FINAL_INDEX_POWER_GAIN_LINK_3_LSB    0
#define BT_CONTROLLER_POWER_GAIN_LNK_3_FINAL_INDEX_POWER_GAIN_LINK_3_WIDTH    ((u32)0x00000007)

#define BT_CONTROLLER_POWER_GAIN_LNK_3_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_3_RST    0x0
#define BT_CONTROLLER_POWER_GAIN_LNK_3_STEP_SIZE_POWER_GAIN_LINK_3_RST    0x1
#define BT_CONTROLLER_POWER_GAIN_LNK_3_RESERVED_BIT_7_POWER_GAIN_LINK_3_RST    0x0
#define BT_CONTROLLER_POWER_GAIN_LNK_3_FINAL_INDEX_POWER_GAIN_LINK_3_RST    0x12

static inline void bt_controller_power_gain_lnk_3_pack(struct cl_chip *chip, u8 reserved_bit15_to_bit12_power_gain_link3, u8 step_size_power_gain_link3, u8 reserved_bit7_power_gain_link3, u8 final_index_power_gain_link3)
{
	ASSERT_ERR_CHIP((((u32)reserved_bit15_to_bit12_power_gain_link3 << 12) & ~((u32)0x0000F000)) == 0);
	ASSERT_ERR_CHIP((((u32)step_size_power_gain_link3 << 8) & ~((u32)0x00000F00)) == 0);
	ASSERT_ERR_CHIP((((u32)reserved_bit7_power_gain_link3 << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)final_index_power_gain_link3 << 0) & ~((u32)0x0000007F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_3_ADDR, ((u32)reserved_bit15_to_bit12_power_gain_link3 << 12) | ((u32)step_size_power_gain_link3 << 8) | ((u32)reserved_bit7_power_gain_link3 << 7) | ((u32)final_index_power_gain_link3 << 0));
}

static inline void bt_controller_power_gain_lnk_3_unpack(struct cl_chip *chip, u8 *reserved_bit15_to_bit12_power_gain_link3, u8 *step_size_power_gain_link3, u8 *reserved_bit7_power_gain_link3, u8 *final_index_power_gain_link3)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_3_ADDR);

	*reserved_bit15_to_bit12_power_gain_link3 = (local_val & ((u32)0x0000F000)) >> 12;
	*step_size_power_gain_link3 = (local_val & ((u32)0x00000F00)) >> 8;
	*reserved_bit7_power_gain_link3 = (local_val & ((u32)0x00000080)) >> 7;
	*final_index_power_gain_link3 = (local_val & ((u32)0x0000007F)) >> 0;
}

static inline u8 bt_controller_power_gain_lnk_3_reserved_bit_15_to_bit_12_power_gain_link_3_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_3_ADDR);

	return (u8)((local_val & ((u32)0x0000F000)) >> 12);
}

static inline u8 bt_controller_power_gain_lnk_3_step_size_power_gain_link_3_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_3_ADDR);

	return (u8)((local_val & ((u32)0x00000F00)) >> 8);
}

static inline void bt_controller_power_gain_lnk_3_step_size_power_gain_link_3_setf(struct cl_chip *chip, u8 stepsizepowergainlink3)
{
	ASSERT_ERR_CHIP((((u32)stepsizepowergainlink3 << 8) & ~((u32)0x00000F00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_3_ADDR, (cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_3_ADDR) & ~((u32)0x00000F00)) | ((u32)stepsizepowergainlink3 << 8));
}

static inline u8 bt_controller_power_gain_lnk_3_reserved_bit_7_power_gain_link_3_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_3_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline u8 bt_controller_power_gain_lnk_3_final_index_power_gain_link_3_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_3_ADDR);

	return (u8)((local_val & ((u32)0x0000007F)) >> 0);
}

static inline void bt_controller_power_gain_lnk_3_final_index_power_gain_link_3_setf(struct cl_chip *chip, u8 finalindexpowergainlink3)
{
	ASSERT_ERR_CHIP((((u32)finalindexpowergainlink3 << 0) & ~((u32)0x0000007F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_3_ADDR, (cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_3_ADDR) & ~((u32)0x0000007F)) | ((u32)finalindexpowergainlink3 << 0));
}

/**
 * @brief POWER_GAIN_LNK_4 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:12 reserved_bit15_to_bit12_power_gain_link4 0x0
 *    11:08 step_size_power_gain_link4 0x1
 *    07    reserved_bit7_power_gain_link4 0
 *    06:00 final_index_power_gain_link4 0x12
 * </pre>
 */
#define BT_CONTROLLER_POWER_GAIN_LNK_4_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000290)
#define BT_CONTROLLER_POWER_GAIN_LNK_4_OFFSET      0x00000290
#define BT_CONTROLLER_POWER_GAIN_LNK_4_INDEX       0x000000A4
#define BT_CONTROLLER_POWER_GAIN_LNK_4_RESET       0x00000012

static inline u32 bt_controller_power_gain_lnk_4_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_4_ADDR);
}

static inline void bt_controller_power_gain_lnk_4_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_4_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_POWER_GAIN_LNK_4_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_4_MASK    ((u32)0x0000F000)
#define BT_CONTROLLER_POWER_GAIN_LNK_4_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_4_LSB    12
#define BT_CONTROLLER_POWER_GAIN_LNK_4_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_4_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_POWER_GAIN_LNK_4_STEP_SIZE_POWER_GAIN_LINK_4_MASK    ((u32)0x00000F00)
#define BT_CONTROLLER_POWER_GAIN_LNK_4_STEP_SIZE_POWER_GAIN_LINK_4_LSB    8
#define BT_CONTROLLER_POWER_GAIN_LNK_4_STEP_SIZE_POWER_GAIN_LINK_4_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_POWER_GAIN_LNK_4_RESERVED_BIT_7_POWER_GAIN_LINK_4_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_POWER_GAIN_LNK_4_RESERVED_BIT_7_POWER_GAIN_LINK_4_POS    7
#define BT_CONTROLLER_POWER_GAIN_LNK_4_FINAL_INDEX_POWER_GAIN_LINK_4_MASK    ((u32)0x0000007F)
#define BT_CONTROLLER_POWER_GAIN_LNK_4_FINAL_INDEX_POWER_GAIN_LINK_4_LSB    0
#define BT_CONTROLLER_POWER_GAIN_LNK_4_FINAL_INDEX_POWER_GAIN_LINK_4_WIDTH    ((u32)0x00000007)

#define BT_CONTROLLER_POWER_GAIN_LNK_4_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_4_RST    0x0
#define BT_CONTROLLER_POWER_GAIN_LNK_4_STEP_SIZE_POWER_GAIN_LINK_4_RST    0x1
#define BT_CONTROLLER_POWER_GAIN_LNK_4_RESERVED_BIT_7_POWER_GAIN_LINK_4_RST    0x0
#define BT_CONTROLLER_POWER_GAIN_LNK_4_FINAL_INDEX_POWER_GAIN_LINK_4_RST    0x12

static inline void bt_controller_power_gain_lnk_4_pack(struct cl_chip *chip, u8 reserved_bit15_to_bit12_power_gain_link4, u8 step_size_power_gain_link4, u8 reserved_bit7_power_gain_link4, u8 final_index_power_gain_link4)
{
	ASSERT_ERR_CHIP((((u32)reserved_bit15_to_bit12_power_gain_link4 << 12) & ~((u32)0x0000F000)) == 0);
	ASSERT_ERR_CHIP((((u32)step_size_power_gain_link4 << 8) & ~((u32)0x00000F00)) == 0);
	ASSERT_ERR_CHIP((((u32)reserved_bit7_power_gain_link4 << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)final_index_power_gain_link4 << 0) & ~((u32)0x0000007F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_4_ADDR, ((u32)reserved_bit15_to_bit12_power_gain_link4 << 12) | ((u32)step_size_power_gain_link4 << 8) | ((u32)reserved_bit7_power_gain_link4 << 7) | ((u32)final_index_power_gain_link4 << 0));
}

static inline void bt_controller_power_gain_lnk_4_unpack(struct cl_chip *chip, u8 *reserved_bit15_to_bit12_power_gain_link4, u8 *step_size_power_gain_link4, u8 *reserved_bit7_power_gain_link4, u8 *final_index_power_gain_link4)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_4_ADDR);

	*reserved_bit15_to_bit12_power_gain_link4 = (local_val & ((u32)0x0000F000)) >> 12;
	*step_size_power_gain_link4 = (local_val & ((u32)0x00000F00)) >> 8;
	*reserved_bit7_power_gain_link4 = (local_val & ((u32)0x00000080)) >> 7;
	*final_index_power_gain_link4 = (local_val & ((u32)0x0000007F)) >> 0;
}

static inline u8 bt_controller_power_gain_lnk_4_reserved_bit_15_to_bit_12_power_gain_link_4_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_4_ADDR);

	return (u8)((local_val & ((u32)0x0000F000)) >> 12);
}

static inline u8 bt_controller_power_gain_lnk_4_step_size_power_gain_link_4_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_4_ADDR);

	return (u8)((local_val & ((u32)0x00000F00)) >> 8);
}

static inline void bt_controller_power_gain_lnk_4_step_size_power_gain_link_4_setf(struct cl_chip *chip, u8 stepsizepowergainlink4)
{
	ASSERT_ERR_CHIP((((u32)stepsizepowergainlink4 << 8) & ~((u32)0x00000F00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_4_ADDR, (cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_4_ADDR) & ~((u32)0x00000F00)) | ((u32)stepsizepowergainlink4 << 8));
}

static inline u8 bt_controller_power_gain_lnk_4_reserved_bit_7_power_gain_link_4_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_4_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline u8 bt_controller_power_gain_lnk_4_final_index_power_gain_link_4_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_4_ADDR);

	return (u8)((local_val & ((u32)0x0000007F)) >> 0);
}

static inline void bt_controller_power_gain_lnk_4_final_index_power_gain_link_4_setf(struct cl_chip *chip, u8 finalindexpowergainlink4)
{
	ASSERT_ERR_CHIP((((u32)finalindexpowergainlink4 << 0) & ~((u32)0x0000007F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_4_ADDR, (cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_4_ADDR) & ~((u32)0x0000007F)) | ((u32)finalindexpowergainlink4 << 0));
}

/**
 * @brief POWER_GAIN_LNK_5 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:12 reserved_bit15_to_bit12_power_gain_link5 0x0
 *    11:08 step_size_power_gain_link5 0x1
 *    07    reserved_bit7_power_gain_link5 0
 *    06:00 final_index_power_gain_link5 0x12
 * </pre>
 */
#define BT_CONTROLLER_POWER_GAIN_LNK_5_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000294)
#define BT_CONTROLLER_POWER_GAIN_LNK_5_OFFSET      0x00000294
#define BT_CONTROLLER_POWER_GAIN_LNK_5_INDEX       0x000000A5
#define BT_CONTROLLER_POWER_GAIN_LNK_5_RESET       0x00000112

static inline u32 bt_controller_power_gain_lnk_5_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_5_ADDR);
}

static inline void bt_controller_power_gain_lnk_5_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_5_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_POWER_GAIN_LNK_5_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_5_MASK    ((u32)0x0000F000)
#define BT_CONTROLLER_POWER_GAIN_LNK_5_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_5_LSB    12
#define BT_CONTROLLER_POWER_GAIN_LNK_5_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_5_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_POWER_GAIN_LNK_5_STEP_SIZE_POWER_GAIN_LINK_5_MASK    ((u32)0x00000F00)
#define BT_CONTROLLER_POWER_GAIN_LNK_5_STEP_SIZE_POWER_GAIN_LINK_5_LSB    8
#define BT_CONTROLLER_POWER_GAIN_LNK_5_STEP_SIZE_POWER_GAIN_LINK_5_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_POWER_GAIN_LNK_5_RESERVED_BIT_7_POWER_GAIN_LINK_5_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_POWER_GAIN_LNK_5_RESERVED_BIT_7_POWER_GAIN_LINK_5_POS    7
#define BT_CONTROLLER_POWER_GAIN_LNK_5_FINAL_INDEX_POWER_GAIN_LINK_5_MASK    ((u32)0x0000007F)
#define BT_CONTROLLER_POWER_GAIN_LNK_5_FINAL_INDEX_POWER_GAIN_LINK_5_LSB    0
#define BT_CONTROLLER_POWER_GAIN_LNK_5_FINAL_INDEX_POWER_GAIN_LINK_5_WIDTH    ((u32)0x00000007)

#define BT_CONTROLLER_POWER_GAIN_LNK_5_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_5_RST    0x0
#define BT_CONTROLLER_POWER_GAIN_LNK_5_STEP_SIZE_POWER_GAIN_LINK_5_RST    0x1
#define BT_CONTROLLER_POWER_GAIN_LNK_5_RESERVED_BIT_7_POWER_GAIN_LINK_5_RST    0x0
#define BT_CONTROLLER_POWER_GAIN_LNK_5_FINAL_INDEX_POWER_GAIN_LINK_5_RST    0x12

static inline void bt_controller_power_gain_lnk_5_pack(struct cl_chip *chip, u8 reserved_bit15_to_bit12_power_gain_link5, u8 step_size_power_gain_link5, u8 reserved_bit7_power_gain_link5, u8 final_index_power_gain_link5)
{
	ASSERT_ERR_CHIP((((u32)reserved_bit15_to_bit12_power_gain_link5 << 12) & ~((u32)0x0000F000)) == 0);
	ASSERT_ERR_CHIP((((u32)step_size_power_gain_link5 << 8) & ~((u32)0x00000F00)) == 0);
	ASSERT_ERR_CHIP((((u32)reserved_bit7_power_gain_link5 << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)final_index_power_gain_link5 << 0) & ~((u32)0x0000007F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_5_ADDR, ((u32)reserved_bit15_to_bit12_power_gain_link5 << 12) | ((u32)step_size_power_gain_link5 << 8) | ((u32)reserved_bit7_power_gain_link5 << 7) | ((u32)final_index_power_gain_link5 << 0));
}

static inline void bt_controller_power_gain_lnk_5_unpack(struct cl_chip *chip, u8 *reserved_bit15_to_bit12_power_gain_link5, u8 *step_size_power_gain_link5, u8 *reserved_bit7_power_gain_link5, u8 *final_index_power_gain_link5)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_5_ADDR);

	*reserved_bit15_to_bit12_power_gain_link5 = (local_val & ((u32)0x0000F000)) >> 12;
	*step_size_power_gain_link5 = (local_val & ((u32)0x00000F00)) >> 8;
	*reserved_bit7_power_gain_link5 = (local_val & ((u32)0x00000080)) >> 7;
	*final_index_power_gain_link5 = (local_val & ((u32)0x0000007F)) >> 0;
}

static inline u8 bt_controller_power_gain_lnk_5_reserved_bit_15_to_bit_12_power_gain_link_5_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_5_ADDR);

	return (u8)((local_val & ((u32)0x0000F000)) >> 12);
}

static inline u8 bt_controller_power_gain_lnk_5_step_size_power_gain_link_5_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_5_ADDR);

	return (u8)((local_val & ((u32)0x00000F00)) >> 8);
}

static inline void bt_controller_power_gain_lnk_5_step_size_power_gain_link_5_setf(struct cl_chip *chip, u8 stepsizepowergainlink5)
{
	ASSERT_ERR_CHIP((((u32)stepsizepowergainlink5 << 8) & ~((u32)0x00000F00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_5_ADDR, (cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_5_ADDR) & ~((u32)0x00000F00)) | ((u32)stepsizepowergainlink5 << 8));
}

static inline u8 bt_controller_power_gain_lnk_5_reserved_bit_7_power_gain_link_5_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_5_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline u8 bt_controller_power_gain_lnk_5_final_index_power_gain_link_5_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_5_ADDR);

	return (u8)((local_val & ((u32)0x0000007F)) >> 0);
}

static inline void bt_controller_power_gain_lnk_5_final_index_power_gain_link_5_setf(struct cl_chip *chip, u8 finalindexpowergainlink5)
{
	ASSERT_ERR_CHIP((((u32)finalindexpowergainlink5 << 0) & ~((u32)0x0000007F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_5_ADDR, (cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_5_ADDR) & ~((u32)0x0000007F)) | ((u32)finalindexpowergainlink5 << 0));
}

/**
 * @brief POWER_GAIN_LNK_6 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:12 reserved_bit15_to_bit12_power_gain_link6 0x0
 *    11:08 step_size_power_gain_link6 0x1
 *    07    reserved_bit7_power_gain_link6 0
 *    06:00 final_index_power_gain_link6 0x12
 * </pre>
 */
#define BT_CONTROLLER_POWER_GAIN_LNK_6_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000298)
#define BT_CONTROLLER_POWER_GAIN_LNK_6_OFFSET      0x00000298
#define BT_CONTROLLER_POWER_GAIN_LNK_6_INDEX       0x000000A6
#define BT_CONTROLLER_POWER_GAIN_LNK_6_RESET       0x00000112

static inline u32 bt_controller_power_gain_lnk_6_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_6_ADDR);
}

static inline void bt_controller_power_gain_lnk_6_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_6_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_POWER_GAIN_LNK_6_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_6_MASK    ((u32)0x0000F000)
#define BT_CONTROLLER_POWER_GAIN_LNK_6_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_6_LSB    12
#define BT_CONTROLLER_POWER_GAIN_LNK_6_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_6_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_POWER_GAIN_LNK_6_STEP_SIZE_POWER_GAIN_LINK_6_MASK    ((u32)0x00000F00)
#define BT_CONTROLLER_POWER_GAIN_LNK_6_STEP_SIZE_POWER_GAIN_LINK_6_LSB    8
#define BT_CONTROLLER_POWER_GAIN_LNK_6_STEP_SIZE_POWER_GAIN_LINK_6_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_POWER_GAIN_LNK_6_RESERVED_BIT_7_POWER_GAIN_LINK_6_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_POWER_GAIN_LNK_6_RESERVED_BIT_7_POWER_GAIN_LINK_6_POS    7
#define BT_CONTROLLER_POWER_GAIN_LNK_6_FINAL_INDEX_POWER_GAIN_LINK_6_MASK    ((u32)0x0000007F)
#define BT_CONTROLLER_POWER_GAIN_LNK_6_FINAL_INDEX_POWER_GAIN_LINK_6_LSB    0
#define BT_CONTROLLER_POWER_GAIN_LNK_6_FINAL_INDEX_POWER_GAIN_LINK_6_WIDTH    ((u32)0x00000007)

#define BT_CONTROLLER_POWER_GAIN_LNK_6_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_6_RST    0x0
#define BT_CONTROLLER_POWER_GAIN_LNK_6_STEP_SIZE_POWER_GAIN_LINK_6_RST    0x1
#define BT_CONTROLLER_POWER_GAIN_LNK_6_RESERVED_BIT_7_POWER_GAIN_LINK_6_RST    0x0
#define BT_CONTROLLER_POWER_GAIN_LNK_6_FINAL_INDEX_POWER_GAIN_LINK_6_RST    0x12

static inline void bt_controller_power_gain_lnk_6_pack(struct cl_chip *chip, u8 reserved_bit15_to_bit12_power_gain_link6, u8 step_size_power_gain_link6, u8 reserved_bit7_power_gain_link6, u8 final_index_power_gain_link6)
{
	ASSERT_ERR_CHIP((((u32)reserved_bit15_to_bit12_power_gain_link6 << 12) & ~((u32)0x0000F000)) == 0);
	ASSERT_ERR_CHIP((((u32)step_size_power_gain_link6 << 8) & ~((u32)0x00000F00)) == 0);
	ASSERT_ERR_CHIP((((u32)reserved_bit7_power_gain_link6 << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)final_index_power_gain_link6 << 0) & ~((u32)0x0000007F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_6_ADDR, ((u32)reserved_bit15_to_bit12_power_gain_link6 << 12) | ((u32)step_size_power_gain_link6 << 8) | ((u32)reserved_bit7_power_gain_link6 << 7) | ((u32)final_index_power_gain_link6 << 0));
}

static inline void bt_controller_power_gain_lnk_6_unpack(struct cl_chip *chip, u8 *reserved_bit15_to_bit12_power_gain_link6, u8 *step_size_power_gain_link6, u8 *reserved_bit7_power_gain_link6, u8 *final_index_power_gain_link6)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_6_ADDR);

	*reserved_bit15_to_bit12_power_gain_link6 = (local_val & ((u32)0x0000F000)) >> 12;
	*step_size_power_gain_link6 = (local_val & ((u32)0x00000F00)) >> 8;
	*reserved_bit7_power_gain_link6 = (local_val & ((u32)0x00000080)) >> 7;
	*final_index_power_gain_link6 = (local_val & ((u32)0x0000007F)) >> 0;
}

static inline u8 bt_controller_power_gain_lnk_6_reserved_bit_15_to_bit_12_power_gain_link_6_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_6_ADDR);

	return (u8)((local_val & ((u32)0x0000F000)) >> 12);
}

static inline u8 bt_controller_power_gain_lnk_6_step_size_power_gain_link_6_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_6_ADDR);

	return (u8)((local_val & ((u32)0x00000F00)) >> 8);
}

static inline void bt_controller_power_gain_lnk_6_step_size_power_gain_link_6_setf(struct cl_chip *chip, u8 stepsizepowergainlink6)
{
	ASSERT_ERR_CHIP((((u32)stepsizepowergainlink6 << 8) & ~((u32)0x00000F00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_6_ADDR, (cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_6_ADDR) & ~((u32)0x00000F00)) | ((u32)stepsizepowergainlink6 << 8));
}

static inline u8 bt_controller_power_gain_lnk_6_reserved_bit_7_power_gain_link_6_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_6_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline u8 bt_controller_power_gain_lnk_6_final_index_power_gain_link_6_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_6_ADDR);

	return (u8)((local_val & ((u32)0x0000007F)) >> 0);
}

static inline void bt_controller_power_gain_lnk_6_final_index_power_gain_link_6_setf(struct cl_chip *chip, u8 finalindexpowergainlink6)
{
	ASSERT_ERR_CHIP((((u32)finalindexpowergainlink6 << 0) & ~((u32)0x0000007F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_6_ADDR, (cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_6_ADDR) & ~((u32)0x0000007F)) | ((u32)finalindexpowergainlink6 << 0));
}

/**
 * @brief POWER_GAIN_LNK_7 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:12 reserved_bit15_to_bit12_power_gain_link7 0x0
 *    11:08 step_size_power_gain_link7 0x1
 *    07    reserved_bit7_power_gain_link7 0
 *    06:00 final_index_power_gain_link7 0x12
 * </pre>
 */
#define BT_CONTROLLER_POWER_GAIN_LNK_7_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000029C)
#define BT_CONTROLLER_POWER_GAIN_LNK_7_OFFSET      0x0000029C
#define BT_CONTROLLER_POWER_GAIN_LNK_7_INDEX       0x000000A7
#define BT_CONTROLLER_POWER_GAIN_LNK_7_RESET       0x00000112

static inline u32 bt_controller_power_gain_lnk_7_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_7_ADDR);
}

static inline void bt_controller_power_gain_lnk_7_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_7_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_POWER_GAIN_LNK_7_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_7_MASK    ((u32)0x0000F000)
#define BT_CONTROLLER_POWER_GAIN_LNK_7_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_7_LSB    12
#define BT_CONTROLLER_POWER_GAIN_LNK_7_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_7_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_POWER_GAIN_LNK_7_STEP_SIZE_POWER_GAIN_LINK_7_MASK    ((u32)0x00000F00)
#define BT_CONTROLLER_POWER_GAIN_LNK_7_STEP_SIZE_POWER_GAIN_LINK_7_LSB    8
#define BT_CONTROLLER_POWER_GAIN_LNK_7_STEP_SIZE_POWER_GAIN_LINK_7_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_POWER_GAIN_LNK_7_RESERVED_BIT_7_POWER_GAIN_LINK_7_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_POWER_GAIN_LNK_7_RESERVED_BIT_7_POWER_GAIN_LINK_7_POS    7
#define BT_CONTROLLER_POWER_GAIN_LNK_7_FINAL_INDEX_POWER_GAIN_LINK_7_MASK    ((u32)0x0000007F)
#define BT_CONTROLLER_POWER_GAIN_LNK_7_FINAL_INDEX_POWER_GAIN_LINK_7_LSB    0
#define BT_CONTROLLER_POWER_GAIN_LNK_7_FINAL_INDEX_POWER_GAIN_LINK_7_WIDTH    ((u32)0x00000007)

#define BT_CONTROLLER_POWER_GAIN_LNK_7_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_7_RST    0x0
#define BT_CONTROLLER_POWER_GAIN_LNK_7_STEP_SIZE_POWER_GAIN_LINK_7_RST    0x1
#define BT_CONTROLLER_POWER_GAIN_LNK_7_RESERVED_BIT_7_POWER_GAIN_LINK_7_RST    0x0
#define BT_CONTROLLER_POWER_GAIN_LNK_7_FINAL_INDEX_POWER_GAIN_LINK_7_RST    0x12

static inline void bt_controller_power_gain_lnk_7_pack(struct cl_chip *chip, u8 reserved_bit15_to_bit12_power_gain_link7, u8 step_size_power_gain_link7, u8 reserved_bit7_power_gain_link7, u8 final_index_power_gain_link7)
{
	ASSERT_ERR_CHIP((((u32)reserved_bit15_to_bit12_power_gain_link7 << 12) & ~((u32)0x0000F000)) == 0);
	ASSERT_ERR_CHIP((((u32)step_size_power_gain_link7 << 8) & ~((u32)0x00000F00)) == 0);
	ASSERT_ERR_CHIP((((u32)reserved_bit7_power_gain_link7 << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)final_index_power_gain_link7 << 0) & ~((u32)0x0000007F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_7_ADDR, ((u32)reserved_bit15_to_bit12_power_gain_link7 << 12) | ((u32)step_size_power_gain_link7 << 8) | ((u32)reserved_bit7_power_gain_link7 << 7) | ((u32)final_index_power_gain_link7 << 0));
}

static inline void bt_controller_power_gain_lnk_7_unpack(struct cl_chip *chip, u8 *reserved_bit15_to_bit12_power_gain_link7, u8 *step_size_power_gain_link7, u8 *reserved_bit7_power_gain_link7, u8 *final_index_power_gain_link7)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_7_ADDR);

	*reserved_bit15_to_bit12_power_gain_link7 = (local_val & ((u32)0x0000F000)) >> 12;
	*step_size_power_gain_link7 = (local_val & ((u32)0x00000F00)) >> 8;
	*reserved_bit7_power_gain_link7 = (local_val & ((u32)0x00000080)) >> 7;
	*final_index_power_gain_link7 = (local_val & ((u32)0x0000007F)) >> 0;
}

static inline u8 bt_controller_power_gain_lnk_7_reserved_bit_15_to_bit_12_power_gain_link_7_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_7_ADDR);

	return (u8)((local_val & ((u32)0x0000F000)) >> 12);
}

static inline u8 bt_controller_power_gain_lnk_7_step_size_power_gain_link_7_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_7_ADDR);

	return (u8)((local_val & ((u32)0x00000F00)) >> 8);
}

static inline void bt_controller_power_gain_lnk_7_step_size_power_gain_link_7_setf(struct cl_chip *chip, u8 stepsizepowergainlink7)
{
	ASSERT_ERR_CHIP((((u32)stepsizepowergainlink7 << 8) & ~((u32)0x00000F00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_7_ADDR, (cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_7_ADDR) & ~((u32)0x00000F00)) | ((u32)stepsizepowergainlink7 << 8));
}

static inline u8 bt_controller_power_gain_lnk_7_reserved_bit_7_power_gain_link_7_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_7_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline u8 bt_controller_power_gain_lnk_7_final_index_power_gain_link_7_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_7_ADDR);

	return (u8)((local_val & ((u32)0x0000007F)) >> 0);
}

static inline void bt_controller_power_gain_lnk_7_final_index_power_gain_link_7_setf(struct cl_chip *chip, u8 finalindexpowergainlink7)
{
	ASSERT_ERR_CHIP((((u32)finalindexpowergainlink7 << 0) & ~((u32)0x0000007F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_7_ADDR, (cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_7_ADDR) & ~((u32)0x0000007F)) | ((u32)finalindexpowergainlink7 << 0));
}

/**
 * @brief LUT_DEBUG_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    End_latch                 0
 *    14:12 Lut_am_addr               0x0
 *    11:08 Lut_pkt_type              0x0
 *    07    Sniff_en1                 0
 *    06    Sniff_en2                 0
 *    05    Sniff_en8                 0
 *    04    Sniff_en9                 0
 *    03:00 Lut_cs                    0x0
 * </pre>
 */
#define BT_CONTROLLER_LUT_DEBUG_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000002A0)
#define BT_CONTROLLER_LUT_DEBUG_1_OFFSET      0x000002A0
#define BT_CONTROLLER_LUT_DEBUG_1_INDEX       0x000000A8
#define BT_CONTROLLER_LUT_DEBUG_1_RESET       0x00000000

static inline u32 bt_controller_lut_debug_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_1_ADDR);
}

static inline void bt_controller_lut_debug_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_LUT_DEBUG_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_LUT_DEBUG_1_END_LATCH_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_LUT_DEBUG_1_END_LATCH_POS    15
#define BT_CONTROLLER_LUT_DEBUG_1_LUT_AM_ADDR_MASK    ((u32)0x00007000)
#define BT_CONTROLLER_LUT_DEBUG_1_LUT_AM_ADDR_LSB    12
#define BT_CONTROLLER_LUT_DEBUG_1_LUT_AM_ADDR_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_LUT_DEBUG_1_LUT_PKT_TYPE_MASK    ((u32)0x00000F00)
#define BT_CONTROLLER_LUT_DEBUG_1_LUT_PKT_TYPE_LSB    8
#define BT_CONTROLLER_LUT_DEBUG_1_LUT_PKT_TYPE_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_LUT_DEBUG_1_SNIFF_EN_1_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_LUT_DEBUG_1_SNIFF_EN_1_POS    7
#define BT_CONTROLLER_LUT_DEBUG_1_SNIFF_EN_2_BIT    ((u32)0x00000040)
#define BT_CONTROLLER_LUT_DEBUG_1_SNIFF_EN_2_POS    6
#define BT_CONTROLLER_LUT_DEBUG_1_SNIFF_EN_8_BIT    ((u32)0x00000020)
#define BT_CONTROLLER_LUT_DEBUG_1_SNIFF_EN_8_POS    5
#define BT_CONTROLLER_LUT_DEBUG_1_SNIFF_EN_9_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_LUT_DEBUG_1_SNIFF_EN_9_POS    4
#define BT_CONTROLLER_LUT_DEBUG_1_LUT_CS_MASK    ((u32)0x0000000F)
#define BT_CONTROLLER_LUT_DEBUG_1_LUT_CS_LSB    0
#define BT_CONTROLLER_LUT_DEBUG_1_LUT_CS_WIDTH    ((u32)0x00000004)

#define BT_CONTROLLER_LUT_DEBUG_1_END_LATCH_RST    0x0
#define BT_CONTROLLER_LUT_DEBUG_1_LUT_AM_ADDR_RST    0x0
#define BT_CONTROLLER_LUT_DEBUG_1_LUT_PKT_TYPE_RST    0x0
#define BT_CONTROLLER_LUT_DEBUG_1_SNIFF_EN_1_RST    0x0
#define BT_CONTROLLER_LUT_DEBUG_1_SNIFF_EN_2_RST    0x0
#define BT_CONTROLLER_LUT_DEBUG_1_SNIFF_EN_8_RST    0x0
#define BT_CONTROLLER_LUT_DEBUG_1_SNIFF_EN_9_RST    0x0
#define BT_CONTROLLER_LUT_DEBUG_1_LUT_CS_RST    0x0

static inline void bt_controller_lut_debug_1_pack(struct cl_chip *chip, u8 end_latch, u8 lut_am_addr, u8 lut_pkt_type, u8 sniff_en1, u8 sniff_en2, u8 sniff_en8, u8 sniff_en9, u8 lut_cs)
{
	ASSERT_ERR_CHIP((((u32)end_latch << 15) & ~((u32)0x00008000)) == 0);
	ASSERT_ERR_CHIP((((u32)lut_am_addr << 12) & ~((u32)0x00007000)) == 0);
	ASSERT_ERR_CHIP((((u32)lut_pkt_type << 8) & ~((u32)0x00000F00)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_en1 << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_en2 << 6) & ~((u32)0x00000040)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_en8 << 5) & ~((u32)0x00000020)) == 0);
	ASSERT_ERR_CHIP((((u32)sniff_en9 << 4) & ~((u32)0x00000010)) == 0);
	ASSERT_ERR_CHIP((((u32)lut_cs << 0) & ~((u32)0x0000000F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_DEBUG_1_ADDR, ((u32)end_latch << 15) | ((u32)lut_am_addr << 12) | ((u32)lut_pkt_type << 8) | ((u32)sniff_en1 << 7) | ((u32)sniff_en2 << 6) | ((u32)sniff_en8 << 5) | ((u32)sniff_en9 << 4) | ((u32)lut_cs << 0));
}

static inline void bt_controller_lut_debug_1_unpack(struct cl_chip *chip, u8 *end_latch, u8 *lut_am_addr, u8 *lut_pkt_type, u8 *sniff_en1, u8 *sniff_en2, u8 *sniff_en8, u8 *sniff_en9, u8 *lut_cs)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_1_ADDR);

	*end_latch = (local_val & ((u32)0x00008000)) >> 15;
	*lut_am_addr = (local_val & ((u32)0x00007000)) >> 12;
	*lut_pkt_type = (local_val & ((u32)0x00000F00)) >> 8;
	*sniff_en1 = (local_val & ((u32)0x00000080)) >> 7;
	*sniff_en2 = (local_val & ((u32)0x00000040)) >> 6;
	*sniff_en8 = (local_val & ((u32)0x00000020)) >> 5;
	*sniff_en9 = (local_val & ((u32)0x00000010)) >> 4;
	*lut_cs = (local_val & ((u32)0x0000000F)) >> 0;
}

static inline u8 bt_controller_lut_debug_1_end_latch_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_1_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline void bt_controller_lut_debug_1_end_latch_setf(struct cl_chip *chip, u8 endlatch)
{
	ASSERT_ERR_CHIP((((u32)endlatch << 15) & ~((u32)0x00008000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_DEBUG_1_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_1_ADDR) & ~((u32)0x00008000)) | ((u32)endlatch << 15));
}

static inline u8 bt_controller_lut_debug_1_lut_am_addr_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_1_ADDR);

	return (u8)((local_val & ((u32)0x00007000)) >> 12);
}

static inline void bt_controller_lut_debug_1_lut_am_addr_setf(struct cl_chip *chip, u8 lutamaddr)
{
	ASSERT_ERR_CHIP((((u32)lutamaddr << 12) & ~((u32)0x00007000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_DEBUG_1_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_1_ADDR) & ~((u32)0x00007000)) | ((u32)lutamaddr << 12));
}

static inline u8 bt_controller_lut_debug_1_lut_pkt_type_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_1_ADDR);

	return (u8)((local_val & ((u32)0x00000F00)) >> 8);
}

static inline void bt_controller_lut_debug_1_lut_pkt_type_setf(struct cl_chip *chip, u8 lutpkttype)
{
	ASSERT_ERR_CHIP((((u32)lutpkttype << 8) & ~((u32)0x00000F00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_DEBUG_1_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_1_ADDR) & ~((u32)0x00000F00)) | ((u32)lutpkttype << 8));
}

static inline u8 bt_controller_lut_debug_1_sniff_en_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_1_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline void bt_controller_lut_debug_1_sniff_en_1_setf(struct cl_chip *chip, u8 sniffen1)
{
	ASSERT_ERR_CHIP((((u32)sniffen1 << 7) & ~((u32)0x00000080)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_DEBUG_1_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_1_ADDR) & ~((u32)0x00000080)) | ((u32)sniffen1 << 7));
}

static inline u8 bt_controller_lut_debug_1_sniff_en_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_1_ADDR);

	return (u8)((local_val & ((u32)0x00000040)) >> 6);
}

static inline void bt_controller_lut_debug_1_sniff_en_2_setf(struct cl_chip *chip, u8 sniffen2)
{
	ASSERT_ERR_CHIP((((u32)sniffen2 << 6) & ~((u32)0x00000040)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_DEBUG_1_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_1_ADDR) & ~((u32)0x00000040)) | ((u32)sniffen2 << 6));
}

static inline u8 bt_controller_lut_debug_1_sniff_en_8_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_1_ADDR);

	return (u8)((local_val & ((u32)0x00000020)) >> 5);
}

static inline void bt_controller_lut_debug_1_sniff_en_8_setf(struct cl_chip *chip, u8 sniffen8)
{
	ASSERT_ERR_CHIP((((u32)sniffen8 << 5) & ~((u32)0x00000020)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_DEBUG_1_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_1_ADDR) & ~((u32)0x00000020)) | ((u32)sniffen8 << 5));
}

static inline u8 bt_controller_lut_debug_1_sniff_en_9_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_1_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline void bt_controller_lut_debug_1_sniff_en_9_setf(struct cl_chip *chip, u8 sniffen9)
{
	ASSERT_ERR_CHIP((((u32)sniffen9 << 4) & ~((u32)0x00000010)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_DEBUG_1_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_1_ADDR) & ~((u32)0x00000010)) | ((u32)sniffen9 << 4));
}

static inline u8 bt_controller_lut_debug_1_lut_cs_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_1_ADDR);

	return (u8)((local_val & ((u32)0x0000000F)) >> 0);
}

static inline void bt_controller_lut_debug_1_lut_cs_setf(struct cl_chip *chip, u8 lutcs)
{
	ASSERT_ERR_CHIP((((u32)lutcs << 0) & ~((u32)0x0000000F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_DEBUG_1_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_1_ADDR) & ~((u32)0x0000000F)) | ((u32)lutcs << 0));
}

/**
 * @brief LUT_DEBUG_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    Comm_tpoll1               0
 *    14    Comm_tpoll2               0
 *    13    Comm_tpoll8               0
 *    12    Comm_tpoll9               0
 *    11    Active1                   0
 *    10    Active2                   0
 *    09    Active8                   0
 *    08    Active9                   0
 *    07    Pn_switch_en_tx           0
 *    06    Pn1_acl_traffic           0
 *    05    Pn0_tpoll_activity        0
 *    04    Pn1_tpoll_activity        0
 *    03    Pn0_acl_traffic           0
 *    02:00 Scatter_cs                0x0
 * </pre>
 */
#define BT_CONTROLLER_LUT_DEBUG_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000002A4)
#define BT_CONTROLLER_LUT_DEBUG_2_OFFSET      0x000002A4
#define BT_CONTROLLER_LUT_DEBUG_2_INDEX       0x000000A9
#define BT_CONTROLLER_LUT_DEBUG_2_RESET       0x00000000

static inline u32 bt_controller_lut_debug_2_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR);
}

static inline void bt_controller_lut_debug_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_LUT_DEBUG_2_COMM_TPOLL_1_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_LUT_DEBUG_2_COMM_TPOLL_1_POS    15
#define BT_CONTROLLER_LUT_DEBUG_2_COMM_TPOLL_2_BIT    ((u32)0x00004000)
#define BT_CONTROLLER_LUT_DEBUG_2_COMM_TPOLL_2_POS    14
#define BT_CONTROLLER_LUT_DEBUG_2_COMM_TPOLL_8_BIT    ((u32)0x00002000)
#define BT_CONTROLLER_LUT_DEBUG_2_COMM_TPOLL_8_POS    13
#define BT_CONTROLLER_LUT_DEBUG_2_COMM_TPOLL_9_BIT    ((u32)0x00001000)
#define BT_CONTROLLER_LUT_DEBUG_2_COMM_TPOLL_9_POS    12
#define BT_CONTROLLER_LUT_DEBUG_2_ACTIVE_1_BIT    ((u32)0x00000800)
#define BT_CONTROLLER_LUT_DEBUG_2_ACTIVE_1_POS    11
#define BT_CONTROLLER_LUT_DEBUG_2_ACTIVE_2_BIT    ((u32)0x00000400)
#define BT_CONTROLLER_LUT_DEBUG_2_ACTIVE_2_POS    10
#define BT_CONTROLLER_LUT_DEBUG_2_ACTIVE_8_BIT    ((u32)0x00000200)
#define BT_CONTROLLER_LUT_DEBUG_2_ACTIVE_8_POS    9
#define BT_CONTROLLER_LUT_DEBUG_2_ACTIVE_9_BIT    ((u32)0x00000100)
#define BT_CONTROLLER_LUT_DEBUG_2_ACTIVE_9_POS    8
#define BT_CONTROLLER_LUT_DEBUG_2_PN_SWITCH_EN_TX_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_LUT_DEBUG_2_PN_SWITCH_EN_TX_POS    7
#define BT_CONTROLLER_LUT_DEBUG_2_PN_1_ACL_TRAFFIC_BIT    ((u32)0x00000040)
#define BT_CONTROLLER_LUT_DEBUG_2_PN_1_ACL_TRAFFIC_POS    6
#define BT_CONTROLLER_LUT_DEBUG_2_PN_0_TPOLL_ACTIVITY_BIT    ((u32)0x00000020)
#define BT_CONTROLLER_LUT_DEBUG_2_PN_0_TPOLL_ACTIVITY_POS    5
#define BT_CONTROLLER_LUT_DEBUG_2_PN_1_TPOLL_ACTIVITY_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_LUT_DEBUG_2_PN_1_TPOLL_ACTIVITY_POS    4
#define BT_CONTROLLER_LUT_DEBUG_2_PN_0_ACL_TRAFFIC_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_LUT_DEBUG_2_PN_0_ACL_TRAFFIC_POS    3
#define BT_CONTROLLER_LUT_DEBUG_2_SCATTER_CS_MASK    ((u32)0x00000007)
#define BT_CONTROLLER_LUT_DEBUG_2_SCATTER_CS_LSB    0
#define BT_CONTROLLER_LUT_DEBUG_2_SCATTER_CS_WIDTH    ((u32)0x00000003)

#define BT_CONTROLLER_LUT_DEBUG_2_COMM_TPOLL_1_RST    0x0
#define BT_CONTROLLER_LUT_DEBUG_2_COMM_TPOLL_2_RST    0x0
#define BT_CONTROLLER_LUT_DEBUG_2_COMM_TPOLL_8_RST    0x0
#define BT_CONTROLLER_LUT_DEBUG_2_COMM_TPOLL_9_RST    0x0
#define BT_CONTROLLER_LUT_DEBUG_2_ACTIVE_1_RST    0x0
#define BT_CONTROLLER_LUT_DEBUG_2_ACTIVE_2_RST    0x0
#define BT_CONTROLLER_LUT_DEBUG_2_ACTIVE_8_RST    0x0
#define BT_CONTROLLER_LUT_DEBUG_2_ACTIVE_9_RST    0x0
#define BT_CONTROLLER_LUT_DEBUG_2_PN_SWITCH_EN_TX_RST    0x0
#define BT_CONTROLLER_LUT_DEBUG_2_PN_1_ACL_TRAFFIC_RST    0x0
#define BT_CONTROLLER_LUT_DEBUG_2_PN_0_TPOLL_ACTIVITY_RST    0x0
#define BT_CONTROLLER_LUT_DEBUG_2_PN_1_TPOLL_ACTIVITY_RST    0x0
#define BT_CONTROLLER_LUT_DEBUG_2_PN_0_ACL_TRAFFIC_RST    0x0
#define BT_CONTROLLER_LUT_DEBUG_2_SCATTER_CS_RST    0x0

static inline void bt_controller_lut_debug_2_pack(struct cl_chip *chip, u8 comm_tpoll1, u8 comm_tpoll2, u8 comm_tpoll8, u8 comm_tpoll9, u8 active1, u8 active2, u8 active8, u8 active9, u8 pn_switch_en_tx, u8 pn1_acl_traffic, u8 pn0_tpoll_activity, u8 pn1_tpoll_activity, u8 pn0_acl_traffic, u8 scatter_cs)
{
	ASSERT_ERR_CHIP((((u32)comm_tpoll1 << 15) & ~((u32)0x00008000)) == 0);
	ASSERT_ERR_CHIP((((u32)comm_tpoll2 << 14) & ~((u32)0x00004000)) == 0);
	ASSERT_ERR_CHIP((((u32)comm_tpoll8 << 13) & ~((u32)0x00002000)) == 0);
	ASSERT_ERR_CHIP((((u32)comm_tpoll9 << 12) & ~((u32)0x00001000)) == 0);
	ASSERT_ERR_CHIP((((u32)active1 << 11) & ~((u32)0x00000800)) == 0);
	ASSERT_ERR_CHIP((((u32)active2 << 10) & ~((u32)0x00000400)) == 0);
	ASSERT_ERR_CHIP((((u32)active8 << 9) & ~((u32)0x00000200)) == 0);
	ASSERT_ERR_CHIP((((u32)active9 << 8) & ~((u32)0x00000100)) == 0);
	ASSERT_ERR_CHIP((((u32)pn_switch_en_tx << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)pn1_acl_traffic << 6) & ~((u32)0x00000040)) == 0);
	ASSERT_ERR_CHIP((((u32)pn0_tpoll_activity << 5) & ~((u32)0x00000020)) == 0);
	ASSERT_ERR_CHIP((((u32)pn1_tpoll_activity << 4) & ~((u32)0x00000010)) == 0);
	ASSERT_ERR_CHIP((((u32)pn0_acl_traffic << 3) & ~((u32)0x00000008)) == 0);
	ASSERT_ERR_CHIP((((u32)scatter_cs << 0) & ~((u32)0x00000007)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR, ((u32)comm_tpoll1 << 15) | ((u32)comm_tpoll2 << 14) | ((u32)comm_tpoll8 << 13) | ((u32)comm_tpoll9 << 12) | ((u32)active1 << 11) | ((u32)active2 << 10) | ((u32)active8 << 9) | ((u32)active9 << 8) | ((u32)pn_switch_en_tx << 7) | ((u32)pn1_acl_traffic << 6) | ((u32)pn0_tpoll_activity << 5) | ((u32)pn1_tpoll_activity << 4) | ((u32)pn0_acl_traffic << 3) | ((u32)scatter_cs << 0));
}

static inline void bt_controller_lut_debug_2_unpack(struct cl_chip *chip, u8 *comm_tpoll1, u8 *comm_tpoll2, u8 *comm_tpoll8, u8 *comm_tpoll9, u8 *active1, u8 *active2, u8 *active8, u8 *active9, u8 *pn_switch_en_tx, u8 *pn1_acl_traffic, u8 *pn0_tpoll_activity, u8 *pn1_tpoll_activity, u8 *pn0_acl_traffic, u8 *scatter_cs)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR);

	*comm_tpoll1 = (local_val & ((u32)0x00008000)) >> 15;
	*comm_tpoll2 = (local_val & ((u32)0x00004000)) >> 14;
	*comm_tpoll8 = (local_val & ((u32)0x00002000)) >> 13;
	*comm_tpoll9 = (local_val & ((u32)0x00001000)) >> 12;
	*active1 = (local_val & ((u32)0x00000800)) >> 11;
	*active2 = (local_val & ((u32)0x00000400)) >> 10;
	*active8 = (local_val & ((u32)0x00000200)) >> 9;
	*active9 = (local_val & ((u32)0x00000100)) >> 8;
	*pn_switch_en_tx = (local_val & ((u32)0x00000080)) >> 7;
	*pn1_acl_traffic = (local_val & ((u32)0x00000040)) >> 6;
	*pn0_tpoll_activity = (local_val & ((u32)0x00000020)) >> 5;
	*pn1_tpoll_activity = (local_val & ((u32)0x00000010)) >> 4;
	*pn0_acl_traffic = (local_val & ((u32)0x00000008)) >> 3;
	*scatter_cs = (local_val & ((u32)0x00000007)) >> 0;
}

static inline u8 bt_controller_lut_debug_2_comm_tpoll_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline void bt_controller_lut_debug_2_comm_tpoll_1_setf(struct cl_chip *chip, u8 commtpoll1)
{
	ASSERT_ERR_CHIP((((u32)commtpoll1 << 15) & ~((u32)0x00008000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR) & ~((u32)0x00008000)) | ((u32)commtpoll1 << 15));
}

static inline u8 bt_controller_lut_debug_2_comm_tpoll_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR);

	return (u8)((local_val & ((u32)0x00004000)) >> 14);
}

static inline void bt_controller_lut_debug_2_comm_tpoll_2_setf(struct cl_chip *chip, u8 commtpoll2)
{
	ASSERT_ERR_CHIP((((u32)commtpoll2 << 14) & ~((u32)0x00004000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR) & ~((u32)0x00004000)) | ((u32)commtpoll2 << 14));
}

static inline u8 bt_controller_lut_debug_2_comm_tpoll_8_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR);

	return (u8)((local_val & ((u32)0x00002000)) >> 13);
}

static inline void bt_controller_lut_debug_2_comm_tpoll_8_setf(struct cl_chip *chip, u8 commtpoll8)
{
	ASSERT_ERR_CHIP((((u32)commtpoll8 << 13) & ~((u32)0x00002000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR) & ~((u32)0x00002000)) | ((u32)commtpoll8 << 13));
}

static inline u8 bt_controller_lut_debug_2_comm_tpoll_9_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR);

	return (u8)((local_val & ((u32)0x00001000)) >> 12);
}

static inline void bt_controller_lut_debug_2_comm_tpoll_9_setf(struct cl_chip *chip, u8 commtpoll9)
{
	ASSERT_ERR_CHIP((((u32)commtpoll9 << 12) & ~((u32)0x00001000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR) & ~((u32)0x00001000)) | ((u32)commtpoll9 << 12));
}

static inline u8 bt_controller_lut_debug_2_active_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR);

	return (u8)((local_val & ((u32)0x00000800)) >> 11);
}

static inline void bt_controller_lut_debug_2_active_1_setf(struct cl_chip *chip, u8 active1)
{
	ASSERT_ERR_CHIP((((u32)active1 << 11) & ~((u32)0x00000800)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR) & ~((u32)0x00000800)) | ((u32)active1 << 11));
}

static inline u8 bt_controller_lut_debug_2_active_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR);

	return (u8)((local_val & ((u32)0x00000400)) >> 10);
}

static inline void bt_controller_lut_debug_2_active_2_setf(struct cl_chip *chip, u8 active2)
{
	ASSERT_ERR_CHIP((((u32)active2 << 10) & ~((u32)0x00000400)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR) & ~((u32)0x00000400)) | ((u32)active2 << 10));
}

static inline u8 bt_controller_lut_debug_2_active_8_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR);

	return (u8)((local_val & ((u32)0x00000200)) >> 9);
}

static inline void bt_controller_lut_debug_2_active_8_setf(struct cl_chip *chip, u8 active8)
{
	ASSERT_ERR_CHIP((((u32)active8 << 9) & ~((u32)0x00000200)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR) & ~((u32)0x00000200)) | ((u32)active8 << 9));
}

static inline u8 bt_controller_lut_debug_2_active_9_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR);

	return (u8)((local_val & ((u32)0x00000100)) >> 8);
}

static inline void bt_controller_lut_debug_2_active_9_setf(struct cl_chip *chip, u8 active9)
{
	ASSERT_ERR_CHIP((((u32)active9 << 8) & ~((u32)0x00000100)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR) & ~((u32)0x00000100)) | ((u32)active9 << 8));
}

static inline u8 bt_controller_lut_debug_2_pn_switch_en_tx_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline void bt_controller_lut_debug_2_pn_switch_en_tx_setf(struct cl_chip *chip, u8 pnswitchentx)
{
	ASSERT_ERR_CHIP((((u32)pnswitchentx << 7) & ~((u32)0x00000080)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR) & ~((u32)0x00000080)) | ((u32)pnswitchentx << 7));
}

static inline u8 bt_controller_lut_debug_2_pn_1_acl_traffic_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR);

	return (u8)((local_val & ((u32)0x00000040)) >> 6);
}

static inline void bt_controller_lut_debug_2_pn_1_acl_traffic_setf(struct cl_chip *chip, u8 pn1acltraffic)
{
	ASSERT_ERR_CHIP((((u32)pn1acltraffic << 6) & ~((u32)0x00000040)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR) & ~((u32)0x00000040)) | ((u32)pn1acltraffic << 6));
}

static inline u8 bt_controller_lut_debug_2_pn_0_tpoll_activity_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR);

	return (u8)((local_val & ((u32)0x00000020)) >> 5);
}

static inline void bt_controller_lut_debug_2_pn_0_tpoll_activity_setf(struct cl_chip *chip, u8 pn0tpollactivity)
{
	ASSERT_ERR_CHIP((((u32)pn0tpollactivity << 5) & ~((u32)0x00000020)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR) & ~((u32)0x00000020)) | ((u32)pn0tpollactivity << 5));
}

static inline u8 bt_controller_lut_debug_2_pn_1_tpoll_activity_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline void bt_controller_lut_debug_2_pn_1_tpoll_activity_setf(struct cl_chip *chip, u8 pn1tpollactivity)
{
	ASSERT_ERR_CHIP((((u32)pn1tpollactivity << 4) & ~((u32)0x00000010)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR) & ~((u32)0x00000010)) | ((u32)pn1tpollactivity << 4));
}

static inline u8 bt_controller_lut_debug_2_pn_0_acl_traffic_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline void bt_controller_lut_debug_2_pn_0_acl_traffic_setf(struct cl_chip *chip, u8 pn0acltraffic)
{
	ASSERT_ERR_CHIP((((u32)pn0acltraffic << 3) & ~((u32)0x00000008)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR) & ~((u32)0x00000008)) | ((u32)pn0acltraffic << 3));
}

static inline u8 bt_controller_lut_debug_2_scatter_cs_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR);

	return (u8)((local_val & ((u32)0x00000007)) >> 0);
}

static inline void bt_controller_lut_debug_2_scatter_cs_setf(struct cl_chip *chip, u8 scattercs)
{
	ASSERT_ERR_CHIP((((u32)scattercs << 0) & ~((u32)0x00000007)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LUT_DEBUG_2_ADDR) & ~((u32)0x00000007)) | ((u32)scattercs << 0));
}

/**
 * @brief BTC_DEBUG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:04 Ninq_page_counter         0x0
 *    03:00 Btc_cs                    0x0
 * </pre>
 */
#define BT_CONTROLLER_BTC_DEBUG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000002A8)
#define BT_CONTROLLER_BTC_DEBUG_OFFSET      0x000002A8
#define BT_CONTROLLER_BTC_DEBUG_INDEX       0x000000AA
#define BT_CONTROLLER_BTC_DEBUG_RESET       0x00000000

static inline u32 bt_controller_btc_debug_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_BTC_DEBUG_ADDR);
}

static inline void bt_controller_btc_debug_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_BTC_DEBUG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_BTC_DEBUG_NINQ_PAGE_COUNTER_MASK    ((u32)0x0000FFF0)
#define BT_CONTROLLER_BTC_DEBUG_NINQ_PAGE_COUNTER_LSB    4
#define BT_CONTROLLER_BTC_DEBUG_NINQ_PAGE_COUNTER_WIDTH    ((u32)0x0000000C)
#define BT_CONTROLLER_BTC_DEBUG_BTC_CS_MASK    ((u32)0x0000000F)
#define BT_CONTROLLER_BTC_DEBUG_BTC_CS_LSB    0
#define BT_CONTROLLER_BTC_DEBUG_BTC_CS_WIDTH    ((u32)0x00000004)

#define BT_CONTROLLER_BTC_DEBUG_NINQ_PAGE_COUNTER_RST    0x0
#define BT_CONTROLLER_BTC_DEBUG_BTC_CS_RST    0x0

static inline void bt_controller_btc_debug_pack(struct cl_chip *chip, u16 ninq_page_counter, u8 btc_cs)
{
	ASSERT_ERR_CHIP((((u32)ninq_page_counter << 4) & ~((u32)0x0000FFF0)) == 0);
	ASSERT_ERR_CHIP((((u32)btc_cs << 0) & ~((u32)0x0000000F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_BTC_DEBUG_ADDR, ((u32)ninq_page_counter << 4) | ((u32)btc_cs << 0));
}

static inline void bt_controller_btc_debug_unpack(struct cl_chip *chip, u16 *ninq_page_counter, u8 *btc_cs)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_BTC_DEBUG_ADDR);

	*ninq_page_counter = (local_val & ((u32)0x0000FFF0)) >> 4;
	*btc_cs = (local_val & ((u32)0x0000000F)) >> 0;
}

static inline u16 bt_controller_btc_debug_ninq_page_counter_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_BTC_DEBUG_ADDR);

	return (u16)((local_val & ((u32)0x0000FFF0)) >> 4);
}

static inline void bt_controller_btc_debug_ninq_page_counter_setf(struct cl_chip *chip, u16 ninqpagecounter)
{
	ASSERT_ERR_CHIP((((u32)ninqpagecounter << 4) & ~((u32)0x0000FFF0)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_BTC_DEBUG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_BTC_DEBUG_ADDR) & ~((u32)0x0000FFF0)) | ((u32)ninqpagecounter << 4));
}

static inline u8 bt_controller_btc_debug_btc_cs_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_BTC_DEBUG_ADDR);

	return (u8)((local_val & ((u32)0x0000000F)) >> 0);
}

static inline void bt_controller_btc_debug_btc_cs_setf(struct cl_chip *chip, u8 btccs)
{
	ASSERT_ERR_CHIP((((u32)btccs << 0) & ~((u32)0x0000000F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_BTC_DEBUG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_BTC_DEBUG_ADDR) & ~((u32)0x0000000F)) | ((u32)btccs << 0));
}

/**
 * @brief PCD_DEBUG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    pcd_debug_reg_15th_bit_is_reserved 0
 *    14:12 Clk_cntr                  0x0
 *    11    Access_error              0
 *    10:08 Pcd_am_addr               0x0
 *    07    Cbk_piconet1              0
 *    06    Crc_frame_pn1             0
 *    05    No_nack                   0
 *    04    Fw_nack_edge_pn1          0
 *    03    Fw_nack_edge_pn0          0
 *    02    Nack_enable_reg           0
 *    01    Pcd_tog_en_reg            0
 *    00    Crc_frame_pn0             0
 * </pre>
 */
#define BT_CONTROLLER_PCD_DEBUG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000002AC)
#define BT_CONTROLLER_PCD_DEBUG_OFFSET      0x000002AC
#define BT_CONTROLLER_PCD_DEBUG_INDEX       0x000000AB
#define BT_CONTROLLER_PCD_DEBUG_RESET       0x00000000

static inline u32 bt_controller_pcd_debug_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PCD_DEBUG_ADDR);
}

static inline void bt_controller_pcd_debug_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PCD_DEBUG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PCD_DEBUG_PCD_DEBUG_REG_15_TH_BIT_IS_RESERVED_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_PCD_DEBUG_PCD_DEBUG_REG_15_TH_BIT_IS_RESERVED_POS    15
#define BT_CONTROLLER_PCD_DEBUG_CLK_CNTR_MASK    ((u32)0x00007000)
#define BT_CONTROLLER_PCD_DEBUG_CLK_CNTR_LSB    12
#define BT_CONTROLLER_PCD_DEBUG_CLK_CNTR_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_PCD_DEBUG_ACCESS_ERROR_BIT    ((u32)0x00000800)
#define BT_CONTROLLER_PCD_DEBUG_ACCESS_ERROR_POS    11
#define BT_CONTROLLER_PCD_DEBUG_PCD_AM_ADDR_MASK    ((u32)0x00000700)
#define BT_CONTROLLER_PCD_DEBUG_PCD_AM_ADDR_LSB    8
#define BT_CONTROLLER_PCD_DEBUG_PCD_AM_ADDR_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_PCD_DEBUG_CBK_PICONET_1_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_PCD_DEBUG_CBK_PICONET_1_POS    7
#define BT_CONTROLLER_PCD_DEBUG_CRC_FRAME_PN_1_BIT    ((u32)0x00000040)
#define BT_CONTROLLER_PCD_DEBUG_CRC_FRAME_PN_1_POS    6
#define BT_CONTROLLER_PCD_DEBUG_NO_NACK_BIT    ((u32)0x00000020)
#define BT_CONTROLLER_PCD_DEBUG_NO_NACK_POS    5
#define BT_CONTROLLER_PCD_DEBUG_FW_NACK_EDGE_PN_1_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_PCD_DEBUG_FW_NACK_EDGE_PN_1_POS    4
#define BT_CONTROLLER_PCD_DEBUG_FW_NACK_EDGE_PN_0_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_PCD_DEBUG_FW_NACK_EDGE_PN_0_POS    3
#define BT_CONTROLLER_PCD_DEBUG_NACK_ENABLE_REG_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_PCD_DEBUG_NACK_ENABLE_REG_POS    2
#define BT_CONTROLLER_PCD_DEBUG_PCD_TOG_EN_REG_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_PCD_DEBUG_PCD_TOG_EN_REG_POS    1
#define BT_CONTROLLER_PCD_DEBUG_CRC_FRAME_PN_0_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_PCD_DEBUG_CRC_FRAME_PN_0_POS    0

#define BT_CONTROLLER_PCD_DEBUG_PCD_DEBUG_REG_15_TH_BIT_IS_RESERVED_RST    0x0
#define BT_CONTROLLER_PCD_DEBUG_CLK_CNTR_RST    0x0
#define BT_CONTROLLER_PCD_DEBUG_ACCESS_ERROR_RST    0x0
#define BT_CONTROLLER_PCD_DEBUG_PCD_AM_ADDR_RST    0x0
#define BT_CONTROLLER_PCD_DEBUG_CBK_PICONET_1_RST    0x0
#define BT_CONTROLLER_PCD_DEBUG_CRC_FRAME_PN_1_RST    0x0
#define BT_CONTROLLER_PCD_DEBUG_NO_NACK_RST    0x0
#define BT_CONTROLLER_PCD_DEBUG_FW_NACK_EDGE_PN_1_RST    0x0
#define BT_CONTROLLER_PCD_DEBUG_FW_NACK_EDGE_PN_0_RST    0x0
#define BT_CONTROLLER_PCD_DEBUG_NACK_ENABLE_REG_RST    0x0
#define BT_CONTROLLER_PCD_DEBUG_PCD_TOG_EN_REG_RST    0x0
#define BT_CONTROLLER_PCD_DEBUG_CRC_FRAME_PN_0_RST    0x0

static inline void bt_controller_pcd_debug_pack(struct cl_chip *chip, u8 pcd_debug_reg_15th_bit_is_reserved, u8 clk_cntr, u8 access_error, u8 pcd_am_addr, u8 cbk_piconet1, u8 crc_frame_pn1, u8 no_nack, u8 fw_nack_edge_pn1, u8 fw_nack_edge_pn0, u8 nack_enable_reg, u8 pcd_tog_en_reg, u8 crc_frame_pn0)
{
	ASSERT_ERR_CHIP((((u32)pcd_debug_reg_15th_bit_is_reserved << 15) & ~((u32)0x00008000)) == 0);
	ASSERT_ERR_CHIP((((u32)clk_cntr << 12) & ~((u32)0x00007000)) == 0);
	ASSERT_ERR_CHIP((((u32)access_error << 11) & ~((u32)0x00000800)) == 0);
	ASSERT_ERR_CHIP((((u32)pcd_am_addr << 8) & ~((u32)0x00000700)) == 0);
	ASSERT_ERR_CHIP((((u32)cbk_piconet1 << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)crc_frame_pn1 << 6) & ~((u32)0x00000040)) == 0);
	ASSERT_ERR_CHIP((((u32)no_nack << 5) & ~((u32)0x00000020)) == 0);
	ASSERT_ERR_CHIP((((u32)fw_nack_edge_pn1 << 4) & ~((u32)0x00000010)) == 0);
	ASSERT_ERR_CHIP((((u32)fw_nack_edge_pn0 << 3) & ~((u32)0x00000008)) == 0);
	ASSERT_ERR_CHIP((((u32)nack_enable_reg << 2) & ~((u32)0x00000004)) == 0);
	ASSERT_ERR_CHIP((((u32)pcd_tog_en_reg << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)crc_frame_pn0 << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PCD_DEBUG_ADDR, ((u32)pcd_debug_reg_15th_bit_is_reserved << 15) | ((u32)clk_cntr << 12) | ((u32)access_error << 11) | ((u32)pcd_am_addr << 8) | ((u32)cbk_piconet1 << 7) | ((u32)crc_frame_pn1 << 6) | ((u32)no_nack << 5) | ((u32)fw_nack_edge_pn1 << 4) | ((u32)fw_nack_edge_pn0 << 3) | ((u32)nack_enable_reg << 2) | ((u32)pcd_tog_en_reg << 1) | ((u32)crc_frame_pn0 << 0));
}

static inline void bt_controller_pcd_debug_unpack(struct cl_chip *chip, u8 *pcd_debug_reg_15th_bit_is_reserved, u8 *clk_cntr, u8 *access_error, u8 *pcd_am_addr, u8 *cbk_piconet1, u8 *crc_frame_pn1, u8 *no_nack, u8 *fw_nack_edge_pn1, u8 *fw_nack_edge_pn0, u8 *nack_enable_reg, u8 *pcd_tog_en_reg, u8 *crc_frame_pn0)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PCD_DEBUG_ADDR);

	*pcd_debug_reg_15th_bit_is_reserved = (local_val & ((u32)0x00008000)) >> 15;
	*clk_cntr = (local_val & ((u32)0x00007000)) >> 12;
	*access_error = (local_val & ((u32)0x00000800)) >> 11;
	*pcd_am_addr = (local_val & ((u32)0x00000700)) >> 8;
	*cbk_piconet1 = (local_val & ((u32)0x00000080)) >> 7;
	*crc_frame_pn1 = (local_val & ((u32)0x00000040)) >> 6;
	*no_nack = (local_val & ((u32)0x00000020)) >> 5;
	*fw_nack_edge_pn1 = (local_val & ((u32)0x00000010)) >> 4;
	*fw_nack_edge_pn0 = (local_val & ((u32)0x00000008)) >> 3;
	*nack_enable_reg = (local_val & ((u32)0x00000004)) >> 2;
	*pcd_tog_en_reg = (local_val & ((u32)0x00000002)) >> 1;
	*crc_frame_pn0 = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_pcd_debug_pcd_debug_reg_15_th_bit_is_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PCD_DEBUG_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline u8 bt_controller_pcd_debug_clk_cntr_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PCD_DEBUG_ADDR);

	return (u8)((local_val & ((u32)0x00007000)) >> 12);
}

static inline void bt_controller_pcd_debug_clk_cntr_setf(struct cl_chip *chip, u8 clkcntr)
{
	ASSERT_ERR_CHIP((((u32)clkcntr << 12) & ~((u32)0x00007000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PCD_DEBUG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PCD_DEBUG_ADDR) & ~((u32)0x00007000)) | ((u32)clkcntr << 12));
}

static inline u8 bt_controller_pcd_debug_access_error_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PCD_DEBUG_ADDR);

	return (u8)((local_val & ((u32)0x00000800)) >> 11);
}

static inline void bt_controller_pcd_debug_access_error_setf(struct cl_chip *chip, u8 accesserror)
{
	ASSERT_ERR_CHIP((((u32)accesserror << 11) & ~((u32)0x00000800)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PCD_DEBUG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PCD_DEBUG_ADDR) & ~((u32)0x00000800)) | ((u32)accesserror << 11));
}

static inline u8 bt_controller_pcd_debug_pcd_am_addr_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PCD_DEBUG_ADDR);

	return (u8)((local_val & ((u32)0x00000700)) >> 8);
}

static inline void bt_controller_pcd_debug_pcd_am_addr_setf(struct cl_chip *chip, u8 pcdamaddr)
{
	ASSERT_ERR_CHIP((((u32)pcdamaddr << 8) & ~((u32)0x00000700)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PCD_DEBUG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PCD_DEBUG_ADDR) & ~((u32)0x00000700)) | ((u32)pcdamaddr << 8));
}

static inline u8 bt_controller_pcd_debug_cbk_piconet_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PCD_DEBUG_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline void bt_controller_pcd_debug_cbk_piconet_1_setf(struct cl_chip *chip, u8 cbkpiconet1)
{
	ASSERT_ERR_CHIP((((u32)cbkpiconet1 << 7) & ~((u32)0x00000080)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PCD_DEBUG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PCD_DEBUG_ADDR) & ~((u32)0x00000080)) | ((u32)cbkpiconet1 << 7));
}

static inline u8 bt_controller_pcd_debug_crc_frame_pn_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PCD_DEBUG_ADDR);

	return (u8)((local_val & ((u32)0x00000040)) >> 6);
}

static inline void bt_controller_pcd_debug_crc_frame_pn_1_setf(struct cl_chip *chip, u8 crcframepn1)
{
	ASSERT_ERR_CHIP((((u32)crcframepn1 << 6) & ~((u32)0x00000040)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PCD_DEBUG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PCD_DEBUG_ADDR) & ~((u32)0x00000040)) | ((u32)crcframepn1 << 6));
}

static inline u8 bt_controller_pcd_debug_no_nack_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PCD_DEBUG_ADDR);

	return (u8)((local_val & ((u32)0x00000020)) >> 5);
}

static inline void bt_controller_pcd_debug_no_nack_setf(struct cl_chip *chip, u8 nonack)
{
	ASSERT_ERR_CHIP((((u32)nonack << 5) & ~((u32)0x00000020)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PCD_DEBUG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PCD_DEBUG_ADDR) & ~((u32)0x00000020)) | ((u32)nonack << 5));
}

static inline u8 bt_controller_pcd_debug_fw_nack_edge_pn_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PCD_DEBUG_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline void bt_controller_pcd_debug_fw_nack_edge_pn_1_setf(struct cl_chip *chip, u8 fwnackedgepn1)
{
	ASSERT_ERR_CHIP((((u32)fwnackedgepn1 << 4) & ~((u32)0x00000010)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PCD_DEBUG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PCD_DEBUG_ADDR) & ~((u32)0x00000010)) | ((u32)fwnackedgepn1 << 4));
}

static inline u8 bt_controller_pcd_debug_fw_nack_edge_pn_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PCD_DEBUG_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline void bt_controller_pcd_debug_fw_nack_edge_pn_0_setf(struct cl_chip *chip, u8 fwnackedgepn0)
{
	ASSERT_ERR_CHIP((((u32)fwnackedgepn0 << 3) & ~((u32)0x00000008)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PCD_DEBUG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PCD_DEBUG_ADDR) & ~((u32)0x00000008)) | ((u32)fwnackedgepn0 << 3));
}

static inline u8 bt_controller_pcd_debug_nack_enable_reg_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PCD_DEBUG_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline void bt_controller_pcd_debug_nack_enable_reg_setf(struct cl_chip *chip, u8 nackenablereg)
{
	ASSERT_ERR_CHIP((((u32)nackenablereg << 2) & ~((u32)0x00000004)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PCD_DEBUG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PCD_DEBUG_ADDR) & ~((u32)0x00000004)) | ((u32)nackenablereg << 2));
}

static inline u8 bt_controller_pcd_debug_pcd_tog_en_reg_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PCD_DEBUG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_pcd_debug_pcd_tog_en_reg_setf(struct cl_chip *chip, u8 pcdtogenreg)
{
	ASSERT_ERR_CHIP((((u32)pcdtogenreg << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PCD_DEBUG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PCD_DEBUG_ADDR) & ~((u32)0x00000002)) | ((u32)pcdtogenreg << 1));
}

static inline u8 bt_controller_pcd_debug_crc_frame_pn_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PCD_DEBUG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_pcd_debug_crc_frame_pn_0_setf(struct cl_chip *chip, u8 crcframepn0)
{
	ASSERT_ERR_CHIP((((u32)crcframepn0 << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PCD_DEBUG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PCD_DEBUG_ADDR) & ~((u32)0x00000001)) | ((u32)crcframepn0 << 0));
}

/**
 * @brief PN_1_PKTRX register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 Cgn_n_clock_pn1_rx        0x0
 * </pre>
 */
#define BT_CONTROLLER_PN_1_PKTRX_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000002B0)
#define BT_CONTROLLER_PN_1_PKTRX_OFFSET      0x000002B0
#define BT_CONTROLLER_PN_1_PKTRX_INDEX       0x000000AC
#define BT_CONTROLLER_PN_1_PKTRX_RESET       0x00000000

static inline u32 bt_controller_pn_1_pktrx_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PN_1_PKTRX_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_PN_1_PKTRX_CGN_N_CLOCK_PN_1_RX_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_PN_1_PKTRX_CGN_N_CLOCK_PN_1_RX_LSB    0
#define BT_CONTROLLER_PN_1_PKTRX_CGN_N_CLOCK_PN_1_RX_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_PN_1_PKTRX_CGN_N_CLOCK_PN_1_RX_RST    0x0

static inline u16 bt_controller_pn_1_pktrx_cgn_n_clock_pn_1_rx_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PN_1_PKTRX_ADDR);

	return (u16)(local_val >> 0);
}

/**
 * @brief PN_0_PKTRX register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 Cgn_n_clock_pn0_rx        0x0
 * </pre>
 */
#define BT_CONTROLLER_PN_0_PKTRX_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000002B4)
#define BT_CONTROLLER_PN_0_PKTRX_OFFSET      0x000002B4
#define BT_CONTROLLER_PN_0_PKTRX_INDEX       0x000000AD
#define BT_CONTROLLER_PN_0_PKTRX_RESET       0x00000000

static inline u32 bt_controller_pn_0_pktrx_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PN_0_PKTRX_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_PN_0_PKTRX_CGN_N_CLOCK_PN_0_RX_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_PN_0_PKTRX_CGN_N_CLOCK_PN_0_RX_LSB    0
#define BT_CONTROLLER_PN_0_PKTRX_CGN_N_CLOCK_PN_0_RX_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_PN_0_PKTRX_CGN_N_CLOCK_PN_0_RX_RST    0x0

static inline u16 bt_controller_pn_0_pktrx_cgn_n_clock_pn_0_rx_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PN_0_PKTRX_ADDR);

	return (u16)(local_val >> 0);
}

/**
 * @brief PN_1_PKTTX register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 Cgn_n_clock_pn1_tx        0x0
 * </pre>
 */
#define BT_CONTROLLER_PN_1_PKTTX_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000002B8)
#define BT_CONTROLLER_PN_1_PKTTX_OFFSET      0x000002B8
#define BT_CONTROLLER_PN_1_PKTTX_INDEX       0x000000AE
#define BT_CONTROLLER_PN_1_PKTTX_RESET       0x00000000

static inline u32 bt_controller_pn_1_pkttx_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PN_1_PKTTX_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_PN_1_PKTTX_CGN_N_CLOCK_PN_1_TX_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_PN_1_PKTTX_CGN_N_CLOCK_PN_1_TX_LSB    0
#define BT_CONTROLLER_PN_1_PKTTX_CGN_N_CLOCK_PN_1_TX_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_PN_1_PKTTX_CGN_N_CLOCK_PN_1_TX_RST    0x0

static inline u16 bt_controller_pn_1_pkttx_cgn_n_clock_pn_1_tx_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PN_1_PKTTX_ADDR);

	return (u16)(local_val >> 0);
}

/**
 * @brief PN_0_PKTTX register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 Cgn_n_clock_pn0_tx        0x0
 * </pre>
 */
#define BT_CONTROLLER_PN_0_PKTTX_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000002BC)
#define BT_CONTROLLER_PN_0_PKTTX_OFFSET      0x000002BC
#define BT_CONTROLLER_PN_0_PKTTX_INDEX       0x000000AF
#define BT_CONTROLLER_PN_0_PKTTX_RESET       0x00000000

static inline u32 bt_controller_pn_0_pkttx_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PN_0_PKTTX_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_PN_0_PKTTX_CGN_N_CLOCK_PN_0_TX_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_PN_0_PKTTX_CGN_N_CLOCK_PN_0_TX_LSB    0
#define BT_CONTROLLER_PN_0_PKTTX_CGN_N_CLOCK_PN_0_TX_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_PN_0_PKTTX_CGN_N_CLOCK_PN_0_TX_RST    0x0

static inline u16 bt_controller_pn_0_pkttx_cgn_n_clock_pn_0_tx_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PN_0_PKTTX_ADDR);

	return (u16)(local_val >> 0);
}

/**
 * @brief POWER_GAIN_LNK_8 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:12 reserved_bit15_to_bit12_power_gain_link8 0x0
 *    11:08 step_size_power_gain_link8 0x1
 *    07    reserved_bit7_power_gain_link8 0
 *    06:00 final_index_power_gain_link8 0x12
 * </pre>
 */
#define BT_CONTROLLER_POWER_GAIN_LNK_8_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000002C8)
#define BT_CONTROLLER_POWER_GAIN_LNK_8_OFFSET      0x000002C8
#define BT_CONTROLLER_POWER_GAIN_LNK_8_INDEX       0x000000B2
#define BT_CONTROLLER_POWER_GAIN_LNK_8_RESET       0x00000112

static inline u32 bt_controller_power_gain_lnk_8_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_8_ADDR);
}

static inline void bt_controller_power_gain_lnk_8_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_8_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_POWER_GAIN_LNK_8_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_8_MASK    ((u32)0x0000F000)
#define BT_CONTROLLER_POWER_GAIN_LNK_8_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_8_LSB    12
#define BT_CONTROLLER_POWER_GAIN_LNK_8_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_8_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_POWER_GAIN_LNK_8_STEP_SIZE_POWER_GAIN_LINK_8_MASK    ((u32)0x00000F00)
#define BT_CONTROLLER_POWER_GAIN_LNK_8_STEP_SIZE_POWER_GAIN_LINK_8_LSB    8
#define BT_CONTROLLER_POWER_GAIN_LNK_8_STEP_SIZE_POWER_GAIN_LINK_8_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_POWER_GAIN_LNK_8_RESERVED_BIT_7_POWER_GAIN_LINK_8_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_POWER_GAIN_LNK_8_RESERVED_BIT_7_POWER_GAIN_LINK_8_POS    7
#define BT_CONTROLLER_POWER_GAIN_LNK_8_FINAL_INDEX_POWER_GAIN_LINK_8_MASK    ((u32)0x0000007F)
#define BT_CONTROLLER_POWER_GAIN_LNK_8_FINAL_INDEX_POWER_GAIN_LINK_8_LSB    0
#define BT_CONTROLLER_POWER_GAIN_LNK_8_FINAL_INDEX_POWER_GAIN_LINK_8_WIDTH    ((u32)0x00000007)

#define BT_CONTROLLER_POWER_GAIN_LNK_8_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_8_RST    0x0
#define BT_CONTROLLER_POWER_GAIN_LNK_8_STEP_SIZE_POWER_GAIN_LINK_8_RST    0x1
#define BT_CONTROLLER_POWER_GAIN_LNK_8_RESERVED_BIT_7_POWER_GAIN_LINK_8_RST    0x0
#define BT_CONTROLLER_POWER_GAIN_LNK_8_FINAL_INDEX_POWER_GAIN_LINK_8_RST    0x12

static inline void bt_controller_power_gain_lnk_8_pack(struct cl_chip *chip, u8 reserved_bit15_to_bit12_power_gain_link8, u8 step_size_power_gain_link8, u8 reserved_bit7_power_gain_link8, u8 final_index_power_gain_link8)
{
	ASSERT_ERR_CHIP((((u32)reserved_bit15_to_bit12_power_gain_link8 << 12) & ~((u32)0x0000F000)) == 0);
	ASSERT_ERR_CHIP((((u32)step_size_power_gain_link8 << 8) & ~((u32)0x00000F00)) == 0);
	ASSERT_ERR_CHIP((((u32)reserved_bit7_power_gain_link8 << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)final_index_power_gain_link8 << 0) & ~((u32)0x0000007F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_8_ADDR, ((u32)reserved_bit15_to_bit12_power_gain_link8 << 12) | ((u32)step_size_power_gain_link8 << 8) | ((u32)reserved_bit7_power_gain_link8 << 7) | ((u32)final_index_power_gain_link8 << 0));
}

static inline void bt_controller_power_gain_lnk_8_unpack(struct cl_chip *chip, u8 *reserved_bit15_to_bit12_power_gain_link8, u8 *step_size_power_gain_link8, u8 *reserved_bit7_power_gain_link8, u8 *final_index_power_gain_link8)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_8_ADDR);

	*reserved_bit15_to_bit12_power_gain_link8 = (local_val & ((u32)0x0000F000)) >> 12;
	*step_size_power_gain_link8 = (local_val & ((u32)0x00000F00)) >> 8;
	*reserved_bit7_power_gain_link8 = (local_val & ((u32)0x00000080)) >> 7;
	*final_index_power_gain_link8 = (local_val & ((u32)0x0000007F)) >> 0;
}

static inline u8 bt_controller_power_gain_lnk_8_reserved_bit_15_to_bit_12_power_gain_link_8_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_8_ADDR);

	return (u8)((local_val & ((u32)0x0000F000)) >> 12);
}

static inline u8 bt_controller_power_gain_lnk_8_step_size_power_gain_link_8_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_8_ADDR);

	return (u8)((local_val & ((u32)0x00000F00)) >> 8);
}

static inline void bt_controller_power_gain_lnk_8_step_size_power_gain_link_8_setf(struct cl_chip *chip, u8 stepsizepowergainlink8)
{
	ASSERT_ERR_CHIP((((u32)stepsizepowergainlink8 << 8) & ~((u32)0x00000F00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_8_ADDR, (cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_8_ADDR) & ~((u32)0x00000F00)) | ((u32)stepsizepowergainlink8 << 8));
}

static inline u8 bt_controller_power_gain_lnk_8_reserved_bit_7_power_gain_link_8_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_8_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline u8 bt_controller_power_gain_lnk_8_final_index_power_gain_link_8_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_8_ADDR);

	return (u8)((local_val & ((u32)0x0000007F)) >> 0);
}

static inline void bt_controller_power_gain_lnk_8_final_index_power_gain_link_8_setf(struct cl_chip *chip, u8 finalindexpowergainlink8)
{
	ASSERT_ERR_CHIP((((u32)finalindexpowergainlink8 << 0) & ~((u32)0x0000007F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_8_ADDR, (cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_8_ADDR) & ~((u32)0x0000007F)) | ((u32)finalindexpowergainlink8 << 0));
}

/**
 * @brief PL_TX_COUNTER_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 TX_Payload_Counter0_15_downto_8_bits 0x0
 *    07:00 TX_Payload_Counter0_7_downto_0_bits 0x0
 * </pre>
 */
#define BT_CONTROLLER_PL_TX_COUNTER_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000002CC)
#define BT_CONTROLLER_PL_TX_COUNTER_0_OFFSET      0x000002CC
#define BT_CONTROLLER_PL_TX_COUNTER_0_INDEX       0x000000B3
#define BT_CONTROLLER_PL_TX_COUNTER_0_RESET       0x00000000

static inline u32 bt_controller_pl_tx_counter_0_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PL_TX_COUNTER_0_ADDR);
}

static inline void bt_controller_pl_tx_counter_0_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PL_TX_COUNTER_0_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PL_TX_COUNTER_0_TX_PAYLOAD_COUNTER_0_15_DOWNTO_8_BITS_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_PL_TX_COUNTER_0_TX_PAYLOAD_COUNTER_0_15_DOWNTO_8_BITS_LSB    8
#define BT_CONTROLLER_PL_TX_COUNTER_0_TX_PAYLOAD_COUNTER_0_15_DOWNTO_8_BITS_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_PL_TX_COUNTER_0_TX_PAYLOAD_COUNTER_0_7_DOWNTO_0_BITS_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_PL_TX_COUNTER_0_TX_PAYLOAD_COUNTER_0_7_DOWNTO_0_BITS_LSB    0
#define BT_CONTROLLER_PL_TX_COUNTER_0_TX_PAYLOAD_COUNTER_0_7_DOWNTO_0_BITS_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_PL_TX_COUNTER_0_TX_PAYLOAD_COUNTER_0_15_DOWNTO_8_BITS_RST    0x0
#define BT_CONTROLLER_PL_TX_COUNTER_0_TX_PAYLOAD_COUNTER_0_7_DOWNTO_0_BITS_RST    0x0

static inline void bt_controller_pl_tx_counter_0_pack(struct cl_chip *chip, u8 tx_payload_counter0_15_downto_8_bits, u8 tx_payload_counter0_7_downto_0_bits)
{
	ASSERT_ERR_CHIP((((u32)tx_payload_counter0_15_downto_8_bits << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_payload_counter0_7_downto_0_bits << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PL_TX_COUNTER_0_ADDR, ((u32)tx_payload_counter0_15_downto_8_bits << 8) | ((u32)tx_payload_counter0_7_downto_0_bits << 0));
}

static inline void bt_controller_pl_tx_counter_0_unpack(struct cl_chip *chip, u8 *tx_payload_counter0_15_downto_8_bits, u8 *tx_payload_counter0_7_downto_0_bits)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PL_TX_COUNTER_0_ADDR);

	*tx_payload_counter0_15_downto_8_bits = (local_val & ((u32)0x0000FF00)) >> 8;
	*tx_payload_counter0_7_downto_0_bits = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u8 bt_controller_pl_tx_counter_0_tx_payload_counter_0_15_downto_8_bits_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PL_TX_COUNTER_0_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_pl_tx_counter_0_tx_payload_counter_0_15_downto_8_bits_setf(struct cl_chip *chip, u8 txpayloadcounter015downto8bits)
{
	ASSERT_ERR_CHIP((((u32)txpayloadcounter015downto8bits << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PL_TX_COUNTER_0_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PL_TX_COUNTER_0_ADDR) & ~((u32)0x0000FF00)) | ((u32)txpayloadcounter015downto8bits << 8));
}

static inline u8 bt_controller_pl_tx_counter_0_tx_payload_counter_0_7_downto_0_bits_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PL_TX_COUNTER_0_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

static inline void bt_controller_pl_tx_counter_0_tx_payload_counter_0_7_downto_0_bits_setf(struct cl_chip *chip, u8 txpayloadcounter07downto0bits)
{
	ASSERT_ERR_CHIP((((u32)txpayloadcounter07downto0bits << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PL_TX_COUNTER_0_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PL_TX_COUNTER_0_ADDR) & ~((u32)0x000000FF)) | ((u32)txpayloadcounter07downto0bits << 0));
}

/**
 * @brief PL_TX_COUNTER_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 TX_Payload_Counter1_31_downto_24_bits 0x0
 *    07:00 TX_Payload_Counter1_23_downto_16_bits 0x0
 * </pre>
 */
#define BT_CONTROLLER_PL_TX_COUNTER_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000002D0)
#define BT_CONTROLLER_PL_TX_COUNTER_1_OFFSET      0x000002D0
#define BT_CONTROLLER_PL_TX_COUNTER_1_INDEX       0x000000B4
#define BT_CONTROLLER_PL_TX_COUNTER_1_RESET       0x00000000

static inline u32 bt_controller_pl_tx_counter_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PL_TX_COUNTER_1_ADDR);
}

static inline void bt_controller_pl_tx_counter_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PL_TX_COUNTER_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PL_TX_COUNTER_1_TX_PAYLOAD_COUNTER_1_31_DOWNTO_24_BITS_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_PL_TX_COUNTER_1_TX_PAYLOAD_COUNTER_1_31_DOWNTO_24_BITS_LSB    8
#define BT_CONTROLLER_PL_TX_COUNTER_1_TX_PAYLOAD_COUNTER_1_31_DOWNTO_24_BITS_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_PL_TX_COUNTER_1_TX_PAYLOAD_COUNTER_1_23_DOWNTO_16_BITS_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_PL_TX_COUNTER_1_TX_PAYLOAD_COUNTER_1_23_DOWNTO_16_BITS_LSB    0
#define BT_CONTROLLER_PL_TX_COUNTER_1_TX_PAYLOAD_COUNTER_1_23_DOWNTO_16_BITS_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_PL_TX_COUNTER_1_TX_PAYLOAD_COUNTER_1_31_DOWNTO_24_BITS_RST    0x0
#define BT_CONTROLLER_PL_TX_COUNTER_1_TX_PAYLOAD_COUNTER_1_23_DOWNTO_16_BITS_RST    0x0

static inline void bt_controller_pl_tx_counter_1_pack(struct cl_chip *chip, u8 tx_payload_counter1_31_downto_24_bits, u8 tx_payload_counter1_23_downto_16_bits)
{
	ASSERT_ERR_CHIP((((u32)tx_payload_counter1_31_downto_24_bits << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_payload_counter1_23_downto_16_bits << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PL_TX_COUNTER_1_ADDR, ((u32)tx_payload_counter1_31_downto_24_bits << 8) | ((u32)tx_payload_counter1_23_downto_16_bits << 0));
}

static inline void bt_controller_pl_tx_counter_1_unpack(struct cl_chip *chip, u8 *tx_payload_counter1_31_downto_24_bits, u8 *tx_payload_counter1_23_downto_16_bits)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PL_TX_COUNTER_1_ADDR);

	*tx_payload_counter1_31_downto_24_bits = (local_val & ((u32)0x0000FF00)) >> 8;
	*tx_payload_counter1_23_downto_16_bits = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u8 bt_controller_pl_tx_counter_1_tx_payload_counter_1_31_downto_24_bits_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PL_TX_COUNTER_1_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_pl_tx_counter_1_tx_payload_counter_1_31_downto_24_bits_setf(struct cl_chip *chip, u8 txpayloadcounter131downto24bits)
{
	ASSERT_ERR_CHIP((((u32)txpayloadcounter131downto24bits << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PL_TX_COUNTER_1_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PL_TX_COUNTER_1_ADDR) & ~((u32)0x0000FF00)) | ((u32)txpayloadcounter131downto24bits << 8));
}

static inline u8 bt_controller_pl_tx_counter_1_tx_payload_counter_1_23_downto_16_bits_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PL_TX_COUNTER_1_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

static inline void bt_controller_pl_tx_counter_1_tx_payload_counter_1_23_downto_16_bits_setf(struct cl_chip *chip, u8 txpayloadcounter123downto16bits)
{
	ASSERT_ERR_CHIP((((u32)txpayloadcounter123downto16bits << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PL_TX_COUNTER_1_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PL_TX_COUNTER_1_ADDR) & ~((u32)0x000000FF)) | ((u32)txpayloadcounter123downto16bits << 0));
}

/**
 * @brief PL_TX_COUNTER_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 pl_tx_counter2_15_to_8_bits_are_reserved 0x0
 *    07:06 TX_Payload_Counter2_nonce_Type 0x0
 *    05    TX_Payload_Counter2_direction 0
 *    04    TX_Payload_Counter2_zero_length_ACL_U 0
 *    03:00 TX_Payload_Counter2_35_downto_32 0x0
 * </pre>
 */
#define BT_CONTROLLER_PL_TX_COUNTER_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000002D4)
#define BT_CONTROLLER_PL_TX_COUNTER_2_OFFSET      0x000002D4
#define BT_CONTROLLER_PL_TX_COUNTER_2_INDEX       0x000000B5
#define BT_CONTROLLER_PL_TX_COUNTER_2_RESET       0x00000000

static inline u32 bt_controller_pl_tx_counter_2_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PL_TX_COUNTER_2_ADDR);
}

static inline void bt_controller_pl_tx_counter_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PL_TX_COUNTER_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PL_TX_COUNTER_2_PL_TX_COUNTER_2_15_TO_8_BITS_ARE_RESERVED_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_PL_TX_COUNTER_2_PL_TX_COUNTER_2_15_TO_8_BITS_ARE_RESERVED_LSB    8
#define BT_CONTROLLER_PL_TX_COUNTER_2_PL_TX_COUNTER_2_15_TO_8_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_PL_TX_COUNTER_2_TX_PAYLOAD_COUNTER_2_NONCE_TYPE_MASK    ((u32)0x000000C0)
#define BT_CONTROLLER_PL_TX_COUNTER_2_TX_PAYLOAD_COUNTER_2_NONCE_TYPE_LSB    6
#define BT_CONTROLLER_PL_TX_COUNTER_2_TX_PAYLOAD_COUNTER_2_NONCE_TYPE_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_PL_TX_COUNTER_2_TX_PAYLOAD_COUNTER_2_DIRECTION_BIT    ((u32)0x00000020)
#define BT_CONTROLLER_PL_TX_COUNTER_2_TX_PAYLOAD_COUNTER_2_DIRECTION_POS    5
#define BT_CONTROLLER_PL_TX_COUNTER_2_TX_PAYLOAD_COUNTER_2_ZERO_LENGTH_ACL_U_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_PL_TX_COUNTER_2_TX_PAYLOAD_COUNTER_2_ZERO_LENGTH_ACL_U_POS    4
#define BT_CONTROLLER_PL_TX_COUNTER_2_TX_PAYLOAD_COUNTER_2_35_DOWNTO_32_MASK    ((u32)0x0000000F)
#define BT_CONTROLLER_PL_TX_COUNTER_2_TX_PAYLOAD_COUNTER_2_35_DOWNTO_32_LSB    0
#define BT_CONTROLLER_PL_TX_COUNTER_2_TX_PAYLOAD_COUNTER_2_35_DOWNTO_32_WIDTH    ((u32)0x00000004)

#define BT_CONTROLLER_PL_TX_COUNTER_2_PL_TX_COUNTER_2_15_TO_8_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_PL_TX_COUNTER_2_TX_PAYLOAD_COUNTER_2_NONCE_TYPE_RST    0x0
#define BT_CONTROLLER_PL_TX_COUNTER_2_TX_PAYLOAD_COUNTER_2_DIRECTION_RST    0x0
#define BT_CONTROLLER_PL_TX_COUNTER_2_TX_PAYLOAD_COUNTER_2_ZERO_LENGTH_ACL_U_RST    0x0
#define BT_CONTROLLER_PL_TX_COUNTER_2_TX_PAYLOAD_COUNTER_2_35_DOWNTO_32_RST    0x0

static inline void bt_controller_pl_tx_counter_2_pack(struct cl_chip *chip, u8 pl_tx_counter2_15_to_8_bits_are_reserved, u8 tx_payload_counter2_nonce_type, u8 tx_payload_counter2_direction, u8 tx_payload_counter2_zero_length_acl_u, u8 tx_payload_counter2_35_downto_32)
{
	ASSERT_ERR_CHIP((((u32)pl_tx_counter2_15_to_8_bits_are_reserved << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_payload_counter2_nonce_type << 6) & ~((u32)0x000000C0)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_payload_counter2_direction << 5) & ~((u32)0x00000020)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_payload_counter2_zero_length_acl_u << 4) & ~((u32)0x00000010)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_payload_counter2_35_downto_32 << 0) & ~((u32)0x0000000F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PL_TX_COUNTER_2_ADDR, ((u32)pl_tx_counter2_15_to_8_bits_are_reserved << 8) | ((u32)tx_payload_counter2_nonce_type << 6) | ((u32)tx_payload_counter2_direction << 5) | ((u32)tx_payload_counter2_zero_length_acl_u << 4) | ((u32)tx_payload_counter2_35_downto_32 << 0));
}

static inline void bt_controller_pl_tx_counter_2_unpack(struct cl_chip *chip, u8 *pl_tx_counter2_15_to_8_bits_are_reserved, u8 *tx_payload_counter2_nonce_type, u8 *tx_payload_counter2_direction, u8 *tx_payload_counter2_zero_length_acl_u, u8 *tx_payload_counter2_35_downto_32)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PL_TX_COUNTER_2_ADDR);

	*pl_tx_counter2_15_to_8_bits_are_reserved = (local_val & ((u32)0x0000FF00)) >> 8;
	*tx_payload_counter2_nonce_type = (local_val & ((u32)0x000000C0)) >> 6;
	*tx_payload_counter2_direction = (local_val & ((u32)0x00000020)) >> 5;
	*tx_payload_counter2_zero_length_acl_u = (local_val & ((u32)0x00000010)) >> 4;
	*tx_payload_counter2_35_downto_32 = (local_val & ((u32)0x0000000F)) >> 0;
}

static inline u8 bt_controller_pl_tx_counter_2_pl_tx_counter_2_15_to_8_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PL_TX_COUNTER_2_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline u8 bt_controller_pl_tx_counter_2_tx_payload_counter_2_nonce_type_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PL_TX_COUNTER_2_ADDR);

	return (u8)((local_val & ((u32)0x000000C0)) >> 6);
}

static inline void bt_controller_pl_tx_counter_2_tx_payload_counter_2_nonce_type_setf(struct cl_chip *chip, u8 txpayloadcounter2noncetype)
{
	ASSERT_ERR_CHIP((((u32)txpayloadcounter2noncetype << 6) & ~((u32)0x000000C0)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PL_TX_COUNTER_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PL_TX_COUNTER_2_ADDR) & ~((u32)0x000000C0)) | ((u32)txpayloadcounter2noncetype << 6));
}

static inline u8 bt_controller_pl_tx_counter_2_tx_payload_counter_2_direction_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PL_TX_COUNTER_2_ADDR);

	return (u8)((local_val & ((u32)0x00000020)) >> 5);
}

static inline void bt_controller_pl_tx_counter_2_tx_payload_counter_2_direction_setf(struct cl_chip *chip, u8 txpayloadcounter2direction)
{
	ASSERT_ERR_CHIP((((u32)txpayloadcounter2direction << 5) & ~((u32)0x00000020)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PL_TX_COUNTER_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PL_TX_COUNTER_2_ADDR) & ~((u32)0x00000020)) | ((u32)txpayloadcounter2direction << 5));
}

static inline u8 bt_controller_pl_tx_counter_2_tx_payload_counter_2_zero_length_acl_u_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PL_TX_COUNTER_2_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline void bt_controller_pl_tx_counter_2_tx_payload_counter_2_zero_length_acl_u_setf(struct cl_chip *chip, u8 txpayloadcounter2zerolengthaclu)
{
	ASSERT_ERR_CHIP((((u32)txpayloadcounter2zerolengthaclu << 4) & ~((u32)0x00000010)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PL_TX_COUNTER_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PL_TX_COUNTER_2_ADDR) & ~((u32)0x00000010)) | ((u32)txpayloadcounter2zerolengthaclu << 4));
}

static inline u8 bt_controller_pl_tx_counter_2_tx_payload_counter_2_35_downto_32_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PL_TX_COUNTER_2_ADDR);

	return (u8)((local_val & ((u32)0x0000000F)) >> 0);
}

static inline void bt_controller_pl_tx_counter_2_tx_payload_counter_2_35_downto_32_setf(struct cl_chip *chip, u8 txpayloadcounter235downto32)
{
	ASSERT_ERR_CHIP((((u32)txpayloadcounter235downto32 << 0) & ~((u32)0x0000000F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PL_TX_COUNTER_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PL_TX_COUNTER_2_ADDR) & ~((u32)0x0000000F)) | ((u32)txpayloadcounter235downto32 << 0));
}

/**
 * @brief PL_RX_COUNTER_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 RX_Payload_Counter0_15_downto_8_bits 0x0
 *    07:00 RX_Payload_Counter0_7_downto_0_bits 0x0
 * </pre>
 */
#define BT_CONTROLLER_PL_RX_COUNTER_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000002D8)
#define BT_CONTROLLER_PL_RX_COUNTER_0_OFFSET      0x000002D8
#define BT_CONTROLLER_PL_RX_COUNTER_0_INDEX       0x000000B6
#define BT_CONTROLLER_PL_RX_COUNTER_0_RESET       0x00000000

static inline u32 bt_controller_pl_rx_counter_0_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PL_RX_COUNTER_0_ADDR);
}

static inline void bt_controller_pl_rx_counter_0_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PL_RX_COUNTER_0_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PL_RX_COUNTER_0_RX_PAYLOAD_COUNTER_0_15_DOWNTO_8_BITS_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_PL_RX_COUNTER_0_RX_PAYLOAD_COUNTER_0_15_DOWNTO_8_BITS_LSB    8
#define BT_CONTROLLER_PL_RX_COUNTER_0_RX_PAYLOAD_COUNTER_0_15_DOWNTO_8_BITS_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_PL_RX_COUNTER_0_RX_PAYLOAD_COUNTER_0_7_DOWNTO_0_BITS_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_PL_RX_COUNTER_0_RX_PAYLOAD_COUNTER_0_7_DOWNTO_0_BITS_LSB    0
#define BT_CONTROLLER_PL_RX_COUNTER_0_RX_PAYLOAD_COUNTER_0_7_DOWNTO_0_BITS_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_PL_RX_COUNTER_0_RX_PAYLOAD_COUNTER_0_15_DOWNTO_8_BITS_RST    0x0
#define BT_CONTROLLER_PL_RX_COUNTER_0_RX_PAYLOAD_COUNTER_0_7_DOWNTO_0_BITS_RST    0x0

static inline void bt_controller_pl_rx_counter_0_pack(struct cl_chip *chip, u8 rx_payload_counter0_15_downto_8_bits, u8 rx_payload_counter0_7_downto_0_bits)
{
	ASSERT_ERR_CHIP((((u32)rx_payload_counter0_15_downto_8_bits << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)rx_payload_counter0_7_downto_0_bits << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PL_RX_COUNTER_0_ADDR, ((u32)rx_payload_counter0_15_downto_8_bits << 8) | ((u32)rx_payload_counter0_7_downto_0_bits << 0));
}

static inline void bt_controller_pl_rx_counter_0_unpack(struct cl_chip *chip, u8 *rx_payload_counter0_15_downto_8_bits, u8 *rx_payload_counter0_7_downto_0_bits)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PL_RX_COUNTER_0_ADDR);

	*rx_payload_counter0_15_downto_8_bits = (local_val & ((u32)0x0000FF00)) >> 8;
	*rx_payload_counter0_7_downto_0_bits = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u8 bt_controller_pl_rx_counter_0_rx_payload_counter_0_15_downto_8_bits_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PL_RX_COUNTER_0_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_pl_rx_counter_0_rx_payload_counter_0_15_downto_8_bits_setf(struct cl_chip *chip, u8 rxpayloadcounter015downto8bits)
{
	ASSERT_ERR_CHIP((((u32)rxpayloadcounter015downto8bits << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PL_RX_COUNTER_0_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PL_RX_COUNTER_0_ADDR) & ~((u32)0x0000FF00)) | ((u32)rxpayloadcounter015downto8bits << 8));
}

static inline u8 bt_controller_pl_rx_counter_0_rx_payload_counter_0_7_downto_0_bits_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PL_RX_COUNTER_0_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

static inline void bt_controller_pl_rx_counter_0_rx_payload_counter_0_7_downto_0_bits_setf(struct cl_chip *chip, u8 rxpayloadcounter07downto0bits)
{
	ASSERT_ERR_CHIP((((u32)rxpayloadcounter07downto0bits << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PL_RX_COUNTER_0_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PL_RX_COUNTER_0_ADDR) & ~((u32)0x000000FF)) | ((u32)rxpayloadcounter07downto0bits << 0));
}

/**
 * @brief PL_RX_COUNTER_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 RX_Payload_Counter1_31_downto_24_bits 0x0
 *    07:00 RX_Payload_Counter1_23_downto_16_bits 0x0
 * </pre>
 */
#define BT_CONTROLLER_PL_RX_COUNTER_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000002DC)
#define BT_CONTROLLER_PL_RX_COUNTER_1_OFFSET      0x000002DC
#define BT_CONTROLLER_PL_RX_COUNTER_1_INDEX       0x000000B7
#define BT_CONTROLLER_PL_RX_COUNTER_1_RESET       0x00000000

static inline u32 bt_controller_pl_rx_counter_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PL_RX_COUNTER_1_ADDR);
}

static inline void bt_controller_pl_rx_counter_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PL_RX_COUNTER_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PL_RX_COUNTER_1_RX_PAYLOAD_COUNTER_1_31_DOWNTO_24_BITS_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_PL_RX_COUNTER_1_RX_PAYLOAD_COUNTER_1_31_DOWNTO_24_BITS_LSB    8
#define BT_CONTROLLER_PL_RX_COUNTER_1_RX_PAYLOAD_COUNTER_1_31_DOWNTO_24_BITS_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_PL_RX_COUNTER_1_RX_PAYLOAD_COUNTER_1_23_DOWNTO_16_BITS_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_PL_RX_COUNTER_1_RX_PAYLOAD_COUNTER_1_23_DOWNTO_16_BITS_LSB    0
#define BT_CONTROLLER_PL_RX_COUNTER_1_RX_PAYLOAD_COUNTER_1_23_DOWNTO_16_BITS_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_PL_RX_COUNTER_1_RX_PAYLOAD_COUNTER_1_31_DOWNTO_24_BITS_RST    0x0
#define BT_CONTROLLER_PL_RX_COUNTER_1_RX_PAYLOAD_COUNTER_1_23_DOWNTO_16_BITS_RST    0x0

static inline void bt_controller_pl_rx_counter_1_pack(struct cl_chip *chip, u8 rx_payload_counter1_31_downto_24_bits, u8 rx_payload_counter1_23_downto_16_bits)
{
	ASSERT_ERR_CHIP((((u32)rx_payload_counter1_31_downto_24_bits << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)rx_payload_counter1_23_downto_16_bits << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PL_RX_COUNTER_1_ADDR, ((u32)rx_payload_counter1_31_downto_24_bits << 8) | ((u32)rx_payload_counter1_23_downto_16_bits << 0));
}

static inline void bt_controller_pl_rx_counter_1_unpack(struct cl_chip *chip, u8 *rx_payload_counter1_31_downto_24_bits, u8 *rx_payload_counter1_23_downto_16_bits)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PL_RX_COUNTER_1_ADDR);

	*rx_payload_counter1_31_downto_24_bits = (local_val & ((u32)0x0000FF00)) >> 8;
	*rx_payload_counter1_23_downto_16_bits = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u8 bt_controller_pl_rx_counter_1_rx_payload_counter_1_31_downto_24_bits_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PL_RX_COUNTER_1_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_pl_rx_counter_1_rx_payload_counter_1_31_downto_24_bits_setf(struct cl_chip *chip, u8 rxpayloadcounter131downto24bits)
{
	ASSERT_ERR_CHIP((((u32)rxpayloadcounter131downto24bits << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PL_RX_COUNTER_1_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PL_RX_COUNTER_1_ADDR) & ~((u32)0x0000FF00)) | ((u32)rxpayloadcounter131downto24bits << 8));
}

static inline u8 bt_controller_pl_rx_counter_1_rx_payload_counter_1_23_downto_16_bits_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PL_RX_COUNTER_1_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

static inline void bt_controller_pl_rx_counter_1_rx_payload_counter_1_23_downto_16_bits_setf(struct cl_chip *chip, u8 rxpayloadcounter123downto16bits)
{
	ASSERT_ERR_CHIP((((u32)rxpayloadcounter123downto16bits << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PL_RX_COUNTER_1_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PL_RX_COUNTER_1_ADDR) & ~((u32)0x000000FF)) | ((u32)rxpayloadcounter123downto16bits << 0));
}

/**
 * @brief PL_RX_COUNTER_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 pl_rx_counter2_15_to8_bits_are_reserved 0x0
 *    07:06 RX_Payload_Counter2_nonce_Type 0x0
 *    05    RX_Payload_Counter2_direction 0
 *    04    RX_Payload_Counter2_zero_length_ACL_U 0
 *    03:00 RX_Payload_Counter2_35_downto_32_bits 0x0
 * </pre>
 */
#define BT_CONTROLLER_PL_RX_COUNTER_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000002E0)
#define BT_CONTROLLER_PL_RX_COUNTER_2_OFFSET      0x000002E0
#define BT_CONTROLLER_PL_RX_COUNTER_2_INDEX       0x000000B8
#define BT_CONTROLLER_PL_RX_COUNTER_2_RESET       0x00000000

static inline u32 bt_controller_pl_rx_counter_2_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PL_RX_COUNTER_2_ADDR);
}

static inline void bt_controller_pl_rx_counter_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PL_RX_COUNTER_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PL_RX_COUNTER_2_PL_RX_COUNTER_2_15_TO_8_BITS_ARE_RESERVED_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_PL_RX_COUNTER_2_PL_RX_COUNTER_2_15_TO_8_BITS_ARE_RESERVED_LSB    8
#define BT_CONTROLLER_PL_RX_COUNTER_2_PL_RX_COUNTER_2_15_TO_8_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_PL_RX_COUNTER_2_RX_PAYLOAD_COUNTER_2_NONCE_TYPE_MASK    ((u32)0x000000C0)
#define BT_CONTROLLER_PL_RX_COUNTER_2_RX_PAYLOAD_COUNTER_2_NONCE_TYPE_LSB    6
#define BT_CONTROLLER_PL_RX_COUNTER_2_RX_PAYLOAD_COUNTER_2_NONCE_TYPE_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_PL_RX_COUNTER_2_RX_PAYLOAD_COUNTER_2_DIRECTION_BIT    ((u32)0x00000020)
#define BT_CONTROLLER_PL_RX_COUNTER_2_RX_PAYLOAD_COUNTER_2_DIRECTION_POS    5
#define BT_CONTROLLER_PL_RX_COUNTER_2_RX_PAYLOAD_COUNTER_2_ZERO_LENGTH_ACL_U_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_PL_RX_COUNTER_2_RX_PAYLOAD_COUNTER_2_ZERO_LENGTH_ACL_U_POS    4
#define BT_CONTROLLER_PL_RX_COUNTER_2_RX_PAYLOAD_COUNTER_2_35_DOWNTO_32_BITS_MASK    ((u32)0x0000000F)
#define BT_CONTROLLER_PL_RX_COUNTER_2_RX_PAYLOAD_COUNTER_2_35_DOWNTO_32_BITS_LSB    0
#define BT_CONTROLLER_PL_RX_COUNTER_2_RX_PAYLOAD_COUNTER_2_35_DOWNTO_32_BITS_WIDTH    ((u32)0x00000004)

#define BT_CONTROLLER_PL_RX_COUNTER_2_PL_RX_COUNTER_2_15_TO_8_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_PL_RX_COUNTER_2_RX_PAYLOAD_COUNTER_2_NONCE_TYPE_RST    0x0
#define BT_CONTROLLER_PL_RX_COUNTER_2_RX_PAYLOAD_COUNTER_2_DIRECTION_RST    0x0
#define BT_CONTROLLER_PL_RX_COUNTER_2_RX_PAYLOAD_COUNTER_2_ZERO_LENGTH_ACL_U_RST    0x0
#define BT_CONTROLLER_PL_RX_COUNTER_2_RX_PAYLOAD_COUNTER_2_35_DOWNTO_32_BITS_RST    0x0

static inline void bt_controller_pl_rx_counter_2_pack(struct cl_chip *chip, u8 pl_rx_counter2_15_to8_bits_are_reserved, u8 rx_payload_counter2_nonce_type, u8 rx_payload_counter2_direction, u8 rx_payload_counter2_zero_length_acl_u, u8 rx_payload_counter2_35_downto_32_bits)
{
	ASSERT_ERR_CHIP((((u32)pl_rx_counter2_15_to8_bits_are_reserved << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)rx_payload_counter2_nonce_type << 6) & ~((u32)0x000000C0)) == 0);
	ASSERT_ERR_CHIP((((u32)rx_payload_counter2_direction << 5) & ~((u32)0x00000020)) == 0);
	ASSERT_ERR_CHIP((((u32)rx_payload_counter2_zero_length_acl_u << 4) & ~((u32)0x00000010)) == 0);
	ASSERT_ERR_CHIP((((u32)rx_payload_counter2_35_downto_32_bits << 0) & ~((u32)0x0000000F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PL_RX_COUNTER_2_ADDR, ((u32)pl_rx_counter2_15_to8_bits_are_reserved << 8) | ((u32)rx_payload_counter2_nonce_type << 6) | ((u32)rx_payload_counter2_direction << 5) | ((u32)rx_payload_counter2_zero_length_acl_u << 4) | ((u32)rx_payload_counter2_35_downto_32_bits << 0));
}

static inline void bt_controller_pl_rx_counter_2_unpack(struct cl_chip *chip, u8 *pl_rx_counter2_15_to8_bits_are_reserved, u8 *rx_payload_counter2_nonce_type, u8 *rx_payload_counter2_direction, u8 *rx_payload_counter2_zero_length_acl_u, u8 *rx_payload_counter2_35_downto_32_bits)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PL_RX_COUNTER_2_ADDR);

	*pl_rx_counter2_15_to8_bits_are_reserved = (local_val & ((u32)0x0000FF00)) >> 8;
	*rx_payload_counter2_nonce_type = (local_val & ((u32)0x000000C0)) >> 6;
	*rx_payload_counter2_direction = (local_val & ((u32)0x00000020)) >> 5;
	*rx_payload_counter2_zero_length_acl_u = (local_val & ((u32)0x00000010)) >> 4;
	*rx_payload_counter2_35_downto_32_bits = (local_val & ((u32)0x0000000F)) >> 0;
}

static inline u8 bt_controller_pl_rx_counter_2_pl_rx_counter_2_15_to_8_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PL_RX_COUNTER_2_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline u8 bt_controller_pl_rx_counter_2_rx_payload_counter_2_nonce_type_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PL_RX_COUNTER_2_ADDR);

	return (u8)((local_val & ((u32)0x000000C0)) >> 6);
}

static inline void bt_controller_pl_rx_counter_2_rx_payload_counter_2_nonce_type_setf(struct cl_chip *chip, u8 rxpayloadcounter2noncetype)
{
	ASSERT_ERR_CHIP((((u32)rxpayloadcounter2noncetype << 6) & ~((u32)0x000000C0)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PL_RX_COUNTER_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PL_RX_COUNTER_2_ADDR) & ~((u32)0x000000C0)) | ((u32)rxpayloadcounter2noncetype << 6));
}

static inline u8 bt_controller_pl_rx_counter_2_rx_payload_counter_2_direction_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PL_RX_COUNTER_2_ADDR);

	return (u8)((local_val & ((u32)0x00000020)) >> 5);
}

static inline void bt_controller_pl_rx_counter_2_rx_payload_counter_2_direction_setf(struct cl_chip *chip, u8 rxpayloadcounter2direction)
{
	ASSERT_ERR_CHIP((((u32)rxpayloadcounter2direction << 5) & ~((u32)0x00000020)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PL_RX_COUNTER_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PL_RX_COUNTER_2_ADDR) & ~((u32)0x00000020)) | ((u32)rxpayloadcounter2direction << 5));
}

static inline u8 bt_controller_pl_rx_counter_2_rx_payload_counter_2_zero_length_acl_u_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PL_RX_COUNTER_2_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline void bt_controller_pl_rx_counter_2_rx_payload_counter_2_zero_length_acl_u_setf(struct cl_chip *chip, u8 rxpayloadcounter2zerolengthaclu)
{
	ASSERT_ERR_CHIP((((u32)rxpayloadcounter2zerolengthaclu << 4) & ~((u32)0x00000010)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PL_RX_COUNTER_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PL_RX_COUNTER_2_ADDR) & ~((u32)0x00000010)) | ((u32)rxpayloadcounter2zerolengthaclu << 4));
}

static inline u8 bt_controller_pl_rx_counter_2_rx_payload_counter_2_35_downto_32_bits_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PL_RX_COUNTER_2_ADDR);

	return (u8)((local_val & ((u32)0x0000000F)) >> 0);
}

static inline void bt_controller_pl_rx_counter_2_rx_payload_counter_2_35_downto_32_bits_setf(struct cl_chip *chip, u8 rxpayloadcounter235downto32bits)
{
	ASSERT_ERR_CHIP((((u32)rxpayloadcounter235downto32bits << 0) & ~((u32)0x0000000F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PL_RX_COUNTER_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PL_RX_COUNTER_2_ADDR) & ~((u32)0x0000000F)) | ((u32)rxpayloadcounter235downto32bits << 0));
}

/**
 * @brief ESCO_DAY_COUNTER register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:11 esco_day_counter_15_11_bits_are_reserved 0x0
 *    10:00 DAY_COUNTER               0x0
 * </pre>
 */
#define BT_CONTROLLER_ESCO_DAY_COUNTER_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000002E4)
#define BT_CONTROLLER_ESCO_DAY_COUNTER_OFFSET      0x000002E4
#define BT_CONTROLLER_ESCO_DAY_COUNTER_INDEX       0x000000B9
#define BT_CONTROLLER_ESCO_DAY_COUNTER_RESET       0x00000000

static inline u32 bt_controller_esco_day_counter_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_ESCO_DAY_COUNTER_ADDR);
}

static inline void bt_controller_esco_day_counter_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_ESCO_DAY_COUNTER_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_ESCO_DAY_COUNTER_ESCO_DAY_COUNTER_15_11_BITS_ARE_RESERVED_MASK    ((u32)0x0000F800)
#define BT_CONTROLLER_ESCO_DAY_COUNTER_ESCO_DAY_COUNTER_15_11_BITS_ARE_RESERVED_LSB    11
#define BT_CONTROLLER_ESCO_DAY_COUNTER_ESCO_DAY_COUNTER_15_11_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000005)
#define BT_CONTROLLER_ESCO_DAY_COUNTER_DAY_COUNTER_MASK    ((u32)0x000007FF)
#define BT_CONTROLLER_ESCO_DAY_COUNTER_DAY_COUNTER_LSB    0
#define BT_CONTROLLER_ESCO_DAY_COUNTER_DAY_COUNTER_WIDTH    ((u32)0x0000000B)

#define BT_CONTROLLER_ESCO_DAY_COUNTER_ESCO_DAY_COUNTER_15_11_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_ESCO_DAY_COUNTER_DAY_COUNTER_RST    0x0

static inline void bt_controller_esco_day_counter_pack(struct cl_chip *chip, u8 esco_day_counter_15_11_bits_are_reserved, u16 day_counter)
{
	ASSERT_ERR_CHIP((((u32)esco_day_counter_15_11_bits_are_reserved << 11) & ~((u32)0x0000F800)) == 0);
	ASSERT_ERR_CHIP((((u32)day_counter << 0) & ~((u32)0x000007FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ESCO_DAY_COUNTER_ADDR, ((u32)esco_day_counter_15_11_bits_are_reserved << 11) | ((u32)day_counter << 0));
}

static inline void bt_controller_esco_day_counter_unpack(struct cl_chip *chip, u8 *esco_day_counter_15_11_bits_are_reserved, u16 *day_counter)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ESCO_DAY_COUNTER_ADDR);

	*esco_day_counter_15_11_bits_are_reserved = (local_val & ((u32)0x0000F800)) >> 11;
	*day_counter = (local_val & ((u32)0x000007FF)) >> 0;
}

static inline u8 bt_controller_esco_day_counter_esco_day_counter_15_11_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ESCO_DAY_COUNTER_ADDR);

	return (u8)((local_val & ((u32)0x0000F800)) >> 11);
}

static inline u16 bt_controller_esco_day_counter_day_counter_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ESCO_DAY_COUNTER_ADDR);

	return (u16)((local_val & ((u32)0x000007FF)) >> 0);
}

static inline void bt_controller_esco_day_counter_day_counter_setf(struct cl_chip *chip, u16 daycounter)
{
	ASSERT_ERR_CHIP((((u32)daycounter << 0) & ~((u32)0x000007FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ESCO_DAY_COUNTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_ESCO_DAY_COUNTER_ADDR) & ~((u32)0x000007FF)) | ((u32)daycounter << 0));
}

/**
 * @brief IV_REGISTER_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 Nonce6                    0x0
 *    07:00 Nonce5                    0x0
 * </pre>
 */
#define BT_CONTROLLER_IV_REGISTER_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000002E8)
#define BT_CONTROLLER_IV_REGISTER_1_OFFSET      0x000002E8
#define BT_CONTROLLER_IV_REGISTER_1_INDEX       0x000000BA
#define BT_CONTROLLER_IV_REGISTER_1_RESET       0x00000000

static inline u32 bt_controller_iv_register_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_IV_REGISTER_1_ADDR);
}

static inline void bt_controller_iv_register_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IV_REGISTER_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IV_REGISTER_1_NONCE_6_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_IV_REGISTER_1_NONCE_6_LSB    8
#define BT_CONTROLLER_IV_REGISTER_1_NONCE_6_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_IV_REGISTER_1_NONCE_5_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_IV_REGISTER_1_NONCE_5_LSB    0
#define BT_CONTROLLER_IV_REGISTER_1_NONCE_5_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_IV_REGISTER_1_NONCE_6_RST    0x0
#define BT_CONTROLLER_IV_REGISTER_1_NONCE_5_RST    0x0

static inline void bt_controller_iv_register_1_pack(struct cl_chip *chip, u8 nonce6, u8 nonce5)
{
	ASSERT_ERR_CHIP((((u32)nonce6 << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)nonce5 << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IV_REGISTER_1_ADDR, ((u32)nonce6 << 8) | ((u32)nonce5 << 0));
}

static inline void bt_controller_iv_register_1_unpack(struct cl_chip *chip, u8 *nonce6, u8 *nonce5)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IV_REGISTER_1_ADDR);

	*nonce6 = (local_val & ((u32)0x0000FF00)) >> 8;
	*nonce5 = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u8 bt_controller_iv_register_1_nonce_6_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IV_REGISTER_1_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_iv_register_1_nonce_6_setf(struct cl_chip *chip, u8 nonce6)
{
	ASSERT_ERR_CHIP((((u32)nonce6 << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IV_REGISTER_1_ADDR, (cl_reg_read(chip, BT_CONTROLLER_IV_REGISTER_1_ADDR) & ~((u32)0x0000FF00)) | ((u32)nonce6 << 8));
}

static inline u8 bt_controller_iv_register_1_nonce_5_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IV_REGISTER_1_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

static inline void bt_controller_iv_register_1_nonce_5_setf(struct cl_chip *chip, u8 nonce5)
{
	ASSERT_ERR_CHIP((((u32)nonce5 << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IV_REGISTER_1_ADDR, (cl_reg_read(chip, BT_CONTROLLER_IV_REGISTER_1_ADDR) & ~((u32)0x000000FF)) | ((u32)nonce5 << 0));
}

/**
 * @brief IV_REGISTER_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 Nonce8                    0x0
 *    07:00 Nonce7                    0x0
 * </pre>
 */
#define BT_CONTROLLER_IV_REGISTER_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000002EC)
#define BT_CONTROLLER_IV_REGISTER_2_OFFSET      0x000002EC
#define BT_CONTROLLER_IV_REGISTER_2_INDEX       0x000000BB
#define BT_CONTROLLER_IV_REGISTER_2_RESET       0x00000000

static inline u32 bt_controller_iv_register_2_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_IV_REGISTER_2_ADDR);
}

static inline void bt_controller_iv_register_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IV_REGISTER_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IV_REGISTER_2_NONCE_8_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_IV_REGISTER_2_NONCE_8_LSB    8
#define BT_CONTROLLER_IV_REGISTER_2_NONCE_8_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_IV_REGISTER_2_NONCE_7_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_IV_REGISTER_2_NONCE_7_LSB    0
#define BT_CONTROLLER_IV_REGISTER_2_NONCE_7_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_IV_REGISTER_2_NONCE_8_RST    0x0
#define BT_CONTROLLER_IV_REGISTER_2_NONCE_7_RST    0x0

static inline void bt_controller_iv_register_2_pack(struct cl_chip *chip, u8 nonce8, u8 nonce7)
{
	ASSERT_ERR_CHIP((((u32)nonce8 << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)nonce7 << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IV_REGISTER_2_ADDR, ((u32)nonce8 << 8) | ((u32)nonce7 << 0));
}

static inline void bt_controller_iv_register_2_unpack(struct cl_chip *chip, u8 *nonce8, u8 *nonce7)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IV_REGISTER_2_ADDR);

	*nonce8 = (local_val & ((u32)0x0000FF00)) >> 8;
	*nonce7 = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u8 bt_controller_iv_register_2_nonce_8_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IV_REGISTER_2_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_iv_register_2_nonce_8_setf(struct cl_chip *chip, u8 nonce8)
{
	ASSERT_ERR_CHIP((((u32)nonce8 << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IV_REGISTER_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_IV_REGISTER_2_ADDR) & ~((u32)0x0000FF00)) | ((u32)nonce8 << 8));
}

static inline u8 bt_controller_iv_register_2_nonce_7_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IV_REGISTER_2_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

static inline void bt_controller_iv_register_2_nonce_7_setf(struct cl_chip *chip, u8 nonce7)
{
	ASSERT_ERR_CHIP((((u32)nonce7 << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IV_REGISTER_2_ADDR, (cl_reg_read(chip, BT_CONTROLLER_IV_REGISTER_2_ADDR) & ~((u32)0x000000FF)) | ((u32)nonce7 << 0));
}

/**
 * @brief IV_REGISTER_3 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 Nonce10                   0x0
 *    07:00 Nonce9                    0x0
 * </pre>
 */
#define BT_CONTROLLER_IV_REGISTER_3_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000002F0)
#define BT_CONTROLLER_IV_REGISTER_3_OFFSET      0x000002F0
#define BT_CONTROLLER_IV_REGISTER_3_INDEX       0x000000BC
#define BT_CONTROLLER_IV_REGISTER_3_RESET       0x00000000

static inline u32 bt_controller_iv_register_3_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_IV_REGISTER_3_ADDR);
}

static inline void bt_controller_iv_register_3_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IV_REGISTER_3_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IV_REGISTER_3_NONCE_10_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_IV_REGISTER_3_NONCE_10_LSB    8
#define BT_CONTROLLER_IV_REGISTER_3_NONCE_10_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_IV_REGISTER_3_NONCE_9_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_IV_REGISTER_3_NONCE_9_LSB    0
#define BT_CONTROLLER_IV_REGISTER_3_NONCE_9_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_IV_REGISTER_3_NONCE_10_RST    0x0
#define BT_CONTROLLER_IV_REGISTER_3_NONCE_9_RST    0x0

static inline void bt_controller_iv_register_3_pack(struct cl_chip *chip, u8 nonce10, u8 nonce9)
{
	ASSERT_ERR_CHIP((((u32)nonce10 << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)nonce9 << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IV_REGISTER_3_ADDR, ((u32)nonce10 << 8) | ((u32)nonce9 << 0));
}

static inline void bt_controller_iv_register_3_unpack(struct cl_chip *chip, u8 *nonce10, u8 *nonce9)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IV_REGISTER_3_ADDR);

	*nonce10 = (local_val & ((u32)0x0000FF00)) >> 8;
	*nonce9 = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u8 bt_controller_iv_register_3_nonce_10_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IV_REGISTER_3_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_iv_register_3_nonce_10_setf(struct cl_chip *chip, u8 nonce10)
{
	ASSERT_ERR_CHIP((((u32)nonce10 << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IV_REGISTER_3_ADDR, (cl_reg_read(chip, BT_CONTROLLER_IV_REGISTER_3_ADDR) & ~((u32)0x0000FF00)) | ((u32)nonce10 << 8));
}

static inline u8 bt_controller_iv_register_3_nonce_9_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IV_REGISTER_3_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

static inline void bt_controller_iv_register_3_nonce_9_setf(struct cl_chip *chip, u8 nonce9)
{
	ASSERT_ERR_CHIP((((u32)nonce9 << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IV_REGISTER_3_ADDR, (cl_reg_read(chip, BT_CONTROLLER_IV_REGISTER_3_ADDR) & ~((u32)0x000000FF)) | ((u32)nonce9 << 0));
}

/**
 * @brief IV_REGISTER_4 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 Nonce12                   0x0
 *    07:00 Nonce11                   0x0
 * </pre>
 */
#define BT_CONTROLLER_IV_REGISTER_4_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000002F4)
#define BT_CONTROLLER_IV_REGISTER_4_OFFSET      0x000002F4
#define BT_CONTROLLER_IV_REGISTER_4_INDEX       0x000000BD
#define BT_CONTROLLER_IV_REGISTER_4_RESET       0x00000000

static inline u32 bt_controller_iv_register_4_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_IV_REGISTER_4_ADDR);
}

static inline void bt_controller_iv_register_4_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IV_REGISTER_4_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IV_REGISTER_4_NONCE_12_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_IV_REGISTER_4_NONCE_12_LSB    8
#define BT_CONTROLLER_IV_REGISTER_4_NONCE_12_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_IV_REGISTER_4_NONCE_11_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_IV_REGISTER_4_NONCE_11_LSB    0
#define BT_CONTROLLER_IV_REGISTER_4_NONCE_11_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_IV_REGISTER_4_NONCE_12_RST    0x0
#define BT_CONTROLLER_IV_REGISTER_4_NONCE_11_RST    0x0

static inline void bt_controller_iv_register_4_pack(struct cl_chip *chip, u8 nonce12, u8 nonce11)
{
	ASSERT_ERR_CHIP((((u32)nonce12 << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)nonce11 << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IV_REGISTER_4_ADDR, ((u32)nonce12 << 8) | ((u32)nonce11 << 0));
}

static inline void bt_controller_iv_register_4_unpack(struct cl_chip *chip, u8 *nonce12, u8 *nonce11)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IV_REGISTER_4_ADDR);

	*nonce12 = (local_val & ((u32)0x0000FF00)) >> 8;
	*nonce11 = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u8 bt_controller_iv_register_4_nonce_12_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IV_REGISTER_4_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_iv_register_4_nonce_12_setf(struct cl_chip *chip, u8 nonce12)
{
	ASSERT_ERR_CHIP((((u32)nonce12 << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IV_REGISTER_4_ADDR, (cl_reg_read(chip, BT_CONTROLLER_IV_REGISTER_4_ADDR) & ~((u32)0x0000FF00)) | ((u32)nonce12 << 8));
}

static inline u8 bt_controller_iv_register_4_nonce_11_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_IV_REGISTER_4_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

static inline void bt_controller_iv_register_4_nonce_11_setf(struct cl_chip *chip, u8 nonce11)
{
	ASSERT_ERR_CHIP((((u32)nonce11 << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IV_REGISTER_4_ADDR, (cl_reg_read(chip, BT_CONTROLLER_IV_REGISTER_4_ADDR) & ~((u32)0x000000FF)) | ((u32)nonce11 << 0));
}

/**
 * @brief DEBUG_RX_MIC_LSO register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 Received_MIC_data_15_downto_0 0x0
 * </pre>
 */
#define BT_CONTROLLER_DEBUG_RX_MIC_LSO_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000300)
#define BT_CONTROLLER_DEBUG_RX_MIC_LSO_OFFSET      0x00000300
#define BT_CONTROLLER_DEBUG_RX_MIC_LSO_INDEX       0x000000C0
#define BT_CONTROLLER_DEBUG_RX_MIC_LSO_RESET       0x00000000

static inline u32 bt_controller_debug_rx_mic_lso_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_DEBUG_RX_MIC_LSO_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_DEBUG_RX_MIC_LSO_RECEIVED_MIC_DATA_15_DOWNTO_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_DEBUG_RX_MIC_LSO_RECEIVED_MIC_DATA_15_DOWNTO_0_LSB    0
#define BT_CONTROLLER_DEBUG_RX_MIC_LSO_RECEIVED_MIC_DATA_15_DOWNTO_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_DEBUG_RX_MIC_LSO_RECEIVED_MIC_DATA_15_DOWNTO_0_RST    0x0

static inline u16 bt_controller_debug_rx_mic_lso_received_mic_data_15_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DEBUG_RX_MIC_LSO_ADDR);

	return (u16)(local_val >> 0);
}

/**
 * @brief DEBUG_RX_MIC_MSO register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 Received_MIC_data_31_downto_16 0x0
 * </pre>
 */
#define BT_CONTROLLER_DEBUG_RX_MIC_MSO_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000304)
#define BT_CONTROLLER_DEBUG_RX_MIC_MSO_OFFSET      0x00000304
#define BT_CONTROLLER_DEBUG_RX_MIC_MSO_INDEX       0x000000C1
#define BT_CONTROLLER_DEBUG_RX_MIC_MSO_RESET       0x00000000

static inline u32 bt_controller_debug_rx_mic_mso_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_DEBUG_RX_MIC_MSO_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_DEBUG_RX_MIC_MSO_RECEIVED_MIC_DATA_31_DOWNTO_16_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_DEBUG_RX_MIC_MSO_RECEIVED_MIC_DATA_31_DOWNTO_16_LSB    0
#define BT_CONTROLLER_DEBUG_RX_MIC_MSO_RECEIVED_MIC_DATA_31_DOWNTO_16_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_DEBUG_RX_MIC_MSO_RECEIVED_MIC_DATA_31_DOWNTO_16_RST    0x0

static inline u16 bt_controller_debug_rx_mic_mso_received_mic_data_31_downto_16_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DEBUG_RX_MIC_MSO_ADDR);

	return (u16)(local_val >> 0);
}

/**
 * @brief DEBUG_CAL_MIC_LSO register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 Calculated_MIC_data_15_downto_0 0x0
 * </pre>
 */
#define BT_CONTROLLER_DEBUG_CAL_MIC_LSO_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000308)
#define BT_CONTROLLER_DEBUG_CAL_MIC_LSO_OFFSET      0x00000308
#define BT_CONTROLLER_DEBUG_CAL_MIC_LSO_INDEX       0x000000C2
#define BT_CONTROLLER_DEBUG_CAL_MIC_LSO_RESET       0x00000000

static inline u32 bt_controller_debug_cal_mic_lso_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_DEBUG_CAL_MIC_LSO_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_DEBUG_CAL_MIC_LSO_CALCULATED_MIC_DATA_15_DOWNTO_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_DEBUG_CAL_MIC_LSO_CALCULATED_MIC_DATA_15_DOWNTO_0_LSB    0
#define BT_CONTROLLER_DEBUG_CAL_MIC_LSO_CALCULATED_MIC_DATA_15_DOWNTO_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_DEBUG_CAL_MIC_LSO_CALCULATED_MIC_DATA_15_DOWNTO_0_RST    0x0

static inline u16 bt_controller_debug_cal_mic_lso_calculated_mic_data_15_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DEBUG_CAL_MIC_LSO_ADDR);

	return (u16)(local_val >> 0);
}

/**
 * @brief DEBUG_CAL_MIC_MSO register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 Calculated_MIC_data_31_downto_16 0x0
 * </pre>
 */
#define BT_CONTROLLER_DEBUG_CAL_MIC_MSO_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000030C)
#define BT_CONTROLLER_DEBUG_CAL_MIC_MSO_OFFSET      0x0000030C
#define BT_CONTROLLER_DEBUG_CAL_MIC_MSO_INDEX       0x000000C3
#define BT_CONTROLLER_DEBUG_CAL_MIC_MSO_RESET       0x00000000

static inline u32 bt_controller_debug_cal_mic_mso_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_DEBUG_CAL_MIC_MSO_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_DEBUG_CAL_MIC_MSO_CALCULATED_MIC_DATA_31_DOWNTO_16_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_DEBUG_CAL_MIC_MSO_CALCULATED_MIC_DATA_31_DOWNTO_16_LSB    0
#define BT_CONTROLLER_DEBUG_CAL_MIC_MSO_CALCULATED_MIC_DATA_31_DOWNTO_16_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_DEBUG_CAL_MIC_MSO_CALCULATED_MIC_DATA_31_DOWNTO_16_RST    0x0

static inline u16 bt_controller_debug_cal_mic_mso_calculated_mic_data_31_downto_16_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DEBUG_CAL_MIC_MSO_ADDR);

	return (u16)(local_val >> 0);
}

/**
 * @brief LOW_IF_TX_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 low_if_tx_value           0x00
 * </pre>
 */
#define BT_CONTROLLER_LOW_IF_TX_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000031C)
#define BT_CONTROLLER_LOW_IF_TX_REG_OFFSET      0x0000031C
#define BT_CONTROLLER_LOW_IF_TX_REG_INDEX       0x000000C7
#define BT_CONTROLLER_LOW_IF_TX_REG_RESET       0x00000000

static inline u32 bt_controller_low_if_tx_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_LOW_IF_TX_REG_ADDR);
}

static inline void bt_controller_low_if_tx_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_LOW_IF_TX_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_LOW_IF_TX_REG_LOW_IF_TX_VALUE_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_LOW_IF_TX_REG_LOW_IF_TX_VALUE_LSB    0
#define BT_CONTROLLER_LOW_IF_TX_REG_LOW_IF_TX_VALUE_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_LOW_IF_TX_REG_LOW_IF_TX_VALUE_RST    0x00

static inline u16 bt_controller_low_if_tx_reg_low_if_tx_value_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LOW_IF_TX_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_low_if_tx_reg_low_if_tx_value_setf(struct cl_chip *chip, u16 lowiftxvalue)
{
	ASSERT_ERR_CHIP((((u32)lowiftxvalue << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LOW_IF_TX_REG_ADDR, (u32)lowiftxvalue << 0);
}

/**
 * @brief LOOPBACK_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:04 loopback1_reg_15_4_bits_are_reserved 0x0
 *    03    mclk_dir                  0
 *    02:01 cif_bit_length_pcm        0x01
 *    00    Cif_ms_pcm                1
 * </pre>
 */
#define BT_CONTROLLER_LOOPBACK_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000320)
#define BT_CONTROLLER_LOOPBACK_1_OFFSET      0x00000320
#define BT_CONTROLLER_LOOPBACK_1_INDEX       0x000000C8
#define BT_CONTROLLER_LOOPBACK_1_RESET       0x00000003

static inline u32 bt_controller_loopback_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_1_ADDR);
}

static inline void bt_controller_loopback_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_LOOPBACK_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_LOOPBACK_1_LOOPBACK_1_REG_15_4_BITS_ARE_RESERVED_MASK    ((u32)0x0000FFF0)
#define BT_CONTROLLER_LOOPBACK_1_LOOPBACK_1_REG_15_4_BITS_ARE_RESERVED_LSB    4
#define BT_CONTROLLER_LOOPBACK_1_LOOPBACK_1_REG_15_4_BITS_ARE_RESERVED_WIDTH    ((u32)0x0000000C)
#define BT_CONTROLLER_LOOPBACK_1_MCLK_DIR_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_LOOPBACK_1_MCLK_DIR_POS    3
#define BT_CONTROLLER_LOOPBACK_1_CIF_BIT_LENGTH_PCM_MASK    ((u32)0x00000006)
#define BT_CONTROLLER_LOOPBACK_1_CIF_BIT_LENGTH_PCM_LSB    1
#define BT_CONTROLLER_LOOPBACK_1_CIF_BIT_LENGTH_PCM_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_LOOPBACK_1_CIF_MS_PCM_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_LOOPBACK_1_CIF_MS_PCM_POS    0

#define BT_CONTROLLER_LOOPBACK_1_LOOPBACK_1_REG_15_4_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_LOOPBACK_1_MCLK_DIR_RST    0x0
#define BT_CONTROLLER_LOOPBACK_1_CIF_BIT_LENGTH_PCM_RST    0x01
#define BT_CONTROLLER_LOOPBACK_1_CIF_MS_PCM_RST    0x1

static inline void bt_controller_loopback_1_pack(struct cl_chip *chip, u16 loopback1_reg_15_4_bits_are_reserved, u8 mclk_dir, u8 cif_bit_length_pcm, u8 cif_ms_pcm)
{
	ASSERT_ERR_CHIP((((u32)loopback1_reg_15_4_bits_are_reserved << 4) & ~((u32)0x0000FFF0)) == 0);
	ASSERT_ERR_CHIP((((u32)mclk_dir << 3) & ~((u32)0x00000008)) == 0);
	ASSERT_ERR_CHIP((((u32)cif_bit_length_pcm << 1) & ~((u32)0x00000006)) == 0);
	ASSERT_ERR_CHIP((((u32)cif_ms_pcm << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LOOPBACK_1_ADDR, ((u32)loopback1_reg_15_4_bits_are_reserved << 4) | ((u32)mclk_dir << 3) | ((u32)cif_bit_length_pcm << 1) | ((u32)cif_ms_pcm << 0));
}

static inline void bt_controller_loopback_1_unpack(struct cl_chip *chip, u16 *loopback1_reg_15_4_bits_are_reserved, u8 *mclk_dir, u8 *cif_bit_length_pcm, u8 *cif_ms_pcm)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_1_ADDR);

	*loopback1_reg_15_4_bits_are_reserved = (local_val & ((u32)0x0000FFF0)) >> 4;
	*mclk_dir = (local_val & ((u32)0x00000008)) >> 3;
	*cif_bit_length_pcm = (local_val & ((u32)0x00000006)) >> 1;
	*cif_ms_pcm = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u16 bt_controller_loopback_1_loopback_1_reg_15_4_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_1_ADDR);

	return (u16)((local_val & ((u32)0x0000FFF0)) >> 4);
}

static inline void bt_controller_loopback_1_loopback_1_reg_15_4_bits_are_reserved_setf(struct cl_chip *chip, u16 loopback1reg154bitsarereserved)
{
	ASSERT_ERR_CHIP((((u32)loopback1reg154bitsarereserved << 4) & ~((u32)0x0000FFF0)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LOOPBACK_1_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_1_ADDR) & ~((u32)0x0000FFF0)) | ((u32)loopback1reg154bitsarereserved << 4));
}

static inline u8 bt_controller_loopback_1_mclk_dir_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_1_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline void bt_controller_loopback_1_mclk_dir_setf(struct cl_chip *chip, u8 mclkdir)
{
	ASSERT_ERR_CHIP((((u32)mclkdir << 3) & ~((u32)0x00000008)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LOOPBACK_1_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_1_ADDR) & ~((u32)0x00000008)) | ((u32)mclkdir << 3));
}

static inline u8 bt_controller_loopback_1_cif_bit_length_pcm_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_1_ADDR);

	return (u8)((local_val & ((u32)0x00000006)) >> 1);
}

static inline void bt_controller_loopback_1_cif_bit_length_pcm_setf(struct cl_chip *chip, u8 cifbitlengthpcm)
{
	ASSERT_ERR_CHIP((((u32)cifbitlengthpcm << 1) & ~((u32)0x00000006)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LOOPBACK_1_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_1_ADDR) & ~((u32)0x00000006)) | ((u32)cifbitlengthpcm << 1));
}

static inline u8 bt_controller_loopback_1_cif_ms_pcm_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_1_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_loopback_1_cif_ms_pcm_setf(struct cl_chip *chip, u8 cifmspcm)
{
	ASSERT_ERR_CHIP((((u32)cifmspcm << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LOOPBACK_1_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LOOPBACK_1_ADDR) & ~((u32)0x00000001)) | ((u32)cifmspcm << 0));
}

/**
 * @brief RF_PA_RAMPUP_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 tx_pa_rampup_count        0x806f
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_RAMPUP_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000324)
#define BT_CONTROLLER_RF_PA_RAMPUP_REG_OFFSET      0x00000324
#define BT_CONTROLLER_RF_PA_RAMPUP_REG_INDEX       0x000000C9
#define BT_CONTROLLER_RF_PA_RAMPUP_REG_RESET       0x0000806F

static inline u32 bt_controller_rf_pa_rampup_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_RAMPUP_REG_ADDR);
}

static inline void bt_controller_rf_pa_rampup_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_RAMPUP_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_RAMPUP_REG_TX_PA_RAMPUP_COUNT_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_RF_PA_RAMPUP_REG_TX_PA_RAMPUP_COUNT_LSB    0
#define BT_CONTROLLER_RF_PA_RAMPUP_REG_TX_PA_RAMPUP_COUNT_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_RF_PA_RAMPUP_REG_TX_PA_RAMPUP_COUNT_RST    0x806f

static inline u16 bt_controller_rf_pa_rampup_reg_tx_pa_rampup_count_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_RAMPUP_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_rf_pa_rampup_reg_tx_pa_rampup_count_setf(struct cl_chip *chip, u16 txparampupcount)
{
	ASSERT_ERR_CHIP((((u32)txparampupcount << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_RAMPUP_REG_ADDR, (u32)txparampupcount << 0);
}

/**
 * @brief MODE_STATUS_REGISTER register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    mode_sts_reg_15_bit_reserved 0
 *    14    rannum_counter_start      0
 *    13    Piconet_sts               0
 *    12    I_end_access              0
 *    11    I_access                  0
 *    10    I_beacon                  0
 *    09    Sco3                      0
 *    08    Sco2                      0
 *    07    Sco1                      0
 *    06    Presp                     0
 *    05    Iresp                     0
 *    04    Park                      0
 *    03:00 Deprecated_donot_use      0x0
 * </pre>
 */
#define BT_CONTROLLER_MODE_STATUS_REGISTER_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000328)
#define BT_CONTROLLER_MODE_STATUS_REGISTER_OFFSET      0x00000328
#define BT_CONTROLLER_MODE_STATUS_REGISTER_INDEX       0x000000CA
#define BT_CONTROLLER_MODE_STATUS_REGISTER_RESET       0x00000000

static inline u32 bt_controller_mode_status_register_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_MODE_STATUS_REGISTER_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_MODE_STATUS_REGISTER_MODE_STS_REG_15_BIT_RESERVED_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_MODE_STATUS_REGISTER_MODE_STS_REG_15_BIT_RESERVED_POS    15
#define BT_CONTROLLER_MODE_STATUS_REGISTER_RANNUM_COUNTER_START_BIT    ((u32)0x00004000)
#define BT_CONTROLLER_MODE_STATUS_REGISTER_RANNUM_COUNTER_START_POS    14
#define BT_CONTROLLER_MODE_STATUS_REGISTER_PICONET_STS_BIT    ((u32)0x00002000)
#define BT_CONTROLLER_MODE_STATUS_REGISTER_PICONET_STS_POS    13
#define BT_CONTROLLER_MODE_STATUS_REGISTER_I_END_ACCESS_BIT    ((u32)0x00001000)
#define BT_CONTROLLER_MODE_STATUS_REGISTER_I_END_ACCESS_POS    12
#define BT_CONTROLLER_MODE_STATUS_REGISTER_I_ACCESS_BIT    ((u32)0x00000800)
#define BT_CONTROLLER_MODE_STATUS_REGISTER_I_ACCESS_POS    11
#define BT_CONTROLLER_MODE_STATUS_REGISTER_I_BEACON_BIT    ((u32)0x00000400)
#define BT_CONTROLLER_MODE_STATUS_REGISTER_I_BEACON_POS    10
#define BT_CONTROLLER_MODE_STATUS_REGISTER_SCO_3_BIT    ((u32)0x00000200)
#define BT_CONTROLLER_MODE_STATUS_REGISTER_SCO_3_POS    9
#define BT_CONTROLLER_MODE_STATUS_REGISTER_SCO_2_BIT    ((u32)0x00000100)
#define BT_CONTROLLER_MODE_STATUS_REGISTER_SCO_2_POS    8
#define BT_CONTROLLER_MODE_STATUS_REGISTER_SCO_1_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_MODE_STATUS_REGISTER_SCO_1_POS    7
#define BT_CONTROLLER_MODE_STATUS_REGISTER_PRESP_BIT    ((u32)0x00000040)
#define BT_CONTROLLER_MODE_STATUS_REGISTER_PRESP_POS    6
#define BT_CONTROLLER_MODE_STATUS_REGISTER_IRESP_BIT    ((u32)0x00000020)
#define BT_CONTROLLER_MODE_STATUS_REGISTER_IRESP_POS    5
#define BT_CONTROLLER_MODE_STATUS_REGISTER_PARK_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_MODE_STATUS_REGISTER_PARK_POS    4
#define BT_CONTROLLER_MODE_STATUS_REGISTER_DEPRECATED_DONOT_USE_MASK    ((u32)0x0000000F)
#define BT_CONTROLLER_MODE_STATUS_REGISTER_DEPRECATED_DONOT_USE_LSB    0
#define BT_CONTROLLER_MODE_STATUS_REGISTER_DEPRECATED_DONOT_USE_WIDTH    ((u32)0x00000004)

#define BT_CONTROLLER_MODE_STATUS_REGISTER_MODE_STS_REG_15_BIT_RESERVED_RST    0x0
#define BT_CONTROLLER_MODE_STATUS_REGISTER_RANNUM_COUNTER_START_RST    0x0
#define BT_CONTROLLER_MODE_STATUS_REGISTER_PICONET_STS_RST    0x0
#define BT_CONTROLLER_MODE_STATUS_REGISTER_I_END_ACCESS_RST    0x0
#define BT_CONTROLLER_MODE_STATUS_REGISTER_I_ACCESS_RST    0x0
#define BT_CONTROLLER_MODE_STATUS_REGISTER_I_BEACON_RST    0x0
#define BT_CONTROLLER_MODE_STATUS_REGISTER_SCO_3_RST    0x0
#define BT_CONTROLLER_MODE_STATUS_REGISTER_SCO_2_RST    0x0
#define BT_CONTROLLER_MODE_STATUS_REGISTER_SCO_1_RST    0x0
#define BT_CONTROLLER_MODE_STATUS_REGISTER_PRESP_RST    0x0
#define BT_CONTROLLER_MODE_STATUS_REGISTER_IRESP_RST    0x0
#define BT_CONTROLLER_MODE_STATUS_REGISTER_PARK_RST    0x0
#define BT_CONTROLLER_MODE_STATUS_REGISTER_DEPRECATED_DONOT_USE_RST    0x0

static inline void bt_controller_mode_status_register_unpack(struct cl_chip *chip, u8 *mode_sts_reg_15_bit_reserved, u8 *rannum_counter_start, u8 *piconet_sts, u8 *i_end_access, u8 *i_access, u8 *i_beacon, u8 *sco3, u8 *sco2, u8 *sco1, u8 *presp, u8 *iresp, u8 *park, u8 *deprecated_donot_use)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MODE_STATUS_REGISTER_ADDR);

	*mode_sts_reg_15_bit_reserved = (local_val & ((u32)0x00008000)) >> 15;
	*rannum_counter_start = (local_val & ((u32)0x00004000)) >> 14;
	*piconet_sts = (local_val & ((u32)0x00002000)) >> 13;
	*i_end_access = (local_val & ((u32)0x00001000)) >> 12;
	*i_access = (local_val & ((u32)0x00000800)) >> 11;
	*i_beacon = (local_val & ((u32)0x00000400)) >> 10;
	*sco3 = (local_val & ((u32)0x00000200)) >> 9;
	*sco2 = (local_val & ((u32)0x00000100)) >> 8;
	*sco1 = (local_val & ((u32)0x00000080)) >> 7;
	*presp = (local_val & ((u32)0x00000040)) >> 6;
	*iresp = (local_val & ((u32)0x00000020)) >> 5;
	*park = (local_val & ((u32)0x00000010)) >> 4;
	*deprecated_donot_use = (local_val & ((u32)0x0000000F)) >> 0;
}

static inline u8 bt_controller_mode_status_register_mode_sts_reg_15_bit_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MODE_STATUS_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline u8 bt_controller_mode_status_register_rannum_counter_start_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MODE_STATUS_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00004000)) >> 14);
}

static inline u8 bt_controller_mode_status_register_piconet_sts_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MODE_STATUS_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00002000)) >> 13);
}

static inline u8 bt_controller_mode_status_register_i_end_access_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MODE_STATUS_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00001000)) >> 12);
}

static inline u8 bt_controller_mode_status_register_i_access_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MODE_STATUS_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000800)) >> 11);
}

static inline u8 bt_controller_mode_status_register_i_beacon_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MODE_STATUS_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000400)) >> 10);
}

static inline u8 bt_controller_mode_status_register_sco_3_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MODE_STATUS_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000200)) >> 9);
}

static inline u8 bt_controller_mode_status_register_sco_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MODE_STATUS_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000100)) >> 8);
}

static inline u8 bt_controller_mode_status_register_sco_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MODE_STATUS_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline u8 bt_controller_mode_status_register_presp_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MODE_STATUS_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000040)) >> 6);
}

static inline u8 bt_controller_mode_status_register_iresp_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MODE_STATUS_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000020)) >> 5);
}

static inline u8 bt_controller_mode_status_register_park_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MODE_STATUS_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline u8 bt_controller_mode_status_register_deprecated_donot_use_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MODE_STATUS_REGISTER_ADDR);

	return (u8)((local_val & ((u32)0x0000000F)) >> 0);
}

/**
 * @brief ESCO_FLUSH_LEN register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:10 esco_flush_en_reg_10_to_15_bits_are_reserved 0x0
 *    09:00 esco_host_flush_length    0x0
 * </pre>
 */
#define BT_CONTROLLER_ESCO_FLUSH_LEN_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000032C)
#define BT_CONTROLLER_ESCO_FLUSH_LEN_OFFSET      0x0000032C
#define BT_CONTROLLER_ESCO_FLUSH_LEN_INDEX       0x000000CB
#define BT_CONTROLLER_ESCO_FLUSH_LEN_RESET       0x00000000

static inline u32 bt_controller_esco_flush_len_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_ESCO_FLUSH_LEN_ADDR);
}

static inline void bt_controller_esco_flush_len_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_ESCO_FLUSH_LEN_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_ESCO_FLUSH_LEN_ESCO_FLUSH_EN_REG_10_TO_15_BITS_ARE_RESERVED_MASK    ((u32)0x0000FC00)
#define BT_CONTROLLER_ESCO_FLUSH_LEN_ESCO_FLUSH_EN_REG_10_TO_15_BITS_ARE_RESERVED_LSB    10
#define BT_CONTROLLER_ESCO_FLUSH_LEN_ESCO_FLUSH_EN_REG_10_TO_15_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000006)
#define BT_CONTROLLER_ESCO_FLUSH_LEN_ESCO_HOST_FLUSH_LENGTH_MASK    ((u32)0x000003FF)
#define BT_CONTROLLER_ESCO_FLUSH_LEN_ESCO_HOST_FLUSH_LENGTH_LSB    0
#define BT_CONTROLLER_ESCO_FLUSH_LEN_ESCO_HOST_FLUSH_LENGTH_WIDTH    ((u32)0x0000000A)

#define BT_CONTROLLER_ESCO_FLUSH_LEN_ESCO_FLUSH_EN_REG_10_TO_15_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_ESCO_FLUSH_LEN_ESCO_HOST_FLUSH_LENGTH_RST    0x0

static inline void bt_controller_esco_flush_len_pack(struct cl_chip *chip, u8 esco_flush_en_reg_10_to_15_bits_are_reserved, u16 esco_host_flush_length)
{
	ASSERT_ERR_CHIP((((u32)esco_flush_en_reg_10_to_15_bits_are_reserved << 10) & ~((u32)0x0000FC00)) == 0);
	ASSERT_ERR_CHIP((((u32)esco_host_flush_length << 0) & ~((u32)0x000003FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ESCO_FLUSH_LEN_ADDR, ((u32)esco_flush_en_reg_10_to_15_bits_are_reserved << 10) | ((u32)esco_host_flush_length << 0));
}

static inline void bt_controller_esco_flush_len_unpack(struct cl_chip *chip, u8 *esco_flush_en_reg_10_to_15_bits_are_reserved, u16 *esco_host_flush_length)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ESCO_FLUSH_LEN_ADDR);

	*esco_flush_en_reg_10_to_15_bits_are_reserved = (local_val & ((u32)0x0000FC00)) >> 10;
	*esco_host_flush_length = (local_val & ((u32)0x000003FF)) >> 0;
}

static inline u8 bt_controller_esco_flush_len_esco_flush_en_reg_10_to_15_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ESCO_FLUSH_LEN_ADDR);

	return (u8)((local_val & ((u32)0x0000FC00)) >> 10);
}

static inline void bt_controller_esco_flush_len_esco_host_flush_length_setf(struct cl_chip *chip, u16 escohostflushlength)
{
	ASSERT_ERR_CHIP((((u32)escohostflushlength << 0) & ~((u32)0x000003FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ESCO_FLUSH_LEN_ADDR, (cl_reg_read(chip, BT_CONTROLLER_ESCO_FLUSH_LEN_ADDR) & ~((u32)0x000003FF)) | ((u32)escohostflushlength << 0));
}

/**
 * @brief TSCO_TESCO_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 Te_SCO                    0x0
 *    07:06 tsco_tesco_reg_6_to_7_bits_are_reserved 0x0
 *    05:03 tsco_tesco_reg_3_to_5_bits_are_reserved 0x0
 *    02:00 Tsco                      0x0
 * </pre>
 */
#define BT_CONTROLLER_TSCO_TESCO_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000330)
#define BT_CONTROLLER_TSCO_TESCO_REG_OFFSET      0x00000330
#define BT_CONTROLLER_TSCO_TESCO_REG_INDEX       0x000000CC
#define BT_CONTROLLER_TSCO_TESCO_REG_RESET       0x00000000

static inline u32 bt_controller_tsco_tesco_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TSCO_TESCO_REG_ADDR);
}

static inline void bt_controller_tsco_tesco_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TSCO_TESCO_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TSCO_TESCO_REG_TE_SCO_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_TSCO_TESCO_REG_TE_SCO_LSB    8
#define BT_CONTROLLER_TSCO_TESCO_REG_TE_SCO_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_TSCO_TESCO_REG_TSCO_TESCO_REG_6_TO_7_BITS_ARE_RESERVED_MASK    ((u32)0x000000C0)
#define BT_CONTROLLER_TSCO_TESCO_REG_TSCO_TESCO_REG_6_TO_7_BITS_ARE_RESERVED_LSB    6
#define BT_CONTROLLER_TSCO_TESCO_REG_TSCO_TESCO_REG_6_TO_7_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_TSCO_TESCO_REG_TSCO_TESCO_REG_3_TO_5_BITS_ARE_RESERVED_MASK    ((u32)0x00000038)
#define BT_CONTROLLER_TSCO_TESCO_REG_TSCO_TESCO_REG_3_TO_5_BITS_ARE_RESERVED_LSB    3
#define BT_CONTROLLER_TSCO_TESCO_REG_TSCO_TESCO_REG_3_TO_5_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_TSCO_TESCO_REG_TSCO_MASK    ((u32)0x00000007)
#define BT_CONTROLLER_TSCO_TESCO_REG_TSCO_LSB    0
#define BT_CONTROLLER_TSCO_TESCO_REG_TSCO_WIDTH    ((u32)0x00000003)

#define BT_CONTROLLER_TSCO_TESCO_REG_TE_SCO_RST    0x0
#define BT_CONTROLLER_TSCO_TESCO_REG_TSCO_TESCO_REG_6_TO_7_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TSCO_TESCO_REG_TSCO_TESCO_REG_3_TO_5_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TSCO_TESCO_REG_TSCO_RST    0x0

static inline void bt_controller_tsco_tesco_reg_pack(struct cl_chip *chip, u8 te_sco, u8 tsco_tesco_reg_6_to_7_bits_are_reserved, u8 tsco_tesco_reg_3_to_5_bits_are_reserved, u8 tsco)
{
	ASSERT_ERR_CHIP((((u32)te_sco << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)tsco_tesco_reg_6_to_7_bits_are_reserved << 6) & ~((u32)0x000000C0)) == 0);
	ASSERT_ERR_CHIP((((u32)tsco_tesco_reg_3_to_5_bits_are_reserved << 3) & ~((u32)0x00000038)) == 0);
	ASSERT_ERR_CHIP((((u32)tsco << 0) & ~((u32)0x00000007)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TSCO_TESCO_REG_ADDR, ((u32)te_sco << 8) | ((u32)tsco_tesco_reg_6_to_7_bits_are_reserved << 6) | ((u32)tsco_tesco_reg_3_to_5_bits_are_reserved << 3) | ((u32)tsco << 0));
}

static inline void bt_controller_tsco_tesco_reg_unpack(struct cl_chip *chip, u8 *te_sco, u8 *tsco_tesco_reg_6_to_7_bits_are_reserved, u8 *tsco_tesco_reg_3_to_5_bits_are_reserved, u8 *tsco)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TSCO_TESCO_REG_ADDR);

	*te_sco = (local_val & ((u32)0x0000FF00)) >> 8;
	*tsco_tesco_reg_6_to_7_bits_are_reserved = (local_val & ((u32)0x000000C0)) >> 6;
	*tsco_tesco_reg_3_to_5_bits_are_reserved = (local_val & ((u32)0x00000038)) >> 3;
	*tsco = (local_val & ((u32)0x00000007)) >> 0;
}

static inline void bt_controller_tsco_tesco_reg_te_sco_setf(struct cl_chip *chip, u8 tesco)
{
	ASSERT_ERR_CHIP((((u32)tesco << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TSCO_TESCO_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TSCO_TESCO_REG_ADDR) & ~((u32)0x0000FF00)) | ((u32)tesco << 8));
}

static inline u8 bt_controller_tsco_tesco_reg_tsco_tesco_reg_6_to_7_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TSCO_TESCO_REG_ADDR);

	return (u8)((local_val & ((u32)0x000000C0)) >> 6);
}

static inline u8 bt_controller_tsco_tesco_reg_tsco_tesco_reg_3_to_5_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TSCO_TESCO_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000038)) >> 3);
}

static inline u8 bt_controller_tsco_tesco_reg_tsco_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TSCO_TESCO_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000007)) >> 0);
}

static inline void bt_controller_tsco_tesco_reg_tsco_setf(struct cl_chip *chip, u8 tsco)
{
	ASSERT_ERR_CHIP((((u32)tsco << 0) & ~((u32)0x00000007)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TSCO_TESCO_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TSCO_TESCO_REG_ADDR) & ~((u32)0x00000007)) | ((u32)tsco << 0));
}

/**
 * @brief WESCO_DSCO_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 wesco                     0x0
 *    07:00 dsco_or_desco             0x0
 * </pre>
 */
#define BT_CONTROLLER_WESCO_DSCO_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000334)
#define BT_CONTROLLER_WESCO_DSCO_REG_OFFSET      0x00000334
#define BT_CONTROLLER_WESCO_DSCO_REG_INDEX       0x000000CD
#define BT_CONTROLLER_WESCO_DSCO_REG_RESET       0x00000000

static inline void bt_controller_wesco_dsco_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_WESCO_DSCO_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_WESCO_DSCO_REG_WESCO_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_WESCO_DSCO_REG_WESCO_LSB    8
#define BT_CONTROLLER_WESCO_DSCO_REG_WESCO_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_WESCO_DSCO_REG_DSCO_OR_DESCO_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_WESCO_DSCO_REG_DSCO_OR_DESCO_LSB    0
#define BT_CONTROLLER_WESCO_DSCO_REG_DSCO_OR_DESCO_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_WESCO_DSCO_REG_WESCO_RST    0x0
#define BT_CONTROLLER_WESCO_DSCO_REG_DSCO_OR_DESCO_RST    0x0

static inline void bt_controller_wesco_dsco_reg_pack(struct cl_chip *chip, u8 wesco, u8 dsco_or_desco)
{
	ASSERT_ERR_CHIP((((u32)wesco << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)dsco_or_desco << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_WESCO_DSCO_REG_ADDR, ((u32)wesco << 8) | ((u32)dsco_or_desco << 0));
}

static inline void bt_controller_wesco_dsco_reg_wesco_setf(struct cl_chip *chip, u8 wesco)
{
	ASSERT_ERR_CHIP((((u32)wesco << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_WESCO_DSCO_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_WESCO_DSCO_REG_ADDR) & ~((u32)0x0000FF00)) | ((u32)wesco << 8));
}

static inline void bt_controller_wesco_dsco_reg_dsco_or_desco_setf(struct cl_chip *chip, u8 dscoordesco)
{
	ASSERT_ERR_CHIP((((u32)dscoordesco << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_WESCO_DSCO_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_WESCO_DSCO_REG_ADDR) & ~((u32)0x000000FF)) | ((u32)dscoordesco << 0));
}

/**
 * @brief ESCO_LT_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:12 esco_type                 0x0
 *    11:10 esco_lt_en_reg_11_10_bits_are_reserved 0x0
 *    09:00 esco_length_9_to_0_bits   0x0
 * </pre>
 */
#define BT_CONTROLLER_ESCO_LT_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000338)
#define BT_CONTROLLER_ESCO_LT_REG_OFFSET      0x00000338
#define BT_CONTROLLER_ESCO_LT_REG_INDEX       0x000000CE
#define BT_CONTROLLER_ESCO_LT_REG_RESET       0x00000000

static inline u32 bt_controller_esco_lt_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_ESCO_LT_REG_ADDR);
}

static inline void bt_controller_esco_lt_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_ESCO_LT_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_ESCO_LT_REG_ESCO_TYPE_MASK    ((u32)0x0000F000)
#define BT_CONTROLLER_ESCO_LT_REG_ESCO_TYPE_LSB    12
#define BT_CONTROLLER_ESCO_LT_REG_ESCO_TYPE_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_ESCO_LT_REG_ESCO_LT_EN_REG_11_10_BITS_ARE_RESERVED_MASK    ((u32)0x00000C00)
#define BT_CONTROLLER_ESCO_LT_REG_ESCO_LT_EN_REG_11_10_BITS_ARE_RESERVED_LSB    10
#define BT_CONTROLLER_ESCO_LT_REG_ESCO_LT_EN_REG_11_10_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_ESCO_LT_REG_ESCO_LENGTH_9_TO_0_BITS_MASK    ((u32)0x000003FF)
#define BT_CONTROLLER_ESCO_LT_REG_ESCO_LENGTH_9_TO_0_BITS_LSB    0
#define BT_CONTROLLER_ESCO_LT_REG_ESCO_LENGTH_9_TO_0_BITS_WIDTH    ((u32)0x0000000A)

#define BT_CONTROLLER_ESCO_LT_REG_ESCO_TYPE_RST    0x0
#define BT_CONTROLLER_ESCO_LT_REG_ESCO_LT_EN_REG_11_10_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_ESCO_LT_REG_ESCO_LENGTH_9_TO_0_BITS_RST    0x0

static inline void bt_controller_esco_lt_reg_pack(struct cl_chip *chip, u8 esco_type, u8 esco_lt_en_reg_11_10_bits_are_reserved, u16 esco_length_9_to_0_bits)
{
	ASSERT_ERR_CHIP((((u32)esco_type << 12) & ~((u32)0x0000F000)) == 0);
	ASSERT_ERR_CHIP((((u32)esco_lt_en_reg_11_10_bits_are_reserved << 10) & ~((u32)0x00000C00)) == 0);
	ASSERT_ERR_CHIP((((u32)esco_length_9_to_0_bits << 0) & ~((u32)0x000003FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ESCO_LT_REG_ADDR, ((u32)esco_type << 12) | ((u32)esco_lt_en_reg_11_10_bits_are_reserved << 10) | ((u32)esco_length_9_to_0_bits << 0));
}

static inline void bt_controller_esco_lt_reg_unpack(struct cl_chip *chip, u8 *esco_type, u8 *esco_lt_en_reg_11_10_bits_are_reserved, u16 *esco_length_9_to_0_bits)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ESCO_LT_REG_ADDR);

	*esco_type = (local_val & ((u32)0x0000F000)) >> 12;
	*esco_lt_en_reg_11_10_bits_are_reserved = (local_val & ((u32)0x00000C00)) >> 10;
	*esco_length_9_to_0_bits = (local_val & ((u32)0x000003FF)) >> 0;
}

static inline void bt_controller_esco_lt_reg_esco_type_setf(struct cl_chip *chip, u8 escotype)
{
	ASSERT_ERR_CHIP((((u32)escotype << 12) & ~((u32)0x0000F000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ESCO_LT_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_ESCO_LT_REG_ADDR) & ~((u32)0x0000F000)) | ((u32)escotype << 12));
}

static inline u8 bt_controller_esco_lt_reg_esco_lt_en_reg_11_10_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ESCO_LT_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000C00)) >> 10);
}

static inline void bt_controller_esco_lt_reg_esco_length_9_to_0_bits_setf(struct cl_chip *chip, u16 escolength9to0bits)
{
	ASSERT_ERR_CHIP((((u32)escolength9to0bits << 0) & ~((u32)0x000003FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ESCO_LT_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_ESCO_LT_REG_ADDR) & ~((u32)0x000003FF)) | ((u32)escolength9to0bits << 0));
}

/**
 * @brief POC_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 Osc_startup_delay         0x0
 *    07:03 Bb_clk_freq_minus_1       0x0
 *    02    Lpo_freq_sel              0
 *    01    Enable_deep_sleep         0
 *    00    po_intr_status_or_Enable_sleep 0
 * </pre>
 */
#define BT_CONTROLLER_POC_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000033C)
#define BT_CONTROLLER_POC_REG_OFFSET      0x0000033C
#define BT_CONTROLLER_POC_REG_INDEX       0x000000CF
#define BT_CONTROLLER_POC_REG_RESET       0x00000000

static inline u32 bt_controller_poc_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_POC_REG_ADDR);
}

static inline void bt_controller_poc_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_POC_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_POC_REG_OSC_STARTUP_DELAY_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_POC_REG_OSC_STARTUP_DELAY_LSB    8
#define BT_CONTROLLER_POC_REG_OSC_STARTUP_DELAY_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_POC_REG_BB_CLK_FREQ_MINUS_1_MASK    ((u32)0x000000F8)
#define BT_CONTROLLER_POC_REG_BB_CLK_FREQ_MINUS_1_LSB    3
#define BT_CONTROLLER_POC_REG_BB_CLK_FREQ_MINUS_1_WIDTH    ((u32)0x00000005)
#define BT_CONTROLLER_POC_REG_LPO_FREQ_SEL_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_POC_REG_LPO_FREQ_SEL_POS    2
#define BT_CONTROLLER_POC_REG_ENABLE_DEEP_SLEEP_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_POC_REG_ENABLE_DEEP_SLEEP_POS    1
#define BT_CONTROLLER_POC_REG_PO_INTR_STATUS_OR_ENABLE_SLEEP_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_POC_REG_PO_INTR_STATUS_OR_ENABLE_SLEEP_POS    0

#define BT_CONTROLLER_POC_REG_OSC_STARTUP_DELAY_RST    0x0
#define BT_CONTROLLER_POC_REG_BB_CLK_FREQ_MINUS_1_RST    0x0
#define BT_CONTROLLER_POC_REG_LPO_FREQ_SEL_RST    0x0
#define BT_CONTROLLER_POC_REG_ENABLE_DEEP_SLEEP_RST    0x0
#define BT_CONTROLLER_POC_REG_PO_INTR_STATUS_OR_ENABLE_SLEEP_RST    0x0

static inline void bt_controller_poc_reg_pack(struct cl_chip *chip, u8 osc_startup_delay, u8 bb_clk_freq_minus_1, u8 lpo_freq_sel, u8 enable_deep_sleep, u8 po_intr_status_or_enable_sleep)
{
	ASSERT_ERR_CHIP((((u32)osc_startup_delay << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)bb_clk_freq_minus_1 << 3) & ~((u32)0x000000F8)) == 0);
	ASSERT_ERR_CHIP((((u32)lpo_freq_sel << 2) & ~((u32)0x00000004)) == 0);
	ASSERT_ERR_CHIP((((u32)enable_deep_sleep << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)po_intr_status_or_enable_sleep << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POC_REG_ADDR, ((u32)osc_startup_delay << 8) | ((u32)bb_clk_freq_minus_1 << 3) | ((u32)lpo_freq_sel << 2) | ((u32)enable_deep_sleep << 1) | ((u32)po_intr_status_or_enable_sleep << 0));
}

static inline void bt_controller_poc_reg_unpack(struct cl_chip *chip, u8 *osc_startup_delay, u8 *bb_clk_freq_minus_1, u8 *lpo_freq_sel, u8 *enable_deep_sleep, u8 *po_intr_status_or_enable_sleep)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POC_REG_ADDR);

	*osc_startup_delay = (local_val & ((u32)0x0000FF00)) >> 8;
	*bb_clk_freq_minus_1 = (local_val & ((u32)0x000000F8)) >> 3;
	*lpo_freq_sel = (local_val & ((u32)0x00000004)) >> 2;
	*enable_deep_sleep = (local_val & ((u32)0x00000002)) >> 1;
	*po_intr_status_or_enable_sleep = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_poc_reg_osc_startup_delay_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POC_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_poc_reg_osc_startup_delay_setf(struct cl_chip *chip, u8 oscstartupdelay)
{
	ASSERT_ERR_CHIP((((u32)oscstartupdelay << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POC_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_POC_REG_ADDR) & ~((u32)0x0000FF00)) | ((u32)oscstartupdelay << 8));
}

static inline u8 bt_controller_poc_reg_bb_clk_freq_minus_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POC_REG_ADDR);

	return (u8)((local_val & ((u32)0x000000F8)) >> 3);
}

static inline void bt_controller_poc_reg_bb_clk_freq_minus_1_setf(struct cl_chip *chip, u8 bbclkfreqminus1)
{
	ASSERT_ERR_CHIP((((u32)bbclkfreqminus1 << 3) & ~((u32)0x000000F8)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POC_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_POC_REG_ADDR) & ~((u32)0x000000F8)) | ((u32)bbclkfreqminus1 << 3));
}

static inline u8 bt_controller_poc_reg_lpo_freq_sel_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POC_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline void bt_controller_poc_reg_lpo_freq_sel_setf(struct cl_chip *chip, u8 lpofreqsel)
{
	ASSERT_ERR_CHIP((((u32)lpofreqsel << 2) & ~((u32)0x00000004)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POC_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_POC_REG_ADDR) & ~((u32)0x00000004)) | ((u32)lpofreqsel << 2));
}

static inline u8 bt_controller_poc_reg_enable_deep_sleep_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POC_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_poc_reg_enable_deep_sleep_setf(struct cl_chip *chip, u8 enabledeepsleep)
{
	ASSERT_ERR_CHIP((((u32)enabledeepsleep << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POC_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_POC_REG_ADDR) & ~((u32)0x00000002)) | ((u32)enabledeepsleep << 1));
}

static inline u8 bt_controller_poc_reg_po_intr_status_or_enable_sleep_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POC_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_poc_reg_po_intr_status_or_enable_sleep_setf(struct cl_chip *chip, u8 pointrstatusorenablesleep)
{
	ASSERT_ERR_CHIP((((u32)pointrstatusorenablesleep << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POC_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_POC_REG_ADDR) & ~((u32)0x00000001)) | ((u32)pointrstatusorenablesleep << 0));
}

/**
 * @brief FTXSTS_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 mask_bits                 0x0
 *    07:04 fifo_address_to_be_flushed 0x0
 *    03:02 fxsts_reg_3_to_4_bits_reserved 0x0
 *    01    tx_fifo_empty             0
 *    00    tx_fifo_full              0
 * </pre>
 */
#define BT_CONTROLLER_FTXSTS_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000340)
#define BT_CONTROLLER_FTXSTS_REG_OFFSET      0x00000340
#define BT_CONTROLLER_FTXSTS_REG_INDEX       0x000000D0
#define BT_CONTROLLER_FTXSTS_REG_RESET       0x00000000

static inline u32 bt_controller_ftxsts_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_FTXSTS_REG_ADDR);
}

static inline void bt_controller_ftxsts_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_FTXSTS_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_FTXSTS_REG_MASK_BITS_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_FTXSTS_REG_MASK_BITS_LSB    8
#define BT_CONTROLLER_FTXSTS_REG_MASK_BITS_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_FTXSTS_REG_FIFO_ADDRESS_TO_BE_FLUSHED_MASK    ((u32)0x000000F0)
#define BT_CONTROLLER_FTXSTS_REG_FIFO_ADDRESS_TO_BE_FLUSHED_LSB    4
#define BT_CONTROLLER_FTXSTS_REG_FIFO_ADDRESS_TO_BE_FLUSHED_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_FTXSTS_REG_FXSTS_REG_3_TO_4_BITS_RESERVED_MASK    ((u32)0x0000000C)
#define BT_CONTROLLER_FTXSTS_REG_FXSTS_REG_3_TO_4_BITS_RESERVED_LSB    2
#define BT_CONTROLLER_FTXSTS_REG_FXSTS_REG_3_TO_4_BITS_RESERVED_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_FTXSTS_REG_TX_FIFO_EMPTY_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_FTXSTS_REG_TX_FIFO_EMPTY_POS    1
#define BT_CONTROLLER_FTXSTS_REG_TX_FIFO_FULL_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_FTXSTS_REG_TX_FIFO_FULL_POS    0

#define BT_CONTROLLER_FTXSTS_REG_MASK_BITS_RST    0x0
#define BT_CONTROLLER_FTXSTS_REG_FIFO_ADDRESS_TO_BE_FLUSHED_RST    0x0
#define BT_CONTROLLER_FTXSTS_REG_FXSTS_REG_3_TO_4_BITS_RESERVED_RST    0x0
#define BT_CONTROLLER_FTXSTS_REG_TX_FIFO_EMPTY_RST    0x0
#define BT_CONTROLLER_FTXSTS_REG_TX_FIFO_FULL_RST    0x0

static inline void bt_controller_ftxsts_reg_pack(struct cl_chip *chip, u8 mask_bits, u8 fifo_address_to_be_flushed, u8 fxsts_reg_3_to_4_bits_reserved, u8 tx_fifo_empty, u8 tx_fifo_full)
{
	ASSERT_ERR_CHIP((((u32)mask_bits << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)fifo_address_to_be_flushed << 4) & ~((u32)0x000000F0)) == 0);
	ASSERT_ERR_CHIP((((u32)fxsts_reg_3_to_4_bits_reserved << 2) & ~((u32)0x0000000C)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_fifo_empty << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_fifo_full << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_FTXSTS_REG_ADDR, ((u32)mask_bits << 8) | ((u32)fifo_address_to_be_flushed << 4) | ((u32)fxsts_reg_3_to_4_bits_reserved << 2) | ((u32)tx_fifo_empty << 1) | ((u32)tx_fifo_full << 0));
}

static inline void bt_controller_ftxsts_reg_unpack(struct cl_chip *chip, u8 *mask_bits, u8 *fifo_address_to_be_flushed, u8 *fxsts_reg_3_to_4_bits_reserved, u8 *tx_fifo_empty, u8 *tx_fifo_full)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FTXSTS_REG_ADDR);

	*mask_bits = (local_val & ((u32)0x0000FF00)) >> 8;
	*fifo_address_to_be_flushed = (local_val & ((u32)0x000000F0)) >> 4;
	*fxsts_reg_3_to_4_bits_reserved = (local_val & ((u32)0x0000000C)) >> 2;
	*tx_fifo_empty = (local_val & ((u32)0x00000002)) >> 1;
	*tx_fifo_full = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_ftxsts_reg_mask_bits_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FTXSTS_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_ftxsts_reg_mask_bits_setf(struct cl_chip *chip, u8 maskbits)
{
	ASSERT_ERR_CHIP((((u32)maskbits << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_FTXSTS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_FTXSTS_REG_ADDR) & ~((u32)0x0000FF00)) | ((u32)maskbits << 8));
}

static inline u8 bt_controller_ftxsts_reg_fifo_address_to_be_flushed_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FTXSTS_REG_ADDR);

	return (u8)((local_val & ((u32)0x000000F0)) >> 4);
}

static inline void bt_controller_ftxsts_reg_fifo_address_to_be_flushed_setf(struct cl_chip *chip, u8 fifoaddresstobeflushed)
{
	ASSERT_ERR_CHIP((((u32)fifoaddresstobeflushed << 4) & ~((u32)0x000000F0)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_FTXSTS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_FTXSTS_REG_ADDR) & ~((u32)0x000000F0)) | ((u32)fifoaddresstobeflushed << 4));
}

static inline u8 bt_controller_ftxsts_reg_fxsts_reg_3_to_4_bits_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FTXSTS_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000000C)) >> 2);
}

static inline u8 bt_controller_ftxsts_reg_tx_fifo_empty_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FTXSTS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline u8 bt_controller_ftxsts_reg_tx_fifo_full_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FTXSTS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

/**
 * @brief CPU_TOPCMTX_FIFO register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 data_by_cpu               0x0
 * </pre>
 */
#define BT_CONTROLLER_CPU_TOPCMTX_FIFO_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000344)
#define BT_CONTROLLER_CPU_TOPCMTX_FIFO_OFFSET      0x00000344
#define BT_CONTROLLER_CPU_TOPCMTX_FIFO_INDEX       0x000000D1
#define BT_CONTROLLER_CPU_TOPCMTX_FIFO_RESET       0x00000000

static inline void bt_controller_cpu_topcmtx_fifo_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_CPU_TOPCMTX_FIFO_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_CPU_TOPCMTX_FIFO_DATA_BY_CPU_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_CPU_TOPCMTX_FIFO_DATA_BY_CPU_LSB    0
#define BT_CONTROLLER_CPU_TOPCMTX_FIFO_DATA_BY_CPU_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_CPU_TOPCMTX_FIFO_DATA_BY_CPU_RST    0x0

static inline void bt_controller_cpu_topcmtx_fifo_data_by_cpu_setf(struct cl_chip *chip, u16 databycpu)
{
	ASSERT_ERR_CHIP((((u32)databycpu << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CPU_TOPCMTX_FIFO_ADDR, (u32)databycpu << 0);
}

/**
 * @brief CPU_TOBBTX_FIFO register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 data_of_txfifo_sco_or_esco 0x0
 * </pre>
 */
#define BT_CONTROLLER_CPU_TOBBTX_FIFO_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000348)
#define BT_CONTROLLER_CPU_TOBBTX_FIFO_OFFSET      0x00000348
#define BT_CONTROLLER_CPU_TOBBTX_FIFO_INDEX       0x000000D2
#define BT_CONTROLLER_CPU_TOBBTX_FIFO_RESET       0x00000000

static inline void bt_controller_cpu_tobbtx_fifo_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_CPU_TOBBTX_FIFO_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_CPU_TOBBTX_FIFO_DATA_OF_TXFIFO_SCO_OR_ESCO_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_CPU_TOBBTX_FIFO_DATA_OF_TXFIFO_SCO_OR_ESCO_LSB    0
#define BT_CONTROLLER_CPU_TOBBTX_FIFO_DATA_OF_TXFIFO_SCO_OR_ESCO_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_CPU_TOBBTX_FIFO_DATA_OF_TXFIFO_SCO_OR_ESCO_RST    0x0

static inline void bt_controller_cpu_tobbtx_fifo_data_of_txfifo_sco_or_esco_setf(struct cl_chip *chip, u16 dataoftxfifoscooresco)
{
	ASSERT_ERR_CHIP((((u32)dataoftxfifoscooresco << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CPU_TOBBTX_FIFO_ADDR, (u32)dataoftxfifoscooresco << 0);
}

/**
 * @brief TXPATH_STS_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    bbtx_full                 0
 *    14:09 cpu_tobbtx_bytes          0x0
 *    08    bbtx_empty                1
 *    07    pcmrx_full                0
 *    06:01 pcmrx_tocpu_bytes         0x0
 *    00    Pcmrx_empty               1
 * </pre>
 */
#define BT_CONTROLLER_TXPATH_STS_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000034C)
#define BT_CONTROLLER_TXPATH_STS_REG_OFFSET      0x0000034C
#define BT_CONTROLLER_TXPATH_STS_REG_INDEX       0x000000D3
#define BT_CONTROLLER_TXPATH_STS_REG_RESET       0x00000101

static inline u32 bt_controller_txpath_sts_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TXPATH_STS_REG_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_TXPATH_STS_REG_BBTX_FULL_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_TXPATH_STS_REG_BBTX_FULL_POS    15
#define BT_CONTROLLER_TXPATH_STS_REG_CPU_TOBBTX_BYTES_MASK    ((u32)0x00007E00)
#define BT_CONTROLLER_TXPATH_STS_REG_CPU_TOBBTX_BYTES_LSB    9
#define BT_CONTROLLER_TXPATH_STS_REG_CPU_TOBBTX_BYTES_WIDTH    ((u32)0x00000006)
#define BT_CONTROLLER_TXPATH_STS_REG_BBTX_EMPTY_BIT    ((u32)0x00000100)
#define BT_CONTROLLER_TXPATH_STS_REG_BBTX_EMPTY_POS    8
#define BT_CONTROLLER_TXPATH_STS_REG_PCMRX_FULL_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_TXPATH_STS_REG_PCMRX_FULL_POS    7
#define BT_CONTROLLER_TXPATH_STS_REG_PCMRX_TOCPU_BYTES_MASK    ((u32)0x0000007E)
#define BT_CONTROLLER_TXPATH_STS_REG_PCMRX_TOCPU_BYTES_LSB    1
#define BT_CONTROLLER_TXPATH_STS_REG_PCMRX_TOCPU_BYTES_WIDTH    ((u32)0x00000006)
#define BT_CONTROLLER_TXPATH_STS_REG_PCMRX_EMPTY_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_TXPATH_STS_REG_PCMRX_EMPTY_POS    0

#define BT_CONTROLLER_TXPATH_STS_REG_BBTX_FULL_RST    0x0
#define BT_CONTROLLER_TXPATH_STS_REG_CPU_TOBBTX_BYTES_RST    0x0
#define BT_CONTROLLER_TXPATH_STS_REG_BBTX_EMPTY_RST    0x1
#define BT_CONTROLLER_TXPATH_STS_REG_PCMRX_FULL_RST    0x0
#define BT_CONTROLLER_TXPATH_STS_REG_PCMRX_TOCPU_BYTES_RST    0x0
#define BT_CONTROLLER_TXPATH_STS_REG_PCMRX_EMPTY_RST    0x1

static inline void bt_controller_txpath_sts_reg_unpack(struct cl_chip *chip, u8 *bbtx_full, u8 *cpu_tobbtx_bytes, u8 *bbtx_empty, u8 *pcmrx_full, u8 *pcmrx_tocpu_bytes, u8 *pcmrx_empty)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TXPATH_STS_REG_ADDR);

	*bbtx_full = (local_val & ((u32)0x00008000)) >> 15;
	*cpu_tobbtx_bytes = (local_val & ((u32)0x00007E00)) >> 9;
	*bbtx_empty = (local_val & ((u32)0x00000100)) >> 8;
	*pcmrx_full = (local_val & ((u32)0x00000080)) >> 7;
	*pcmrx_tocpu_bytes = (local_val & ((u32)0x0000007E)) >> 1;
	*pcmrx_empty = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_txpath_sts_reg_bbtx_full_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TXPATH_STS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline u8 bt_controller_txpath_sts_reg_cpu_tobbtx_bytes_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TXPATH_STS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00007E00)) >> 9);
}

static inline u8 bt_controller_txpath_sts_reg_bbtx_empty_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TXPATH_STS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000100)) >> 8);
}

static inline u8 bt_controller_txpath_sts_reg_pcmrx_full_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TXPATH_STS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline u8 bt_controller_txpath_sts_reg_pcmrx_tocpu_bytes_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TXPATH_STS_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000007E)) >> 1);
}

static inline u8 bt_controller_txpath_sts_reg_pcmrx_empty_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TXPATH_STS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

/**
 * @brief LOW_IF_RX_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 low_if_rx_value           0x0800
 * </pre>
 */
#define BT_CONTROLLER_LOW_IF_RX_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000350)
#define BT_CONTROLLER_LOW_IF_RX_REG_OFFSET      0x00000350
#define BT_CONTROLLER_LOW_IF_RX_REG_INDEX       0x000000D4
#define BT_CONTROLLER_LOW_IF_RX_REG_RESET       0x00000800

static inline u32 bt_controller_low_if_rx_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_LOW_IF_RX_REG_ADDR);
}

static inline void bt_controller_low_if_rx_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_LOW_IF_RX_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_LOW_IF_RX_REG_LOW_IF_RX_VALUE_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_LOW_IF_RX_REG_LOW_IF_RX_VALUE_LSB    0
#define BT_CONTROLLER_LOW_IF_RX_REG_LOW_IF_RX_VALUE_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_LOW_IF_RX_REG_LOW_IF_RX_VALUE_RST    0x0800

static inline u16 bt_controller_low_if_rx_reg_low_if_rx_value_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LOW_IF_RX_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_low_if_rx_reg_low_if_rx_value_setf(struct cl_chip *chip, u16 lowifrxvalue)
{
	ASSERT_ERR_CHIP((((u32)lowifrxvalue << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LOW_IF_RX_REG_ADDR, (u32)lowifrxvalue << 0);
}

/**
 * @brief TOSTS_1_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:01 tosts1_reg_15_11_bits_are_reserved 0x0
 *    00    abort_op_btc              0
 * </pre>
 */
#define BT_CONTROLLER_TOSTS_1_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000354)
#define BT_CONTROLLER_TOSTS_1_REG_OFFSET      0x00000354
#define BT_CONTROLLER_TOSTS_1_REG_INDEX       0x000000D5
#define BT_CONTROLLER_TOSTS_1_REG_RESET       0x00000000

static inline u32 bt_controller_tosts_1_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TOSTS_1_REG_ADDR);
}

static inline void bt_controller_tosts_1_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TOSTS_1_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TOSTS_1_REG_TOSTS_1_REG_15_11_BITS_ARE_RESERVED_MASK    ((u32)0x0000FFFE)
#define BT_CONTROLLER_TOSTS_1_REG_TOSTS_1_REG_15_11_BITS_ARE_RESERVED_LSB    1
#define BT_CONTROLLER_TOSTS_1_REG_TOSTS_1_REG_15_11_BITS_ARE_RESERVED_WIDTH    ((u32)0x0000000F)
#define BT_CONTROLLER_TOSTS_1_REG_ABORT_OP_BTC_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_TOSTS_1_REG_ABORT_OP_BTC_POS    0

#define BT_CONTROLLER_TOSTS_1_REG_TOSTS_1_REG_15_11_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TOSTS_1_REG_ABORT_OP_BTC_RST    0x0

static inline void bt_controller_tosts_1_reg_pack(struct cl_chip *chip, u16 tosts1_reg_15_11_bits_are_reserved, u8 abort_op_btc)
{
	ASSERT_ERR_CHIP((((u32)tosts1_reg_15_11_bits_are_reserved << 1) & ~((u32)0x0000FFFE)) == 0);
	ASSERT_ERR_CHIP((((u32)abort_op_btc << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TOSTS_1_REG_ADDR, ((u32)tosts1_reg_15_11_bits_are_reserved << 1) | ((u32)abort_op_btc << 0));
}

static inline void bt_controller_tosts_1_reg_unpack(struct cl_chip *chip, u16 *tosts1_reg_15_11_bits_are_reserved, u8 *abort_op_btc)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TOSTS_1_REG_ADDR);

	*tosts1_reg_15_11_bits_are_reserved = (local_val & ((u32)0x0000FFFE)) >> 1;
	*abort_op_btc = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u16 bt_controller_tosts_1_reg_tosts_1_reg_15_11_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TOSTS_1_REG_ADDR);

	return (u16)((local_val & ((u32)0x0000FFFE)) >> 1);
}

static inline u8 bt_controller_tosts_1_reg_abort_op_btc_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TOSTS_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_tosts_1_reg_abort_op_btc_setf(struct cl_chip *chip, u8 abortopbtc)
{
	ASSERT_ERR_CHIP((((u32)abortopbtc << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TOSTS_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TOSTS_1_REG_ADDR) & ~((u32)0x00000001)) | ((u32)abortopbtc << 0));
}

/**
 * @brief TOSTS_1_MASK_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:01 tosts1_mask_reg_15_to_1_bits_reserved 0x0
 *    00    time_out_sts1_mask        0
 * </pre>
 */
#define BT_CONTROLLER_TOSTS_1_MASK_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000358)
#define BT_CONTROLLER_TOSTS_1_MASK_REG_OFFSET      0x00000358
#define BT_CONTROLLER_TOSTS_1_MASK_REG_INDEX       0x000000D6
#define BT_CONTROLLER_TOSTS_1_MASK_REG_RESET       0x00000000

static inline u32 bt_controller_tosts_1_mask_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TOSTS_1_MASK_REG_ADDR);
}

static inline void bt_controller_tosts_1_mask_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TOSTS_1_MASK_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TOSTS_1_MASK_REG_TOSTS_1_MASK_REG_15_TO_1_BITS_RESERVED_MASK    ((u32)0x0000FFFE)
#define BT_CONTROLLER_TOSTS_1_MASK_REG_TOSTS_1_MASK_REG_15_TO_1_BITS_RESERVED_LSB    1
#define BT_CONTROLLER_TOSTS_1_MASK_REG_TOSTS_1_MASK_REG_15_TO_1_BITS_RESERVED_WIDTH    ((u32)0x0000000F)
#define BT_CONTROLLER_TOSTS_1_MASK_REG_TIME_OUT_STS_1_MASK_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_TOSTS_1_MASK_REG_TIME_OUT_STS_1_MASK_POS    0

#define BT_CONTROLLER_TOSTS_1_MASK_REG_TOSTS_1_MASK_REG_15_TO_1_BITS_RESERVED_RST    0x0
#define BT_CONTROLLER_TOSTS_1_MASK_REG_TIME_OUT_STS_1_MASK_RST    0x0

static inline void bt_controller_tosts_1_mask_reg_pack(struct cl_chip *chip, u16 tosts1_mask_reg_15_to_1_bits_reserved, u8 time_out_sts1_mask)
{
	ASSERT_ERR_CHIP((((u32)tosts1_mask_reg_15_to_1_bits_reserved << 1) & ~((u32)0x0000FFFE)) == 0);
	ASSERT_ERR_CHIP((((u32)time_out_sts1_mask << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TOSTS_1_MASK_REG_ADDR, ((u32)tosts1_mask_reg_15_to_1_bits_reserved << 1) | ((u32)time_out_sts1_mask << 0));
}

static inline void bt_controller_tosts_1_mask_reg_unpack(struct cl_chip *chip, u16 *tosts1_mask_reg_15_to_1_bits_reserved, u8 *time_out_sts1_mask)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TOSTS_1_MASK_REG_ADDR);

	*tosts1_mask_reg_15_to_1_bits_reserved = (local_val & ((u32)0x0000FFFE)) >> 1;
	*time_out_sts1_mask = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u16 bt_controller_tosts_1_mask_reg_tosts_1_mask_reg_15_to_1_bits_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TOSTS_1_MASK_REG_ADDR);

	return (u16)((local_val & ((u32)0x0000FFFE)) >> 1);
}

static inline u8 bt_controller_tosts_1_mask_reg_time_out_sts_1_mask_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TOSTS_1_MASK_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_tosts_1_mask_reg_time_out_sts_1_mask_setf(struct cl_chip *chip, u8 timeoutsts1mask)
{
	ASSERT_ERR_CHIP((((u32)timeoutsts1mask << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TOSTS_1_MASK_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TOSTS_1_MASK_REG_ADDR) & ~((u32)0x00000001)) | ((u32)timeoutsts1mask << 0));
}

/**
 * @brief RADIO_SEL_EXT register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:13 rx_gain2_downto_0         0x0
 *    12    rf_test_mode              0
 *    11:09 rf_test_data_pat          0x0
 *    08    fw_pos_over               0
 *    07    Trig_acc_or_addr          0
 *    06    lem_match_cmp_en          0
 *    05    Rf_lpbk_Sen_rdptr_en      0
 *    04    Rf_test_pat_mode          0
 *    03    rf_rx_loopback_en         0
 *    02:00 Radio_sel_2_downto_0      0x3
 * </pre>
 */
#define BT_CONTROLLER_RADIO_SEL_EXT_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000035C)
#define BT_CONTROLLER_RADIO_SEL_EXT_OFFSET      0x0000035C
#define BT_CONTROLLER_RADIO_SEL_EXT_INDEX       0x000000D7
#define BT_CONTROLLER_RADIO_SEL_EXT_RESET       0x00000003

static inline u32 bt_controller_radio_sel_ext_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RADIO_SEL_EXT_ADDR);
}

static inline void bt_controller_radio_sel_ext_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RADIO_SEL_EXT_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RADIO_SEL_EXT_RX_GAIN_2_DOWNTO_0_MASK    ((u32)0x0000E000)
#define BT_CONTROLLER_RADIO_SEL_EXT_RX_GAIN_2_DOWNTO_0_LSB    13
#define BT_CONTROLLER_RADIO_SEL_EXT_RX_GAIN_2_DOWNTO_0_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_RADIO_SEL_EXT_RF_TEST_MODE_BIT    ((u32)0x00001000)
#define BT_CONTROLLER_RADIO_SEL_EXT_RF_TEST_MODE_POS    12
#define BT_CONTROLLER_RADIO_SEL_EXT_RF_TEST_DATA_PAT_MASK    ((u32)0x00000E00)
#define BT_CONTROLLER_RADIO_SEL_EXT_RF_TEST_DATA_PAT_LSB    9
#define BT_CONTROLLER_RADIO_SEL_EXT_RF_TEST_DATA_PAT_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_RADIO_SEL_EXT_FW_POS_OVER_BIT    ((u32)0x00000100)
#define BT_CONTROLLER_RADIO_SEL_EXT_FW_POS_OVER_POS    8
#define BT_CONTROLLER_RADIO_SEL_EXT_TRIG_ACC_OR_ADDR_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_RADIO_SEL_EXT_TRIG_ACC_OR_ADDR_POS    7
#define BT_CONTROLLER_RADIO_SEL_EXT_LEM_MATCH_CMP_EN_BIT    ((u32)0x00000040)
#define BT_CONTROLLER_RADIO_SEL_EXT_LEM_MATCH_CMP_EN_POS    6
#define BT_CONTROLLER_RADIO_SEL_EXT_RF_LPBK_SEN_RDPTR_EN_BIT    ((u32)0x00000020)
#define BT_CONTROLLER_RADIO_SEL_EXT_RF_LPBK_SEN_RDPTR_EN_POS    5
#define BT_CONTROLLER_RADIO_SEL_EXT_RF_TEST_PAT_MODE_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_RADIO_SEL_EXT_RF_TEST_PAT_MODE_POS    4
#define BT_CONTROLLER_RADIO_SEL_EXT_RF_RX_LOOPBACK_EN_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_RADIO_SEL_EXT_RF_RX_LOOPBACK_EN_POS    3
#define BT_CONTROLLER_RADIO_SEL_EXT_RADIO_SEL_2_DOWNTO_0_MASK    ((u32)0x00000007)
#define BT_CONTROLLER_RADIO_SEL_EXT_RADIO_SEL_2_DOWNTO_0_LSB    0
#define BT_CONTROLLER_RADIO_SEL_EXT_RADIO_SEL_2_DOWNTO_0_WIDTH    ((u32)0x00000003)

#define BT_CONTROLLER_RADIO_SEL_EXT_RX_GAIN_2_DOWNTO_0_RST    0x0
#define BT_CONTROLLER_RADIO_SEL_EXT_RF_TEST_MODE_RST    0x0
#define BT_CONTROLLER_RADIO_SEL_EXT_RF_TEST_DATA_PAT_RST    0x0
#define BT_CONTROLLER_RADIO_SEL_EXT_FW_POS_OVER_RST    0x0
#define BT_CONTROLLER_RADIO_SEL_EXT_TRIG_ACC_OR_ADDR_RST    0x0
#define BT_CONTROLLER_RADIO_SEL_EXT_LEM_MATCH_CMP_EN_RST    0x0
#define BT_CONTROLLER_RADIO_SEL_EXT_RF_LPBK_SEN_RDPTR_EN_RST    0x0
#define BT_CONTROLLER_RADIO_SEL_EXT_RF_TEST_PAT_MODE_RST    0x0
#define BT_CONTROLLER_RADIO_SEL_EXT_RF_RX_LOOPBACK_EN_RST    0x0
#define BT_CONTROLLER_RADIO_SEL_EXT_RADIO_SEL_2_DOWNTO_0_RST    0x3

static inline void bt_controller_radio_sel_ext_pack(struct cl_chip *chip, u8 rx_gain2_downto_0, u8 rf_test_mode, u8 rf_test_data_pat, u8 fw_pos_over, u8 trig_acc_or_addr, u8 lem_match_cmp_en, u8 rf_lpbk_sen_rdptr_en, u8 rf_test_pat_mode, u8 rf_rx_loopback_en, u8 radio_sel_2_downto_0)
{
	ASSERT_ERR_CHIP((((u32)rx_gain2_downto_0 << 13) & ~((u32)0x0000E000)) == 0);
	ASSERT_ERR_CHIP((((u32)rf_test_mode << 12) & ~((u32)0x00001000)) == 0);
	ASSERT_ERR_CHIP((((u32)rf_test_data_pat << 9) & ~((u32)0x00000E00)) == 0);
	ASSERT_ERR_CHIP((((u32)fw_pos_over << 8) & ~((u32)0x00000100)) == 0);
	ASSERT_ERR_CHIP((((u32)trig_acc_or_addr << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)lem_match_cmp_en << 6) & ~((u32)0x00000040)) == 0);
	ASSERT_ERR_CHIP((((u32)rf_lpbk_sen_rdptr_en << 5) & ~((u32)0x00000020)) == 0);
	ASSERT_ERR_CHIP((((u32)rf_test_pat_mode << 4) & ~((u32)0x00000010)) == 0);
	ASSERT_ERR_CHIP((((u32)rf_rx_loopback_en << 3) & ~((u32)0x00000008)) == 0);
	ASSERT_ERR_CHIP((((u32)radio_sel_2_downto_0 << 0) & ~((u32)0x00000007)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_SEL_EXT_ADDR, ((u32)rx_gain2_downto_0 << 13) | ((u32)rf_test_mode << 12) | ((u32)rf_test_data_pat << 9) | ((u32)fw_pos_over << 8) | ((u32)trig_acc_or_addr << 7) | ((u32)lem_match_cmp_en << 6) | ((u32)rf_lpbk_sen_rdptr_en << 5) | ((u32)rf_test_pat_mode << 4) | ((u32)rf_rx_loopback_en << 3) | ((u32)radio_sel_2_downto_0 << 0));
}

static inline void bt_controller_radio_sel_ext_unpack(struct cl_chip *chip, u8 *rx_gain2_downto_0, u8 *rf_test_mode, u8 *rf_test_data_pat, u8 *fw_pos_over, u8 *trig_acc_or_addr, u8 *lem_match_cmp_en, u8 *rf_lpbk_sen_rdptr_en, u8 *rf_test_pat_mode, u8 *rf_rx_loopback_en, u8 *radio_sel_2_downto_0)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_SEL_EXT_ADDR);

	*rx_gain2_downto_0 = (local_val & ((u32)0x0000E000)) >> 13;
	*rf_test_mode = (local_val & ((u32)0x00001000)) >> 12;
	*rf_test_data_pat = (local_val & ((u32)0x00000E00)) >> 9;
	*fw_pos_over = (local_val & ((u32)0x00000100)) >> 8;
	*trig_acc_or_addr = (local_val & ((u32)0x00000080)) >> 7;
	*lem_match_cmp_en = (local_val & ((u32)0x00000040)) >> 6;
	*rf_lpbk_sen_rdptr_en = (local_val & ((u32)0x00000020)) >> 5;
	*rf_test_pat_mode = (local_val & ((u32)0x00000010)) >> 4;
	*rf_rx_loopback_en = (local_val & ((u32)0x00000008)) >> 3;
	*radio_sel_2_downto_0 = (local_val & ((u32)0x00000007)) >> 0;
}

static inline void bt_controller_radio_sel_ext_rx_gain_2_downto_0_setf(struct cl_chip *chip, u8 rxgain2downto0)
{
	ASSERT_ERR_CHIP((((u32)rxgain2downto0 << 13) & ~((u32)0x0000E000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_SEL_EXT_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RADIO_SEL_EXT_ADDR) & ~((u32)0x0000E000)) | ((u32)rxgain2downto0 << 13));
}

static inline void bt_controller_radio_sel_ext_rf_test_mode_setf(struct cl_chip *chip, u8 rftestmode)
{
	ASSERT_ERR_CHIP((((u32)rftestmode << 12) & ~((u32)0x00001000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_SEL_EXT_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RADIO_SEL_EXT_ADDR) & ~((u32)0x00001000)) | ((u32)rftestmode << 12));
}

static inline void bt_controller_radio_sel_ext_rf_test_data_pat_setf(struct cl_chip *chip, u8 rftestdatapat)
{
	ASSERT_ERR_CHIP((((u32)rftestdatapat << 9) & ~((u32)0x00000E00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_SEL_EXT_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RADIO_SEL_EXT_ADDR) & ~((u32)0x00000E00)) | ((u32)rftestdatapat << 9));
}

static inline void bt_controller_radio_sel_ext_fw_pos_over_setf(struct cl_chip *chip, u8 fwposover)
{
	ASSERT_ERR_CHIP((((u32)fwposover << 8) & ~((u32)0x00000100)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_SEL_EXT_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RADIO_SEL_EXT_ADDR) & ~((u32)0x00000100)) | ((u32)fwposover << 8));
}

static inline void bt_controller_radio_sel_ext_trig_acc_or_addr_setf(struct cl_chip *chip, u8 trigaccoraddr)
{
	ASSERT_ERR_CHIP((((u32)trigaccoraddr << 7) & ~((u32)0x00000080)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_SEL_EXT_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RADIO_SEL_EXT_ADDR) & ~((u32)0x00000080)) | ((u32)trigaccoraddr << 7));
}

static inline u8 bt_controller_radio_sel_ext_lem_match_cmp_en_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_SEL_EXT_ADDR);

	return (u8)((local_val & ((u32)0x00000040)) >> 6);
}

static inline void bt_controller_radio_sel_ext_lem_match_cmp_en_setf(struct cl_chip *chip, u8 lemmatchcmpen)
{
	ASSERT_ERR_CHIP((((u32)lemmatchcmpen << 6) & ~((u32)0x00000040)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_SEL_EXT_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RADIO_SEL_EXT_ADDR) & ~((u32)0x00000040)) | ((u32)lemmatchcmpen << 6));
}

static inline u8 bt_controller_radio_sel_ext_rf_lpbk_sen_rdptr_en_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_SEL_EXT_ADDR);

	return (u8)((local_val & ((u32)0x00000020)) >> 5);
}

static inline void bt_controller_radio_sel_ext_rf_lpbk_sen_rdptr_en_setf(struct cl_chip *chip, u8 rflpbksenrdptren)
{
	ASSERT_ERR_CHIP((((u32)rflpbksenrdptren << 5) & ~((u32)0x00000020)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_SEL_EXT_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RADIO_SEL_EXT_ADDR) & ~((u32)0x00000020)) | ((u32)rflpbksenrdptren << 5));
}

static inline void bt_controller_radio_sel_ext_rf_test_pat_mode_setf(struct cl_chip *chip, u8 rftestpatmode)
{
	ASSERT_ERR_CHIP((((u32)rftestpatmode << 4) & ~((u32)0x00000010)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_SEL_EXT_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RADIO_SEL_EXT_ADDR) & ~((u32)0x00000010)) | ((u32)rftestpatmode << 4));
}

static inline u8 bt_controller_radio_sel_ext_rf_rx_loopback_en_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_SEL_EXT_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline void bt_controller_radio_sel_ext_rf_rx_loopback_en_setf(struct cl_chip *chip, u8 rfrxloopbacken)
{
	ASSERT_ERR_CHIP((((u32)rfrxloopbacken << 3) & ~((u32)0x00000008)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_SEL_EXT_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RADIO_SEL_EXT_ADDR) & ~((u32)0x00000008)) | ((u32)rfrxloopbacken << 3));
}

static inline void bt_controller_radio_sel_ext_radio_sel_2_downto_0_setf(struct cl_chip *chip, u8 radiosel2downto0)
{
	ASSERT_ERR_CHIP((((u32)radiosel2downto0 << 0) & ~((u32)0x00000007)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_SEL_EXT_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RADIO_SEL_EXT_ADDR) & ~((u32)0x00000007)) | ((u32)radiosel2downto0 << 0));
}

/**
 * @brief RADIO_CNTRL_EXT register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15    radio_cntrl_ext_host_rw   0
 *    14:00 radio_cntrl_ext_host_addr_or_datain_bits_14_downto_0 0x0
 * </pre>
 */
#define BT_CONTROLLER_RADIO_CNTRL_EXT_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000360)
#define BT_CONTROLLER_RADIO_CNTRL_EXT_OFFSET      0x00000360
#define BT_CONTROLLER_RADIO_CNTRL_EXT_INDEX       0x000000D8
#define BT_CONTROLLER_RADIO_CNTRL_EXT_RESET       0x00000000

static inline void bt_controller_radio_cntrl_ext_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RADIO_CNTRL_EXT_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RADIO_CNTRL_EXT_RADIO_CNTRL_EXT_HOST_RW_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_RADIO_CNTRL_EXT_RADIO_CNTRL_EXT_HOST_RW_POS    15
#define BT_CONTROLLER_RADIO_CNTRL_EXT_RADIO_CNTRL_EXT_HOST_ADDR_OR_DATAIN_BITS_14_DOWNTO_0_MASK    ((u32)0x00007FFF)
#define BT_CONTROLLER_RADIO_CNTRL_EXT_RADIO_CNTRL_EXT_HOST_ADDR_OR_DATAIN_BITS_14_DOWNTO_0_LSB    0
#define BT_CONTROLLER_RADIO_CNTRL_EXT_RADIO_CNTRL_EXT_HOST_ADDR_OR_DATAIN_BITS_14_DOWNTO_0_WIDTH    ((u32)0x0000000F)

#define BT_CONTROLLER_RADIO_CNTRL_EXT_RADIO_CNTRL_EXT_HOST_RW_RST    0x0
#define BT_CONTROLLER_RADIO_CNTRL_EXT_RADIO_CNTRL_EXT_HOST_ADDR_OR_DATAIN_BITS_14_DOWNTO_0_RST    0x0

static inline void bt_controller_radio_cntrl_ext_pack(struct cl_chip *chip, u8 radio_cntrl_ext_host_rw, u16 radio_cntrl_ext_host_addr_or_datain_bits_14_downto_0)
{
	ASSERT_ERR_CHIP((((u32)radio_cntrl_ext_host_rw << 15) & ~((u32)0x00008000)) == 0);
	ASSERT_ERR_CHIP((((u32)radio_cntrl_ext_host_addr_or_datain_bits_14_downto_0 << 0) & ~((u32)0x00007FFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_CNTRL_EXT_ADDR, ((u32)radio_cntrl_ext_host_rw << 15) | ((u32)radio_cntrl_ext_host_addr_or_datain_bits_14_downto_0 << 0));
}

static inline void bt_controller_radio_cntrl_ext_radio_cntrl_ext_host_rw_setf(struct cl_chip *chip, u8 radiocntrlexthostrw)
{
	ASSERT_ERR_CHIP((((u32)radiocntrlexthostrw << 15) & ~((u32)0x00008000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_CNTRL_EXT_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RADIO_CNTRL_EXT_ADDR) & ~((u32)0x00008000)) | ((u32)radiocntrlexthostrw << 15));
}

static inline void bt_controller_radio_cntrl_ext_radio_cntrl_ext_host_addr_or_datain_bits_14_downto_0_setf(struct cl_chip *chip, u16 radiocntrlexthostaddrordatainbits14downto0)
{
	ASSERT_ERR_CHIP((((u32)radiocntrlexthostaddrordatainbits14downto0 << 0) & ~((u32)0x00007FFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_CNTRL_EXT_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RADIO_CNTRL_EXT_ADDR) & ~((u32)0x00007FFF)) | ((u32)radiocntrlexthostaddrordatainbits14downto0 << 0));
}

/**
 * @brief ESCO_END_STATUS_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 lut_fsm_monitor_7_to_0_bits 0xF0
 *    07    esco_end_sts_reg_7th_bit_is_reserved 0
 *    06:00 Esco_end_status           0x0
 * </pre>
 */
#define BT_CONTROLLER_ESCO_END_STATUS_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000364)
#define BT_CONTROLLER_ESCO_END_STATUS_REG_OFFSET      0x00000364
#define BT_CONTROLLER_ESCO_END_STATUS_REG_INDEX       0x000000D9
#define BT_CONTROLLER_ESCO_END_STATUS_REG_RESET       0x0000F000

static inline u32 bt_controller_esco_end_status_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_ESCO_END_STATUS_REG_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_ESCO_END_STATUS_REG_LUT_FSM_MONITOR_7_TO_0_BITS_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_ESCO_END_STATUS_REG_LUT_FSM_MONITOR_7_TO_0_BITS_LSB    8
#define BT_CONTROLLER_ESCO_END_STATUS_REG_LUT_FSM_MONITOR_7_TO_0_BITS_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_ESCO_END_STATUS_REG_ESCO_END_STS_REG_7_TH_BIT_IS_RESERVED_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_ESCO_END_STATUS_REG_ESCO_END_STS_REG_7_TH_BIT_IS_RESERVED_POS    7
#define BT_CONTROLLER_ESCO_END_STATUS_REG_ESCO_END_STATUS_MASK    ((u32)0x0000007F)
#define BT_CONTROLLER_ESCO_END_STATUS_REG_ESCO_END_STATUS_LSB    0
#define BT_CONTROLLER_ESCO_END_STATUS_REG_ESCO_END_STATUS_WIDTH    ((u32)0x00000007)

#define BT_CONTROLLER_ESCO_END_STATUS_REG_LUT_FSM_MONITOR_7_TO_0_BITS_RST    0xF0
#define BT_CONTROLLER_ESCO_END_STATUS_REG_ESCO_END_STS_REG_7_TH_BIT_IS_RESERVED_RST    0x0
#define BT_CONTROLLER_ESCO_END_STATUS_REG_ESCO_END_STATUS_RST    0x0

static inline void bt_controller_esco_end_status_reg_unpack(struct cl_chip *chip, u8 *lut_fsm_monitor_7_to_0_bits, u8 *esco_end_sts_reg_7th_bit_is_reserved, u8 *esco_end_status)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ESCO_END_STATUS_REG_ADDR);

	*lut_fsm_monitor_7_to_0_bits = (local_val & ((u32)0x0000FF00)) >> 8;
	*esco_end_sts_reg_7th_bit_is_reserved = (local_val & ((u32)0x00000080)) >> 7;
	*esco_end_status = (local_val & ((u32)0x0000007F)) >> 0;
}

static inline u8 bt_controller_esco_end_status_reg_lut_fsm_monitor_7_to_0_bits_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ESCO_END_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline u8 bt_controller_esco_end_status_reg_esco_end_sts_reg_7_th_bit_is_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ESCO_END_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline u8 bt_controller_esco_end_status_reg_esco_end_status_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ESCO_END_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000007F)) >> 0);
}

/**
 * @brief ESCO_TX_TYPE register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:10 Esco_Packet_Type          0x0
 *    09:00 esco_tx_type_reg_9_to_0_bits_are_reserved 0x0
 * </pre>
 */
#define BT_CONTROLLER_ESCO_TX_TYPE_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000368)
#define BT_CONTROLLER_ESCO_TX_TYPE_OFFSET      0x00000368
#define BT_CONTROLLER_ESCO_TX_TYPE_INDEX       0x000000DA
#define BT_CONTROLLER_ESCO_TX_TYPE_RESET       0x00000000

static inline u32 bt_controller_esco_tx_type_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_ESCO_TX_TYPE_ADDR);
}

static inline void bt_controller_esco_tx_type_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_ESCO_TX_TYPE_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_ESCO_TX_TYPE_ESCO_PACKET_TYPE_MASK    ((u32)0x0000FC00)
#define BT_CONTROLLER_ESCO_TX_TYPE_ESCO_PACKET_TYPE_LSB    10
#define BT_CONTROLLER_ESCO_TX_TYPE_ESCO_PACKET_TYPE_WIDTH    ((u32)0x00000006)
#define BT_CONTROLLER_ESCO_TX_TYPE_ESCO_TX_TYPE_REG_9_TO_0_BITS_ARE_RESERVED_MASK    ((u32)0x000003FF)
#define BT_CONTROLLER_ESCO_TX_TYPE_ESCO_TX_TYPE_REG_9_TO_0_BITS_ARE_RESERVED_LSB    0
#define BT_CONTROLLER_ESCO_TX_TYPE_ESCO_TX_TYPE_REG_9_TO_0_BITS_ARE_RESERVED_WIDTH    ((u32)0x0000000A)

#define BT_CONTROLLER_ESCO_TX_TYPE_ESCO_PACKET_TYPE_RST    0x0
#define BT_CONTROLLER_ESCO_TX_TYPE_ESCO_TX_TYPE_REG_9_TO_0_BITS_ARE_RESERVED_RST    0x0

static inline void bt_controller_esco_tx_type_pack(struct cl_chip *chip, u8 esco_packet_type, u16 esco_tx_type_reg_9_to_0_bits_are_reserved)
{
	ASSERT_ERR_CHIP((((u32)esco_packet_type << 10) & ~((u32)0x0000FC00)) == 0);
	ASSERT_ERR_CHIP((((u32)esco_tx_type_reg_9_to_0_bits_are_reserved << 0) & ~((u32)0x000003FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ESCO_TX_TYPE_ADDR, ((u32)esco_packet_type << 10) | ((u32)esco_tx_type_reg_9_to_0_bits_are_reserved << 0));
}

static inline void bt_controller_esco_tx_type_unpack(struct cl_chip *chip, u8 *esco_packet_type, u16 *esco_tx_type_reg_9_to_0_bits_are_reserved)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ESCO_TX_TYPE_ADDR);

	*esco_packet_type = (local_val & ((u32)0x0000FC00)) >> 10;
	*esco_tx_type_reg_9_to_0_bits_are_reserved = (local_val & ((u32)0x000003FF)) >> 0;
}

static inline void bt_controller_esco_tx_type_esco_packet_type_setf(struct cl_chip *chip, u8 escopackettype)
{
	ASSERT_ERR_CHIP((((u32)escopackettype << 10) & ~((u32)0x0000FC00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ESCO_TX_TYPE_ADDR, (cl_reg_read(chip, BT_CONTROLLER_ESCO_TX_TYPE_ADDR) & ~((u32)0x0000FC00)) | ((u32)escopackettype << 10));
}

static inline u16 bt_controller_esco_tx_type_esco_tx_type_reg_9_to_0_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ESCO_TX_TYPE_ADDR);

	return (u16)((local_val & ((u32)0x000003FF)) >> 0);
}

/**
 * @brief RF_PROG_DATA_11_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 rf_prog_data1_15downto0   0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PROG_DATA_11_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000036C)
#define BT_CONTROLLER_RF_PROG_DATA_11_REG_OFFSET      0x0000036C
#define BT_CONTROLLER_RF_PROG_DATA_11_REG_INDEX       0x000000DB
#define BT_CONTROLLER_RF_PROG_DATA_11_REG_RESET       0x00000000

static inline u32 bt_controller_rf_prog_data_11_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PROG_DATA_11_REG_ADDR);
}

static inline void bt_controller_rf_prog_data_11_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PROG_DATA_11_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PROG_DATA_11_REG_RF_PROG_DATA_1_15_DOWNTO_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_RF_PROG_DATA_11_REG_RF_PROG_DATA_1_15_DOWNTO_0_LSB    0
#define BT_CONTROLLER_RF_PROG_DATA_11_REG_RF_PROG_DATA_1_15_DOWNTO_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_RF_PROG_DATA_11_REG_RF_PROG_DATA_1_15_DOWNTO_0_RST    0x0

static inline u16 bt_controller_rf_prog_data_11_reg_rf_prog_data_1_15_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PROG_DATA_11_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_rf_prog_data_11_reg_rf_prog_data_1_15_downto_0_setf(struct cl_chip *chip, u16 rfprogdata115downto0)
{
	ASSERT_ERR_CHIP((((u32)rfprogdata115downto0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PROG_DATA_11_REG_ADDR, (u32)rfprogdata115downto0 << 0);
}

/**
 * @brief RF_PROG_DATA_12_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 rf_prog_data1_31downto16  0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PROG_DATA_12_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000370)
#define BT_CONTROLLER_RF_PROG_DATA_12_REG_OFFSET      0x00000370
#define BT_CONTROLLER_RF_PROG_DATA_12_REG_INDEX       0x000000DC
#define BT_CONTROLLER_RF_PROG_DATA_12_REG_RESET       0x00000000

static inline u32 bt_controller_rf_prog_data_12_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PROG_DATA_12_REG_ADDR);
}

static inline void bt_controller_rf_prog_data_12_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PROG_DATA_12_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PROG_DATA_12_REG_RF_PROG_DATA_1_31_DOWNTO_16_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_RF_PROG_DATA_12_REG_RF_PROG_DATA_1_31_DOWNTO_16_LSB    0
#define BT_CONTROLLER_RF_PROG_DATA_12_REG_RF_PROG_DATA_1_31_DOWNTO_16_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_RF_PROG_DATA_12_REG_RF_PROG_DATA_1_31_DOWNTO_16_RST    0x0

static inline u16 bt_controller_rf_prog_data_12_reg_rf_prog_data_1_31_downto_16_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PROG_DATA_12_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_rf_prog_data_12_reg_rf_prog_data_1_31_downto_16_setf(struct cl_chip *chip, u16 rfprogdata131downto16)
{
	ASSERT_ERR_CHIP((((u32)rfprogdata131downto16 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PROG_DATA_12_REG_ADDR, (u32)rfprogdata131downto16 << 0);
}

/**
 * @brief RF_PROG_DATA_21_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 rf_prog_data2_15downto0   0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PROG_DATA_21_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000374)
#define BT_CONTROLLER_RF_PROG_DATA_21_REG_OFFSET      0x00000374
#define BT_CONTROLLER_RF_PROG_DATA_21_REG_INDEX       0x000000DD
#define BT_CONTROLLER_RF_PROG_DATA_21_REG_RESET       0x00000000

static inline u32 bt_controller_rf_prog_data_21_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PROG_DATA_21_REG_ADDR);
}

static inline void bt_controller_rf_prog_data_21_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PROG_DATA_21_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PROG_DATA_21_REG_RF_PROG_DATA_2_15_DOWNTO_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_RF_PROG_DATA_21_REG_RF_PROG_DATA_2_15_DOWNTO_0_LSB    0
#define BT_CONTROLLER_RF_PROG_DATA_21_REG_RF_PROG_DATA_2_15_DOWNTO_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_RF_PROG_DATA_21_REG_RF_PROG_DATA_2_15_DOWNTO_0_RST    0x0

static inline u16 bt_controller_rf_prog_data_21_reg_rf_prog_data_2_15_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PROG_DATA_21_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_rf_prog_data_21_reg_rf_prog_data_2_15_downto_0_setf(struct cl_chip *chip, u16 rfprogdata215downto0)
{
	ASSERT_ERR_CHIP((((u32)rfprogdata215downto0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PROG_DATA_21_REG_ADDR, (u32)rfprogdata215downto0 << 0);
}

/**
 * @brief RF_PROG_DATA_22_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 rf_prog_data2_31downto16  0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PROG_DATA_22_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000378)
#define BT_CONTROLLER_RF_PROG_DATA_22_REG_OFFSET      0x00000378
#define BT_CONTROLLER_RF_PROG_DATA_22_REG_INDEX       0x000000DE
#define BT_CONTROLLER_RF_PROG_DATA_22_REG_RESET       0x00000000

static inline u32 bt_controller_rf_prog_data_22_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PROG_DATA_22_REG_ADDR);
}

static inline void bt_controller_rf_prog_data_22_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PROG_DATA_22_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PROG_DATA_22_REG_RF_PROG_DATA_2_31_DOWNTO_16_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_RF_PROG_DATA_22_REG_RF_PROG_DATA_2_31_DOWNTO_16_LSB    0
#define BT_CONTROLLER_RF_PROG_DATA_22_REG_RF_PROG_DATA_2_31_DOWNTO_16_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_RF_PROG_DATA_22_REG_RF_PROG_DATA_2_31_DOWNTO_16_RST    0x0

static inline u16 bt_controller_rf_prog_data_22_reg_rf_prog_data_2_31_downto_16_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PROG_DATA_22_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_rf_prog_data_22_reg_rf_prog_data_2_31_downto_16_setf(struct cl_chip *chip, u16 rfprogdata231downto16)
{
	ASSERT_ERR_CHIP((((u32)rfprogdata231downto16 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PROG_DATA_22_REG_ADDR, (u32)rfprogdata231downto16 << 0);
}

/**
 * @brief RF_PROG_DATA_31_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 rf_prog_data3_15downto0   0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PROG_DATA_31_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000037C)
#define BT_CONTROLLER_RF_PROG_DATA_31_REG_OFFSET      0x0000037C
#define BT_CONTROLLER_RF_PROG_DATA_31_REG_INDEX       0x000000DF
#define BT_CONTROLLER_RF_PROG_DATA_31_REG_RESET       0x00000000

static inline u32 bt_controller_rf_prog_data_31_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PROG_DATA_31_REG_ADDR);
}

static inline void bt_controller_rf_prog_data_31_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PROG_DATA_31_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PROG_DATA_31_REG_RF_PROG_DATA_3_15_DOWNTO_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_RF_PROG_DATA_31_REG_RF_PROG_DATA_3_15_DOWNTO_0_LSB    0
#define BT_CONTROLLER_RF_PROG_DATA_31_REG_RF_PROG_DATA_3_15_DOWNTO_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_RF_PROG_DATA_31_REG_RF_PROG_DATA_3_15_DOWNTO_0_RST    0x0

static inline u16 bt_controller_rf_prog_data_31_reg_rf_prog_data_3_15_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PROG_DATA_31_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_rf_prog_data_31_reg_rf_prog_data_3_15_downto_0_setf(struct cl_chip *chip, u16 rfprogdata315downto0)
{
	ASSERT_ERR_CHIP((((u32)rfprogdata315downto0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PROG_DATA_31_REG_ADDR, (u32)rfprogdata315downto0 << 0);
}

/**
 * @brief RF_PROG_DATA_32_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 rf_prog_data3_31downto16  0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PROG_DATA_32_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000380)
#define BT_CONTROLLER_RF_PROG_DATA_32_REG_OFFSET      0x00000380
#define BT_CONTROLLER_RF_PROG_DATA_32_REG_INDEX       0x000000E0
#define BT_CONTROLLER_RF_PROG_DATA_32_REG_RESET       0x00000000

static inline u32 bt_controller_rf_prog_data_32_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PROG_DATA_32_REG_ADDR);
}

static inline void bt_controller_rf_prog_data_32_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PROG_DATA_32_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PROG_DATA_32_REG_RF_PROG_DATA_3_31_DOWNTO_16_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_RF_PROG_DATA_32_REG_RF_PROG_DATA_3_31_DOWNTO_16_LSB    0
#define BT_CONTROLLER_RF_PROG_DATA_32_REG_RF_PROG_DATA_3_31_DOWNTO_16_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_RF_PROG_DATA_32_REG_RF_PROG_DATA_3_31_DOWNTO_16_RST    0x0

static inline u16 bt_controller_rf_prog_data_32_reg_rf_prog_data_3_31_downto_16_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PROG_DATA_32_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_rf_prog_data_32_reg_rf_prog_data_3_31_downto_16_setf(struct cl_chip *chip, u16 rfprogdata331downto16)
{
	ASSERT_ERR_CHIP((((u32)rfprogdata331downto16 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PROG_DATA_32_REG_ADDR, (u32)rfprogdata331downto16 << 0);
}

/**
 * @brief RF_PROG_DATA_41_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 rf_prog_data4_15downto0   0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PROG_DATA_41_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000384)
#define BT_CONTROLLER_RF_PROG_DATA_41_REG_OFFSET      0x00000384
#define BT_CONTROLLER_RF_PROG_DATA_41_REG_INDEX       0x000000E1
#define BT_CONTROLLER_RF_PROG_DATA_41_REG_RESET       0x00000000

static inline u32 bt_controller_rf_prog_data_41_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PROG_DATA_41_REG_ADDR);
}

static inline void bt_controller_rf_prog_data_41_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PROG_DATA_41_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PROG_DATA_41_REG_RF_PROG_DATA_4_15_DOWNTO_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_RF_PROG_DATA_41_REG_RF_PROG_DATA_4_15_DOWNTO_0_LSB    0
#define BT_CONTROLLER_RF_PROG_DATA_41_REG_RF_PROG_DATA_4_15_DOWNTO_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_RF_PROG_DATA_41_REG_RF_PROG_DATA_4_15_DOWNTO_0_RST    0x0

static inline u16 bt_controller_rf_prog_data_41_reg_rf_prog_data_4_15_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PROG_DATA_41_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_rf_prog_data_41_reg_rf_prog_data_4_15_downto_0_setf(struct cl_chip *chip, u16 rfprogdata415downto0)
{
	ASSERT_ERR_CHIP((((u32)rfprogdata415downto0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PROG_DATA_41_REG_ADDR, (u32)rfprogdata415downto0 << 0);
}

/**
 * @brief RF_PROG_DATA_42_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 rf_prog_data4_31downto16  0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PROG_DATA_42_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000388)
#define BT_CONTROLLER_RF_PROG_DATA_42_REG_OFFSET      0x00000388
#define BT_CONTROLLER_RF_PROG_DATA_42_REG_INDEX       0x000000E2
#define BT_CONTROLLER_RF_PROG_DATA_42_REG_RESET       0x00000000

static inline u32 bt_controller_rf_prog_data_42_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PROG_DATA_42_REG_ADDR);
}

static inline void bt_controller_rf_prog_data_42_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PROG_DATA_42_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PROG_DATA_42_REG_RF_PROG_DATA_4_31_DOWNTO_16_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_RF_PROG_DATA_42_REG_RF_PROG_DATA_4_31_DOWNTO_16_LSB    0
#define BT_CONTROLLER_RF_PROG_DATA_42_REG_RF_PROG_DATA_4_31_DOWNTO_16_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_RF_PROG_DATA_42_REG_RF_PROG_DATA_4_31_DOWNTO_16_RST    0x0

static inline u16 bt_controller_rf_prog_data_42_reg_rf_prog_data_4_31_downto_16_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PROG_DATA_42_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_rf_prog_data_42_reg_rf_prog_data_4_31_downto_16_setf(struct cl_chip *chip, u16 rfprogdata431downto16)
{
	ASSERT_ERR_CHIP((((u32)rfprogdata431downto16 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PROG_DATA_42_REG_ADDR, (u32)rfprogdata431downto16 << 0);
}

/**
 * @brief RF_PROG_DATA_51_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 rf_prog_data5_15downto0   0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PROG_DATA_51_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000038C)
#define BT_CONTROLLER_RF_PROG_DATA_51_REG_OFFSET      0x0000038C
#define BT_CONTROLLER_RF_PROG_DATA_51_REG_INDEX       0x000000E3
#define BT_CONTROLLER_RF_PROG_DATA_51_REG_RESET       0x00000000

static inline u32 bt_controller_rf_prog_data_51_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PROG_DATA_51_REG_ADDR);
}

static inline void bt_controller_rf_prog_data_51_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PROG_DATA_51_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PROG_DATA_51_REG_RF_PROG_DATA_5_15_DOWNTO_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_RF_PROG_DATA_51_REG_RF_PROG_DATA_5_15_DOWNTO_0_LSB    0
#define BT_CONTROLLER_RF_PROG_DATA_51_REG_RF_PROG_DATA_5_15_DOWNTO_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_RF_PROG_DATA_51_REG_RF_PROG_DATA_5_15_DOWNTO_0_RST    0x0

static inline u16 bt_controller_rf_prog_data_51_reg_rf_prog_data_5_15_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PROG_DATA_51_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_rf_prog_data_51_reg_rf_prog_data_5_15_downto_0_setf(struct cl_chip *chip, u16 rfprogdata515downto0)
{
	ASSERT_ERR_CHIP((((u32)rfprogdata515downto0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PROG_DATA_51_REG_ADDR, (u32)rfprogdata515downto0 << 0);
}

/**
 * @brief RF_PROG_DATA_52_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 rf_prog_data5_31downto16  0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PROG_DATA_52_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000390)
#define BT_CONTROLLER_RF_PROG_DATA_52_REG_OFFSET      0x00000390
#define BT_CONTROLLER_RF_PROG_DATA_52_REG_INDEX       0x000000E4
#define BT_CONTROLLER_RF_PROG_DATA_52_REG_RESET       0x00000000

static inline u32 bt_controller_rf_prog_data_52_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PROG_DATA_52_REG_ADDR);
}

static inline void bt_controller_rf_prog_data_52_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PROG_DATA_52_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PROG_DATA_52_REG_RF_PROG_DATA_5_31_DOWNTO_16_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_RF_PROG_DATA_52_REG_RF_PROG_DATA_5_31_DOWNTO_16_LSB    0
#define BT_CONTROLLER_RF_PROG_DATA_52_REG_RF_PROG_DATA_5_31_DOWNTO_16_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_RF_PROG_DATA_52_REG_RF_PROG_DATA_5_31_DOWNTO_16_RST    0x0

static inline u16 bt_controller_rf_prog_data_52_reg_rf_prog_data_5_31_downto_16_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PROG_DATA_52_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_rf_prog_data_52_reg_rf_prog_data_5_31_downto_16_setf(struct cl_chip *chip, u16 rfprogdata531downto16)
{
	ASSERT_ERR_CHIP((((u32)rfprogdata531downto16 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PROG_DATA_52_REG_ADDR, (u32)rfprogdata531downto16 << 0);
}

/**
 * @brief RF_PROG_ADDR_1_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 rf_prog_addr1_15downto0   0x7FFF
 * </pre>
 */
#define BT_CONTROLLER_RF_PROG_ADDR_1_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000394)
#define BT_CONTROLLER_RF_PROG_ADDR_1_REG_OFFSET      0x00000394
#define BT_CONTROLLER_RF_PROG_ADDR_1_REG_INDEX       0x000000E5
#define BT_CONTROLLER_RF_PROG_ADDR_1_REG_RESET       0x00007FFF

static inline u32 bt_controller_rf_prog_addr_1_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PROG_ADDR_1_REG_ADDR);
}

static inline void bt_controller_rf_prog_addr_1_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PROG_ADDR_1_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PROG_ADDR_1_REG_RF_PROG_ADDR_1_15_DOWNTO_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_RF_PROG_ADDR_1_REG_RF_PROG_ADDR_1_15_DOWNTO_0_LSB    0
#define BT_CONTROLLER_RF_PROG_ADDR_1_REG_RF_PROG_ADDR_1_15_DOWNTO_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_RF_PROG_ADDR_1_REG_RF_PROG_ADDR_1_15_DOWNTO_0_RST    0x7FFF

static inline u16 bt_controller_rf_prog_addr_1_reg_rf_prog_addr_1_15_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PROG_ADDR_1_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_rf_prog_addr_1_reg_rf_prog_addr_1_15_downto_0_setf(struct cl_chip *chip, u16 rfprogaddr115downto0)
{
	ASSERT_ERR_CHIP((((u32)rfprogaddr115downto0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PROG_ADDR_1_REG_ADDR, (u32)rfprogaddr115downto0 << 0);
}

/**
 * @brief RF_PROG_ADDR_2_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 rf_prog_addr2_15downto0   0x7FFF
 * </pre>
 */
#define BT_CONTROLLER_RF_PROG_ADDR_2_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000398)
#define BT_CONTROLLER_RF_PROG_ADDR_2_REG_OFFSET      0x00000398
#define BT_CONTROLLER_RF_PROG_ADDR_2_REG_INDEX       0x000000E6
#define BT_CONTROLLER_RF_PROG_ADDR_2_REG_RESET       0x00007FFF

static inline u32 bt_controller_rf_prog_addr_2_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PROG_ADDR_2_REG_ADDR);
}

static inline void bt_controller_rf_prog_addr_2_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PROG_ADDR_2_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PROG_ADDR_2_REG_RF_PROG_ADDR_2_15_DOWNTO_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_RF_PROG_ADDR_2_REG_RF_PROG_ADDR_2_15_DOWNTO_0_LSB    0
#define BT_CONTROLLER_RF_PROG_ADDR_2_REG_RF_PROG_ADDR_2_15_DOWNTO_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_RF_PROG_ADDR_2_REG_RF_PROG_ADDR_2_15_DOWNTO_0_RST    0x7FFF

static inline u16 bt_controller_rf_prog_addr_2_reg_rf_prog_addr_2_15_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PROG_ADDR_2_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_rf_prog_addr_2_reg_rf_prog_addr_2_15_downto_0_setf(struct cl_chip *chip, u16 rfprogaddr215downto0)
{
	ASSERT_ERR_CHIP((((u32)rfprogaddr215downto0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PROG_ADDR_2_REG_ADDR, (u32)rfprogaddr215downto0 << 0);
}

/**
 * @brief RF_PROG_ADDR_3_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 rf_prog_addr3_15downto0   0x7FFF
 * </pre>
 */
#define BT_CONTROLLER_RF_PROG_ADDR_3_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000039C)
#define BT_CONTROLLER_RF_PROG_ADDR_3_REG_OFFSET      0x0000039C
#define BT_CONTROLLER_RF_PROG_ADDR_3_REG_INDEX       0x000000E7
#define BT_CONTROLLER_RF_PROG_ADDR_3_REG_RESET       0x00007FFF

static inline u32 bt_controller_rf_prog_addr_3_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PROG_ADDR_3_REG_ADDR);
}

static inline void bt_controller_rf_prog_addr_3_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PROG_ADDR_3_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PROG_ADDR_3_REG_RF_PROG_ADDR_3_15_DOWNTO_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_RF_PROG_ADDR_3_REG_RF_PROG_ADDR_3_15_DOWNTO_0_LSB    0
#define BT_CONTROLLER_RF_PROG_ADDR_3_REG_RF_PROG_ADDR_3_15_DOWNTO_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_RF_PROG_ADDR_3_REG_RF_PROG_ADDR_3_15_DOWNTO_0_RST    0x7FFF

static inline u16 bt_controller_rf_prog_addr_3_reg_rf_prog_addr_3_15_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PROG_ADDR_3_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_rf_prog_addr_3_reg_rf_prog_addr_3_15_downto_0_setf(struct cl_chip *chip, u16 rfprogaddr315downto0)
{
	ASSERT_ERR_CHIP((((u32)rfprogaddr315downto0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PROG_ADDR_3_REG_ADDR, (u32)rfprogaddr315downto0 << 0);
}

/**
 * @brief RF_PROG_ADDR_4_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 rf_prog_addr4_15downto0   0x7FFF
 * </pre>
 */
#define BT_CONTROLLER_RF_PROG_ADDR_4_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000003A0)
#define BT_CONTROLLER_RF_PROG_ADDR_4_REG_OFFSET      0x000003A0
#define BT_CONTROLLER_RF_PROG_ADDR_4_REG_INDEX       0x000000E8
#define BT_CONTROLLER_RF_PROG_ADDR_4_REG_RESET       0x00007FFF

static inline u32 bt_controller_rf_prog_addr_4_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PROG_ADDR_4_REG_ADDR);
}

static inline void bt_controller_rf_prog_addr_4_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PROG_ADDR_4_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PROG_ADDR_4_REG_RF_PROG_ADDR_4_15_DOWNTO_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_RF_PROG_ADDR_4_REG_RF_PROG_ADDR_4_15_DOWNTO_0_LSB    0
#define BT_CONTROLLER_RF_PROG_ADDR_4_REG_RF_PROG_ADDR_4_15_DOWNTO_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_RF_PROG_ADDR_4_REG_RF_PROG_ADDR_4_15_DOWNTO_0_RST    0x7FFF

static inline u16 bt_controller_rf_prog_addr_4_reg_rf_prog_addr_4_15_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PROG_ADDR_4_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_rf_prog_addr_4_reg_rf_prog_addr_4_15_downto_0_setf(struct cl_chip *chip, u16 rfprogaddr415downto0)
{
	ASSERT_ERR_CHIP((((u32)rfprogaddr415downto0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PROG_ADDR_4_REG_ADDR, (u32)rfprogaddr415downto0 << 0);
}

/**
 * @brief RF_PROG_ADDR_5_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 rf_prog_addr5_15downto0   0x7FFF
 * </pre>
 */
#define BT_CONTROLLER_RF_PROG_ADDR_5_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000003A4)
#define BT_CONTROLLER_RF_PROG_ADDR_5_REG_OFFSET      0x000003A4
#define BT_CONTROLLER_RF_PROG_ADDR_5_REG_INDEX       0x000000E9
#define BT_CONTROLLER_RF_PROG_ADDR_5_REG_RESET       0x00007FFF

static inline u32 bt_controller_rf_prog_addr_5_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PROG_ADDR_5_REG_ADDR);
}

static inline void bt_controller_rf_prog_addr_5_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PROG_ADDR_5_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PROG_ADDR_5_REG_RF_PROG_ADDR_5_15_DOWNTO_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_RF_PROG_ADDR_5_REG_RF_PROG_ADDR_5_15_DOWNTO_0_LSB    0
#define BT_CONTROLLER_RF_PROG_ADDR_5_REG_RF_PROG_ADDR_5_15_DOWNTO_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_RF_PROG_ADDR_5_REG_RF_PROG_ADDR_5_15_DOWNTO_0_RST    0x7FFF

static inline u16 bt_controller_rf_prog_addr_5_reg_rf_prog_addr_5_15_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PROG_ADDR_5_REG_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_rf_prog_addr_5_reg_rf_prog_addr_5_15_downto_0_setf(struct cl_chip *chip, u16 rfprogaddr515downto0)
{
	ASSERT_ERR_CHIP((((u32)rfprogaddr515downto0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PROG_ADDR_5_REG_ADDR, (u32)rfprogaddr515downto0 << 0);
}

/**
 * @brief RF_ADC_DELAY_1_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 rf_adc_delay1_reg_15downto8 0x00
 *    07:00 rf_adc_delay1_reg_7downto0 0x6D
 * </pre>
 */
#define BT_CONTROLLER_RF_ADC_DELAY_1_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000003A8)
#define BT_CONTROLLER_RF_ADC_DELAY_1_REG_OFFSET      0x000003A8
#define BT_CONTROLLER_RF_ADC_DELAY_1_REG_INDEX       0x000000EA
#define BT_CONTROLLER_RF_ADC_DELAY_1_REG_RESET       0x0000006D

static inline u32 bt_controller_rf_adc_delay_1_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_ADC_DELAY_1_REG_ADDR);
}

static inline void bt_controller_rf_adc_delay_1_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_ADC_DELAY_1_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_ADC_DELAY_1_REG_RF_ADC_DELAY_1_REG_15_DOWNTO_8_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_RF_ADC_DELAY_1_REG_RF_ADC_DELAY_1_REG_15_DOWNTO_8_LSB    8
#define BT_CONTROLLER_RF_ADC_DELAY_1_REG_RF_ADC_DELAY_1_REG_15_DOWNTO_8_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_RF_ADC_DELAY_1_REG_RF_ADC_DELAY_1_REG_7_DOWNTO_0_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_RF_ADC_DELAY_1_REG_RF_ADC_DELAY_1_REG_7_DOWNTO_0_LSB    0
#define BT_CONTROLLER_RF_ADC_DELAY_1_REG_RF_ADC_DELAY_1_REG_7_DOWNTO_0_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_RF_ADC_DELAY_1_REG_RF_ADC_DELAY_1_REG_15_DOWNTO_8_RST    0x00
#define BT_CONTROLLER_RF_ADC_DELAY_1_REG_RF_ADC_DELAY_1_REG_7_DOWNTO_0_RST    0x6D

static inline void bt_controller_rf_adc_delay_1_reg_pack(struct cl_chip *chip, u8 rf_adc_delay1_reg_15downto8, u8 rf_adc_delay1_reg_7downto0)
{
	ASSERT_ERR_CHIP((((u32)rf_adc_delay1_reg_15downto8 << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)rf_adc_delay1_reg_7downto0 << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_ADC_DELAY_1_REG_ADDR, ((u32)rf_adc_delay1_reg_15downto8 << 8) | ((u32)rf_adc_delay1_reg_7downto0 << 0));
}

static inline void bt_controller_rf_adc_delay_1_reg_unpack(struct cl_chip *chip, u8 *rf_adc_delay1_reg_15downto8, u8 *rf_adc_delay1_reg_7downto0)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_ADC_DELAY_1_REG_ADDR);

	*rf_adc_delay1_reg_15downto8 = (local_val & ((u32)0x0000FF00)) >> 8;
	*rf_adc_delay1_reg_7downto0 = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u8 bt_controller_rf_adc_delay_1_reg_rf_adc_delay_1_reg_15_downto_8_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_ADC_DELAY_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline u8 bt_controller_rf_adc_delay_1_reg_rf_adc_delay_1_reg_7_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_ADC_DELAY_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

static inline void bt_controller_rf_adc_delay_1_reg_rf_adc_delay_1_reg_7_downto_0_setf(struct cl_chip *chip, u8 rfadcdelay1reg7downto0)
{
	ASSERT_ERR_CHIP((((u32)rfadcdelay1reg7downto0 << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_ADC_DELAY_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RF_ADC_DELAY_1_REG_ADDR) & ~((u32)0x000000FF)) | ((u32)rfadcdelay1reg7downto0 << 0));
}

/**
 * @brief RF_ADC_DELAY_2_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 rf_adc_delay2_reg_15downto8 0x00
 *    07:00 rf_adc_delay2_reg_7downto0 0x6D
 * </pre>
 */
#define BT_CONTROLLER_RF_ADC_DELAY_2_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000003AC)
#define BT_CONTROLLER_RF_ADC_DELAY_2_REG_OFFSET      0x000003AC
#define BT_CONTROLLER_RF_ADC_DELAY_2_REG_INDEX       0x000000EB
#define BT_CONTROLLER_RF_ADC_DELAY_2_REG_RESET       0x0000006D

static inline u32 bt_controller_rf_adc_delay_2_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_ADC_DELAY_2_REG_ADDR);
}

static inline void bt_controller_rf_adc_delay_2_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_ADC_DELAY_2_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_ADC_DELAY_2_REG_RF_ADC_DELAY_2_REG_15_DOWNTO_8_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_RF_ADC_DELAY_2_REG_RF_ADC_DELAY_2_REG_15_DOWNTO_8_LSB    8
#define BT_CONTROLLER_RF_ADC_DELAY_2_REG_RF_ADC_DELAY_2_REG_15_DOWNTO_8_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_RF_ADC_DELAY_2_REG_RF_ADC_DELAY_2_REG_7_DOWNTO_0_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_RF_ADC_DELAY_2_REG_RF_ADC_DELAY_2_REG_7_DOWNTO_0_LSB    0
#define BT_CONTROLLER_RF_ADC_DELAY_2_REG_RF_ADC_DELAY_2_REG_7_DOWNTO_0_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_RF_ADC_DELAY_2_REG_RF_ADC_DELAY_2_REG_15_DOWNTO_8_RST    0x00
#define BT_CONTROLLER_RF_ADC_DELAY_2_REG_RF_ADC_DELAY_2_REG_7_DOWNTO_0_RST    0x6D

static inline void bt_controller_rf_adc_delay_2_reg_pack(struct cl_chip *chip, u8 rf_adc_delay2_reg_15downto8, u8 rf_adc_delay2_reg_7downto0)
{
	ASSERT_ERR_CHIP((((u32)rf_adc_delay2_reg_15downto8 << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)rf_adc_delay2_reg_7downto0 << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_ADC_DELAY_2_REG_ADDR, ((u32)rf_adc_delay2_reg_15downto8 << 8) | ((u32)rf_adc_delay2_reg_7downto0 << 0));
}

static inline void bt_controller_rf_adc_delay_2_reg_unpack(struct cl_chip *chip, u8 *rf_adc_delay2_reg_15downto8, u8 *rf_adc_delay2_reg_7downto0)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_ADC_DELAY_2_REG_ADDR);

	*rf_adc_delay2_reg_15downto8 = (local_val & ((u32)0x0000FF00)) >> 8;
	*rf_adc_delay2_reg_7downto0 = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u8 bt_controller_rf_adc_delay_2_reg_rf_adc_delay_2_reg_15_downto_8_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_ADC_DELAY_2_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline u8 bt_controller_rf_adc_delay_2_reg_rf_adc_delay_2_reg_7_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_ADC_DELAY_2_REG_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

static inline void bt_controller_rf_adc_delay_2_reg_rf_adc_delay_2_reg_7_downto_0_setf(struct cl_chip *chip, u8 rfadcdelay2reg7downto0)
{
	ASSERT_ERR_CHIP((((u32)rfadcdelay2reg7downto0 << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_ADC_DELAY_2_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RF_ADC_DELAY_2_REG_ADDR) & ~((u32)0x000000FF)) | ((u32)rfadcdelay2reg7downto0 << 0));
}

/**
 * @brief RF_DAC_DELAY_1_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 rf_adc_delay3_reg_15downto8 0x79
 *    07:00 rf_adc_delay3_reg_7downto0 0x73
 * </pre>
 */
#define BT_CONTROLLER_RF_DAC_DELAY_1_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000003B0)
#define BT_CONTROLLER_RF_DAC_DELAY_1_REG_OFFSET      0x000003B0
#define BT_CONTROLLER_RF_DAC_DELAY_1_REG_INDEX       0x000000EC
#define BT_CONTROLLER_RF_DAC_DELAY_1_REG_RESET       0x00007973

static inline u32 bt_controller_rf_dac_delay_1_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_DAC_DELAY_1_REG_ADDR);
}

static inline void bt_controller_rf_dac_delay_1_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_DAC_DELAY_1_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_DAC_DELAY_1_REG_RF_ADC_DELAY_3_REG_15_DOWNTO_8_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_RF_DAC_DELAY_1_REG_RF_ADC_DELAY_3_REG_15_DOWNTO_8_LSB    8
#define BT_CONTROLLER_RF_DAC_DELAY_1_REG_RF_ADC_DELAY_3_REG_15_DOWNTO_8_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_RF_DAC_DELAY_1_REG_RF_ADC_DELAY_3_REG_7_DOWNTO_0_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_RF_DAC_DELAY_1_REG_RF_ADC_DELAY_3_REG_7_DOWNTO_0_LSB    0
#define BT_CONTROLLER_RF_DAC_DELAY_1_REG_RF_ADC_DELAY_3_REG_7_DOWNTO_0_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_RF_DAC_DELAY_1_REG_RF_ADC_DELAY_3_REG_15_DOWNTO_8_RST    0x79
#define BT_CONTROLLER_RF_DAC_DELAY_1_REG_RF_ADC_DELAY_3_REG_7_DOWNTO_0_RST    0x73

static inline void bt_controller_rf_dac_delay_1_reg_pack(struct cl_chip *chip, u8 rf_adc_delay3_reg_15downto8, u8 rf_adc_delay3_reg_7downto0)
{
	ASSERT_ERR_CHIP((((u32)rf_adc_delay3_reg_15downto8 << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)rf_adc_delay3_reg_7downto0 << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_DAC_DELAY_1_REG_ADDR, ((u32)rf_adc_delay3_reg_15downto8 << 8) | ((u32)rf_adc_delay3_reg_7downto0 << 0));
}

static inline void bt_controller_rf_dac_delay_1_reg_unpack(struct cl_chip *chip, u8 *rf_adc_delay3_reg_15downto8, u8 *rf_adc_delay3_reg_7downto0)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_DAC_DELAY_1_REG_ADDR);

	*rf_adc_delay3_reg_15downto8 = (local_val & ((u32)0x0000FF00)) >> 8;
	*rf_adc_delay3_reg_7downto0 = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u8 bt_controller_rf_dac_delay_1_reg_rf_adc_delay_3_reg_15_downto_8_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_DAC_DELAY_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_rf_dac_delay_1_reg_rf_adc_delay_3_reg_15_downto_8_setf(struct cl_chip *chip, u8 rfadcdelay3reg15downto8)
{
	ASSERT_ERR_CHIP((((u32)rfadcdelay3reg15downto8 << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_DAC_DELAY_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RF_DAC_DELAY_1_REG_ADDR) & ~((u32)0x0000FF00)) | ((u32)rfadcdelay3reg15downto8 << 8));
}

static inline u8 bt_controller_rf_dac_delay_1_reg_rf_adc_delay_3_reg_7_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_DAC_DELAY_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

static inline void bt_controller_rf_dac_delay_1_reg_rf_adc_delay_3_reg_7_downto_0_setf(struct cl_chip *chip, u8 rfadcdelay3reg7downto0)
{
	ASSERT_ERR_CHIP((((u32)rfadcdelay3reg7downto0 << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_DAC_DELAY_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RF_DAC_DELAY_1_REG_ADDR) & ~((u32)0x000000FF)) | ((u32)rfadcdelay3reg7downto0 << 0));
}

/**
 * @brief DBG_COUNTER_EN register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:06 authentication_fail_counter_enable 0x3FF
 *    05    rx_error_bits_counter_enable 1
 *    04    tx_bits_counter_enable    1
 *    03    acc_address_fail_counter_en 1
 *    02    crc_error_counter_en      1
 *    01    fec_error_counter_en      1
 *    00    hec_error_couter_en       1
 * </pre>
 */
#define BT_CONTROLLER_DBG_COUNTER_EN_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000003B4)
#define BT_CONTROLLER_DBG_COUNTER_EN_OFFSET      0x000003B4
#define BT_CONTROLLER_DBG_COUNTER_EN_INDEX       0x000000ED
#define BT_CONTROLLER_DBG_COUNTER_EN_RESET       0x0000FFFF

static inline u32 bt_controller_dbg_counter_en_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_DBG_COUNTER_EN_ADDR);
}

static inline void bt_controller_dbg_counter_en_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_DBG_COUNTER_EN_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_DBG_COUNTER_EN_AUTHENTICATION_FAIL_COUNTER_ENABLE_MASK    ((u32)0x0000FFC0)
#define BT_CONTROLLER_DBG_COUNTER_EN_AUTHENTICATION_FAIL_COUNTER_ENABLE_LSB    6
#define BT_CONTROLLER_DBG_COUNTER_EN_AUTHENTICATION_FAIL_COUNTER_ENABLE_WIDTH    ((u32)0x0000000A)
#define BT_CONTROLLER_DBG_COUNTER_EN_RX_ERROR_BITS_COUNTER_ENABLE_BIT    ((u32)0x00000020)
#define BT_CONTROLLER_DBG_COUNTER_EN_RX_ERROR_BITS_COUNTER_ENABLE_POS    5
#define BT_CONTROLLER_DBG_COUNTER_EN_TX_BITS_COUNTER_ENABLE_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_DBG_COUNTER_EN_TX_BITS_COUNTER_ENABLE_POS    4
#define BT_CONTROLLER_DBG_COUNTER_EN_ACC_ADDRESS_FAIL_COUNTER_EN_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_DBG_COUNTER_EN_ACC_ADDRESS_FAIL_COUNTER_EN_POS    3
#define BT_CONTROLLER_DBG_COUNTER_EN_CRC_ERROR_COUNTER_EN_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_DBG_COUNTER_EN_CRC_ERROR_COUNTER_EN_POS    2
#define BT_CONTROLLER_DBG_COUNTER_EN_FEC_ERROR_COUNTER_EN_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_DBG_COUNTER_EN_FEC_ERROR_COUNTER_EN_POS    1
#define BT_CONTROLLER_DBG_COUNTER_EN_HEC_ERROR_COUTER_EN_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_DBG_COUNTER_EN_HEC_ERROR_COUTER_EN_POS    0

#define BT_CONTROLLER_DBG_COUNTER_EN_AUTHENTICATION_FAIL_COUNTER_ENABLE_RST    0x3FF
#define BT_CONTROLLER_DBG_COUNTER_EN_RX_ERROR_BITS_COUNTER_ENABLE_RST    0x1
#define BT_CONTROLLER_DBG_COUNTER_EN_TX_BITS_COUNTER_ENABLE_RST    0x1
#define BT_CONTROLLER_DBG_COUNTER_EN_ACC_ADDRESS_FAIL_COUNTER_EN_RST    0x1
#define BT_CONTROLLER_DBG_COUNTER_EN_CRC_ERROR_COUNTER_EN_RST    0x1
#define BT_CONTROLLER_DBG_COUNTER_EN_FEC_ERROR_COUNTER_EN_RST    0x1
#define BT_CONTROLLER_DBG_COUNTER_EN_HEC_ERROR_COUTER_EN_RST    0x1

static inline void bt_controller_dbg_counter_en_pack(struct cl_chip *chip, u16 authentication_fail_counter_enable, u8 rx_error_bits_counter_enable, u8 tx_bits_counter_enable, u8 acc_address_fail_counter_en, u8 crc_error_counter_en, u8 fec_error_counter_en, u8 hec_error_couter_en)
{
	ASSERT_ERR_CHIP((((u32)authentication_fail_counter_enable << 6) & ~((u32)0x0000FFC0)) == 0);
	ASSERT_ERR_CHIP((((u32)rx_error_bits_counter_enable << 5) & ~((u32)0x00000020)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_bits_counter_enable << 4) & ~((u32)0x00000010)) == 0);
	ASSERT_ERR_CHIP((((u32)acc_address_fail_counter_en << 3) & ~((u32)0x00000008)) == 0);
	ASSERT_ERR_CHIP((((u32)crc_error_counter_en << 2) & ~((u32)0x00000004)) == 0);
	ASSERT_ERR_CHIP((((u32)fec_error_counter_en << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)hec_error_couter_en << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_DBG_COUNTER_EN_ADDR, ((u32)authentication_fail_counter_enable << 6) | ((u32)rx_error_bits_counter_enable << 5) | ((u32)tx_bits_counter_enable << 4) | ((u32)acc_address_fail_counter_en << 3) | ((u32)crc_error_counter_en << 2) | ((u32)fec_error_counter_en << 1) | ((u32)hec_error_couter_en << 0));
}

static inline void bt_controller_dbg_counter_en_unpack(struct cl_chip *chip, u16 *authentication_fail_counter_enable, u8 *rx_error_bits_counter_enable, u8 *tx_bits_counter_enable, u8 *acc_address_fail_counter_en, u8 *crc_error_counter_en, u8 *fec_error_counter_en, u8 *hec_error_couter_en)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DBG_COUNTER_EN_ADDR);

	*authentication_fail_counter_enable = (local_val & ((u32)0x0000FFC0)) >> 6;
	*rx_error_bits_counter_enable = (local_val & ((u32)0x00000020)) >> 5;
	*tx_bits_counter_enable = (local_val & ((u32)0x00000010)) >> 4;
	*acc_address_fail_counter_en = (local_val & ((u32)0x00000008)) >> 3;
	*crc_error_counter_en = (local_val & ((u32)0x00000004)) >> 2;
	*fec_error_counter_en = (local_val & ((u32)0x00000002)) >> 1;
	*hec_error_couter_en = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u16 bt_controller_dbg_counter_en_authentication_fail_counter_enable_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DBG_COUNTER_EN_ADDR);

	return (u16)((local_val & ((u32)0x0000FFC0)) >> 6);
}

static inline u8 bt_controller_dbg_counter_en_rx_error_bits_counter_enable_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DBG_COUNTER_EN_ADDR);

	return (u8)((local_val & ((u32)0x00000020)) >> 5);
}

static inline void bt_controller_dbg_counter_en_rx_error_bits_counter_enable_setf(struct cl_chip *chip, u8 rxerrorbitscounterenable)
{
	ASSERT_ERR_CHIP((((u32)rxerrorbitscounterenable << 5) & ~((u32)0x00000020)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_DBG_COUNTER_EN_ADDR, (cl_reg_read(chip, BT_CONTROLLER_DBG_COUNTER_EN_ADDR) & ~((u32)0x00000020)) | ((u32)rxerrorbitscounterenable << 5));
}

static inline u8 bt_controller_dbg_counter_en_tx_bits_counter_enable_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DBG_COUNTER_EN_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline void bt_controller_dbg_counter_en_tx_bits_counter_enable_setf(struct cl_chip *chip, u8 txbitscounterenable)
{
	ASSERT_ERR_CHIP((((u32)txbitscounterenable << 4) & ~((u32)0x00000010)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_DBG_COUNTER_EN_ADDR, (cl_reg_read(chip, BT_CONTROLLER_DBG_COUNTER_EN_ADDR) & ~((u32)0x00000010)) | ((u32)txbitscounterenable << 4));
}

static inline u8 bt_controller_dbg_counter_en_acc_address_fail_counter_en_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DBG_COUNTER_EN_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline void bt_controller_dbg_counter_en_acc_address_fail_counter_en_setf(struct cl_chip *chip, u8 accaddressfailcounteren)
{
	ASSERT_ERR_CHIP((((u32)accaddressfailcounteren << 3) & ~((u32)0x00000008)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_DBG_COUNTER_EN_ADDR, (cl_reg_read(chip, BT_CONTROLLER_DBG_COUNTER_EN_ADDR) & ~((u32)0x00000008)) | ((u32)accaddressfailcounteren << 3));
}

static inline u8 bt_controller_dbg_counter_en_crc_error_counter_en_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DBG_COUNTER_EN_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline void bt_controller_dbg_counter_en_crc_error_counter_en_setf(struct cl_chip *chip, u8 crcerrorcounteren)
{
	ASSERT_ERR_CHIP((((u32)crcerrorcounteren << 2) & ~((u32)0x00000004)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_DBG_COUNTER_EN_ADDR, (cl_reg_read(chip, BT_CONTROLLER_DBG_COUNTER_EN_ADDR) & ~((u32)0x00000004)) | ((u32)crcerrorcounteren << 2));
}

static inline u8 bt_controller_dbg_counter_en_fec_error_counter_en_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DBG_COUNTER_EN_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_dbg_counter_en_fec_error_counter_en_setf(struct cl_chip *chip, u8 fecerrorcounteren)
{
	ASSERT_ERR_CHIP((((u32)fecerrorcounteren << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_DBG_COUNTER_EN_ADDR, (cl_reg_read(chip, BT_CONTROLLER_DBG_COUNTER_EN_ADDR) & ~((u32)0x00000002)) | ((u32)fecerrorcounteren << 1));
}

static inline u8 bt_controller_dbg_counter_en_hec_error_couter_en_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DBG_COUNTER_EN_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_dbg_counter_en_hec_error_couter_en_setf(struct cl_chip *chip, u8 hecerrorcouteren)
{
	ASSERT_ERR_CHIP((((u32)hecerrorcouteren << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_DBG_COUNTER_EN_ADDR, (cl_reg_read(chip, BT_CONTROLLER_DBG_COUNTER_EN_ADDR) & ~((u32)0x00000001)) | ((u32)hecerrorcouteren << 0));
}

/**
 * @brief HEC_ERR_COUNTER_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 hec_err_counter_15_downto_0_reg 0x0
 * </pre>
 */
#define BT_CONTROLLER_HEC_ERR_COUNTER_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000003B8)
#define BT_CONTROLLER_HEC_ERR_COUNTER_0_OFFSET      0x000003B8
#define BT_CONTROLLER_HEC_ERR_COUNTER_0_INDEX       0x000000EE
#define BT_CONTROLLER_HEC_ERR_COUNTER_0_RESET       0x00000000

static inline u32 bt_controller_hec_err_counter_0_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_HEC_ERR_COUNTER_0_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_HEC_ERR_COUNTER_0_HEC_ERR_COUNTER_15_DOWNTO_0_REG_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_HEC_ERR_COUNTER_0_HEC_ERR_COUNTER_15_DOWNTO_0_REG_LSB    0
#define BT_CONTROLLER_HEC_ERR_COUNTER_0_HEC_ERR_COUNTER_15_DOWNTO_0_REG_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_HEC_ERR_COUNTER_0_HEC_ERR_COUNTER_15_DOWNTO_0_REG_RST    0x0

static inline u16 bt_controller_hec_err_counter_0_hec_err_counter_15_downto_0_reg_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_HEC_ERR_COUNTER_0_ADDR);

	return (u16)(local_val >> 0);
}

/**
 * @brief HEC_ERR_COUNTER_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 hec_err_counter_31_downto_16_reg 0x0
 * </pre>
 */
#define BT_CONTROLLER_HEC_ERR_COUNTER_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000003BC)
#define BT_CONTROLLER_HEC_ERR_COUNTER_1_OFFSET      0x000003BC
#define BT_CONTROLLER_HEC_ERR_COUNTER_1_INDEX       0x000000EF
#define BT_CONTROLLER_HEC_ERR_COUNTER_1_RESET       0x00000000

static inline u32 bt_controller_hec_err_counter_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_HEC_ERR_COUNTER_1_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_HEC_ERR_COUNTER_1_HEC_ERR_COUNTER_31_DOWNTO_16_REG_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_HEC_ERR_COUNTER_1_HEC_ERR_COUNTER_31_DOWNTO_16_REG_LSB    0
#define BT_CONTROLLER_HEC_ERR_COUNTER_1_HEC_ERR_COUNTER_31_DOWNTO_16_REG_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_HEC_ERR_COUNTER_1_HEC_ERR_COUNTER_31_DOWNTO_16_REG_RST    0x0

static inline u16 bt_controller_hec_err_counter_1_hec_err_counter_31_downto_16_reg_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_HEC_ERR_COUNTER_1_ADDR);

	return (u16)(local_val >> 0);
}

/**
 * @brief FEC_ERR_COUNTER_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 fec_err_counter_15_downto_0_reg 0x0
 * </pre>
 */
#define BT_CONTROLLER_FEC_ERR_COUNTER_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000003C0)
#define BT_CONTROLLER_FEC_ERR_COUNTER_0_OFFSET      0x000003C0
#define BT_CONTROLLER_FEC_ERR_COUNTER_0_INDEX       0x000000F0
#define BT_CONTROLLER_FEC_ERR_COUNTER_0_RESET       0x00000000

static inline u32 bt_controller_fec_err_counter_0_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_FEC_ERR_COUNTER_0_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_FEC_ERR_COUNTER_0_FEC_ERR_COUNTER_15_DOWNTO_0_REG_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_FEC_ERR_COUNTER_0_FEC_ERR_COUNTER_15_DOWNTO_0_REG_LSB    0
#define BT_CONTROLLER_FEC_ERR_COUNTER_0_FEC_ERR_COUNTER_15_DOWNTO_0_REG_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_FEC_ERR_COUNTER_0_FEC_ERR_COUNTER_15_DOWNTO_0_REG_RST    0x0

static inline u16 bt_controller_fec_err_counter_0_fec_err_counter_15_downto_0_reg_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FEC_ERR_COUNTER_0_ADDR);

	return (u16)(local_val >> 0);
}

/**
 * @brief FEC_ERR_COUNTER_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 fec_err_counter_31_downto_16_reg 0x0
 * </pre>
 */
#define BT_CONTROLLER_FEC_ERR_COUNTER_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000003C4)
#define BT_CONTROLLER_FEC_ERR_COUNTER_1_OFFSET      0x000003C4
#define BT_CONTROLLER_FEC_ERR_COUNTER_1_INDEX       0x000000F1
#define BT_CONTROLLER_FEC_ERR_COUNTER_1_RESET       0x00000000

static inline u32 bt_controller_fec_err_counter_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_FEC_ERR_COUNTER_1_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_FEC_ERR_COUNTER_1_FEC_ERR_COUNTER_31_DOWNTO_16_REG_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_FEC_ERR_COUNTER_1_FEC_ERR_COUNTER_31_DOWNTO_16_REG_LSB    0
#define BT_CONTROLLER_FEC_ERR_COUNTER_1_FEC_ERR_COUNTER_31_DOWNTO_16_REG_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_FEC_ERR_COUNTER_1_FEC_ERR_COUNTER_31_DOWNTO_16_REG_RST    0x0

static inline u16 bt_controller_fec_err_counter_1_fec_err_counter_31_downto_16_reg_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FEC_ERR_COUNTER_1_ADDR);

	return (u16)(local_val >> 0);
}

/**
 * @brief CRC_ERR_COUNTER_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 crc_err_counter_15_downto_0_reg 0x0
 * </pre>
 */
#define BT_CONTROLLER_CRC_ERR_COUNTER_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000003C8)
#define BT_CONTROLLER_CRC_ERR_COUNTER_0_OFFSET      0x000003C8
#define BT_CONTROLLER_CRC_ERR_COUNTER_0_INDEX       0x000000F2
#define BT_CONTROLLER_CRC_ERR_COUNTER_0_RESET       0x00000000

static inline u32 bt_controller_crc_err_counter_0_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_CRC_ERR_COUNTER_0_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_CRC_ERR_COUNTER_0_CRC_ERR_COUNTER_15_DOWNTO_0_REG_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_CRC_ERR_COUNTER_0_CRC_ERR_COUNTER_15_DOWNTO_0_REG_LSB    0
#define BT_CONTROLLER_CRC_ERR_COUNTER_0_CRC_ERR_COUNTER_15_DOWNTO_0_REG_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_CRC_ERR_COUNTER_0_CRC_ERR_COUNTER_15_DOWNTO_0_REG_RST    0x0

static inline u16 bt_controller_crc_err_counter_0_crc_err_counter_15_downto_0_reg_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CRC_ERR_COUNTER_0_ADDR);

	return (u16)(local_val >> 0);
}

/**
 * @brief CRC_ERR_COUNTER_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 crc_err_counter_31_downto_16_reg 0x0
 * </pre>
 */
#define BT_CONTROLLER_CRC_ERR_COUNTER_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000003CC)
#define BT_CONTROLLER_CRC_ERR_COUNTER_1_OFFSET      0x000003CC
#define BT_CONTROLLER_CRC_ERR_COUNTER_1_INDEX       0x000000F3
#define BT_CONTROLLER_CRC_ERR_COUNTER_1_RESET       0x00000000

static inline u32 bt_controller_crc_err_counter_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_CRC_ERR_COUNTER_1_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_CRC_ERR_COUNTER_1_CRC_ERR_COUNTER_31_DOWNTO_16_REG_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_CRC_ERR_COUNTER_1_CRC_ERR_COUNTER_31_DOWNTO_16_REG_LSB    0
#define BT_CONTROLLER_CRC_ERR_COUNTER_1_CRC_ERR_COUNTER_31_DOWNTO_16_REG_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_CRC_ERR_COUNTER_1_CRC_ERR_COUNTER_31_DOWNTO_16_REG_RST    0x0

static inline u16 bt_controller_crc_err_counter_1_crc_err_counter_31_downto_16_reg_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CRC_ERR_COUNTER_1_ADDR);

	return (u16)(local_val >> 0);
}

/**
 * @brief ACC_FAIL_COUNTER_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 acc_fail_counter_15_downto_0_reg 0x0
 * </pre>
 */
#define BT_CONTROLLER_ACC_FAIL_COUNTER_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000003D0)
#define BT_CONTROLLER_ACC_FAIL_COUNTER_0_OFFSET      0x000003D0
#define BT_CONTROLLER_ACC_FAIL_COUNTER_0_INDEX       0x000000F4
#define BT_CONTROLLER_ACC_FAIL_COUNTER_0_RESET       0x00000000

static inline u32 bt_controller_acc_fail_counter_0_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_ACC_FAIL_COUNTER_0_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_ACC_FAIL_COUNTER_0_ACC_FAIL_COUNTER_15_DOWNTO_0_REG_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_ACC_FAIL_COUNTER_0_ACC_FAIL_COUNTER_15_DOWNTO_0_REG_LSB    0
#define BT_CONTROLLER_ACC_FAIL_COUNTER_0_ACC_FAIL_COUNTER_15_DOWNTO_0_REG_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_ACC_FAIL_COUNTER_0_ACC_FAIL_COUNTER_15_DOWNTO_0_REG_RST    0x0

static inline u16 bt_controller_acc_fail_counter_0_acc_fail_counter_15_downto_0_reg_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ACC_FAIL_COUNTER_0_ADDR);

	return (u16)(local_val >> 0);
}

/**
 * @brief ACC_FAIL_COUNTER_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 acc_fail_counter_31_downto_16_reg 0x0
 * </pre>
 */
#define BT_CONTROLLER_ACC_FAIL_COUNTER_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000003D4)
#define BT_CONTROLLER_ACC_FAIL_COUNTER_1_OFFSET      0x000003D4
#define BT_CONTROLLER_ACC_FAIL_COUNTER_1_INDEX       0x000000F5
#define BT_CONTROLLER_ACC_FAIL_COUNTER_1_RESET       0x00000000

static inline u32 bt_controller_acc_fail_counter_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_ACC_FAIL_COUNTER_1_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_ACC_FAIL_COUNTER_1_ACC_FAIL_COUNTER_31_DOWNTO_16_REG_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_ACC_FAIL_COUNTER_1_ACC_FAIL_COUNTER_31_DOWNTO_16_REG_LSB    0
#define BT_CONTROLLER_ACC_FAIL_COUNTER_1_ACC_FAIL_COUNTER_31_DOWNTO_16_REG_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_ACC_FAIL_COUNTER_1_ACC_FAIL_COUNTER_31_DOWNTO_16_REG_RST    0x0

static inline u16 bt_controller_acc_fail_counter_1_acc_fail_counter_31_downto_16_reg_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ACC_FAIL_COUNTER_1_ADDR);

	return (u16)(local_val >> 0);
}

/**
 * @brief TEST_TX_BITS_COUNTER_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 tx_pkt_payload_counter_15_downto_0 0x0
 * </pre>
 */
#define BT_CONTROLLER_TEST_TX_BITS_COUNTER_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000003D8)
#define BT_CONTROLLER_TEST_TX_BITS_COUNTER_0_OFFSET      0x000003D8
#define BT_CONTROLLER_TEST_TX_BITS_COUNTER_0_INDEX       0x000000F6
#define BT_CONTROLLER_TEST_TX_BITS_COUNTER_0_RESET       0x00000000

static inline u32 bt_controller_test_tx_bits_counter_0_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TEST_TX_BITS_COUNTER_0_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_TEST_TX_BITS_COUNTER_0_TX_PKT_PAYLOAD_COUNTER_15_DOWNTO_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_TEST_TX_BITS_COUNTER_0_TX_PKT_PAYLOAD_COUNTER_15_DOWNTO_0_LSB    0
#define BT_CONTROLLER_TEST_TX_BITS_COUNTER_0_TX_PKT_PAYLOAD_COUNTER_15_DOWNTO_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_TEST_TX_BITS_COUNTER_0_TX_PKT_PAYLOAD_COUNTER_15_DOWNTO_0_RST    0x0

static inline u16 bt_controller_test_tx_bits_counter_0_tx_pkt_payload_counter_15_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TEST_TX_BITS_COUNTER_0_ADDR);

	return (u16)(local_val >> 0);
}

/**
 * @brief TEST_TX_BITS_COUNTER_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 rx_pkt_payload_counter_31_downto_16 0x0
 * </pre>
 */
#define BT_CONTROLLER_TEST_TX_BITS_COUNTER_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000003DC)
#define BT_CONTROLLER_TEST_TX_BITS_COUNTER_1_OFFSET      0x000003DC
#define BT_CONTROLLER_TEST_TX_BITS_COUNTER_1_INDEX       0x000000F7
#define BT_CONTROLLER_TEST_TX_BITS_COUNTER_1_RESET       0x00000000

static inline u32 bt_controller_test_tx_bits_counter_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TEST_TX_BITS_COUNTER_1_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_TEST_TX_BITS_COUNTER_1_RX_PKT_PAYLOAD_COUNTER_31_DOWNTO_16_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_TEST_TX_BITS_COUNTER_1_RX_PKT_PAYLOAD_COUNTER_31_DOWNTO_16_LSB    0
#define BT_CONTROLLER_TEST_TX_BITS_COUNTER_1_RX_PKT_PAYLOAD_COUNTER_31_DOWNTO_16_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_TEST_TX_BITS_COUNTER_1_RX_PKT_PAYLOAD_COUNTER_31_DOWNTO_16_RST    0x0

static inline u16 bt_controller_test_tx_bits_counter_1_rx_pkt_payload_counter_31_downto_16_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TEST_TX_BITS_COUNTER_1_ADDR);

	return (u16)(local_val >> 0);
}

/**
 * @brief TEST_RX_BITS_ERR_COUNTER_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 tx_pkt_payload_counter_15_downto_0 0x0
 * </pre>
 */
#define BT_CONTROLLER_TEST_RX_BITS_ERR_COUNTER_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000003E0)
#define BT_CONTROLLER_TEST_RX_BITS_ERR_COUNTER_0_OFFSET      0x000003E0
#define BT_CONTROLLER_TEST_RX_BITS_ERR_COUNTER_0_INDEX       0x000000F8
#define BT_CONTROLLER_TEST_RX_BITS_ERR_COUNTER_0_RESET       0x00000000

static inline u32 bt_controller_test_rx_bits_err_counter_0_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TEST_RX_BITS_ERR_COUNTER_0_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_TEST_RX_BITS_ERR_COUNTER_0_TX_PKT_PAYLOAD_COUNTER_15_DOWNTO_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_TEST_RX_BITS_ERR_COUNTER_0_TX_PKT_PAYLOAD_COUNTER_15_DOWNTO_0_LSB    0
#define BT_CONTROLLER_TEST_RX_BITS_ERR_COUNTER_0_TX_PKT_PAYLOAD_COUNTER_15_DOWNTO_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_TEST_RX_BITS_ERR_COUNTER_0_TX_PKT_PAYLOAD_COUNTER_15_DOWNTO_0_RST    0x0

static inline u16 bt_controller_test_rx_bits_err_counter_0_tx_pkt_payload_counter_15_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TEST_RX_BITS_ERR_COUNTER_0_ADDR);

	return (u16)(local_val >> 0);
}

/**
 * @brief TEST_RX_BITS_ERR_COUNTER_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 rx_pkt_payload_counter_31_downto_16 0x0
 * </pre>
 */
#define BT_CONTROLLER_TEST_RX_BITS_ERR_COUNTER_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000003E4)
#define BT_CONTROLLER_TEST_RX_BITS_ERR_COUNTER_1_OFFSET      0x000003E4
#define BT_CONTROLLER_TEST_RX_BITS_ERR_COUNTER_1_INDEX       0x000000F9
#define BT_CONTROLLER_TEST_RX_BITS_ERR_COUNTER_1_RESET       0x00000000

static inline u32 bt_controller_test_rx_bits_err_counter_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TEST_RX_BITS_ERR_COUNTER_1_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_TEST_RX_BITS_ERR_COUNTER_1_RX_PKT_PAYLOAD_COUNTER_31_DOWNTO_16_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_TEST_RX_BITS_ERR_COUNTER_1_RX_PKT_PAYLOAD_COUNTER_31_DOWNTO_16_LSB    0
#define BT_CONTROLLER_TEST_RX_BITS_ERR_COUNTER_1_RX_PKT_PAYLOAD_COUNTER_31_DOWNTO_16_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_TEST_RX_BITS_ERR_COUNTER_1_RX_PKT_PAYLOAD_COUNTER_31_DOWNTO_16_RST    0x0

static inline u16 bt_controller_test_rx_bits_err_counter_1_rx_pkt_payload_counter_31_downto_16_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TEST_RX_BITS_ERR_COUNTER_1_ADDR);

	return (u16)(local_val >> 0);
}

/**
 * @brief POWER_GAIN_LNK_9 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:12 reserved_bit15_to_bit12_power_gain_link9 0x0
 *    11:08 step_size_power_gain_link9 0x1
 *    07    reserved_bit7_power_gain_link9 0
 *    06:00 final_index_power_gain_link9 0x12
 * </pre>
 */
#define BT_CONTROLLER_POWER_GAIN_LNK_9_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000005E8)
#define BT_CONTROLLER_POWER_GAIN_LNK_9_OFFSET      0x000005E8
#define BT_CONTROLLER_POWER_GAIN_LNK_9_INDEX       0x0000017A
#define BT_CONTROLLER_POWER_GAIN_LNK_9_RESET       0x00000112

static inline u32 bt_controller_power_gain_lnk_9_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_9_ADDR);
}

static inline void bt_controller_power_gain_lnk_9_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_9_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_POWER_GAIN_LNK_9_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_9_MASK    ((u32)0x0000F000)
#define BT_CONTROLLER_POWER_GAIN_LNK_9_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_9_LSB    12
#define BT_CONTROLLER_POWER_GAIN_LNK_9_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_9_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_POWER_GAIN_LNK_9_STEP_SIZE_POWER_GAIN_LINK_9_MASK    ((u32)0x00000F00)
#define BT_CONTROLLER_POWER_GAIN_LNK_9_STEP_SIZE_POWER_GAIN_LINK_9_LSB    8
#define BT_CONTROLLER_POWER_GAIN_LNK_9_STEP_SIZE_POWER_GAIN_LINK_9_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_POWER_GAIN_LNK_9_RESERVED_BIT_7_POWER_GAIN_LINK_9_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_POWER_GAIN_LNK_9_RESERVED_BIT_7_POWER_GAIN_LINK_9_POS    7
#define BT_CONTROLLER_POWER_GAIN_LNK_9_FINAL_INDEX_POWER_GAIN_LINK_9_MASK    ((u32)0x0000007F)
#define BT_CONTROLLER_POWER_GAIN_LNK_9_FINAL_INDEX_POWER_GAIN_LINK_9_LSB    0
#define BT_CONTROLLER_POWER_GAIN_LNK_9_FINAL_INDEX_POWER_GAIN_LINK_9_WIDTH    ((u32)0x00000007)

#define BT_CONTROLLER_POWER_GAIN_LNK_9_RESERVED_BIT_15_TO_BIT_12_POWER_GAIN_LINK_9_RST    0x0
#define BT_CONTROLLER_POWER_GAIN_LNK_9_STEP_SIZE_POWER_GAIN_LINK_9_RST    0x1
#define BT_CONTROLLER_POWER_GAIN_LNK_9_RESERVED_BIT_7_POWER_GAIN_LINK_9_RST    0x0
#define BT_CONTROLLER_POWER_GAIN_LNK_9_FINAL_INDEX_POWER_GAIN_LINK_9_RST    0x12

static inline void bt_controller_power_gain_lnk_9_pack(struct cl_chip *chip, u8 reserved_bit15_to_bit12_power_gain_link9, u8 step_size_power_gain_link9, u8 reserved_bit7_power_gain_link9, u8 final_index_power_gain_link9)
{
	ASSERT_ERR_CHIP((((u32)reserved_bit15_to_bit12_power_gain_link9 << 12) & ~((u32)0x0000F000)) == 0);
	ASSERT_ERR_CHIP((((u32)step_size_power_gain_link9 << 8) & ~((u32)0x00000F00)) == 0);
	ASSERT_ERR_CHIP((((u32)reserved_bit7_power_gain_link9 << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)final_index_power_gain_link9 << 0) & ~((u32)0x0000007F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_9_ADDR, ((u32)reserved_bit15_to_bit12_power_gain_link9 << 12) | ((u32)step_size_power_gain_link9 << 8) | ((u32)reserved_bit7_power_gain_link9 << 7) | ((u32)final_index_power_gain_link9 << 0));
}

static inline void bt_controller_power_gain_lnk_9_unpack(struct cl_chip *chip, u8 *reserved_bit15_to_bit12_power_gain_link9, u8 *step_size_power_gain_link9, u8 *reserved_bit7_power_gain_link9, u8 *final_index_power_gain_link9)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_9_ADDR);

	*reserved_bit15_to_bit12_power_gain_link9 = (local_val & ((u32)0x0000F000)) >> 12;
	*step_size_power_gain_link9 = (local_val & ((u32)0x00000F00)) >> 8;
	*reserved_bit7_power_gain_link9 = (local_val & ((u32)0x00000080)) >> 7;
	*final_index_power_gain_link9 = (local_val & ((u32)0x0000007F)) >> 0;
}

static inline u8 bt_controller_power_gain_lnk_9_reserved_bit_15_to_bit_12_power_gain_link_9_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_9_ADDR);

	return (u8)((local_val & ((u32)0x0000F000)) >> 12);
}

static inline u8 bt_controller_power_gain_lnk_9_step_size_power_gain_link_9_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_9_ADDR);

	return (u8)((local_val & ((u32)0x00000F00)) >> 8);
}

static inline void bt_controller_power_gain_lnk_9_step_size_power_gain_link_9_setf(struct cl_chip *chip, u8 stepsizepowergainlink9)
{
	ASSERT_ERR_CHIP((((u32)stepsizepowergainlink9 << 8) & ~((u32)0x00000F00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_9_ADDR, (cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_9_ADDR) & ~((u32)0x00000F00)) | ((u32)stepsizepowergainlink9 << 8));
}

static inline u8 bt_controller_power_gain_lnk_9_reserved_bit_7_power_gain_link_9_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_9_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline u8 bt_controller_power_gain_lnk_9_final_index_power_gain_link_9_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_9_ADDR);

	return (u8)((local_val & ((u32)0x0000007F)) >> 0);
}

static inline void bt_controller_power_gain_lnk_9_final_index_power_gain_link_9_setf(struct cl_chip *chip, u8 finalindexpowergainlink9)
{
	ASSERT_ERR_CHIP((((u32)finalindexpowergainlink9 << 0) & ~((u32)0x0000007F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_POWER_GAIN_LNK_9_ADDR, (cl_reg_read(chip, BT_CONTROLLER_POWER_GAIN_LNK_9_ADDR) & ~((u32)0x0000007F)) | ((u32)finalindexpowergainlink9 << 0));
}

/**
 * @brief TXON_START_TIME register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:09 TXON_START_TIME_15_downto_9_reserved 0x0
 *    08:00 TX_ON_START_TIME          0x010
 * </pre>
 */
#define BT_CONTROLLER_TXON_START_TIME_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000005EC)
#define BT_CONTROLLER_TXON_START_TIME_OFFSET      0x000005EC
#define BT_CONTROLLER_TXON_START_TIME_INDEX       0x0000017B
#define BT_CONTROLLER_TXON_START_TIME_RESET       0x00000010

static inline u32 bt_controller_txon_start_time_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TXON_START_TIME_ADDR);
}

static inline void bt_controller_txon_start_time_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TXON_START_TIME_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TXON_START_TIME_TXON_START_TIME_15_DOWNTO_9_RESERVED_MASK    ((u32)0x0000FE00)
#define BT_CONTROLLER_TXON_START_TIME_TXON_START_TIME_15_DOWNTO_9_RESERVED_LSB    9
#define BT_CONTROLLER_TXON_START_TIME_TXON_START_TIME_15_DOWNTO_9_RESERVED_WIDTH    ((u32)0x00000007)
#define BT_CONTROLLER_TXON_START_TIME_TX_ON_START_TIME_MASK    ((u32)0x000001FF)
#define BT_CONTROLLER_TXON_START_TIME_TX_ON_START_TIME_LSB    0
#define BT_CONTROLLER_TXON_START_TIME_TX_ON_START_TIME_WIDTH    ((u32)0x00000009)

#define BT_CONTROLLER_TXON_START_TIME_TXON_START_TIME_15_DOWNTO_9_RESERVED_RST    0x0
#define BT_CONTROLLER_TXON_START_TIME_TX_ON_START_TIME_RST    0x010

static inline void bt_controller_txon_start_time_pack(struct cl_chip *chip, u8 txon_start_time_15_downto_9_reserved, u16 tx_on_start_time)
{
	ASSERT_ERR_CHIP((((u32)txon_start_time_15_downto_9_reserved << 9) & ~((u32)0x0000FE00)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_on_start_time << 0) & ~((u32)0x000001FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TXON_START_TIME_ADDR, ((u32)txon_start_time_15_downto_9_reserved << 9) | ((u32)tx_on_start_time << 0));
}

static inline void bt_controller_txon_start_time_unpack(struct cl_chip *chip, u8 *txon_start_time_15_downto_9_reserved, u16 *tx_on_start_time)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TXON_START_TIME_ADDR);

	*txon_start_time_15_downto_9_reserved = (local_val & ((u32)0x0000FE00)) >> 9;
	*tx_on_start_time = (local_val & ((u32)0x000001FF)) >> 0;
}

static inline u8 bt_controller_txon_start_time_txon_start_time_15_downto_9_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TXON_START_TIME_ADDR);

	return (u8)((local_val & ((u32)0x0000FE00)) >> 9);
}

static inline u16 bt_controller_txon_start_time_tx_on_start_time_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TXON_START_TIME_ADDR);

	return (u16)((local_val & ((u32)0x000001FF)) >> 0);
}

static inline void bt_controller_txon_start_time_tx_on_start_time_setf(struct cl_chip *chip, u16 txonstarttime)
{
	ASSERT_ERR_CHIP((((u32)txonstarttime << 0) & ~((u32)0x000001FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TXON_START_TIME_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TXON_START_TIME_ADDR) & ~((u32)0x000001FF)) | ((u32)txonstarttime << 0));
}

/**
 * @brief TXON_END_TIME register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:09 TXON_END_TIME_15_downto_9_reserved 0x0
 *    08:00 TX_ON_END_TIME            0x0A0
 * </pre>
 */
#define BT_CONTROLLER_TXON_END_TIME_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000005F0)
#define BT_CONTROLLER_TXON_END_TIME_OFFSET      0x000005F0
#define BT_CONTROLLER_TXON_END_TIME_INDEX       0x0000017C
#define BT_CONTROLLER_TXON_END_TIME_RESET       0x000000A0

static inline u32 bt_controller_txon_end_time_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TXON_END_TIME_ADDR);
}

static inline void bt_controller_txon_end_time_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TXON_END_TIME_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TXON_END_TIME_TXON_END_TIME_15_DOWNTO_9_RESERVED_MASK    ((u32)0x0000FE00)
#define BT_CONTROLLER_TXON_END_TIME_TXON_END_TIME_15_DOWNTO_9_RESERVED_LSB    9
#define BT_CONTROLLER_TXON_END_TIME_TXON_END_TIME_15_DOWNTO_9_RESERVED_WIDTH    ((u32)0x00000007)
#define BT_CONTROLLER_TXON_END_TIME_TX_ON_END_TIME_MASK    ((u32)0x000001FF)
#define BT_CONTROLLER_TXON_END_TIME_TX_ON_END_TIME_LSB    0
#define BT_CONTROLLER_TXON_END_TIME_TX_ON_END_TIME_WIDTH    ((u32)0x00000009)

#define BT_CONTROLLER_TXON_END_TIME_TXON_END_TIME_15_DOWNTO_9_RESERVED_RST    0x0
#define BT_CONTROLLER_TXON_END_TIME_TX_ON_END_TIME_RST    0x0A0

static inline void bt_controller_txon_end_time_pack(struct cl_chip *chip, u8 txon_end_time_15_downto_9_reserved, u16 tx_on_end_time)
{
	ASSERT_ERR_CHIP((((u32)txon_end_time_15_downto_9_reserved << 9) & ~((u32)0x0000FE00)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_on_end_time << 0) & ~((u32)0x000001FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TXON_END_TIME_ADDR, ((u32)txon_end_time_15_downto_9_reserved << 9) | ((u32)tx_on_end_time << 0));
}

static inline void bt_controller_txon_end_time_unpack(struct cl_chip *chip, u8 *txon_end_time_15_downto_9_reserved, u16 *tx_on_end_time)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TXON_END_TIME_ADDR);

	*txon_end_time_15_downto_9_reserved = (local_val & ((u32)0x0000FE00)) >> 9;
	*tx_on_end_time = (local_val & ((u32)0x000001FF)) >> 0;
}

static inline u8 bt_controller_txon_end_time_txon_end_time_15_downto_9_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TXON_END_TIME_ADDR);

	return (u8)((local_val & ((u32)0x0000FE00)) >> 9);
}

static inline u16 bt_controller_txon_end_time_tx_on_end_time_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TXON_END_TIME_ADDR);

	return (u16)((local_val & ((u32)0x000001FF)) >> 0);
}

static inline void bt_controller_txon_end_time_tx_on_end_time_setf(struct cl_chip *chip, u16 txonendtime)
{
	ASSERT_ERR_CHIP((((u32)txonendtime << 0) & ~((u32)0x000001FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TXON_END_TIME_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TXON_END_TIME_ADDR) & ~((u32)0x000001FF)) | ((u32)txonendtime << 0));
}

/**
 * @brief TX_PACKET_PASS_COUNTER_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 TX_PACKET_PASS_COUNTER0   0x0
 * </pre>
 */
#define BT_CONTROLLER_TX_PACKET_PASS_COUNTER_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000005F4)
#define BT_CONTROLLER_TX_PACKET_PASS_COUNTER_0_OFFSET      0x000005F4
#define BT_CONTROLLER_TX_PACKET_PASS_COUNTER_0_INDEX       0x0000017D
#define BT_CONTROLLER_TX_PACKET_PASS_COUNTER_0_RESET       0x00000000

static inline u32 bt_controller_tx_packet_pass_counter_0_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TX_PACKET_PASS_COUNTER_0_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_TX_PACKET_PASS_COUNTER_0_TX_PACKET_PASS_COUNTER_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_TX_PACKET_PASS_COUNTER_0_TX_PACKET_PASS_COUNTER_0_LSB    0
#define BT_CONTROLLER_TX_PACKET_PASS_COUNTER_0_TX_PACKET_PASS_COUNTER_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_TX_PACKET_PASS_COUNTER_0_TX_PACKET_PASS_COUNTER_0_RST    0x0

static inline u16 bt_controller_tx_packet_pass_counter_0_tx_packet_pass_counter_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TX_PACKET_PASS_COUNTER_0_ADDR);

	return (u16)(local_val >> 0);
}

/**
 * @brief TX_PACKET_PASS_COUNTER_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 TX_PACKET_PASS_COUNTER1   0x0
 * </pre>
 */
#define BT_CONTROLLER_TX_PACKET_PASS_COUNTER_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000005F8)
#define BT_CONTROLLER_TX_PACKET_PASS_COUNTER_1_OFFSET      0x000005F8
#define BT_CONTROLLER_TX_PACKET_PASS_COUNTER_1_INDEX       0x0000017E
#define BT_CONTROLLER_TX_PACKET_PASS_COUNTER_1_RESET       0x00000000

static inline u32 bt_controller_tx_packet_pass_counter_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TX_PACKET_PASS_COUNTER_1_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_TX_PACKET_PASS_COUNTER_1_TX_PACKET_PASS_COUNTER_1_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_TX_PACKET_PASS_COUNTER_1_TX_PACKET_PASS_COUNTER_1_LSB    0
#define BT_CONTROLLER_TX_PACKET_PASS_COUNTER_1_TX_PACKET_PASS_COUNTER_1_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_TX_PACKET_PASS_COUNTER_1_TX_PACKET_PASS_COUNTER_1_RST    0x0

static inline u16 bt_controller_tx_packet_pass_counter_1_tx_packet_pass_counter_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TX_PACKET_PASS_COUNTER_1_ADDR);

	return (u16)(local_val >> 0);
}

/**
 * @brief RX_PACKET_PASS_COUNTER_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 RX_PACKET_PASS_COUNTER0   0x0
 * </pre>
 */
#define BT_CONTROLLER_RX_PACKET_PASS_COUNTER_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000005FC)
#define BT_CONTROLLER_RX_PACKET_PASS_COUNTER_0_OFFSET      0x000005FC
#define BT_CONTROLLER_RX_PACKET_PASS_COUNTER_0_INDEX       0x0000017F
#define BT_CONTROLLER_RX_PACKET_PASS_COUNTER_0_RESET       0x00000000

static inline u32 bt_controller_rx_packet_pass_counter_0_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RX_PACKET_PASS_COUNTER_0_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_RX_PACKET_PASS_COUNTER_0_RX_PACKET_PASS_COUNTER_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_RX_PACKET_PASS_COUNTER_0_RX_PACKET_PASS_COUNTER_0_LSB    0
#define BT_CONTROLLER_RX_PACKET_PASS_COUNTER_0_RX_PACKET_PASS_COUNTER_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_RX_PACKET_PASS_COUNTER_0_RX_PACKET_PASS_COUNTER_0_RST    0x0

static inline u16 bt_controller_rx_packet_pass_counter_0_rx_packet_pass_counter_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RX_PACKET_PASS_COUNTER_0_ADDR);

	return (u16)(local_val >> 0);
}

/**
 * @brief RX_PACKET_PASS_COUNTER_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 RX_PACKET_PASS_COUNTER1   0x0
 * </pre>
 */
#define BT_CONTROLLER_RX_PACKET_PASS_COUNTER_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000600)
#define BT_CONTROLLER_RX_PACKET_PASS_COUNTER_1_OFFSET      0x00000600
#define BT_CONTROLLER_RX_PACKET_PASS_COUNTER_1_INDEX       0x00000180
#define BT_CONTROLLER_RX_PACKET_PASS_COUNTER_1_RESET       0x00000000

static inline u32 bt_controller_rx_packet_pass_counter_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RX_PACKET_PASS_COUNTER_1_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_RX_PACKET_PASS_COUNTER_1_RX_PACKET_PASS_COUNTER_1_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_RX_PACKET_PASS_COUNTER_1_RX_PACKET_PASS_COUNTER_1_LSB    0
#define BT_CONTROLLER_RX_PACKET_PASS_COUNTER_1_RX_PACKET_PASS_COUNTER_1_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_RX_PACKET_PASS_COUNTER_1_RX_PACKET_PASS_COUNTER_1_RST    0x0

static inline u16 bt_controller_rx_packet_pass_counter_1_rx_packet_pass_counter_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RX_PACKET_PASS_COUNTER_1_ADDR);

	return (u16)(local_val >> 0);
}

/**
 * @brief MCLK_DIV_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 MCLK_DIV                  0x003
 * </pre>
 */
#define BT_CONTROLLER_MCLK_DIV_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000604)
#define BT_CONTROLLER_MCLK_DIV_REG_OFFSET      0x00000604
#define BT_CONTROLLER_MCLK_DIV_REG_INDEX       0x00000181
#define BT_CONTROLLER_MCLK_DIV_REG_RESET       0x00000003

static inline u32 bt_controller_mclk_div_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_MCLK_DIV_REG_ADDR);
}

static inline void bt_controller_mclk_div_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_MCLK_DIV_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_MCLK_DIV_REG_MCLK_DIV_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_MCLK_DIV_REG_MCLK_DIV_LSB    0
#define BT_CONTROLLER_MCLK_DIV_REG_MCLK_DIV_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_MCLK_DIV_REG_MCLK_DIV_RST    0x003

static inline u32 bt_controller_mclk_div_reg_mclk_div_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MCLK_DIV_REG_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_mclk_div_reg_mclk_div_setf(struct cl_chip *chip, u32 mclkdiv)
{
	ASSERT_ERR_CHIP((((u32)mclkdiv << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_MCLK_DIV_REG_ADDR, (u32)mclkdiv << 0);
}

/**
 * @brief COUNTER_625_US_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 counter_625us_conn_0      0x0
 * </pre>
 */
#define BT_CONTROLLER_COUNTER_625_US_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000608)
#define BT_CONTROLLER_COUNTER_625_US_0_OFFSET      0x00000608
#define BT_CONTROLLER_COUNTER_625_US_0_INDEX       0x00000182
#define BT_CONTROLLER_COUNTER_625_US_0_RESET       0x00000000

static inline u32 bt_controller_counter_625_us_0_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_COUNTER_625_US_0_ADDR);
}

static inline void bt_controller_counter_625_us_0_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_COUNTER_625_US_0_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_COUNTER_625_US_0_COUNTER_625_US_CONN_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_COUNTER_625_US_0_COUNTER_625_US_CONN_0_LSB    0
#define BT_CONTROLLER_COUNTER_625_US_0_COUNTER_625_US_CONN_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_COUNTER_625_US_0_COUNTER_625_US_CONN_0_RST    0x0

static inline u16 bt_controller_counter_625_us_0_counter_625_us_conn_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_COUNTER_625_US_0_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_counter_625_us_0_counter_625_us_conn_0_setf(struct cl_chip *chip, u16 counter625usconn0)
{
	ASSERT_ERR_CHIP((((u32)counter625usconn0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_COUNTER_625_US_0_ADDR, (u32)counter625usconn0 << 0);
}

/**
 * @brief COUNTER_625_US_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 counter_625us_conn_1      0x0
 * </pre>
 */
#define BT_CONTROLLER_COUNTER_625_US_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000060C)
#define BT_CONTROLLER_COUNTER_625_US_1_OFFSET      0x0000060C
#define BT_CONTROLLER_COUNTER_625_US_1_INDEX       0x00000183
#define BT_CONTROLLER_COUNTER_625_US_1_RESET       0x00000000

static inline u32 bt_controller_counter_625_us_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_COUNTER_625_US_1_ADDR);
}

static inline void bt_controller_counter_625_us_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_COUNTER_625_US_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_COUNTER_625_US_1_COUNTER_625_US_CONN_1_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_COUNTER_625_US_1_COUNTER_625_US_CONN_1_LSB    0
#define BT_CONTROLLER_COUNTER_625_US_1_COUNTER_625_US_CONN_1_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_COUNTER_625_US_1_COUNTER_625_US_CONN_1_RST    0x0

static inline u16 bt_controller_counter_625_us_1_counter_625_us_conn_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_COUNTER_625_US_1_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_counter_625_us_1_counter_625_us_conn_1_setf(struct cl_chip *chip, u16 counter625usconn1)
{
	ASSERT_ERR_CHIP((((u32)counter625usconn1 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_COUNTER_625_US_1_ADDR, (u32)counter625usconn1 << 0);
}

/**
 * @brief COUNTER_625_US_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 counter_625us_conn_2      0x0
 * </pre>
 */
#define BT_CONTROLLER_COUNTER_625_US_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000610)
#define BT_CONTROLLER_COUNTER_625_US_2_OFFSET      0x00000610
#define BT_CONTROLLER_COUNTER_625_US_2_INDEX       0x00000184
#define BT_CONTROLLER_COUNTER_625_US_2_RESET       0x00000000

static inline u32 bt_controller_counter_625_us_2_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_COUNTER_625_US_2_ADDR);
}

static inline void bt_controller_counter_625_us_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_COUNTER_625_US_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_COUNTER_625_US_2_COUNTER_625_US_CONN_2_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_COUNTER_625_US_2_COUNTER_625_US_CONN_2_LSB    0
#define BT_CONTROLLER_COUNTER_625_US_2_COUNTER_625_US_CONN_2_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_COUNTER_625_US_2_COUNTER_625_US_CONN_2_RST    0x0

static inline u16 bt_controller_counter_625_us_2_counter_625_us_conn_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_COUNTER_625_US_2_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_counter_625_us_2_counter_625_us_conn_2_setf(struct cl_chip *chip, u16 counter625usconn2)
{
	ASSERT_ERR_CHIP((((u32)counter625usconn2 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_COUNTER_625_US_2_ADDR, (u32)counter625usconn2 << 0);
}

/**
 * @brief COUNTER_625_US_3 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 counter_625us_conn_3      0x0
 * </pre>
 */
#define BT_CONTROLLER_COUNTER_625_US_3_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000614)
#define BT_CONTROLLER_COUNTER_625_US_3_OFFSET      0x00000614
#define BT_CONTROLLER_COUNTER_625_US_3_INDEX       0x00000185
#define BT_CONTROLLER_COUNTER_625_US_3_RESET       0x00000000

static inline u32 bt_controller_counter_625_us_3_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_COUNTER_625_US_3_ADDR);
}

static inline void bt_controller_counter_625_us_3_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_COUNTER_625_US_3_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_COUNTER_625_US_3_COUNTER_625_US_CONN_3_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_COUNTER_625_US_3_COUNTER_625_US_CONN_3_LSB    0
#define BT_CONTROLLER_COUNTER_625_US_3_COUNTER_625_US_CONN_3_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_COUNTER_625_US_3_COUNTER_625_US_CONN_3_RST    0x0

static inline u16 bt_controller_counter_625_us_3_counter_625_us_conn_3_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_COUNTER_625_US_3_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_counter_625_us_3_counter_625_us_conn_3_setf(struct cl_chip *chip, u16 counter625usconn3)
{
	ASSERT_ERR_CHIP((((u32)counter625usconn3 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_COUNTER_625_US_3_ADDR, (u32)counter625usconn3 << 0);
}

/**
 * @brief COUNTER_625_US_4 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 counter_625us_conn_4      0x0
 * </pre>
 */
#define BT_CONTROLLER_COUNTER_625_US_4_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000618)
#define BT_CONTROLLER_COUNTER_625_US_4_OFFSET      0x00000618
#define BT_CONTROLLER_COUNTER_625_US_4_INDEX       0x00000186
#define BT_CONTROLLER_COUNTER_625_US_4_RESET       0x00000000

static inline u32 bt_controller_counter_625_us_4_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_COUNTER_625_US_4_ADDR);
}

static inline void bt_controller_counter_625_us_4_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_COUNTER_625_US_4_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_COUNTER_625_US_4_COUNTER_625_US_CONN_4_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_COUNTER_625_US_4_COUNTER_625_US_CONN_4_LSB    0
#define BT_CONTROLLER_COUNTER_625_US_4_COUNTER_625_US_CONN_4_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_COUNTER_625_US_4_COUNTER_625_US_CONN_4_RST    0x0

static inline u16 bt_controller_counter_625_us_4_counter_625_us_conn_4_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_COUNTER_625_US_4_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_counter_625_us_4_counter_625_us_conn_4_setf(struct cl_chip *chip, u16 counter625usconn4)
{
	ASSERT_ERR_CHIP((((u32)counter625usconn4 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_COUNTER_625_US_4_ADDR, (u32)counter625usconn4 << 0);
}

/**
 * @brief COUNTER_625_US_5 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 counter_625us_conn_5      0x0
 * </pre>
 */
#define BT_CONTROLLER_COUNTER_625_US_5_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000061C)
#define BT_CONTROLLER_COUNTER_625_US_5_OFFSET      0x0000061C
#define BT_CONTROLLER_COUNTER_625_US_5_INDEX       0x00000187
#define BT_CONTROLLER_COUNTER_625_US_5_RESET       0x00000000

static inline u32 bt_controller_counter_625_us_5_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_COUNTER_625_US_5_ADDR);
}

static inline void bt_controller_counter_625_us_5_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_COUNTER_625_US_5_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_COUNTER_625_US_5_COUNTER_625_US_CONN_5_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_COUNTER_625_US_5_COUNTER_625_US_CONN_5_LSB    0
#define BT_CONTROLLER_COUNTER_625_US_5_COUNTER_625_US_CONN_5_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_COUNTER_625_US_5_COUNTER_625_US_CONN_5_RST    0x0

static inline u16 bt_controller_counter_625_us_5_counter_625_us_conn_5_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_COUNTER_625_US_5_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_counter_625_us_5_counter_625_us_conn_5_setf(struct cl_chip *chip, u16 counter625usconn5)
{
	ASSERT_ERR_CHIP((((u32)counter625usconn5 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_COUNTER_625_US_5_ADDR, (u32)counter625usconn5 << 0);
}

/**
 * @brief COUNTER_625_US_6 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 counter_625us_conn_6      0x0
 * </pre>
 */
#define BT_CONTROLLER_COUNTER_625_US_6_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000620)
#define BT_CONTROLLER_COUNTER_625_US_6_OFFSET      0x00000620
#define BT_CONTROLLER_COUNTER_625_US_6_INDEX       0x00000188
#define BT_CONTROLLER_COUNTER_625_US_6_RESET       0x00000000

static inline u32 bt_controller_counter_625_us_6_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_COUNTER_625_US_6_ADDR);
}

static inline void bt_controller_counter_625_us_6_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_COUNTER_625_US_6_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_COUNTER_625_US_6_COUNTER_625_US_CONN_6_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_COUNTER_625_US_6_COUNTER_625_US_CONN_6_LSB    0
#define BT_CONTROLLER_COUNTER_625_US_6_COUNTER_625_US_CONN_6_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_COUNTER_625_US_6_COUNTER_625_US_CONN_6_RST    0x0

static inline u16 bt_controller_counter_625_us_6_counter_625_us_conn_6_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_COUNTER_625_US_6_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_counter_625_us_6_counter_625_us_conn_6_setf(struct cl_chip *chip, u16 counter625usconn6)
{
	ASSERT_ERR_CHIP((((u32)counter625usconn6 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_COUNTER_625_US_6_ADDR, (u32)counter625usconn6 << 0);
}

/**
 * @brief COUNTER_625_US_7 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 counter_625us_conn_7      0x0
 * </pre>
 */
#define BT_CONTROLLER_COUNTER_625_US_7_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000624)
#define BT_CONTROLLER_COUNTER_625_US_7_OFFSET      0x00000624
#define BT_CONTROLLER_COUNTER_625_US_7_INDEX       0x00000189
#define BT_CONTROLLER_COUNTER_625_US_7_RESET       0x00000000

static inline u32 bt_controller_counter_625_us_7_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_COUNTER_625_US_7_ADDR);
}

static inline void bt_controller_counter_625_us_7_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_COUNTER_625_US_7_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_COUNTER_625_US_7_COUNTER_625_US_CONN_7_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_COUNTER_625_US_7_COUNTER_625_US_CONN_7_LSB    0
#define BT_CONTROLLER_COUNTER_625_US_7_COUNTER_625_US_CONN_7_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_COUNTER_625_US_7_COUNTER_625_US_CONN_7_RST    0x0

static inline u16 bt_controller_counter_625_us_7_counter_625_us_conn_7_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_COUNTER_625_US_7_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_counter_625_us_7_counter_625_us_conn_7_setf(struct cl_chip *chip, u16 counter625usconn7)
{
	ASSERT_ERR_CHIP((((u32)counter625usconn7 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_COUNTER_625_US_7_ADDR, (u32)counter625usconn7 << 0);
}

/**
 * @brief COUNTER_LEVEL_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 counter_level_conn_0      0x0
 * </pre>
 */
#define BT_CONTROLLER_COUNTER_LEVEL_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000630)
#define BT_CONTROLLER_COUNTER_LEVEL_0_OFFSET      0x00000630
#define BT_CONTROLLER_COUNTER_LEVEL_0_INDEX       0x0000018C
#define BT_CONTROLLER_COUNTER_LEVEL_0_RESET       0x00000000

static inline u32 bt_controller_counter_level_0_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_COUNTER_LEVEL_0_ADDR);
}

static inline void bt_controller_counter_level_0_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_COUNTER_LEVEL_0_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_COUNTER_LEVEL_0_COUNTER_LEVEL_CONN_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_COUNTER_LEVEL_0_COUNTER_LEVEL_CONN_0_LSB    0
#define BT_CONTROLLER_COUNTER_LEVEL_0_COUNTER_LEVEL_CONN_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_COUNTER_LEVEL_0_COUNTER_LEVEL_CONN_0_RST    0x0

static inline u16 bt_controller_counter_level_0_counter_level_conn_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_COUNTER_LEVEL_0_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_counter_level_0_counter_level_conn_0_setf(struct cl_chip *chip, u16 counterlevelconn0)
{
	ASSERT_ERR_CHIP((((u32)counterlevelconn0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_COUNTER_LEVEL_0_ADDR, (u32)counterlevelconn0 << 0);
}

/**
 * @brief COUNTER_LEVEL_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 counter_level_conn_1      0x0
 * </pre>
 */
#define BT_CONTROLLER_COUNTER_LEVEL_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000634)
#define BT_CONTROLLER_COUNTER_LEVEL_1_OFFSET      0x00000634
#define BT_CONTROLLER_COUNTER_LEVEL_1_INDEX       0x0000018D
#define BT_CONTROLLER_COUNTER_LEVEL_1_RESET       0x00000000

static inline u32 bt_controller_counter_level_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_COUNTER_LEVEL_1_ADDR);
}

static inline void bt_controller_counter_level_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_COUNTER_LEVEL_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_COUNTER_LEVEL_1_COUNTER_LEVEL_CONN_1_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_COUNTER_LEVEL_1_COUNTER_LEVEL_CONN_1_LSB    0
#define BT_CONTROLLER_COUNTER_LEVEL_1_COUNTER_LEVEL_CONN_1_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_COUNTER_LEVEL_1_COUNTER_LEVEL_CONN_1_RST    0x0

static inline u16 bt_controller_counter_level_1_counter_level_conn_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_COUNTER_LEVEL_1_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_counter_level_1_counter_level_conn_1_setf(struct cl_chip *chip, u16 counterlevelconn1)
{
	ASSERT_ERR_CHIP((((u32)counterlevelconn1 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_COUNTER_LEVEL_1_ADDR, (u32)counterlevelconn1 << 0);
}

/**
 * @brief COUNTER_LEVEL_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 counter_level_conn_2      0x0
 * </pre>
 */
#define BT_CONTROLLER_COUNTER_LEVEL_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000638)
#define BT_CONTROLLER_COUNTER_LEVEL_2_OFFSET      0x00000638
#define BT_CONTROLLER_COUNTER_LEVEL_2_INDEX       0x0000018E
#define BT_CONTROLLER_COUNTER_LEVEL_2_RESET       0x00000000

static inline u32 bt_controller_counter_level_2_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_COUNTER_LEVEL_2_ADDR);
}

static inline void bt_controller_counter_level_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_COUNTER_LEVEL_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_COUNTER_LEVEL_2_COUNTER_LEVEL_CONN_2_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_COUNTER_LEVEL_2_COUNTER_LEVEL_CONN_2_LSB    0
#define BT_CONTROLLER_COUNTER_LEVEL_2_COUNTER_LEVEL_CONN_2_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_COUNTER_LEVEL_2_COUNTER_LEVEL_CONN_2_RST    0x0

static inline u16 bt_controller_counter_level_2_counter_level_conn_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_COUNTER_LEVEL_2_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_counter_level_2_counter_level_conn_2_setf(struct cl_chip *chip, u16 counterlevelconn2)
{
	ASSERT_ERR_CHIP((((u32)counterlevelconn2 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_COUNTER_LEVEL_2_ADDR, (u32)counterlevelconn2 << 0);
}

/**
 * @brief COUNTER_LEVEL_3 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 counter_level_conn_3      0x0
 * </pre>
 */
#define BT_CONTROLLER_COUNTER_LEVEL_3_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000063C)
#define BT_CONTROLLER_COUNTER_LEVEL_3_OFFSET      0x0000063C
#define BT_CONTROLLER_COUNTER_LEVEL_3_INDEX       0x0000018F
#define BT_CONTROLLER_COUNTER_LEVEL_3_RESET       0x00000000

static inline u32 bt_controller_counter_level_3_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_COUNTER_LEVEL_3_ADDR);
}

static inline void bt_controller_counter_level_3_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_COUNTER_LEVEL_3_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_COUNTER_LEVEL_3_COUNTER_LEVEL_CONN_3_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_COUNTER_LEVEL_3_COUNTER_LEVEL_CONN_3_LSB    0
#define BT_CONTROLLER_COUNTER_LEVEL_3_COUNTER_LEVEL_CONN_3_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_COUNTER_LEVEL_3_COUNTER_LEVEL_CONN_3_RST    0x0

static inline u16 bt_controller_counter_level_3_counter_level_conn_3_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_COUNTER_LEVEL_3_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_counter_level_3_counter_level_conn_3_setf(struct cl_chip *chip, u16 counterlevelconn3)
{
	ASSERT_ERR_CHIP((((u32)counterlevelconn3 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_COUNTER_LEVEL_3_ADDR, (u32)counterlevelconn3 << 0);
}

/**
 * @brief COUNTER_LEVEL_4 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 counter_level_conn_4      0x0
 * </pre>
 */
#define BT_CONTROLLER_COUNTER_LEVEL_4_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000640)
#define BT_CONTROLLER_COUNTER_LEVEL_4_OFFSET      0x00000640
#define BT_CONTROLLER_COUNTER_LEVEL_4_INDEX       0x00000190
#define BT_CONTROLLER_COUNTER_LEVEL_4_RESET       0x00000000

static inline u32 bt_controller_counter_level_4_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_COUNTER_LEVEL_4_ADDR);
}

static inline void bt_controller_counter_level_4_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_COUNTER_LEVEL_4_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_COUNTER_LEVEL_4_COUNTER_LEVEL_CONN_4_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_COUNTER_LEVEL_4_COUNTER_LEVEL_CONN_4_LSB    0
#define BT_CONTROLLER_COUNTER_LEVEL_4_COUNTER_LEVEL_CONN_4_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_COUNTER_LEVEL_4_COUNTER_LEVEL_CONN_4_RST    0x0

static inline u16 bt_controller_counter_level_4_counter_level_conn_4_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_COUNTER_LEVEL_4_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_counter_level_4_counter_level_conn_4_setf(struct cl_chip *chip, u16 counterlevelconn4)
{
	ASSERT_ERR_CHIP((((u32)counterlevelconn4 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_COUNTER_LEVEL_4_ADDR, (u32)counterlevelconn4 << 0);
}

/**
 * @brief COUNTER_LEVEL_5 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 counter_level_conn_5      0x0
 * </pre>
 */
#define BT_CONTROLLER_COUNTER_LEVEL_5_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000644)
#define BT_CONTROLLER_COUNTER_LEVEL_5_OFFSET      0x00000644
#define BT_CONTROLLER_COUNTER_LEVEL_5_INDEX       0x00000191
#define BT_CONTROLLER_COUNTER_LEVEL_5_RESET       0x00000000

static inline u32 bt_controller_counter_level_5_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_COUNTER_LEVEL_5_ADDR);
}

static inline void bt_controller_counter_level_5_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_COUNTER_LEVEL_5_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_COUNTER_LEVEL_5_COUNTER_LEVEL_CONN_5_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_COUNTER_LEVEL_5_COUNTER_LEVEL_CONN_5_LSB    0
#define BT_CONTROLLER_COUNTER_LEVEL_5_COUNTER_LEVEL_CONN_5_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_COUNTER_LEVEL_5_COUNTER_LEVEL_CONN_5_RST    0x0

static inline u16 bt_controller_counter_level_5_counter_level_conn_5_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_COUNTER_LEVEL_5_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_counter_level_5_counter_level_conn_5_setf(struct cl_chip *chip, u16 counterlevelconn5)
{
	ASSERT_ERR_CHIP((((u32)counterlevelconn5 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_COUNTER_LEVEL_5_ADDR, (u32)counterlevelconn5 << 0);
}

/**
 * @brief COUNTER_LEVEL_6 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 counter_level_conn_6      0x0
 * </pre>
 */
#define BT_CONTROLLER_COUNTER_LEVEL_6_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000648)
#define BT_CONTROLLER_COUNTER_LEVEL_6_OFFSET      0x00000648
#define BT_CONTROLLER_COUNTER_LEVEL_6_INDEX       0x00000192
#define BT_CONTROLLER_COUNTER_LEVEL_6_RESET       0x00000000

static inline u32 bt_controller_counter_level_6_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_COUNTER_LEVEL_6_ADDR);
}

static inline void bt_controller_counter_level_6_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_COUNTER_LEVEL_6_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_COUNTER_LEVEL_6_COUNTER_LEVEL_CONN_6_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_COUNTER_LEVEL_6_COUNTER_LEVEL_CONN_6_LSB    0
#define BT_CONTROLLER_COUNTER_LEVEL_6_COUNTER_LEVEL_CONN_6_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_COUNTER_LEVEL_6_COUNTER_LEVEL_CONN_6_RST    0x0

static inline u16 bt_controller_counter_level_6_counter_level_conn_6_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_COUNTER_LEVEL_6_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_counter_level_6_counter_level_conn_6_setf(struct cl_chip *chip, u16 counterlevelconn6)
{
	ASSERT_ERR_CHIP((((u32)counterlevelconn6 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_COUNTER_LEVEL_6_ADDR, (u32)counterlevelconn6 << 0);
}

/**
 * @brief COUNTER_LEVEL_7 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:00 counter_level_conn_7      0x0
 * </pre>
 */
#define BT_CONTROLLER_COUNTER_LEVEL_7_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000064C)
#define BT_CONTROLLER_COUNTER_LEVEL_7_OFFSET      0x0000064C
#define BT_CONTROLLER_COUNTER_LEVEL_7_INDEX       0x00000193
#define BT_CONTROLLER_COUNTER_LEVEL_7_RESET       0x00000000

static inline u32 bt_controller_counter_level_7_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_COUNTER_LEVEL_7_ADDR);
}

static inline void bt_controller_counter_level_7_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_COUNTER_LEVEL_7_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_COUNTER_LEVEL_7_COUNTER_LEVEL_CONN_7_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_COUNTER_LEVEL_7_COUNTER_LEVEL_CONN_7_LSB    0
#define BT_CONTROLLER_COUNTER_LEVEL_7_COUNTER_LEVEL_CONN_7_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_COUNTER_LEVEL_7_COUNTER_LEVEL_CONN_7_RST    0x0

static inline u16 bt_controller_counter_level_7_counter_level_conn_7_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_COUNTER_LEVEL_7_ADDR);

	return (u16)(local_val >> 0);
}

static inline void bt_controller_counter_level_7_counter_level_conn_7_setf(struct cl_chip *chip, u16 counterlevelconn7)
{
	ASSERT_ERR_CHIP((((u32)counterlevelconn7 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_COUNTER_LEVEL_7_ADDR, (u32)counterlevelconn7 << 0);
}

/**
 * @brief DISABLE_TX_EN register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 DISABLE_TX_EN_15_downto_8_are_reserved 0x0
 *    07:00 tx_cycle_blocked_from_control_module 0x0
 * </pre>
 */
#define BT_CONTROLLER_DISABLE_TX_EN_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000658)
#define BT_CONTROLLER_DISABLE_TX_EN_OFFSET      0x00000658
#define BT_CONTROLLER_DISABLE_TX_EN_INDEX       0x00000196
#define BT_CONTROLLER_DISABLE_TX_EN_RESET       0x00000000

static inline u32 bt_controller_disable_tx_en_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_DISABLE_TX_EN_ADDR);
}

static inline void bt_controller_disable_tx_en_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_DISABLE_TX_EN_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_DISABLE_TX_EN_DISABLE_TX_EN_15_DOWNTO_8_ARE_RESERVED_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_DISABLE_TX_EN_DISABLE_TX_EN_15_DOWNTO_8_ARE_RESERVED_LSB    8
#define BT_CONTROLLER_DISABLE_TX_EN_DISABLE_TX_EN_15_DOWNTO_8_ARE_RESERVED_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_DISABLE_TX_EN_TX_CYCLE_BLOCKED_FROM_CONTROL_MODULE_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_DISABLE_TX_EN_TX_CYCLE_BLOCKED_FROM_CONTROL_MODULE_LSB    0
#define BT_CONTROLLER_DISABLE_TX_EN_TX_CYCLE_BLOCKED_FROM_CONTROL_MODULE_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_DISABLE_TX_EN_DISABLE_TX_EN_15_DOWNTO_8_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_DISABLE_TX_EN_TX_CYCLE_BLOCKED_FROM_CONTROL_MODULE_RST    0x0

static inline void bt_controller_disable_tx_en_pack(struct cl_chip *chip, u8 disable_tx_en_15_downto_8_are_reserved, u8 tx_cycle_blocked_from_control_module)
{
	ASSERT_ERR_CHIP((((u32)disable_tx_en_15_downto_8_are_reserved << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_cycle_blocked_from_control_module << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_DISABLE_TX_EN_ADDR, ((u32)disable_tx_en_15_downto_8_are_reserved << 8) | ((u32)tx_cycle_blocked_from_control_module << 0));
}

static inline void bt_controller_disable_tx_en_unpack(struct cl_chip *chip, u8 *disable_tx_en_15_downto_8_are_reserved, u8 *tx_cycle_blocked_from_control_module)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DISABLE_TX_EN_ADDR);

	*disable_tx_en_15_downto_8_are_reserved = (local_val & ((u32)0x0000FF00)) >> 8;
	*tx_cycle_blocked_from_control_module = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u8 bt_controller_disable_tx_en_disable_tx_en_15_downto_8_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DISABLE_TX_EN_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline u8 bt_controller_disable_tx_en_tx_cycle_blocked_from_control_module_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DISABLE_TX_EN_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

static inline void bt_controller_disable_tx_en_tx_cycle_blocked_from_control_module_setf(struct cl_chip *chip, u8 txcycleblockedfromcontrolmodule)
{
	ASSERT_ERR_CHIP((((u32)txcycleblockedfromcontrolmodule << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_DISABLE_TX_EN_ADDR, (cl_reg_read(chip, BT_CONTROLLER_DISABLE_TX_EN_ADDR) & ~((u32)0x000000FF)) | ((u32)txcycleblockedfromcontrolmodule << 0));
}

/**
 * @brief DISABLE_RX_EN register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 DISABLE_RX_EN_15_downto_8_are_reserved 0x0
 *    07:00 rx_cycle_are_blocked_from_control_module 0x0
 * </pre>
 */
#define BT_CONTROLLER_DISABLE_RX_EN_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000065C)
#define BT_CONTROLLER_DISABLE_RX_EN_OFFSET      0x0000065C
#define BT_CONTROLLER_DISABLE_RX_EN_INDEX       0x00000197
#define BT_CONTROLLER_DISABLE_RX_EN_RESET       0x00000000

static inline u32 bt_controller_disable_rx_en_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_DISABLE_RX_EN_ADDR);
}

static inline void bt_controller_disable_rx_en_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_DISABLE_RX_EN_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_DISABLE_RX_EN_DISABLE_RX_EN_15_DOWNTO_8_ARE_RESERVED_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_DISABLE_RX_EN_DISABLE_RX_EN_15_DOWNTO_8_ARE_RESERVED_LSB    8
#define BT_CONTROLLER_DISABLE_RX_EN_DISABLE_RX_EN_15_DOWNTO_8_ARE_RESERVED_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_DISABLE_RX_EN_RX_CYCLE_ARE_BLOCKED_FROM_CONTROL_MODULE_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_DISABLE_RX_EN_RX_CYCLE_ARE_BLOCKED_FROM_CONTROL_MODULE_LSB    0
#define BT_CONTROLLER_DISABLE_RX_EN_RX_CYCLE_ARE_BLOCKED_FROM_CONTROL_MODULE_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_DISABLE_RX_EN_DISABLE_RX_EN_15_DOWNTO_8_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_DISABLE_RX_EN_RX_CYCLE_ARE_BLOCKED_FROM_CONTROL_MODULE_RST    0x0

static inline void bt_controller_disable_rx_en_pack(struct cl_chip *chip, u8 disable_rx_en_15_downto_8_are_reserved, u8 rx_cycle_are_blocked_from_control_module)
{
	ASSERT_ERR_CHIP((((u32)disable_rx_en_15_downto_8_are_reserved << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)rx_cycle_are_blocked_from_control_module << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_DISABLE_RX_EN_ADDR, ((u32)disable_rx_en_15_downto_8_are_reserved << 8) | ((u32)rx_cycle_are_blocked_from_control_module << 0));
}

static inline void bt_controller_disable_rx_en_unpack(struct cl_chip *chip, u8 *disable_rx_en_15_downto_8_are_reserved, u8 *rx_cycle_are_blocked_from_control_module)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DISABLE_RX_EN_ADDR);

	*disable_rx_en_15_downto_8_are_reserved = (local_val & ((u32)0x0000FF00)) >> 8;
	*rx_cycle_are_blocked_from_control_module = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u8 bt_controller_disable_rx_en_disable_rx_en_15_downto_8_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DISABLE_RX_EN_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline u8 bt_controller_disable_rx_en_rx_cycle_are_blocked_from_control_module_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DISABLE_RX_EN_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

static inline void bt_controller_disable_rx_en_rx_cycle_are_blocked_from_control_module_setf(struct cl_chip *chip, u8 rxcycleareblockedfromcontrolmodule)
{
	ASSERT_ERR_CHIP((((u32)rxcycleareblockedfromcontrolmodule << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_DISABLE_RX_EN_ADDR, (cl_reg_read(chip, BT_CONTROLLER_DISABLE_RX_EN_ADDR) & ~((u32)0x000000FF)) | ((u32)rxcycleareblockedfromcontrolmodule << 0));
}

/**
 * @brief DIS_TX_RX_INT_MASK register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 DIS_TX_RX_INT_MASK_15_downto_8_reserved 0x0
 *    07:00 interrupt_generated_when_bit_in_distxrx_int_stat_set 0x0
 * </pre>
 */
#define BT_CONTROLLER_DIS_TX_RX_INT_MASK_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000660)
#define BT_CONTROLLER_DIS_TX_RX_INT_MASK_OFFSET      0x00000660
#define BT_CONTROLLER_DIS_TX_RX_INT_MASK_INDEX       0x00000198
#define BT_CONTROLLER_DIS_TX_RX_INT_MASK_RESET       0x00000000

static inline u32 bt_controller_dis_tx_rx_int_mask_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_DIS_TX_RX_INT_MASK_ADDR);
}

static inline void bt_controller_dis_tx_rx_int_mask_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_DIS_TX_RX_INT_MASK_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_DIS_TX_RX_INT_MASK_DIS_TX_RX_INT_MASK_15_DOWNTO_8_RESERVED_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_DIS_TX_RX_INT_MASK_DIS_TX_RX_INT_MASK_15_DOWNTO_8_RESERVED_LSB    8
#define BT_CONTROLLER_DIS_TX_RX_INT_MASK_DIS_TX_RX_INT_MASK_15_DOWNTO_8_RESERVED_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_DIS_TX_RX_INT_MASK_INTERRUPT_GENERATED_WHEN_BIT_IN_DISTXRX_INT_STAT_SET_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_DIS_TX_RX_INT_MASK_INTERRUPT_GENERATED_WHEN_BIT_IN_DISTXRX_INT_STAT_SET_LSB    0
#define BT_CONTROLLER_DIS_TX_RX_INT_MASK_INTERRUPT_GENERATED_WHEN_BIT_IN_DISTXRX_INT_STAT_SET_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_DIS_TX_RX_INT_MASK_DIS_TX_RX_INT_MASK_15_DOWNTO_8_RESERVED_RST    0x0
#define BT_CONTROLLER_DIS_TX_RX_INT_MASK_INTERRUPT_GENERATED_WHEN_BIT_IN_DISTXRX_INT_STAT_SET_RST    0x0

static inline void bt_controller_dis_tx_rx_int_mask_pack(struct cl_chip *chip, u8 dis_tx_rx_int_mask_15_downto_8_reserved, u8 interrupt_generated_when_bit_in_distxrx_int_stat_set)
{
	ASSERT_ERR_CHIP((((u32)dis_tx_rx_int_mask_15_downto_8_reserved << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)interrupt_generated_when_bit_in_distxrx_int_stat_set << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_DIS_TX_RX_INT_MASK_ADDR, ((u32)dis_tx_rx_int_mask_15_downto_8_reserved << 8) | ((u32)interrupt_generated_when_bit_in_distxrx_int_stat_set << 0));
}

static inline void bt_controller_dis_tx_rx_int_mask_unpack(struct cl_chip *chip, u8 *dis_tx_rx_int_mask_15_downto_8_reserved, u8 *interrupt_generated_when_bit_in_distxrx_int_stat_set)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DIS_TX_RX_INT_MASK_ADDR);

	*dis_tx_rx_int_mask_15_downto_8_reserved = (local_val & ((u32)0x0000FF00)) >> 8;
	*interrupt_generated_when_bit_in_distxrx_int_stat_set = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u8 bt_controller_dis_tx_rx_int_mask_dis_tx_rx_int_mask_15_downto_8_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DIS_TX_RX_INT_MASK_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline u8 bt_controller_dis_tx_rx_int_mask_interrupt_generated_when_bit_in_distxrx_int_stat_set_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DIS_TX_RX_INT_MASK_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

static inline void bt_controller_dis_tx_rx_int_mask_interrupt_generated_when_bit_in_distxrx_int_stat_set_setf(struct cl_chip *chip, u8 interruptgeneratedwhenbitindistxrxintstatset)
{
	ASSERT_ERR_CHIP((((u32)interruptgeneratedwhenbitindistxrxintstatset << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_DIS_TX_RX_INT_MASK_ADDR, (cl_reg_read(chip, BT_CONTROLLER_DIS_TX_RX_INT_MASK_ADDR) & ~((u32)0x000000FF)) | ((u32)interruptgeneratedwhenbitindistxrxintstatset << 0));
}

/**
 * @brief DIS_TX_RX_INT_STAT register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:08 DIS_TX_RX_INT_STAT_15_DOWNTO_8_ARE_RESERVED 0x0
 *    07:00 counter_625us_reached_counter_level_bit_is_set 0x0
 * </pre>
 */
#define BT_CONTROLLER_DIS_TX_RX_INT_STAT_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00000664)
#define BT_CONTROLLER_DIS_TX_RX_INT_STAT_OFFSET      0x00000664
#define BT_CONTROLLER_DIS_TX_RX_INT_STAT_INDEX       0x00000199
#define BT_CONTROLLER_DIS_TX_RX_INT_STAT_RESET       0x00000000

static inline u32 bt_controller_dis_tx_rx_int_stat_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_DIS_TX_RX_INT_STAT_ADDR);
}

static inline void bt_controller_dis_tx_rx_int_stat_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_DIS_TX_RX_INT_STAT_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_DIS_TX_RX_INT_STAT_DIS_TX_RX_INT_STAT_15_DOWNTO_8_ARE_RESERVED_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_DIS_TX_RX_INT_STAT_DIS_TX_RX_INT_STAT_15_DOWNTO_8_ARE_RESERVED_LSB    8
#define BT_CONTROLLER_DIS_TX_RX_INT_STAT_DIS_TX_RX_INT_STAT_15_DOWNTO_8_ARE_RESERVED_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_DIS_TX_RX_INT_STAT_COUNTER_625_US_REACHED_COUNTER_LEVEL_BIT_IS_SET_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_DIS_TX_RX_INT_STAT_COUNTER_625_US_REACHED_COUNTER_LEVEL_BIT_IS_SET_LSB    0
#define BT_CONTROLLER_DIS_TX_RX_INT_STAT_COUNTER_625_US_REACHED_COUNTER_LEVEL_BIT_IS_SET_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_DIS_TX_RX_INT_STAT_DIS_TX_RX_INT_STAT_15_DOWNTO_8_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_DIS_TX_RX_INT_STAT_COUNTER_625_US_REACHED_COUNTER_LEVEL_BIT_IS_SET_RST    0x0

static inline void bt_controller_dis_tx_rx_int_stat_pack(struct cl_chip *chip, u8 dis_tx_rx_int_stat_15_downto_8_are_reserved, u8 counter_625us_reached_counter_level_bit_is_set)
{
	ASSERT_ERR_CHIP((((u32)dis_tx_rx_int_stat_15_downto_8_are_reserved << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)counter_625us_reached_counter_level_bit_is_set << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_DIS_TX_RX_INT_STAT_ADDR, ((u32)dis_tx_rx_int_stat_15_downto_8_are_reserved << 8) | ((u32)counter_625us_reached_counter_level_bit_is_set << 0));
}

static inline void bt_controller_dis_tx_rx_int_stat_unpack(struct cl_chip *chip, u8 *dis_tx_rx_int_stat_15_downto_8_are_reserved, u8 *counter_625us_reached_counter_level_bit_is_set)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DIS_TX_RX_INT_STAT_ADDR);

	*dis_tx_rx_int_stat_15_downto_8_are_reserved = (local_val & ((u32)0x0000FF00)) >> 8;
	*counter_625us_reached_counter_level_bit_is_set = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u8 bt_controller_dis_tx_rx_int_stat_dis_tx_rx_int_stat_15_downto_8_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DIS_TX_RX_INT_STAT_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline u8 bt_controller_dis_tx_rx_int_stat_counter_625_us_reached_counter_level_bit_is_set_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DIS_TX_RX_INT_STAT_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

static inline void bt_controller_dis_tx_rx_int_stat_counter_625_us_reached_counter_level_bit_is_set_setf(struct cl_chip *chip, u8 counter625usreachedcounterlevelbitisset)
{
	ASSERT_ERR_CHIP((((u32)counter625usreachedcounterlevelbitisset << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_DIS_TX_RX_INT_STAT_ADDR, (cl_reg_read(chip, BT_CONTROLLER_DIS_TX_RX_INT_STAT_ADDR) & ~((u32)0x000000FF)) | ((u32)counter625usreachedcounterlevelbitisset << 0));
}

/**
 * @brief CLOCK_CONFIG_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:05 clock_config_reg_27_bits_are_reserved 0x0
 *    04:00 clock_count_4_downto_0    0x0
 * </pre>
 */
#define BT_CONTROLLER_CLOCK_CONFIG_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004000)
#define BT_CONTROLLER_CLOCK_CONFIG_REG_OFFSET      0x00004000
#define BT_CONTROLLER_CLOCK_CONFIG_REG_INDEX       0x00001000
#define BT_CONTROLLER_CLOCK_CONFIG_REG_RESET       0x00000000

static inline u32 bt_controller_clock_config_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_CLOCK_CONFIG_REG_ADDR);
}

static inline void bt_controller_clock_config_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_CLOCK_CONFIG_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_CLOCK_CONFIG_REG_CLOCK_CONFIG_REG_27_BITS_ARE_RESERVED_MASK    ((u32)0xFFFFFFE0)
#define BT_CONTROLLER_CLOCK_CONFIG_REG_CLOCK_CONFIG_REG_27_BITS_ARE_RESERVED_LSB    5
#define BT_CONTROLLER_CLOCK_CONFIG_REG_CLOCK_CONFIG_REG_27_BITS_ARE_RESERVED_WIDTH    ((u32)0x0000001B)
#define BT_CONTROLLER_CLOCK_CONFIG_REG_CLOCK_COUNT_4_DOWNTO_0_MASK    ((u32)0x0000001F)
#define BT_CONTROLLER_CLOCK_CONFIG_REG_CLOCK_COUNT_4_DOWNTO_0_LSB    0
#define BT_CONTROLLER_CLOCK_CONFIG_REG_CLOCK_COUNT_4_DOWNTO_0_WIDTH    ((u32)0x00000005)

#define BT_CONTROLLER_CLOCK_CONFIG_REG_CLOCK_CONFIG_REG_27_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_CLOCK_CONFIG_REG_CLOCK_COUNT_4_DOWNTO_0_RST    0x0

static inline void bt_controller_clock_config_reg_pack(struct cl_chip *chip, u32 clock_config_reg_27_bits_are_reserved, u8 clock_count_4_downto_0)
{
	ASSERT_ERR_CHIP((((u32)clock_config_reg_27_bits_are_reserved << 5) & ~((u32)0xFFFFFFE0)) == 0);
	ASSERT_ERR_CHIP((((u32)clock_count_4_downto_0 << 0) & ~((u32)0x0000001F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CLOCK_CONFIG_REG_ADDR, ((u32)clock_config_reg_27_bits_are_reserved << 5) | ((u32)clock_count_4_downto_0 << 0));
}

static inline void bt_controller_clock_config_reg_unpack(struct cl_chip *chip, u32 *clock_config_reg_27_bits_are_reserved, u8 *clock_count_4_downto_0)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CLOCK_CONFIG_REG_ADDR);

	*clock_config_reg_27_bits_are_reserved = (local_val & ((u32)0xFFFFFFE0)) >> 5;
	*clock_count_4_downto_0 = (local_val & ((u32)0x0000001F)) >> 0;
}

static inline u32 bt_controller_clock_config_reg_clock_config_reg_27_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CLOCK_CONFIG_REG_ADDR);

	return (u32)((local_val & ((u32)0xFFFFFFE0)) >> 5);
}

static inline void bt_controller_clock_config_reg_clock_config_reg_27_bits_are_reserved_setf(struct cl_chip *chip, u32 clockconfigreg27bitsarereserved)
{
	ASSERT_ERR_CHIP((((u32)clockconfigreg27bitsarereserved << 5) & ~((u32)0xFFFFFFE0)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CLOCK_CONFIG_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CLOCK_CONFIG_REG_ADDR) & ~((u32)0xFFFFFFE0)) | ((u32)clockconfigreg27bitsarereserved << 5));
}

static inline u8 bt_controller_clock_config_reg_clock_count_4_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CLOCK_CONFIG_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000001F)) >> 0);
}

static inline void bt_controller_clock_config_reg_clock_count_4_downto_0_setf(struct cl_chip *chip, u8 clockcount4downto0)
{
	ASSERT_ERR_CHIP((((u32)clockcount4downto0 << 0) & ~((u32)0x0000001F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CLOCK_CONFIG_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CLOCK_CONFIG_REG_ADDR) & ~((u32)0x0000001F)) | ((u32)clockcount4downto0 << 0));
}

/**
 * @brief CLOCK_CONTROL_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:02 clock_control_reg_31_2_bits_are_reserved 0x0
 *    01    deep_sleep_mode_enable    0
 *    00    sleep_mode_enable         0
 * </pre>
 */
#define BT_CONTROLLER_CLOCK_CONTROL_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004004)
#define BT_CONTROLLER_CLOCK_CONTROL_REG_OFFSET      0x00004004
#define BT_CONTROLLER_CLOCK_CONTROL_REG_INDEX       0x00001001
#define BT_CONTROLLER_CLOCK_CONTROL_REG_RESET       0x00000000

static inline u32 bt_controller_clock_control_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_CLOCK_CONTROL_REG_ADDR);
}

static inline void bt_controller_clock_control_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_CLOCK_CONTROL_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_CLOCK_CONTROL_REG_CLOCK_CONTROL_REG_31_2_BITS_ARE_RESERVED_MASK    ((u32)0xFFFFFFFC)
#define BT_CONTROLLER_CLOCK_CONTROL_REG_CLOCK_CONTROL_REG_31_2_BITS_ARE_RESERVED_LSB    2
#define BT_CONTROLLER_CLOCK_CONTROL_REG_CLOCK_CONTROL_REG_31_2_BITS_ARE_RESERVED_WIDTH    ((u32)0x0000001E)
#define BT_CONTROLLER_CLOCK_CONTROL_REG_DEEP_SLEEP_MODE_ENABLE_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_CLOCK_CONTROL_REG_DEEP_SLEEP_MODE_ENABLE_POS    1
#define BT_CONTROLLER_CLOCK_CONTROL_REG_SLEEP_MODE_ENABLE_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_CLOCK_CONTROL_REG_SLEEP_MODE_ENABLE_POS    0

#define BT_CONTROLLER_CLOCK_CONTROL_REG_CLOCK_CONTROL_REG_31_2_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_CLOCK_CONTROL_REG_DEEP_SLEEP_MODE_ENABLE_RST    0x0
#define BT_CONTROLLER_CLOCK_CONTROL_REG_SLEEP_MODE_ENABLE_RST    0x0

static inline void bt_controller_clock_control_reg_pack(struct cl_chip *chip, u32 clock_control_reg_31_2_bits_are_reserved, u8 deep_sleep_mode_enable, u8 sleep_mode_enable)
{
	ASSERT_ERR_CHIP((((u32)clock_control_reg_31_2_bits_are_reserved << 2) & ~((u32)0xFFFFFFFC)) == 0);
	ASSERT_ERR_CHIP((((u32)deep_sleep_mode_enable << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)sleep_mode_enable << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CLOCK_CONTROL_REG_ADDR, ((u32)clock_control_reg_31_2_bits_are_reserved << 2) | ((u32)deep_sleep_mode_enable << 1) | ((u32)sleep_mode_enable << 0));
}

static inline void bt_controller_clock_control_reg_unpack(struct cl_chip *chip, u32 *clock_control_reg_31_2_bits_are_reserved, u8 *deep_sleep_mode_enable, u8 *sleep_mode_enable)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CLOCK_CONTROL_REG_ADDR);

	*clock_control_reg_31_2_bits_are_reserved = (local_val & ((u32)0xFFFFFFFC)) >> 2;
	*deep_sleep_mode_enable = (local_val & ((u32)0x00000002)) >> 1;
	*sleep_mode_enable = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u32 bt_controller_clock_control_reg_clock_control_reg_31_2_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CLOCK_CONTROL_REG_ADDR);

	return (u32)((local_val & ((u32)0xFFFFFFFC)) >> 2);
}

static inline u8 bt_controller_clock_control_reg_deep_sleep_mode_enable_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CLOCK_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_clock_control_reg_deep_sleep_mode_enable_setf(struct cl_chip *chip, u8 deepsleepmodeenable)
{
	ASSERT_ERR_CHIP((((u32)deepsleepmodeenable << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CLOCK_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CLOCK_CONTROL_REG_ADDR) & ~((u32)0x00000002)) | ((u32)deepsleepmodeenable << 1));
}

static inline u8 bt_controller_clock_control_reg_sleep_mode_enable_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CLOCK_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_clock_control_reg_sleep_mode_enable_setf(struct cl_chip *chip, u8 sleepmodeenable)
{
	ASSERT_ERR_CHIP((((u32)sleepmodeenable << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CLOCK_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CLOCK_CONTROL_REG_ADDR) & ~((u32)0x00000001)) | ((u32)sleepmodeenable << 0));
}

/**
 * @brief CLOCK_VALUE_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:16 clock_value_reg_16_to_31_bits_are_reserved 0x0
 *    15:00 Running_Counter_Value_15_downto_0 0x0
 * </pre>
 */
#define BT_CONTROLLER_CLOCK_VALUE_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004008)
#define BT_CONTROLLER_CLOCK_VALUE_REG_OFFSET      0x00004008
#define BT_CONTROLLER_CLOCK_VALUE_REG_INDEX       0x00001002
#define BT_CONTROLLER_CLOCK_VALUE_REG_RESET       0x00000000

static inline u32 bt_controller_clock_value_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_CLOCK_VALUE_REG_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_CLOCK_VALUE_REG_CLOCK_VALUE_REG_16_TO_31_BITS_ARE_RESERVED_MASK    ((u32)0xFFFF0000)
#define BT_CONTROLLER_CLOCK_VALUE_REG_CLOCK_VALUE_REG_16_TO_31_BITS_ARE_RESERVED_LSB    16
#define BT_CONTROLLER_CLOCK_VALUE_REG_CLOCK_VALUE_REG_16_TO_31_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000010)
#define BT_CONTROLLER_CLOCK_VALUE_REG_RUNNING_COUNTER_VALUE_15_DOWNTO_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_CLOCK_VALUE_REG_RUNNING_COUNTER_VALUE_15_DOWNTO_0_LSB    0
#define BT_CONTROLLER_CLOCK_VALUE_REG_RUNNING_COUNTER_VALUE_15_DOWNTO_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_CLOCK_VALUE_REG_CLOCK_VALUE_REG_16_TO_31_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_CLOCK_VALUE_REG_RUNNING_COUNTER_VALUE_15_DOWNTO_0_RST    0x0

static inline void bt_controller_clock_value_reg_unpack(struct cl_chip *chip, u16 *clock_value_reg_16_to_31_bits_are_reserved, u16 *running_counter_value_15_downto_0)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CLOCK_VALUE_REG_ADDR);

	*clock_value_reg_16_to_31_bits_are_reserved = (local_val & ((u32)0xFFFF0000)) >> 16;
	*running_counter_value_15_downto_0 = (local_val & ((u32)0x0000FFFF)) >> 0;
}

static inline u16 bt_controller_clock_value_reg_clock_value_reg_16_to_31_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CLOCK_VALUE_REG_ADDR);

	return (u16)((local_val & ((u32)0xFFFF0000)) >> 16);
}

static inline u16 bt_controller_clock_value_reg_running_counter_value_15_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CLOCK_VALUE_REG_ADDR);

	return (u16)((local_val & ((u32)0x0000FFFF)) >> 0);
}

/**
 * @brief FW_DEBUG_EN_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 fw_debug_en               0x0
 * </pre>
 */
#define BT_CONTROLLER_FW_DEBUG_EN_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000400C)
#define BT_CONTROLLER_FW_DEBUG_EN_REG_OFFSET      0x0000400C
#define BT_CONTROLLER_FW_DEBUG_EN_REG_INDEX       0x00001003
#define BT_CONTROLLER_FW_DEBUG_EN_REG_RESET       0x00000000

static inline u32 bt_controller_fw_debug_en_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_FW_DEBUG_EN_REG_ADDR);
}

static inline void bt_controller_fw_debug_en_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_FW_DEBUG_EN_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_FW_DEBUG_EN_REG_FW_DEBUG_EN_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_FW_DEBUG_EN_REG_FW_DEBUG_EN_LSB    0
#define BT_CONTROLLER_FW_DEBUG_EN_REG_FW_DEBUG_EN_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_FW_DEBUG_EN_REG_FW_DEBUG_EN_RST    0x0

static inline u32 bt_controller_fw_debug_en_reg_fw_debug_en_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FW_DEBUG_EN_REG_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_fw_debug_en_reg_fw_debug_en_setf(struct cl_chip *chip, u32 fwdebugen)
{
	ASSERT_ERR_CHIP((((u32)fwdebugen << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_FW_DEBUG_EN_REG_ADDR, (u32)fwdebugen << 0);
}

/**
 * @brief FW_DEBUG_VALUE_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 fw_debug_val              0x0
 * </pre>
 */
#define BT_CONTROLLER_FW_DEBUG_VALUE_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004010)
#define BT_CONTROLLER_FW_DEBUG_VALUE_REG_OFFSET      0x00004010
#define BT_CONTROLLER_FW_DEBUG_VALUE_REG_INDEX       0x00001004
#define BT_CONTROLLER_FW_DEBUG_VALUE_REG_RESET       0x00000000

static inline u32 bt_controller_fw_debug_value_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_FW_DEBUG_VALUE_REG_ADDR);
}

static inline void bt_controller_fw_debug_value_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_FW_DEBUG_VALUE_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_FW_DEBUG_VALUE_REG_FW_DEBUG_VAL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_FW_DEBUG_VALUE_REG_FW_DEBUG_VAL_LSB    0
#define BT_CONTROLLER_FW_DEBUG_VALUE_REG_FW_DEBUG_VAL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_FW_DEBUG_VALUE_REG_FW_DEBUG_VAL_RST    0x0

static inline u32 bt_controller_fw_debug_value_reg_fw_debug_val_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_FW_DEBUG_VALUE_REG_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_fw_debug_value_reg_fw_debug_val_setf(struct cl_chip *chip, u32 fwdebugval)
{
	ASSERT_ERR_CHIP((((u32)fwdebugval << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_FW_DEBUG_VALUE_REG_ADDR, (u32)fwdebugval << 0);
}

/**
 * @brief SLEEP_MODE_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 timer0_count_value_sleep_mode_is_exited 0x0
 * </pre>
 */
#define BT_CONTROLLER_SLEEP_MODE_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004014)
#define BT_CONTROLLER_SLEEP_MODE_REG_OFFSET      0x00004014
#define BT_CONTROLLER_SLEEP_MODE_REG_INDEX       0x00001005
#define BT_CONTROLLER_SLEEP_MODE_REG_RESET       0x00000000

static inline u32 bt_controller_sleep_mode_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_SLEEP_MODE_REG_ADDR);
}

static inline void bt_controller_sleep_mode_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_SLEEP_MODE_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_SLEEP_MODE_REG_TIMER_0_COUNT_VALUE_SLEEP_MODE_IS_EXITED_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_SLEEP_MODE_REG_TIMER_0_COUNT_VALUE_SLEEP_MODE_IS_EXITED_LSB    0
#define BT_CONTROLLER_SLEEP_MODE_REG_TIMER_0_COUNT_VALUE_SLEEP_MODE_IS_EXITED_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_SLEEP_MODE_REG_TIMER_0_COUNT_VALUE_SLEEP_MODE_IS_EXITED_RST    0x0

static inline u32 bt_controller_sleep_mode_reg_timer_0_count_value_sleep_mode_is_exited_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SLEEP_MODE_REG_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_sleep_mode_reg_timer_0_count_value_sleep_mode_is_exited_setf(struct cl_chip *chip, u32 timer0countvaluesleepmodeisexited)
{
	ASSERT_ERR_CHIP((((u32)timer0countvaluesleepmodeisexited << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SLEEP_MODE_REG_ADDR, (u32)timer0countvaluesleepmodeisexited << 0);
}

/**
 * @brief DEEP_SLEEP_MODE_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 timer0_count_value_deep_sleep_mode_is_exited 0x0
 * </pre>
 */
#define BT_CONTROLLER_DEEP_SLEEP_MODE_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004018)
#define BT_CONTROLLER_DEEP_SLEEP_MODE_REG_OFFSET      0x00004018
#define BT_CONTROLLER_DEEP_SLEEP_MODE_REG_INDEX       0x00001006
#define BT_CONTROLLER_DEEP_SLEEP_MODE_REG_RESET       0x00000000

static inline u32 bt_controller_deep_sleep_mode_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_DEEP_SLEEP_MODE_REG_ADDR);
}

static inline void bt_controller_deep_sleep_mode_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_DEEP_SLEEP_MODE_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_DEEP_SLEEP_MODE_REG_TIMER_0_COUNT_VALUE_DEEP_SLEEP_MODE_IS_EXITED_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_DEEP_SLEEP_MODE_REG_TIMER_0_COUNT_VALUE_DEEP_SLEEP_MODE_IS_EXITED_LSB    0
#define BT_CONTROLLER_DEEP_SLEEP_MODE_REG_TIMER_0_COUNT_VALUE_DEEP_SLEEP_MODE_IS_EXITED_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_DEEP_SLEEP_MODE_REG_TIMER_0_COUNT_VALUE_DEEP_SLEEP_MODE_IS_EXITED_RST    0x0

static inline u32 bt_controller_deep_sleep_mode_reg_timer_0_count_value_deep_sleep_mode_is_exited_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_DEEP_SLEEP_MODE_REG_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_deep_sleep_mode_reg_timer_0_count_value_deep_sleep_mode_is_exited_setf(struct cl_chip *chip, u32 timer0countvaluedeepsleepmodeisexited)
{
	ASSERT_ERR_CHIP((((u32)timer0countvaluedeepsleepmodeisexited << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_DEEP_SLEEP_MODE_REG_ADDR, (u32)timer0countvaluedeepsleepmodeisexited << 0);
}

/**
 * @brief SW_PROFILING_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    15:01 sw_profiling_reg_15bits_reserved 0x0
 *    00    sw_profiling              0
 * </pre>
 */
#define BT_CONTROLLER_SW_PROFILING_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000401C)
#define BT_CONTROLLER_SW_PROFILING_REG_OFFSET      0x0000401C
#define BT_CONTROLLER_SW_PROFILING_REG_INDEX       0x00001007
#define BT_CONTROLLER_SW_PROFILING_REG_RESET       0x00000000

static inline u32 bt_controller_sw_profiling_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_SW_PROFILING_REG_ADDR);
}

static inline void bt_controller_sw_profiling_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_SW_PROFILING_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_SW_PROFILING_REG_SW_PROFILING_REG_15_BITS_RESERVED_MASK    ((u32)0x0000FFFE)
#define BT_CONTROLLER_SW_PROFILING_REG_SW_PROFILING_REG_15_BITS_RESERVED_LSB    1
#define BT_CONTROLLER_SW_PROFILING_REG_SW_PROFILING_REG_15_BITS_RESERVED_WIDTH    ((u32)0x0000000F)
#define BT_CONTROLLER_SW_PROFILING_REG_SW_PROFILING_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_SW_PROFILING_REG_SW_PROFILING_POS    0

#define BT_CONTROLLER_SW_PROFILING_REG_SW_PROFILING_REG_15_BITS_RESERVED_RST    0x0
#define BT_CONTROLLER_SW_PROFILING_REG_SW_PROFILING_RST    0x0

static inline void bt_controller_sw_profiling_reg_pack(struct cl_chip *chip, u16 sw_profiling_reg_15bits_reserved, u8 sw_profiling)
{
	ASSERT_ERR_CHIP((((u32)sw_profiling_reg_15bits_reserved << 1) & ~((u32)0x0000FFFE)) == 0);
	ASSERT_ERR_CHIP((((u32)sw_profiling << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SW_PROFILING_REG_ADDR, ((u32)sw_profiling_reg_15bits_reserved << 1) | ((u32)sw_profiling << 0));
}

static inline void bt_controller_sw_profiling_reg_unpack(struct cl_chip *chip, u16 *sw_profiling_reg_15bits_reserved, u8 *sw_profiling)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SW_PROFILING_REG_ADDR);

	*sw_profiling_reg_15bits_reserved = (local_val & ((u32)0x0000FFFE)) >> 1;
	*sw_profiling = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u16 bt_controller_sw_profiling_reg_sw_profiling_reg_15_bits_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SW_PROFILING_REG_ADDR);

	return (u16)((local_val & ((u32)0x0000FFFE)) >> 1);
}

static inline u8 bt_controller_sw_profiling_reg_sw_profiling_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SW_PROFILING_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_sw_profiling_reg_sw_profiling_setf(struct cl_chip *chip, u8 swprofiling)
{
	ASSERT_ERR_CHIP((((u32)swprofiling << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SW_PROFILING_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SW_PROFILING_REG_ADDR) & ~((u32)0x00000001)) | ((u32)swprofiling << 0));
}

/**
 * @brief RADIO_CONFIG_1_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:24 radio_config1_reg_31_to_24_bits_are_reserved 0x0
 *    23:16 RX_ON_DELAY_23_downto_16  0x77
 *    15:08 Tx_On_delay_15_downto_8   0x88
 *    07:06 radio_config1_reg_7_to_6_bits_are_reserved 0x0
 *    05:00 corr_threshold_5_downto_0 0x1F
 * </pre>
 */
#define BT_CONTROLLER_RADIO_CONFIG_1_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004400)
#define BT_CONTROLLER_RADIO_CONFIG_1_REG_OFFSET      0x00004400
#define BT_CONTROLLER_RADIO_CONFIG_1_REG_INDEX       0x00001100
#define BT_CONTROLLER_RADIO_CONFIG_1_REG_RESET       0x0077881F

static inline u32 bt_controller_radio_config_1_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RADIO_CONFIG_1_REG_ADDR);
}

static inline void bt_controller_radio_config_1_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RADIO_CONFIG_1_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RADIO_CONFIG_1_REG_RADIO_CONFIG_1_REG_31_TO_24_BITS_ARE_RESERVED_MASK    ((u32)0xFF000000)
#define BT_CONTROLLER_RADIO_CONFIG_1_REG_RADIO_CONFIG_1_REG_31_TO_24_BITS_ARE_RESERVED_LSB    24
#define BT_CONTROLLER_RADIO_CONFIG_1_REG_RADIO_CONFIG_1_REG_31_TO_24_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_RADIO_CONFIG_1_REG_RX_ON_DELAY_23_DOWNTO_16_MASK    ((u32)0x00FF0000)
#define BT_CONTROLLER_RADIO_CONFIG_1_REG_RX_ON_DELAY_23_DOWNTO_16_LSB    16
#define BT_CONTROLLER_RADIO_CONFIG_1_REG_RX_ON_DELAY_23_DOWNTO_16_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_RADIO_CONFIG_1_REG_TX_ON_DELAY_15_DOWNTO_8_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_RADIO_CONFIG_1_REG_TX_ON_DELAY_15_DOWNTO_8_LSB    8
#define BT_CONTROLLER_RADIO_CONFIG_1_REG_TX_ON_DELAY_15_DOWNTO_8_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_RADIO_CONFIG_1_REG_RADIO_CONFIG_1_REG_7_TO_6_BITS_ARE_RESERVED_MASK    ((u32)0x000000C0)
#define BT_CONTROLLER_RADIO_CONFIG_1_REG_RADIO_CONFIG_1_REG_7_TO_6_BITS_ARE_RESERVED_LSB    6
#define BT_CONTROLLER_RADIO_CONFIG_1_REG_RADIO_CONFIG_1_REG_7_TO_6_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_RADIO_CONFIG_1_REG_CORR_THRESHOLD_5_DOWNTO_0_MASK    ((u32)0x0000003F)
#define BT_CONTROLLER_RADIO_CONFIG_1_REG_CORR_THRESHOLD_5_DOWNTO_0_LSB    0
#define BT_CONTROLLER_RADIO_CONFIG_1_REG_CORR_THRESHOLD_5_DOWNTO_0_WIDTH    ((u32)0x00000006)

#define BT_CONTROLLER_RADIO_CONFIG_1_REG_RADIO_CONFIG_1_REG_31_TO_24_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_RADIO_CONFIG_1_REG_RX_ON_DELAY_23_DOWNTO_16_RST    0x77
#define BT_CONTROLLER_RADIO_CONFIG_1_REG_TX_ON_DELAY_15_DOWNTO_8_RST    0x88
#define BT_CONTROLLER_RADIO_CONFIG_1_REG_RADIO_CONFIG_1_REG_7_TO_6_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_RADIO_CONFIG_1_REG_CORR_THRESHOLD_5_DOWNTO_0_RST    0x1F

static inline void bt_controller_radio_config_1_reg_pack(struct cl_chip *chip, u8 radio_config1_reg_31_to_24_bits_are_reserved, u8 rx_on_delay_23_downto_16, u8 tx_on_delay_15_downto_8, u8 radio_config1_reg_7_to_6_bits_are_reserved, u8 corr_threshold_5_downto_0)
{
	ASSERT_ERR_CHIP((((u32)radio_config1_reg_31_to_24_bits_are_reserved << 24) & ~((u32)0xFF000000)) == 0);
	ASSERT_ERR_CHIP((((u32)rx_on_delay_23_downto_16 << 16) & ~((u32)0x00FF0000)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_on_delay_15_downto_8 << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)radio_config1_reg_7_to_6_bits_are_reserved << 6) & ~((u32)0x000000C0)) == 0);
	ASSERT_ERR_CHIP((((u32)corr_threshold_5_downto_0 << 0) & ~((u32)0x0000003F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_CONFIG_1_REG_ADDR, ((u32)radio_config1_reg_31_to_24_bits_are_reserved << 24) | ((u32)rx_on_delay_23_downto_16 << 16) | ((u32)tx_on_delay_15_downto_8 << 8) | ((u32)radio_config1_reg_7_to_6_bits_are_reserved << 6) | ((u32)corr_threshold_5_downto_0 << 0));
}

static inline void bt_controller_radio_config_1_reg_unpack(struct cl_chip *chip, u8 *radio_config1_reg_31_to_24_bits_are_reserved, u8 *rx_on_delay_23_downto_16, u8 *tx_on_delay_15_downto_8, u8 *radio_config1_reg_7_to_6_bits_are_reserved, u8 *corr_threshold_5_downto_0)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_CONFIG_1_REG_ADDR);

	*radio_config1_reg_31_to_24_bits_are_reserved = (local_val & ((u32)0xFF000000)) >> 24;
	*rx_on_delay_23_downto_16 = (local_val & ((u32)0x00FF0000)) >> 16;
	*tx_on_delay_15_downto_8 = (local_val & ((u32)0x0000FF00)) >> 8;
	*radio_config1_reg_7_to_6_bits_are_reserved = (local_val & ((u32)0x000000C0)) >> 6;
	*corr_threshold_5_downto_0 = (local_val & ((u32)0x0000003F)) >> 0;
}

static inline u8 bt_controller_radio_config_1_reg_radio_config_1_reg_31_to_24_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0xFF000000)) >> 24);
}

static inline u8 bt_controller_radio_config_1_reg_rx_on_delay_23_downto_16_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x00FF0000)) >> 16);
}

static inline void bt_controller_radio_config_1_reg_rx_on_delay_23_downto_16_setf(struct cl_chip *chip, u8 rxondelay23downto16)
{
	ASSERT_ERR_CHIP((((u32)rxondelay23downto16 << 16) & ~((u32)0x00FF0000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_CONFIG_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RADIO_CONFIG_1_REG_ADDR) & ~((u32)0x00FF0000)) | ((u32)rxondelay23downto16 << 16));
}

static inline u8 bt_controller_radio_config_1_reg_tx_on_delay_15_downto_8_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_radio_config_1_reg_tx_on_delay_15_downto_8_setf(struct cl_chip *chip, u8 txondelay15downto8)
{
	ASSERT_ERR_CHIP((((u32)txondelay15downto8 << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_CONFIG_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RADIO_CONFIG_1_REG_ADDR) & ~((u32)0x0000FF00)) | ((u32)txondelay15downto8 << 8));
}

static inline u8 bt_controller_radio_config_1_reg_radio_config_1_reg_7_to_6_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x000000C0)) >> 6);
}

static inline u8 bt_controller_radio_config_1_reg_corr_threshold_5_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000003F)) >> 0);
}

static inline void bt_controller_radio_config_1_reg_corr_threshold_5_downto_0_setf(struct cl_chip *chip, u8 corrthreshold5downto0)
{
	ASSERT_ERR_CHIP((((u32)corrthreshold5downto0 << 0) & ~((u32)0x0000003F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_CONFIG_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RADIO_CONFIG_1_REG_ADDR) & ~((u32)0x0000003F)) | ((u32)corrthreshold5downto0 << 0));
}

/**
 * @brief RADIO_CONFIG_2_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:24 T_IFS_Tx_to_Rx_31_downto_24 0x0
 *    23:16 T_IFS_Rx_to_Tx_23_downto_16 0x0
 *    15:08 radio_config2_reg_15_to_8_bits_are_reserved 0x0
 *    07:00 TX_POWER                  0x0
 * </pre>
 */
#define BT_CONTROLLER_RADIO_CONFIG_2_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004404)
#define BT_CONTROLLER_RADIO_CONFIG_2_REG_OFFSET      0x00004404
#define BT_CONTROLLER_RADIO_CONFIG_2_REG_INDEX       0x00001101
#define BT_CONTROLLER_RADIO_CONFIG_2_REG_RESET       0x00000000

static inline u32 bt_controller_radio_config_2_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RADIO_CONFIG_2_REG_ADDR);
}

static inline void bt_controller_radio_config_2_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RADIO_CONFIG_2_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RADIO_CONFIG_2_REG_T_IFS_TX_TO_RX_31_DOWNTO_24_MASK    ((u32)0xFF000000)
#define BT_CONTROLLER_RADIO_CONFIG_2_REG_T_IFS_TX_TO_RX_31_DOWNTO_24_LSB    24
#define BT_CONTROLLER_RADIO_CONFIG_2_REG_T_IFS_TX_TO_RX_31_DOWNTO_24_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_RADIO_CONFIG_2_REG_T_IFS_RX_TO_TX_23_DOWNTO_16_MASK    ((u32)0x00FF0000)
#define BT_CONTROLLER_RADIO_CONFIG_2_REG_T_IFS_RX_TO_TX_23_DOWNTO_16_LSB    16
#define BT_CONTROLLER_RADIO_CONFIG_2_REG_T_IFS_RX_TO_TX_23_DOWNTO_16_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_RADIO_CONFIG_2_REG_RADIO_CONFIG_2_REG_15_TO_8_BITS_ARE_RESERVED_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_RADIO_CONFIG_2_REG_RADIO_CONFIG_2_REG_15_TO_8_BITS_ARE_RESERVED_LSB    8
#define BT_CONTROLLER_RADIO_CONFIG_2_REG_RADIO_CONFIG_2_REG_15_TO_8_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_RADIO_CONFIG_2_REG_TX_POWER_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_RADIO_CONFIG_2_REG_TX_POWER_LSB    0
#define BT_CONTROLLER_RADIO_CONFIG_2_REG_TX_POWER_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_RADIO_CONFIG_2_REG_T_IFS_TX_TO_RX_31_DOWNTO_24_RST    0x0
#define BT_CONTROLLER_RADIO_CONFIG_2_REG_T_IFS_RX_TO_TX_23_DOWNTO_16_RST    0x0
#define BT_CONTROLLER_RADIO_CONFIG_2_REG_RADIO_CONFIG_2_REG_15_TO_8_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_RADIO_CONFIG_2_REG_TX_POWER_RST    0x0

static inline void bt_controller_radio_config_2_reg_pack(struct cl_chip *chip, u8 t_ifs_tx_to_rx_31_downto_24, u8 t_ifs_rx_to_tx_23_downto_16, u8 radio_config2_reg_15_to_8_bits_are_reserved, u8 tx_power)
{
	ASSERT_ERR_CHIP((((u32)t_ifs_tx_to_rx_31_downto_24 << 24) & ~((u32)0xFF000000)) == 0);
	ASSERT_ERR_CHIP((((u32)t_ifs_rx_to_tx_23_downto_16 << 16) & ~((u32)0x00FF0000)) == 0);
	ASSERT_ERR_CHIP((((u32)radio_config2_reg_15_to_8_bits_are_reserved << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_power << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_CONFIG_2_REG_ADDR, ((u32)t_ifs_tx_to_rx_31_downto_24 << 24) | ((u32)t_ifs_rx_to_tx_23_downto_16 << 16) | ((u32)radio_config2_reg_15_to_8_bits_are_reserved << 8) | ((u32)tx_power << 0));
}

static inline void bt_controller_radio_config_2_reg_unpack(struct cl_chip *chip, u8 *t_ifs_tx_to_rx_31_downto_24, u8 *t_ifs_rx_to_tx_23_downto_16, u8 *radio_config2_reg_15_to_8_bits_are_reserved, u8 *tx_power)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_CONFIG_2_REG_ADDR);

	*t_ifs_tx_to_rx_31_downto_24 = (local_val & ((u32)0xFF000000)) >> 24;
	*t_ifs_rx_to_tx_23_downto_16 = (local_val & ((u32)0x00FF0000)) >> 16;
	*radio_config2_reg_15_to_8_bits_are_reserved = (local_val & ((u32)0x0000FF00)) >> 8;
	*tx_power = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u8 bt_controller_radio_config_2_reg_t_ifs_tx_to_rx_31_downto_24_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_CONFIG_2_REG_ADDR);

	return (u8)((local_val & ((u32)0xFF000000)) >> 24);
}

static inline void bt_controller_radio_config_2_reg_t_ifs_tx_to_rx_31_downto_24_setf(struct cl_chip *chip, u8 tifstxtorx31downto24)
{
	ASSERT_ERR_CHIP((((u32)tifstxtorx31downto24 << 24) & ~((u32)0xFF000000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_CONFIG_2_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RADIO_CONFIG_2_REG_ADDR) & ~((u32)0xFF000000)) | ((u32)tifstxtorx31downto24 << 24));
}

static inline u8 bt_controller_radio_config_2_reg_t_ifs_rx_to_tx_23_downto_16_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_CONFIG_2_REG_ADDR);

	return (u8)((local_val & ((u32)0x00FF0000)) >> 16);
}

static inline void bt_controller_radio_config_2_reg_t_ifs_rx_to_tx_23_downto_16_setf(struct cl_chip *chip, u8 tifsrxtotx23downto16)
{
	ASSERT_ERR_CHIP((((u32)tifsrxtotx23downto16 << 16) & ~((u32)0x00FF0000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_CONFIG_2_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RADIO_CONFIG_2_REG_ADDR) & ~((u32)0x00FF0000)) | ((u32)tifsrxtotx23downto16 << 16));
}

static inline u8 bt_controller_radio_config_2_reg_radio_config_2_reg_15_to_8_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_CONFIG_2_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline u8 bt_controller_radio_config_2_reg_tx_power_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_CONFIG_2_REG_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

static inline void bt_controller_radio_config_2_reg_tx_power_setf(struct cl_chip *chip, u8 txpower)
{
	ASSERT_ERR_CHIP((((u32)txpower << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_CONFIG_2_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RADIO_CONFIG_2_REG_ADDR) & ~((u32)0x000000FF)) | ((u32)txpower << 0));
}

/**
 * @brief ACCESS_ADDRESS_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 Access_address_31_downto_0 0x0
 * </pre>
 */
#define BT_CONTROLLER_ACCESS_ADDRESS_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004408)
#define BT_CONTROLLER_ACCESS_ADDRESS_REG_OFFSET      0x00004408
#define BT_CONTROLLER_ACCESS_ADDRESS_REG_INDEX       0x00001102
#define BT_CONTROLLER_ACCESS_ADDRESS_REG_RESET       0x00000000

static inline u32 bt_controller_access_address_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_ACCESS_ADDRESS_REG_ADDR);
}

static inline void bt_controller_access_address_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_ACCESS_ADDRESS_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_ACCESS_ADDRESS_REG_ACCESS_ADDRESS_31_DOWNTO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_ACCESS_ADDRESS_REG_ACCESS_ADDRESS_31_DOWNTO_0_LSB    0
#define BT_CONTROLLER_ACCESS_ADDRESS_REG_ACCESS_ADDRESS_31_DOWNTO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_ACCESS_ADDRESS_REG_ACCESS_ADDRESS_31_DOWNTO_0_RST    0x0

static inline u32 bt_controller_access_address_reg_access_address_31_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ACCESS_ADDRESS_REG_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_access_address_reg_access_address_31_downto_0_setf(struct cl_chip *chip, u32 accessaddress31downto0)
{
	ASSERT_ERR_CHIP((((u32)accessaddress31downto0 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ACCESS_ADDRESS_REG_ADDR, (u32)accessaddress31downto0 << 0);
}

/**
 * @brief RADIO_STAT_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:16 radio_stat_reg_31_16_bits_are_reserved 0x0
 *    15:08 RSSI_value_read_from_RF_15_downto_8 0x0
 *    07:04 radio_stat_reg_7_to_4_bits_are_reserved 0x0
 *    03    radio_state               1
 *    02    RSSI_received             0
 *    01    Rampup_done               0
 *    00    RF_initial                1
 * </pre>
 */
#define BT_CONTROLLER_RADIO_STAT_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000440C)
#define BT_CONTROLLER_RADIO_STAT_REG_OFFSET      0x0000440C
#define BT_CONTROLLER_RADIO_STAT_REG_INDEX       0x00001103
#define BT_CONTROLLER_RADIO_STAT_REG_RESET       0x00000009

static inline u32 bt_controller_radio_stat_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RADIO_STAT_REG_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_RADIO_STAT_REG_RADIO_STAT_REG_31_16_BITS_ARE_RESERVED_MASK    ((u32)0xFFFF0000)
#define BT_CONTROLLER_RADIO_STAT_REG_RADIO_STAT_REG_31_16_BITS_ARE_RESERVED_LSB    16
#define BT_CONTROLLER_RADIO_STAT_REG_RADIO_STAT_REG_31_16_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000010)
#define BT_CONTROLLER_RADIO_STAT_REG_RSSI_VALUE_READ_FROM_RF_15_DOWNTO_8_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_RADIO_STAT_REG_RSSI_VALUE_READ_FROM_RF_15_DOWNTO_8_LSB    8
#define BT_CONTROLLER_RADIO_STAT_REG_RSSI_VALUE_READ_FROM_RF_15_DOWNTO_8_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_RADIO_STAT_REG_RADIO_STAT_REG_7_TO_4_BITS_ARE_RESERVED_MASK    ((u32)0x000000F0)
#define BT_CONTROLLER_RADIO_STAT_REG_RADIO_STAT_REG_7_TO_4_BITS_ARE_RESERVED_LSB    4
#define BT_CONTROLLER_RADIO_STAT_REG_RADIO_STAT_REG_7_TO_4_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_RADIO_STAT_REG_RADIO_STATE_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_RADIO_STAT_REG_RADIO_STATE_POS    3
#define BT_CONTROLLER_RADIO_STAT_REG_RSSI_RECEIVED_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_RADIO_STAT_REG_RSSI_RECEIVED_POS    2
#define BT_CONTROLLER_RADIO_STAT_REG_RAMPUP_DONE_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_RADIO_STAT_REG_RAMPUP_DONE_POS    1
#define BT_CONTROLLER_RADIO_STAT_REG_RF_INITIAL_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_RADIO_STAT_REG_RF_INITIAL_POS    0

#define BT_CONTROLLER_RADIO_STAT_REG_RADIO_STAT_REG_31_16_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_RADIO_STAT_REG_RSSI_VALUE_READ_FROM_RF_15_DOWNTO_8_RST    0x0
#define BT_CONTROLLER_RADIO_STAT_REG_RADIO_STAT_REG_7_TO_4_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_RADIO_STAT_REG_RADIO_STATE_RST    0x1
#define BT_CONTROLLER_RADIO_STAT_REG_RSSI_RECEIVED_RST    0x0
#define BT_CONTROLLER_RADIO_STAT_REG_RAMPUP_DONE_RST    0x0
#define BT_CONTROLLER_RADIO_STAT_REG_RF_INITIAL_RST    0x1

static inline void bt_controller_radio_stat_reg_unpack(struct cl_chip *chip, u16 *radio_stat_reg_31_16_bits_are_reserved, u8 *rssi_value_read_from_rf_15_downto_8, u8 *radio_stat_reg_7_to_4_bits_are_reserved, u8 *radio_state, u8 *rssi_received, u8 *rampup_done, u8 *rf_initial)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_STAT_REG_ADDR);

	*radio_stat_reg_31_16_bits_are_reserved = (local_val & ((u32)0xFFFF0000)) >> 16;
	*rssi_value_read_from_rf_15_downto_8 = (local_val & ((u32)0x0000FF00)) >> 8;
	*radio_stat_reg_7_to_4_bits_are_reserved = (local_val & ((u32)0x000000F0)) >> 4;
	*radio_state = (local_val & ((u32)0x00000008)) >> 3;
	*rssi_received = (local_val & ((u32)0x00000004)) >> 2;
	*rampup_done = (local_val & ((u32)0x00000002)) >> 1;
	*rf_initial = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u16 bt_controller_radio_stat_reg_radio_stat_reg_31_16_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_STAT_REG_ADDR);

	return (u16)((local_val & ((u32)0xFFFF0000)) >> 16);
}

static inline u8 bt_controller_radio_stat_reg_rssi_value_read_from_rf_15_downto_8_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_STAT_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline u8 bt_controller_radio_stat_reg_radio_stat_reg_7_to_4_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_STAT_REG_ADDR);

	return (u8)((local_val & ((u32)0x000000F0)) >> 4);
}

static inline u8 bt_controller_radio_stat_reg_radio_state_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_STAT_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline u8 bt_controller_radio_stat_reg_rssi_received_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_STAT_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline u8 bt_controller_radio_stat_reg_rampup_done_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_STAT_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline u8 bt_controller_radio_stat_reg_rf_initial_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_STAT_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

/**
 * @brief RADIO_CONTROL_REGISTER register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:16 radio_control_reg_31_16_bits_are_reserved 0x0
 *    15    radio_control_reg_host_rw 0
 *    14:00 radio_control_reg_host_addr_14_downto_0 0x0
 * </pre>
 */
#define BT_CONTROLLER_RADIO_CONTROL_REGISTER_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004410)
#define BT_CONTROLLER_RADIO_CONTROL_REGISTER_OFFSET      0x00004410
#define BT_CONTROLLER_RADIO_CONTROL_REGISTER_INDEX       0x00001104
#define BT_CONTROLLER_RADIO_CONTROL_REGISTER_RESET       0x00000000

static inline u32 bt_controller_radio_control_register_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RADIO_CONTROL_REGISTER_ADDR);
}

static inline void bt_controller_radio_control_register_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RADIO_CONTROL_REGISTER_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RADIO_CONTROL_REGISTER_RADIO_CONTROL_REG_31_16_BITS_ARE_RESERVED_MASK    ((u32)0xFFFF0000)
#define BT_CONTROLLER_RADIO_CONTROL_REGISTER_RADIO_CONTROL_REG_31_16_BITS_ARE_RESERVED_LSB    16
#define BT_CONTROLLER_RADIO_CONTROL_REGISTER_RADIO_CONTROL_REG_31_16_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000010)
#define BT_CONTROLLER_RADIO_CONTROL_REGISTER_RADIO_CONTROL_REG_HOST_RW_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_RADIO_CONTROL_REGISTER_RADIO_CONTROL_REG_HOST_RW_POS    15
#define BT_CONTROLLER_RADIO_CONTROL_REGISTER_RADIO_CONTROL_REG_HOST_ADDR_14_DOWNTO_0_MASK    ((u32)0x00007FFF)
#define BT_CONTROLLER_RADIO_CONTROL_REGISTER_RADIO_CONTROL_REG_HOST_ADDR_14_DOWNTO_0_LSB    0
#define BT_CONTROLLER_RADIO_CONTROL_REGISTER_RADIO_CONTROL_REG_HOST_ADDR_14_DOWNTO_0_WIDTH    ((u32)0x0000000F)

#define BT_CONTROLLER_RADIO_CONTROL_REGISTER_RADIO_CONTROL_REG_31_16_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_RADIO_CONTROL_REGISTER_RADIO_CONTROL_REG_HOST_RW_RST    0x0
#define BT_CONTROLLER_RADIO_CONTROL_REGISTER_RADIO_CONTROL_REG_HOST_ADDR_14_DOWNTO_0_RST    0x0

static inline void bt_controller_radio_control_register_pack(struct cl_chip *chip, u16 radio_control_reg_31_16_bits_are_reserved, u8 radio_control_reg_host_rw, u16 radio_control_reg_host_addr_14_downto_0)
{
	ASSERT_ERR_CHIP((((u32)radio_control_reg_31_16_bits_are_reserved << 16) & ~((u32)0xFFFF0000)) == 0);
	ASSERT_ERR_CHIP((((u32)radio_control_reg_host_rw << 15) & ~((u32)0x00008000)) == 0);
	ASSERT_ERR_CHIP((((u32)radio_control_reg_host_addr_14_downto_0 << 0) & ~((u32)0x00007FFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_CONTROL_REGISTER_ADDR, ((u32)radio_control_reg_31_16_bits_are_reserved << 16) | ((u32)radio_control_reg_host_rw << 15) | ((u32)radio_control_reg_host_addr_14_downto_0 << 0));
}

static inline void bt_controller_radio_control_register_unpack(struct cl_chip *chip, u16 *radio_control_reg_31_16_bits_are_reserved, u8 *radio_control_reg_host_rw, u16 *radio_control_reg_host_addr_14_downto_0)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_CONTROL_REGISTER_ADDR);

	*radio_control_reg_31_16_bits_are_reserved = (local_val & ((u32)0xFFFF0000)) >> 16;
	*radio_control_reg_host_rw = (local_val & ((u32)0x00008000)) >> 15;
	*radio_control_reg_host_addr_14_downto_0 = (local_val & ((u32)0x00007FFF)) >> 0;
}

static inline u16 bt_controller_radio_control_register_radio_control_reg_31_16_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_CONTROL_REGISTER_ADDR);

	return (u16)((local_val & ((u32)0xFFFF0000)) >> 16);
}

static inline void bt_controller_radio_control_register_radio_control_reg_host_rw_setf(struct cl_chip *chip, u8 radiocontrolreghostrw)
{
	ASSERT_ERR_CHIP((((u32)radiocontrolreghostrw << 15) & ~((u32)0x00008000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_CONTROL_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RADIO_CONTROL_REGISTER_ADDR) & ~((u32)0x00008000)) | ((u32)radiocontrolreghostrw << 15));
}

static inline void bt_controller_radio_control_register_radio_control_reg_host_addr_14_downto_0_setf(struct cl_chip *chip, u16 radiocontrolreghostaddr14downto0)
{
	ASSERT_ERR_CHIP((((u32)radiocontrolreghostaddr14downto0 << 0) & ~((u32)0x00007FFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_CONTROL_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RADIO_CONTROL_REGISTER_ADDR) & ~((u32)0x00007FFF)) | ((u32)radiocontrolreghostaddr14downto0 << 0));
}

/**
 * @brief RADIO_CONFIG_3_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:24 PA_rampup_count           0x79
 *    23    pa_ramping_in_steps_eanble 0
 *    22:18 radio_config3_bits_22_18_reserved 0x0
 *    17:09 No_sysclk_count_end_transmission 0x0A0
 *    08:00 No_sysclk_count_begin_transmission 0x010
 * </pre>
 */
#define BT_CONTROLLER_RADIO_CONFIG_3_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004414)
#define BT_CONTROLLER_RADIO_CONFIG_3_REG_OFFSET      0x00004414
#define BT_CONTROLLER_RADIO_CONFIG_3_REG_INDEX       0x00001105
#define BT_CONTROLLER_RADIO_CONFIG_3_REG_RESET       0x79014010

static inline u32 bt_controller_radio_config_3_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RADIO_CONFIG_3_REG_ADDR);
}

static inline void bt_controller_radio_config_3_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RADIO_CONFIG_3_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RADIO_CONFIG_3_REG_PA_RAMPUP_COUNT_MASK    ((u32)0xFF000000)
#define BT_CONTROLLER_RADIO_CONFIG_3_REG_PA_RAMPUP_COUNT_LSB    24
#define BT_CONTROLLER_RADIO_CONFIG_3_REG_PA_RAMPUP_COUNT_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_RADIO_CONFIG_3_REG_PA_RAMPING_IN_STEPS_EANBLE_BIT    ((u32)0x00800000)
#define BT_CONTROLLER_RADIO_CONFIG_3_REG_PA_RAMPING_IN_STEPS_EANBLE_POS    23
#define BT_CONTROLLER_RADIO_CONFIG_3_REG_RADIO_CONFIG_3_BITS_22_18_RESERVED_MASK    ((u32)0x007C0000)
#define BT_CONTROLLER_RADIO_CONFIG_3_REG_RADIO_CONFIG_3_BITS_22_18_RESERVED_LSB    18
#define BT_CONTROLLER_RADIO_CONFIG_3_REG_RADIO_CONFIG_3_BITS_22_18_RESERVED_WIDTH    ((u32)0x00000005)
#define BT_CONTROLLER_RADIO_CONFIG_3_REG_NO_SYSCLK_COUNT_END_TRANSMISSION_MASK    ((u32)0x0003FE00)
#define BT_CONTROLLER_RADIO_CONFIG_3_REG_NO_SYSCLK_COUNT_END_TRANSMISSION_LSB    9
#define BT_CONTROLLER_RADIO_CONFIG_3_REG_NO_SYSCLK_COUNT_END_TRANSMISSION_WIDTH    ((u32)0x00000009)
#define BT_CONTROLLER_RADIO_CONFIG_3_REG_NO_SYSCLK_COUNT_BEGIN_TRANSMISSION_MASK    ((u32)0x000001FF)
#define BT_CONTROLLER_RADIO_CONFIG_3_REG_NO_SYSCLK_COUNT_BEGIN_TRANSMISSION_LSB    0
#define BT_CONTROLLER_RADIO_CONFIG_3_REG_NO_SYSCLK_COUNT_BEGIN_TRANSMISSION_WIDTH    ((u32)0x00000009)

#define BT_CONTROLLER_RADIO_CONFIG_3_REG_PA_RAMPUP_COUNT_RST    0x79
#define BT_CONTROLLER_RADIO_CONFIG_3_REG_PA_RAMPING_IN_STEPS_EANBLE_RST    0x0
#define BT_CONTROLLER_RADIO_CONFIG_3_REG_RADIO_CONFIG_3_BITS_22_18_RESERVED_RST    0x0
#define BT_CONTROLLER_RADIO_CONFIG_3_REG_NO_SYSCLK_COUNT_END_TRANSMISSION_RST    0x0A0
#define BT_CONTROLLER_RADIO_CONFIG_3_REG_NO_SYSCLK_COUNT_BEGIN_TRANSMISSION_RST    0x010

static inline void bt_controller_radio_config_3_reg_pack(struct cl_chip *chip, u8 pa_rampup_count, u8 pa_ramping_in_steps_eanble, u8 radio_config3_bits_22_18_reserved, u16 no_sysclk_count_end_transmission, u16 no_sysclk_count_begin_transmission)
{
	ASSERT_ERR_CHIP((((u32)pa_rampup_count << 24) & ~((u32)0xFF000000)) == 0);
	ASSERT_ERR_CHIP((((u32)pa_ramping_in_steps_eanble << 23) & ~((u32)0x00800000)) == 0);
	ASSERT_ERR_CHIP((((u32)radio_config3_bits_22_18_reserved << 18) & ~((u32)0x007C0000)) == 0);
	ASSERT_ERR_CHIP((((u32)no_sysclk_count_end_transmission << 9) & ~((u32)0x0003FE00)) == 0);
	ASSERT_ERR_CHIP((((u32)no_sysclk_count_begin_transmission << 0) & ~((u32)0x000001FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_CONFIG_3_REG_ADDR, ((u32)pa_rampup_count << 24) | ((u32)pa_ramping_in_steps_eanble << 23) | ((u32)radio_config3_bits_22_18_reserved << 18) | ((u32)no_sysclk_count_end_transmission << 9) | ((u32)no_sysclk_count_begin_transmission << 0));
}

static inline void bt_controller_radio_config_3_reg_unpack(struct cl_chip *chip, u8 *pa_rampup_count, u8 *pa_ramping_in_steps_eanble, u8 *radio_config3_bits_22_18_reserved, u16 *no_sysclk_count_end_transmission, u16 *no_sysclk_count_begin_transmission)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_CONFIG_3_REG_ADDR);

	*pa_rampup_count = (local_val & ((u32)0xFF000000)) >> 24;
	*pa_ramping_in_steps_eanble = (local_val & ((u32)0x00800000)) >> 23;
	*radio_config3_bits_22_18_reserved = (local_val & ((u32)0x007C0000)) >> 18;
	*no_sysclk_count_end_transmission = (local_val & ((u32)0x0003FE00)) >> 9;
	*no_sysclk_count_begin_transmission = (local_val & ((u32)0x000001FF)) >> 0;
}

static inline u8 bt_controller_radio_config_3_reg_pa_rampup_count_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_CONFIG_3_REG_ADDR);

	return (u8)((local_val & ((u32)0xFF000000)) >> 24);
}

static inline void bt_controller_radio_config_3_reg_pa_rampup_count_setf(struct cl_chip *chip, u8 parampupcount)
{
	ASSERT_ERR_CHIP((((u32)parampupcount << 24) & ~((u32)0xFF000000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_CONFIG_3_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RADIO_CONFIG_3_REG_ADDR) & ~((u32)0xFF000000)) | ((u32)parampupcount << 24));
}

static inline u8 bt_controller_radio_config_3_reg_pa_ramping_in_steps_eanble_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_CONFIG_3_REG_ADDR);

	return (u8)((local_val & ((u32)0x00800000)) >> 23);
}

static inline void bt_controller_radio_config_3_reg_pa_ramping_in_steps_eanble_setf(struct cl_chip *chip, u8 parampinginstepseanble)
{
	ASSERT_ERR_CHIP((((u32)parampinginstepseanble << 23) & ~((u32)0x00800000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_CONFIG_3_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RADIO_CONFIG_3_REG_ADDR) & ~((u32)0x00800000)) | ((u32)parampinginstepseanble << 23));
}

static inline u8 bt_controller_radio_config_3_reg_radio_config_3_bits_22_18_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_CONFIG_3_REG_ADDR);

	return (u8)((local_val & ((u32)0x007C0000)) >> 18);
}

static inline u16 bt_controller_radio_config_3_reg_no_sysclk_count_end_transmission_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_CONFIG_3_REG_ADDR);

	return (u16)((local_val & ((u32)0x0003FE00)) >> 9);
}

static inline void bt_controller_radio_config_3_reg_no_sysclk_count_end_transmission_setf(struct cl_chip *chip, u16 nosysclkcountendtransmission)
{
	ASSERT_ERR_CHIP((((u32)nosysclkcountendtransmission << 9) & ~((u32)0x0003FE00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_CONFIG_3_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RADIO_CONFIG_3_REG_ADDR) & ~((u32)0x0003FE00)) | ((u32)nosysclkcountendtransmission << 9));
}

static inline u16 bt_controller_radio_config_3_reg_no_sysclk_count_begin_transmission_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_CONFIG_3_REG_ADDR);

	return (u16)((local_val & ((u32)0x000001FF)) >> 0);
}

/**
 * @brief SPI_MODE_CNTRL_1_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:16 spi_mode_cntrl1_reg_31_to_16_bits_are_reserved 0x0
 *    15:14 addr_data_interval        0x0
 *    13    msb_lsb_first             0
 *    12    addr_data_first           0
 *    11:07 addr_bits_no              0x10
 *    06:02 data_bits_no              0x1F
 *    01    Four_Wire_Three_Wire_Interface 1
 *    00    spe                       1
 * </pre>
 */
#define BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004418)
#define BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_OFFSET      0x00004418
#define BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_INDEX       0x00001106
#define BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_RESET       0x0000087F

static inline u32 bt_controller_spi_mode_cntrl_1_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR);
}

static inline void bt_controller_spi_mode_cntrl_1_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_SPI_MODE_CNTRL_1_REG_31_TO_16_BITS_ARE_RESERVED_MASK    ((u32)0xFFFF0000)
#define BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_SPI_MODE_CNTRL_1_REG_31_TO_16_BITS_ARE_RESERVED_LSB    16
#define BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_SPI_MODE_CNTRL_1_REG_31_TO_16_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000010)
#define BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR_DATA_INTERVAL_MASK    ((u32)0x0000C000)
#define BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR_DATA_INTERVAL_LSB    14
#define BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR_DATA_INTERVAL_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_MSB_LSB_FIRST_BIT    ((u32)0x00002000)
#define BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_MSB_LSB_FIRST_POS    13
#define BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR_DATA_FIRST_BIT    ((u32)0x00001000)
#define BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR_DATA_FIRST_POS    12
#define BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR_BITS_NO_MASK    ((u32)0x00000F80)
#define BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR_BITS_NO_LSB    7
#define BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR_BITS_NO_WIDTH    ((u32)0x00000005)
#define BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_DATA_BITS_NO_MASK    ((u32)0x0000007C)
#define BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_DATA_BITS_NO_LSB    2
#define BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_DATA_BITS_NO_WIDTH    ((u32)0x00000005)
#define BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_FOUR_WIRE_THREE_WIRE_INTERFACE_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_FOUR_WIRE_THREE_WIRE_INTERFACE_POS    1
#define BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_SPE_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_SPE_POS    0

#define BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_SPI_MODE_CNTRL_1_REG_31_TO_16_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR_DATA_INTERVAL_RST    0x0
#define BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_MSB_LSB_FIRST_RST    0x0
#define BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR_DATA_FIRST_RST    0x0
#define BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR_BITS_NO_RST    0x10
#define BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_DATA_BITS_NO_RST    0x1F
#define BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_FOUR_WIRE_THREE_WIRE_INTERFACE_RST    0x1
#define BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_SPE_RST    0x1

static inline void bt_controller_spi_mode_cntrl_1_reg_pack(struct cl_chip *chip, u16 spi_mode_cntrl1_reg_31_to_16_bits_are_reserved, u8 addr_data_interval, u8 msb_lsb_first, u8 addr_data_first, u8 addr_bits_no, u8 data_bits_no, u8 four_wire_three_wire_interface, u8 spe)
{
	ASSERT_ERR_CHIP((((u32)spi_mode_cntrl1_reg_31_to_16_bits_are_reserved << 16) & ~((u32)0xFFFF0000)) == 0);
	ASSERT_ERR_CHIP((((u32)addr_data_interval << 14) & ~((u32)0x0000C000)) == 0);
	ASSERT_ERR_CHIP((((u32)msb_lsb_first << 13) & ~((u32)0x00002000)) == 0);
	ASSERT_ERR_CHIP((((u32)addr_data_first << 12) & ~((u32)0x00001000)) == 0);
	ASSERT_ERR_CHIP((((u32)addr_bits_no << 7) & ~((u32)0x00000F80)) == 0);
	ASSERT_ERR_CHIP((((u32)data_bits_no << 2) & ~((u32)0x0000007C)) == 0);
	ASSERT_ERR_CHIP((((u32)four_wire_three_wire_interface << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)spe << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR, ((u32)spi_mode_cntrl1_reg_31_to_16_bits_are_reserved << 16) | ((u32)addr_data_interval << 14) | ((u32)msb_lsb_first << 13) | ((u32)addr_data_first << 12) | ((u32)addr_bits_no << 7) | ((u32)data_bits_no << 2) | ((u32)four_wire_three_wire_interface << 1) | ((u32)spe << 0));
}

static inline void bt_controller_spi_mode_cntrl_1_reg_unpack(struct cl_chip *chip, u16 *spi_mode_cntrl1_reg_31_to_16_bits_are_reserved, u8 *addr_data_interval, u8 *msb_lsb_first, u8 *addr_data_first, u8 *addr_bits_no, u8 *data_bits_no, u8 *four_wire_three_wire_interface, u8 *spe)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR);

	*spi_mode_cntrl1_reg_31_to_16_bits_are_reserved = (local_val & ((u32)0xFFFF0000)) >> 16;
	*addr_data_interval = (local_val & ((u32)0x0000C000)) >> 14;
	*msb_lsb_first = (local_val & ((u32)0x00002000)) >> 13;
	*addr_data_first = (local_val & ((u32)0x00001000)) >> 12;
	*addr_bits_no = (local_val & ((u32)0x00000F80)) >> 7;
	*data_bits_no = (local_val & ((u32)0x0000007C)) >> 2;
	*four_wire_three_wire_interface = (local_val & ((u32)0x00000002)) >> 1;
	*spe = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u16 bt_controller_spi_mode_cntrl_1_reg_spi_mode_cntrl_1_reg_31_to_16_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR);

	return (u16)((local_val & ((u32)0xFFFF0000)) >> 16);
}

static inline u8 bt_controller_spi_mode_cntrl_1_reg_addr_data_interval_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000C000)) >> 14);
}

static inline void bt_controller_spi_mode_cntrl_1_reg_addr_data_interval_setf(struct cl_chip *chip, u8 addrdatainterval)
{
	ASSERT_ERR_CHIP((((u32)addrdatainterval << 14) & ~((u32)0x0000C000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR) & ~((u32)0x0000C000)) | ((u32)addrdatainterval << 14));
}

static inline u8 bt_controller_spi_mode_cntrl_1_reg_msb_lsb_first_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x00002000)) >> 13);
}

static inline void bt_controller_spi_mode_cntrl_1_reg_msb_lsb_first_setf(struct cl_chip *chip, u8 msblsbfirst)
{
	ASSERT_ERR_CHIP((((u32)msblsbfirst << 13) & ~((u32)0x00002000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR) & ~((u32)0x00002000)) | ((u32)msblsbfirst << 13));
}

static inline u8 bt_controller_spi_mode_cntrl_1_reg_addr_data_first_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x00001000)) >> 12);
}

static inline void bt_controller_spi_mode_cntrl_1_reg_addr_data_first_setf(struct cl_chip *chip, u8 addrdatafirst)
{
	ASSERT_ERR_CHIP((((u32)addrdatafirst << 12) & ~((u32)0x00001000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR) & ~((u32)0x00001000)) | ((u32)addrdatafirst << 12));
}

static inline u8 bt_controller_spi_mode_cntrl_1_reg_addr_bits_no_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000F80)) >> 7);
}

static inline void bt_controller_spi_mode_cntrl_1_reg_addr_bits_no_setf(struct cl_chip *chip, u8 addrbitsno)
{
	ASSERT_ERR_CHIP((((u32)addrbitsno << 7) & ~((u32)0x00000F80)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR) & ~((u32)0x00000F80)) | ((u32)addrbitsno << 7));
}

static inline u8 bt_controller_spi_mode_cntrl_1_reg_data_bits_no_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000007C)) >> 2);
}

static inline void bt_controller_spi_mode_cntrl_1_reg_data_bits_no_setf(struct cl_chip *chip, u8 databitsno)
{
	ASSERT_ERR_CHIP((((u32)databitsno << 2) & ~((u32)0x0000007C)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR) & ~((u32)0x0000007C)) | ((u32)databitsno << 2));
}

static inline u8 bt_controller_spi_mode_cntrl_1_reg_four_wire_three_wire_interface_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_spi_mode_cntrl_1_reg_four_wire_three_wire_interface_setf(struct cl_chip *chip, u8 fourwirethreewireinterface)
{
	ASSERT_ERR_CHIP((((u32)fourwirethreewireinterface << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR) & ~((u32)0x00000002)) | ((u32)fourwirethreewireinterface << 1));
}

static inline u8 bt_controller_spi_mode_cntrl_1_reg_spe_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_spi_mode_cntrl_1_reg_spe_setf(struct cl_chip *chip, u8 spe)
{
	ASSERT_ERR_CHIP((((u32)spe << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_MODE_CNTRL_1_REG_ADDR) & ~((u32)0x00000001)) | ((u32)spe << 0));
}

/**
 * @brief SPI_CLK_CNTRL_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:17 spi_clk_cntrl_reg_31_to_17_bits_are_reserved 0x0
 *    16    clk_prescaler_reg         1
 *    15:14 spi_clk_cntrl_reg_15_to_14_bits_are_reserved 0x0
 *    13    clk_data_Delay            0
 *    12    extra_clock_cycle         1
 *    11    shift_edge                0
 *    10:09 en_clk_a_d                0x1
 *    08    spi_clk_idle_state        0
 *    07    deassertion_enable        0
 *    06    toggle_enable_during_read 0
 *    05    dual_enable_state         0
 *    04:03 en_d_period               0x0
 *    02:01 en_clk_d_d                0x2
 *    00    en_idle_state             1
 * </pre>
 */
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000441C)
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_OFFSET      0x0000441C
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_INDEX       0x00001107
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_RESET       0x00011205

static inline u32 bt_controller_spi_clk_cntrl_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR);
}

static inline void bt_controller_spi_clk_cntrl_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_SPI_CLK_CNTRL_REG_31_TO_17_BITS_ARE_RESERVED_MASK    ((u32)0xFFFE0000)
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_SPI_CLK_CNTRL_REG_31_TO_17_BITS_ARE_RESERVED_LSB    17
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_SPI_CLK_CNTRL_REG_31_TO_17_BITS_ARE_RESERVED_WIDTH    ((u32)0x0000000F)
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_CLK_PRESCALER_REG_BIT    ((u32)0x00010000)
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_CLK_PRESCALER_REG_POS    16
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_SPI_CLK_CNTRL_REG_15_TO_14_BITS_ARE_RESERVED_MASK    ((u32)0x0000C000)
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_SPI_CLK_CNTRL_REG_15_TO_14_BITS_ARE_RESERVED_LSB    14
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_SPI_CLK_CNTRL_REG_15_TO_14_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_CLK_DATA_DELAY_BIT    ((u32)0x00002000)
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_CLK_DATA_DELAY_POS    13
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_EXTRA_CLOCK_CYCLE_BIT    ((u32)0x00001000)
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_EXTRA_CLOCK_CYCLE_POS    12
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_SHIFT_EDGE_BIT    ((u32)0x00000800)
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_SHIFT_EDGE_POS    11
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_EN_CLK_A_D_MASK    ((u32)0x00000600)
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_EN_CLK_A_D_LSB    9
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_EN_CLK_A_D_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_SPI_CLK_IDLE_STATE_BIT    ((u32)0x00000100)
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_SPI_CLK_IDLE_STATE_POS    8
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_DEASSERTION_ENABLE_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_DEASSERTION_ENABLE_POS    7
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_TOGGLE_ENABLE_DURING_READ_BIT    ((u32)0x00000040)
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_TOGGLE_ENABLE_DURING_READ_POS    6
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_DUAL_ENABLE_STATE_BIT    ((u32)0x00000020)
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_DUAL_ENABLE_STATE_POS    5
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_EN_D_PERIOD_MASK    ((u32)0x00000018)
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_EN_D_PERIOD_LSB    3
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_EN_D_PERIOD_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_EN_CLK_D_D_MASK    ((u32)0x00000006)
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_EN_CLK_D_D_LSB    1
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_EN_CLK_D_D_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_EN_IDLE_STATE_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_EN_IDLE_STATE_POS    0

#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_SPI_CLK_CNTRL_REG_31_TO_17_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_CLK_PRESCALER_REG_RST    0x1
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_SPI_CLK_CNTRL_REG_15_TO_14_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_CLK_DATA_DELAY_RST    0x0
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_EXTRA_CLOCK_CYCLE_RST    0x1
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_SHIFT_EDGE_RST    0x0
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_EN_CLK_A_D_RST    0x1
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_SPI_CLK_IDLE_STATE_RST    0x0
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_DEASSERTION_ENABLE_RST    0x0
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_TOGGLE_ENABLE_DURING_READ_RST    0x0
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_DUAL_ENABLE_STATE_RST    0x0
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_EN_D_PERIOD_RST    0x0
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_EN_CLK_D_D_RST    0x2
#define BT_CONTROLLER_SPI_CLK_CNTRL_REG_EN_IDLE_STATE_RST    0x1

static inline void bt_controller_spi_clk_cntrl_reg_pack(struct cl_chip *chip, u16 spi_clk_cntrl_reg_31_to_17_bits_are_reserved, u8 clk_prescaler_reg, u8 spi_clk_cntrl_reg_15_to_14_bits_are_reserved, u8 clk_data_delay, u8 extra_clock_cycle, u8 shift_edge, u8 en_clk_a_d, u8 spi_clk_idle_state, u8 deassertion_enable, u8 toggle_enable_during_read, u8 dual_enable_state, u8 en_d_period, u8 en_clk_d_d, u8 en_idle_state)
{
	ASSERT_ERR_CHIP((((u32)spi_clk_cntrl_reg_31_to_17_bits_are_reserved << 17) & ~((u32)0xFFFE0000)) == 0);
	ASSERT_ERR_CHIP((((u32)clk_prescaler_reg << 16) & ~((u32)0x00010000)) == 0);
	ASSERT_ERR_CHIP((((u32)spi_clk_cntrl_reg_15_to_14_bits_are_reserved << 14) & ~((u32)0x0000C000)) == 0);
	ASSERT_ERR_CHIP((((u32)clk_data_delay << 13) & ~((u32)0x00002000)) == 0);
	ASSERT_ERR_CHIP((((u32)extra_clock_cycle << 12) & ~((u32)0x00001000)) == 0);
	ASSERT_ERR_CHIP((((u32)shift_edge << 11) & ~((u32)0x00000800)) == 0);
	ASSERT_ERR_CHIP((((u32)en_clk_a_d << 9) & ~((u32)0x00000600)) == 0);
	ASSERT_ERR_CHIP((((u32)spi_clk_idle_state << 8) & ~((u32)0x00000100)) == 0);
	ASSERT_ERR_CHIP((((u32)deassertion_enable << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)toggle_enable_during_read << 6) & ~((u32)0x00000040)) == 0);
	ASSERT_ERR_CHIP((((u32)dual_enable_state << 5) & ~((u32)0x00000020)) == 0);
	ASSERT_ERR_CHIP((((u32)en_d_period << 3) & ~((u32)0x00000018)) == 0);
	ASSERT_ERR_CHIP((((u32)en_clk_d_d << 1) & ~((u32)0x00000006)) == 0);
	ASSERT_ERR_CHIP((((u32)en_idle_state << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR, ((u32)spi_clk_cntrl_reg_31_to_17_bits_are_reserved << 17) | ((u32)clk_prescaler_reg << 16) | ((u32)spi_clk_cntrl_reg_15_to_14_bits_are_reserved << 14) | ((u32)clk_data_delay << 13) | ((u32)extra_clock_cycle << 12) | ((u32)shift_edge << 11) | ((u32)en_clk_a_d << 9) | ((u32)spi_clk_idle_state << 8) | ((u32)deassertion_enable << 7) | ((u32)toggle_enable_during_read << 6) | ((u32)dual_enable_state << 5) | ((u32)en_d_period << 3) | ((u32)en_clk_d_d << 1) | ((u32)en_idle_state << 0));
}

static inline void bt_controller_spi_clk_cntrl_reg_unpack(struct cl_chip *chip, u16 *spi_clk_cntrl_reg_31_to_17_bits_are_reserved, u8 *clk_prescaler_reg, u8 *spi_clk_cntrl_reg_15_to_14_bits_are_reserved, u8 *clk_data_delay, u8 *extra_clock_cycle, u8 *shift_edge, u8 *en_clk_a_d, u8 *spi_clk_idle_state, u8 *deassertion_enable, u8 *toggle_enable_during_read, u8 *dual_enable_state, u8 *en_d_period, u8 *en_clk_d_d, u8 *en_idle_state)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR);

	*spi_clk_cntrl_reg_31_to_17_bits_are_reserved = (local_val & ((u32)0xFFFE0000)) >> 17;
	*clk_prescaler_reg = (local_val & ((u32)0x00010000)) >> 16;
	*spi_clk_cntrl_reg_15_to_14_bits_are_reserved = (local_val & ((u32)0x0000C000)) >> 14;
	*clk_data_delay = (local_val & ((u32)0x00002000)) >> 13;
	*extra_clock_cycle = (local_val & ((u32)0x00001000)) >> 12;
	*shift_edge = (local_val & ((u32)0x00000800)) >> 11;
	*en_clk_a_d = (local_val & ((u32)0x00000600)) >> 9;
	*spi_clk_idle_state = (local_val & ((u32)0x00000100)) >> 8;
	*deassertion_enable = (local_val & ((u32)0x00000080)) >> 7;
	*toggle_enable_during_read = (local_val & ((u32)0x00000040)) >> 6;
	*dual_enable_state = (local_val & ((u32)0x00000020)) >> 5;
	*en_d_period = (local_val & ((u32)0x00000018)) >> 3;
	*en_clk_d_d = (local_val & ((u32)0x00000006)) >> 1;
	*en_idle_state = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u16 bt_controller_spi_clk_cntrl_reg_spi_clk_cntrl_reg_31_to_17_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR);

	return (u16)((local_val & ((u32)0xFFFE0000)) >> 17);
}

static inline u8 bt_controller_spi_clk_cntrl_reg_clk_prescaler_reg_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00010000)) >> 16);
}

static inline void bt_controller_spi_clk_cntrl_reg_clk_prescaler_reg_setf(struct cl_chip *chip, u8 clkprescalerreg)
{
	ASSERT_ERR_CHIP((((u32)clkprescalerreg << 16) & ~((u32)0x00010000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR) & ~((u32)0x00010000)) | ((u32)clkprescalerreg << 16));
}

static inline u8 bt_controller_spi_clk_cntrl_reg_spi_clk_cntrl_reg_15_to_14_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000C000)) >> 14);
}

static inline u8 bt_controller_spi_clk_cntrl_reg_clk_data_delay_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00002000)) >> 13);
}

static inline void bt_controller_spi_clk_cntrl_reg_clk_data_delay_setf(struct cl_chip *chip, u8 clkdatadelay)
{
	ASSERT_ERR_CHIP((((u32)clkdatadelay << 13) & ~((u32)0x00002000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR) & ~((u32)0x00002000)) | ((u32)clkdatadelay << 13));
}

static inline u8 bt_controller_spi_clk_cntrl_reg_extra_clock_cycle_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00001000)) >> 12);
}

static inline void bt_controller_spi_clk_cntrl_reg_extra_clock_cycle_setf(struct cl_chip *chip, u8 extraclockcycle)
{
	ASSERT_ERR_CHIP((((u32)extraclockcycle << 12) & ~((u32)0x00001000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR) & ~((u32)0x00001000)) | ((u32)extraclockcycle << 12));
}

static inline u8 bt_controller_spi_clk_cntrl_reg_shift_edge_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000800)) >> 11);
}

static inline void bt_controller_spi_clk_cntrl_reg_shift_edge_setf(struct cl_chip *chip, u8 shiftedge)
{
	ASSERT_ERR_CHIP((((u32)shiftedge << 11) & ~((u32)0x00000800)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR) & ~((u32)0x00000800)) | ((u32)shiftedge << 11));
}

static inline u8 bt_controller_spi_clk_cntrl_reg_en_clk_a_d_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000600)) >> 9);
}

static inline void bt_controller_spi_clk_cntrl_reg_en_clk_a_d_setf(struct cl_chip *chip, u8 enclkad)
{
	ASSERT_ERR_CHIP((((u32)enclkad << 9) & ~((u32)0x00000600)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR) & ~((u32)0x00000600)) | ((u32)enclkad << 9));
}

static inline u8 bt_controller_spi_clk_cntrl_reg_spi_clk_idle_state_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000100)) >> 8);
}

static inline void bt_controller_spi_clk_cntrl_reg_spi_clk_idle_state_setf(struct cl_chip *chip, u8 spiclkidlestate)
{
	ASSERT_ERR_CHIP((((u32)spiclkidlestate << 8) & ~((u32)0x00000100)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR) & ~((u32)0x00000100)) | ((u32)spiclkidlestate << 8));
}

static inline u8 bt_controller_spi_clk_cntrl_reg_deassertion_enable_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline void bt_controller_spi_clk_cntrl_reg_deassertion_enable_setf(struct cl_chip *chip, u8 deassertionenable)
{
	ASSERT_ERR_CHIP((((u32)deassertionenable << 7) & ~((u32)0x00000080)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR) & ~((u32)0x00000080)) | ((u32)deassertionenable << 7));
}

static inline u8 bt_controller_spi_clk_cntrl_reg_toggle_enable_during_read_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000040)) >> 6);
}

static inline void bt_controller_spi_clk_cntrl_reg_toggle_enable_during_read_setf(struct cl_chip *chip, u8 toggleenableduringread)
{
	ASSERT_ERR_CHIP((((u32)toggleenableduringread << 6) & ~((u32)0x00000040)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR) & ~((u32)0x00000040)) | ((u32)toggleenableduringread << 6));
}

static inline u8 bt_controller_spi_clk_cntrl_reg_dual_enable_state_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000020)) >> 5);
}

static inline void bt_controller_spi_clk_cntrl_reg_dual_enable_state_setf(struct cl_chip *chip, u8 dualenablestate)
{
	ASSERT_ERR_CHIP((((u32)dualenablestate << 5) & ~((u32)0x00000020)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR) & ~((u32)0x00000020)) | ((u32)dualenablestate << 5));
}

static inline u8 bt_controller_spi_clk_cntrl_reg_en_d_period_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000018)) >> 3);
}

static inline void bt_controller_spi_clk_cntrl_reg_en_d_period_setf(struct cl_chip *chip, u8 endperiod)
{
	ASSERT_ERR_CHIP((((u32)endperiod << 3) & ~((u32)0x00000018)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR) & ~((u32)0x00000018)) | ((u32)endperiod << 3));
}

static inline u8 bt_controller_spi_clk_cntrl_reg_en_clk_d_d_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000006)) >> 1);
}

static inline void bt_controller_spi_clk_cntrl_reg_en_clk_d_d_setf(struct cl_chip *chip, u8 enclkdd)
{
	ASSERT_ERR_CHIP((((u32)enclkdd << 1) & ~((u32)0x00000006)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR) & ~((u32)0x00000006)) | ((u32)enclkdd << 1));
}

static inline u8 bt_controller_spi_clk_cntrl_reg_en_idle_state_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_spi_clk_cntrl_reg_en_idle_state_setf(struct cl_chip *chip, u8 enidlestate)
{
	ASSERT_ERR_CHIP((((u32)enidlestate << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_SPI_CLK_CNTRL_REG_ADDR) & ~((u32)0x00000001)) | ((u32)enidlestate << 0));
}

/**
 * @brief LOW_IF_CONFIG_TX_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:16 low_if_tx_value_31_downto_16_for_2_Mpbs 0x0
 *    15:00 low_if_tx_value_15_downto_0_for_1_Mbps 0x0
 * </pre>
 */
#define BT_CONTROLLER_LOW_IF_CONFIG_TX_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004420)
#define BT_CONTROLLER_LOW_IF_CONFIG_TX_REG_OFFSET      0x00004420
#define BT_CONTROLLER_LOW_IF_CONFIG_TX_REG_INDEX       0x00001108
#define BT_CONTROLLER_LOW_IF_CONFIG_TX_REG_RESET       0x00000000

static inline u32 bt_controller_low_if_config_tx_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_LOW_IF_CONFIG_TX_REG_ADDR);
}

static inline void bt_controller_low_if_config_tx_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_LOW_IF_CONFIG_TX_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_LOW_IF_CONFIG_TX_REG_LOW_IF_TX_VALUE_31_DOWNTO_16_FOR_2_MPBS_MASK    ((u32)0xFFFF0000)
#define BT_CONTROLLER_LOW_IF_CONFIG_TX_REG_LOW_IF_TX_VALUE_31_DOWNTO_16_FOR_2_MPBS_LSB    16
#define BT_CONTROLLER_LOW_IF_CONFIG_TX_REG_LOW_IF_TX_VALUE_31_DOWNTO_16_FOR_2_MPBS_WIDTH    ((u32)0x00000010)
#define BT_CONTROLLER_LOW_IF_CONFIG_TX_REG_LOW_IF_TX_VALUE_15_DOWNTO_0_FOR_1_MBPS_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_LOW_IF_CONFIG_TX_REG_LOW_IF_TX_VALUE_15_DOWNTO_0_FOR_1_MBPS_LSB    0
#define BT_CONTROLLER_LOW_IF_CONFIG_TX_REG_LOW_IF_TX_VALUE_15_DOWNTO_0_FOR_1_MBPS_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_LOW_IF_CONFIG_TX_REG_LOW_IF_TX_VALUE_31_DOWNTO_16_FOR_2_MPBS_RST    0x0
#define BT_CONTROLLER_LOW_IF_CONFIG_TX_REG_LOW_IF_TX_VALUE_15_DOWNTO_0_FOR_1_MBPS_RST    0x0

static inline void bt_controller_low_if_config_tx_reg_pack(struct cl_chip *chip, u16 low_if_tx_value_31_downto_16_for_2_mpbs, u16 low_if_tx_value_15_downto_0_for_1_mbps)
{
	ASSERT_ERR_CHIP((((u32)low_if_tx_value_31_downto_16_for_2_mpbs << 16) & ~((u32)0xFFFF0000)) == 0);
	ASSERT_ERR_CHIP((((u32)low_if_tx_value_15_downto_0_for_1_mbps << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LOW_IF_CONFIG_TX_REG_ADDR, ((u32)low_if_tx_value_31_downto_16_for_2_mpbs << 16) | ((u32)low_if_tx_value_15_downto_0_for_1_mbps << 0));
}

static inline void bt_controller_low_if_config_tx_reg_unpack(struct cl_chip *chip, u16 *low_if_tx_value_31_downto_16_for_2_mpbs, u16 *low_if_tx_value_15_downto_0_for_1_mbps)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LOW_IF_CONFIG_TX_REG_ADDR);

	*low_if_tx_value_31_downto_16_for_2_mpbs = (local_val & ((u32)0xFFFF0000)) >> 16;
	*low_if_tx_value_15_downto_0_for_1_mbps = (local_val & ((u32)0x0000FFFF)) >> 0;
}

static inline u16 bt_controller_low_if_config_tx_reg_low_if_tx_value_31_downto_16_for_2_mpbs_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LOW_IF_CONFIG_TX_REG_ADDR);

	return (u16)((local_val & ((u32)0xFFFF0000)) >> 16);
}

static inline void bt_controller_low_if_config_tx_reg_low_if_tx_value_31_downto_16_for_2_mpbs_setf(struct cl_chip *chip, u16 lowiftxvalue31downto16for2mpbs)
{
	ASSERT_ERR_CHIP((((u32)lowiftxvalue31downto16for2mpbs << 16) & ~((u32)0xFFFF0000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LOW_IF_CONFIG_TX_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LOW_IF_CONFIG_TX_REG_ADDR) & ~((u32)0xFFFF0000)) | ((u32)lowiftxvalue31downto16for2mpbs << 16));
}

static inline u16 bt_controller_low_if_config_tx_reg_low_if_tx_value_15_downto_0_for_1_mbps_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LOW_IF_CONFIG_TX_REG_ADDR);

	return (u16)((local_val & ((u32)0x0000FFFF)) >> 0);
}

static inline void bt_controller_low_if_config_tx_reg_low_if_tx_value_15_downto_0_for_1_mbps_setf(struct cl_chip *chip, u16 lowiftxvalue15downto0for1mbps)
{
	ASSERT_ERR_CHIP((((u32)lowiftxvalue15downto0for1mbps << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LOW_IF_CONFIG_TX_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LOW_IF_CONFIG_TX_REG_ADDR) & ~((u32)0x0000FFFF)) | ((u32)lowiftxvalue15downto0for1mbps << 0));
}

/**
 * @brief LOW_IF_CONFIG_RX_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:16 low_if_rx_value_31_downto_16 0x1000
 *    15:00 low_if_rx_value_15_downto_0 0x0800
 * </pre>
 */
#define BT_CONTROLLER_LOW_IF_CONFIG_RX_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004424)
#define BT_CONTROLLER_LOW_IF_CONFIG_RX_REG_OFFSET      0x00004424
#define BT_CONTROLLER_LOW_IF_CONFIG_RX_REG_INDEX       0x00001109
#define BT_CONTROLLER_LOW_IF_CONFIG_RX_REG_RESET       0x10000800

static inline u32 bt_controller_low_if_config_rx_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_LOW_IF_CONFIG_RX_REG_ADDR);
}

static inline void bt_controller_low_if_config_rx_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_LOW_IF_CONFIG_RX_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_LOW_IF_CONFIG_RX_REG_LOW_IF_RX_VALUE_31_DOWNTO_16_MASK    ((u32)0xFFFF0000)
#define BT_CONTROLLER_LOW_IF_CONFIG_RX_REG_LOW_IF_RX_VALUE_31_DOWNTO_16_LSB    16
#define BT_CONTROLLER_LOW_IF_CONFIG_RX_REG_LOW_IF_RX_VALUE_31_DOWNTO_16_WIDTH    ((u32)0x00000010)
#define BT_CONTROLLER_LOW_IF_CONFIG_RX_REG_LOW_IF_RX_VALUE_15_DOWNTO_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_LOW_IF_CONFIG_RX_REG_LOW_IF_RX_VALUE_15_DOWNTO_0_LSB    0
#define BT_CONTROLLER_LOW_IF_CONFIG_RX_REG_LOW_IF_RX_VALUE_15_DOWNTO_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_LOW_IF_CONFIG_RX_REG_LOW_IF_RX_VALUE_31_DOWNTO_16_RST    0x1000
#define BT_CONTROLLER_LOW_IF_CONFIG_RX_REG_LOW_IF_RX_VALUE_15_DOWNTO_0_RST    0x0800

static inline void bt_controller_low_if_config_rx_reg_pack(struct cl_chip *chip, u16 low_if_rx_value_31_downto_16, u16 low_if_rx_value_15_downto_0)
{
	ASSERT_ERR_CHIP((((u32)low_if_rx_value_31_downto_16 << 16) & ~((u32)0xFFFF0000)) == 0);
	ASSERT_ERR_CHIP((((u32)low_if_rx_value_15_downto_0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LOW_IF_CONFIG_RX_REG_ADDR, ((u32)low_if_rx_value_31_downto_16 << 16) | ((u32)low_if_rx_value_15_downto_0 << 0));
}

static inline void bt_controller_low_if_config_rx_reg_unpack(struct cl_chip *chip, u16 *low_if_rx_value_31_downto_16, u16 *low_if_rx_value_15_downto_0)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LOW_IF_CONFIG_RX_REG_ADDR);

	*low_if_rx_value_31_downto_16 = (local_val & ((u32)0xFFFF0000)) >> 16;
	*low_if_rx_value_15_downto_0 = (local_val & ((u32)0x0000FFFF)) >> 0;
}

static inline u16 bt_controller_low_if_config_rx_reg_low_if_rx_value_31_downto_16_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LOW_IF_CONFIG_RX_REG_ADDR);

	return (u16)((local_val & ((u32)0xFFFF0000)) >> 16);
}

static inline void bt_controller_low_if_config_rx_reg_low_if_rx_value_31_downto_16_setf(struct cl_chip *chip, u16 lowifrxvalue31downto16)
{
	ASSERT_ERR_CHIP((((u32)lowifrxvalue31downto16 << 16) & ~((u32)0xFFFF0000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LOW_IF_CONFIG_RX_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LOW_IF_CONFIG_RX_REG_ADDR) & ~((u32)0xFFFF0000)) | ((u32)lowifrxvalue31downto16 << 16));
}

static inline u16 bt_controller_low_if_config_rx_reg_low_if_rx_value_15_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_LOW_IF_CONFIG_RX_REG_ADDR);

	return (u16)((local_val & ((u32)0x0000FFFF)) >> 0);
}

static inline void bt_controller_low_if_config_rx_reg_low_if_rx_value_15_downto_0_setf(struct cl_chip *chip, u16 lowifrxvalue15downto0)
{
	ASSERT_ERR_CHIP((((u32)lowifrxvalue15downto0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_LOW_IF_CONFIG_RX_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_LOW_IF_CONFIG_RX_REG_ADDR) & ~((u32)0x0000FFFF)) | ((u32)lowifrxvalue15downto0 << 0));
}

/**
 * @brief RADIO_DATAIN_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 host_data_31_downto_0_to_be_sent_to_radio 0x0
 * </pre>
 */
#define BT_CONTROLLER_RADIO_DATAIN_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004428)
#define BT_CONTROLLER_RADIO_DATAIN_REG_OFFSET      0x00004428
#define BT_CONTROLLER_RADIO_DATAIN_REG_INDEX       0x0000110A
#define BT_CONTROLLER_RADIO_DATAIN_REG_RESET       0x00000000

static inline u32 bt_controller_radio_datain_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RADIO_DATAIN_REG_ADDR);
}

static inline void bt_controller_radio_datain_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RADIO_DATAIN_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RADIO_DATAIN_REG_HOST_DATA_31_DOWNTO_0_TO_BE_SENT_TO_RADIO_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RADIO_DATAIN_REG_HOST_DATA_31_DOWNTO_0_TO_BE_SENT_TO_RADIO_LSB    0
#define BT_CONTROLLER_RADIO_DATAIN_REG_HOST_DATA_31_DOWNTO_0_TO_BE_SENT_TO_RADIO_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RADIO_DATAIN_REG_HOST_DATA_31_DOWNTO_0_TO_BE_SENT_TO_RADIO_RST    0x0

static inline u32 bt_controller_radio_datain_reg_host_data_31_downto_0_to_be_sent_to_radio_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_DATAIN_REG_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_radio_datain_reg_host_data_31_downto_0_to_be_sent_to_radio_setf(struct cl_chip *chip, u32 hostdata31downto0tobesenttoradio)
{
	ASSERT_ERR_CHIP((((u32)hostdata31downto0tobesenttoradio << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RADIO_DATAIN_REG_ADDR, (u32)hostdata31downto0tobesenttoradio << 0);
}

/**
 * @brief RADIO_DATAOUT_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 host_data_to_be_read_31_downto_0_by_host 0x0
 * </pre>
 */
#define BT_CONTROLLER_RADIO_DATAOUT_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000442C)
#define BT_CONTROLLER_RADIO_DATAOUT_REG_OFFSET      0x0000442C
#define BT_CONTROLLER_RADIO_DATAOUT_REG_INDEX       0x0000110B
#define BT_CONTROLLER_RADIO_DATAOUT_REG_RESET       0x00000000

static inline u32 bt_controller_radio_dataout_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RADIO_DATAOUT_REG_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_RADIO_DATAOUT_REG_HOST_DATA_TO_BE_READ_31_DOWNTO_0_BY_HOST_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RADIO_DATAOUT_REG_HOST_DATA_TO_BE_READ_31_DOWNTO_0_BY_HOST_LSB    0
#define BT_CONTROLLER_RADIO_DATAOUT_REG_HOST_DATA_TO_BE_READ_31_DOWNTO_0_BY_HOST_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RADIO_DATAOUT_REG_HOST_DATA_TO_BE_READ_31_DOWNTO_0_BY_HOST_RST    0x0

static inline u32 bt_controller_radio_dataout_reg_host_data_to_be_read_31_downto_0_by_host_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RADIO_DATAOUT_REG_ADDR);

	return (u32)(local_val >> 0);
}

/**
 * @brief RF_DATA_1_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 rf_data1_reg_31downto0    0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_DATA_1_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004430)
#define BT_CONTROLLER_RF_DATA_1_REG_OFFSET      0x00004430
#define BT_CONTROLLER_RF_DATA_1_REG_INDEX       0x0000110C
#define BT_CONTROLLER_RF_DATA_1_REG_RESET       0x00000000

static inline u32 bt_controller_rf_data_1_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_DATA_1_REG_ADDR);
}

static inline void bt_controller_rf_data_1_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_DATA_1_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_DATA_1_REG_RF_DATA_1_REG_31_DOWNTO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_DATA_1_REG_RF_DATA_1_REG_31_DOWNTO_0_LSB    0
#define BT_CONTROLLER_RF_DATA_1_REG_RF_DATA_1_REG_31_DOWNTO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_DATA_1_REG_RF_DATA_1_REG_31_DOWNTO_0_RST    0x0

static inline u32 bt_controller_rf_data_1_reg_rf_data_1_reg_31_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_DATA_1_REG_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_data_1_reg_rf_data_1_reg_31_downto_0_setf(struct cl_chip *chip, u32 rfdata1reg31downto0)
{
	ASSERT_ERR_CHIP((((u32)rfdata1reg31downto0 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_DATA_1_REG_ADDR, (u32)rfdata1reg31downto0 << 0);
}

/**
 * @brief RF_DATA_2_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 rf_data2_reg_31downto0    0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_DATA_2_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004434)
#define BT_CONTROLLER_RF_DATA_2_REG_OFFSET      0x00004434
#define BT_CONTROLLER_RF_DATA_2_REG_INDEX       0x0000110D
#define BT_CONTROLLER_RF_DATA_2_REG_RESET       0x00000000

static inline u32 bt_controller_rf_data_2_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_DATA_2_REG_ADDR);
}

static inline void bt_controller_rf_data_2_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_DATA_2_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_DATA_2_REG_RF_DATA_2_REG_31_DOWNTO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_DATA_2_REG_RF_DATA_2_REG_31_DOWNTO_0_LSB    0
#define BT_CONTROLLER_RF_DATA_2_REG_RF_DATA_2_REG_31_DOWNTO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_DATA_2_REG_RF_DATA_2_REG_31_DOWNTO_0_RST    0x0

static inline u32 bt_controller_rf_data_2_reg_rf_data_2_reg_31_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_DATA_2_REG_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_data_2_reg_rf_data_2_reg_31_downto_0_setf(struct cl_chip *chip, u32 rfdata2reg31downto0)
{
	ASSERT_ERR_CHIP((((u32)rfdata2reg31downto0 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_DATA_2_REG_ADDR, (u32)rfdata2reg31downto0 << 0);
}

/**
 * @brief RF_DATA_3_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 rf_data3_reg_31downto0    0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_DATA_3_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004438)
#define BT_CONTROLLER_RF_DATA_3_REG_OFFSET      0x00004438
#define BT_CONTROLLER_RF_DATA_3_REG_INDEX       0x0000110E
#define BT_CONTROLLER_RF_DATA_3_REG_RESET       0x00000000

static inline u32 bt_controller_rf_data_3_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_DATA_3_REG_ADDR);
}

static inline void bt_controller_rf_data_3_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_DATA_3_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_DATA_3_REG_RF_DATA_3_REG_31_DOWNTO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_DATA_3_REG_RF_DATA_3_REG_31_DOWNTO_0_LSB    0
#define BT_CONTROLLER_RF_DATA_3_REG_RF_DATA_3_REG_31_DOWNTO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_DATA_3_REG_RF_DATA_3_REG_31_DOWNTO_0_RST    0x0

static inline u32 bt_controller_rf_data_3_reg_rf_data_3_reg_31_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_DATA_3_REG_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_data_3_reg_rf_data_3_reg_31_downto_0_setf(struct cl_chip *chip, u32 rfdata3reg31downto0)
{
	ASSERT_ERR_CHIP((((u32)rfdata3reg31downto0 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_DATA_3_REG_ADDR, (u32)rfdata3reg31downto0 << 0);
}

/**
 * @brief RF_DATA_4_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 rf_data4_reg_31downto0    0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_DATA_4_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000443C)
#define BT_CONTROLLER_RF_DATA_4_REG_OFFSET      0x0000443C
#define BT_CONTROLLER_RF_DATA_4_REG_INDEX       0x0000110F
#define BT_CONTROLLER_RF_DATA_4_REG_RESET       0x00000000

static inline u32 bt_controller_rf_data_4_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_DATA_4_REG_ADDR);
}

static inline void bt_controller_rf_data_4_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_DATA_4_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_DATA_4_REG_RF_DATA_4_REG_31_DOWNTO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_DATA_4_REG_RF_DATA_4_REG_31_DOWNTO_0_LSB    0
#define BT_CONTROLLER_RF_DATA_4_REG_RF_DATA_4_REG_31_DOWNTO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_DATA_4_REG_RF_DATA_4_REG_31_DOWNTO_0_RST    0x0

static inline u32 bt_controller_rf_data_4_reg_rf_data_4_reg_31_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_DATA_4_REG_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_data_4_reg_rf_data_4_reg_31_downto_0_setf(struct cl_chip *chip, u32 rfdata4reg31downto0)
{
	ASSERT_ERR_CHIP((((u32)rfdata4reg31downto0 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_DATA_4_REG_ADDR, (u32)rfdata4reg31downto0 << 0);
}

/**
 * @brief RF_DATA_5_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 rf_data5_reg_31downto0    0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_DATA_5_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004440)
#define BT_CONTROLLER_RF_DATA_5_REG_OFFSET      0x00004440
#define BT_CONTROLLER_RF_DATA_5_REG_INDEX       0x00001110
#define BT_CONTROLLER_RF_DATA_5_REG_RESET       0x00000000

static inline u32 bt_controller_rf_data_5_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_DATA_5_REG_ADDR);
}

static inline void bt_controller_rf_data_5_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_DATA_5_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_DATA_5_REG_RF_DATA_5_REG_31_DOWNTO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_DATA_5_REG_RF_DATA_5_REG_31_DOWNTO_0_LSB    0
#define BT_CONTROLLER_RF_DATA_5_REG_RF_DATA_5_REG_31_DOWNTO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_DATA_5_REG_RF_DATA_5_REG_31_DOWNTO_0_RST    0x0

static inline u32 bt_controller_rf_data_5_reg_rf_data_5_reg_31_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_DATA_5_REG_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_data_5_reg_rf_data_5_reg_31_downto_0_setf(struct cl_chip *chip, u32 rfdata5reg31downto0)
{
	ASSERT_ERR_CHIP((((u32)rfdata5reg31downto0 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_DATA_5_REG_ADDR, (u32)rfdata5reg31downto0 << 0);
}

/**
 * @brief RF_ADDR_1_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:16 reserved_rf_addr1_reg_31downto0 0x0
 *    15:00 rf_addr1_reg_15downto0    0x7FFF
 * </pre>
 */
#define BT_CONTROLLER_RF_ADDR_1_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004444)
#define BT_CONTROLLER_RF_ADDR_1_REG_OFFSET      0x00004444
#define BT_CONTROLLER_RF_ADDR_1_REG_INDEX       0x00001111
#define BT_CONTROLLER_RF_ADDR_1_REG_RESET       0x00007FFF

static inline u32 bt_controller_rf_addr_1_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_ADDR_1_REG_ADDR);
}

static inline void bt_controller_rf_addr_1_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_ADDR_1_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_ADDR_1_REG_RESERVED_RF_ADDR_1_REG_31_DOWNTO_0_MASK    ((u32)0xFFFF0000)
#define BT_CONTROLLER_RF_ADDR_1_REG_RESERVED_RF_ADDR_1_REG_31_DOWNTO_0_LSB    16
#define BT_CONTROLLER_RF_ADDR_1_REG_RESERVED_RF_ADDR_1_REG_31_DOWNTO_0_WIDTH    ((u32)0x00000010)
#define BT_CONTROLLER_RF_ADDR_1_REG_RF_ADDR_1_REG_15_DOWNTO_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_RF_ADDR_1_REG_RF_ADDR_1_REG_15_DOWNTO_0_LSB    0
#define BT_CONTROLLER_RF_ADDR_1_REG_RF_ADDR_1_REG_15_DOWNTO_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_RF_ADDR_1_REG_RESERVED_RF_ADDR_1_REG_31_DOWNTO_0_RST    0x0
#define BT_CONTROLLER_RF_ADDR_1_REG_RF_ADDR_1_REG_15_DOWNTO_0_RST    0x7FFF

static inline void bt_controller_rf_addr_1_reg_pack(struct cl_chip *chip, u16 reserved_rf_addr1_reg_31downto0, u16 rf_addr1_reg_15downto0)
{
	ASSERT_ERR_CHIP((((u32)reserved_rf_addr1_reg_31downto0 << 16) & ~((u32)0xFFFF0000)) == 0);
	ASSERT_ERR_CHIP((((u32)rf_addr1_reg_15downto0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_ADDR_1_REG_ADDR, ((u32)reserved_rf_addr1_reg_31downto0 << 16) | ((u32)rf_addr1_reg_15downto0 << 0));
}

static inline void bt_controller_rf_addr_1_reg_unpack(struct cl_chip *chip, u16 *reserved_rf_addr1_reg_31downto0, u16 *rf_addr1_reg_15downto0)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_ADDR_1_REG_ADDR);

	*reserved_rf_addr1_reg_31downto0 = (local_val & ((u32)0xFFFF0000)) >> 16;
	*rf_addr1_reg_15downto0 = (local_val & ((u32)0x0000FFFF)) >> 0;
}

static inline u16 bt_controller_rf_addr_1_reg_reserved_rf_addr_1_reg_31_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_ADDR_1_REG_ADDR);

	return (u16)((local_val & ((u32)0xFFFF0000)) >> 16);
}

static inline u16 bt_controller_rf_addr_1_reg_rf_addr_1_reg_15_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_ADDR_1_REG_ADDR);

	return (u16)((local_val & ((u32)0x0000FFFF)) >> 0);
}

static inline void bt_controller_rf_addr_1_reg_rf_addr_1_reg_15_downto_0_setf(struct cl_chip *chip, u16 rfaddr1reg15downto0)
{
	ASSERT_ERR_CHIP((((u32)rfaddr1reg15downto0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_ADDR_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RF_ADDR_1_REG_ADDR) & ~((u32)0x0000FFFF)) | ((u32)rfaddr1reg15downto0 << 0));
}

/**
 * @brief RF_ADDR_2_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:16 reserved_rf_addr2_reg_31downto0 0x0
 *    15:00 rf_addr2_reg_15downto0    0x7FFF
 * </pre>
 */
#define BT_CONTROLLER_RF_ADDR_2_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004448)
#define BT_CONTROLLER_RF_ADDR_2_REG_OFFSET      0x00004448
#define BT_CONTROLLER_RF_ADDR_2_REG_INDEX       0x00001112
#define BT_CONTROLLER_RF_ADDR_2_REG_RESET       0x00007FFF

static inline u32 bt_controller_rf_addr_2_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_ADDR_2_REG_ADDR);
}

static inline void bt_controller_rf_addr_2_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_ADDR_2_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_ADDR_2_REG_RESERVED_RF_ADDR_2_REG_31_DOWNTO_0_MASK    ((u32)0xFFFF0000)
#define BT_CONTROLLER_RF_ADDR_2_REG_RESERVED_RF_ADDR_2_REG_31_DOWNTO_0_LSB    16
#define BT_CONTROLLER_RF_ADDR_2_REG_RESERVED_RF_ADDR_2_REG_31_DOWNTO_0_WIDTH    ((u32)0x00000010)
#define BT_CONTROLLER_RF_ADDR_2_REG_RF_ADDR_2_REG_15_DOWNTO_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_RF_ADDR_2_REG_RF_ADDR_2_REG_15_DOWNTO_0_LSB    0
#define BT_CONTROLLER_RF_ADDR_2_REG_RF_ADDR_2_REG_15_DOWNTO_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_RF_ADDR_2_REG_RESERVED_RF_ADDR_2_REG_31_DOWNTO_0_RST    0x0
#define BT_CONTROLLER_RF_ADDR_2_REG_RF_ADDR_2_REG_15_DOWNTO_0_RST    0x7FFF

static inline void bt_controller_rf_addr_2_reg_pack(struct cl_chip *chip, u16 reserved_rf_addr2_reg_31downto0, u16 rf_addr2_reg_15downto0)
{
	ASSERT_ERR_CHIP((((u32)reserved_rf_addr2_reg_31downto0 << 16) & ~((u32)0xFFFF0000)) == 0);
	ASSERT_ERR_CHIP((((u32)rf_addr2_reg_15downto0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_ADDR_2_REG_ADDR, ((u32)reserved_rf_addr2_reg_31downto0 << 16) | ((u32)rf_addr2_reg_15downto0 << 0));
}

static inline void bt_controller_rf_addr_2_reg_unpack(struct cl_chip *chip, u16 *reserved_rf_addr2_reg_31downto0, u16 *rf_addr2_reg_15downto0)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_ADDR_2_REG_ADDR);

	*reserved_rf_addr2_reg_31downto0 = (local_val & ((u32)0xFFFF0000)) >> 16;
	*rf_addr2_reg_15downto0 = (local_val & ((u32)0x0000FFFF)) >> 0;
}

static inline u16 bt_controller_rf_addr_2_reg_reserved_rf_addr_2_reg_31_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_ADDR_2_REG_ADDR);

	return (u16)((local_val & ((u32)0xFFFF0000)) >> 16);
}

static inline u16 bt_controller_rf_addr_2_reg_rf_addr_2_reg_15_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_ADDR_2_REG_ADDR);

	return (u16)((local_val & ((u32)0x0000FFFF)) >> 0);
}

static inline void bt_controller_rf_addr_2_reg_rf_addr_2_reg_15_downto_0_setf(struct cl_chip *chip, u16 rfaddr2reg15downto0)
{
	ASSERT_ERR_CHIP((((u32)rfaddr2reg15downto0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_ADDR_2_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RF_ADDR_2_REG_ADDR) & ~((u32)0x0000FFFF)) | ((u32)rfaddr2reg15downto0 << 0));
}

/**
 * @brief RF_ADDR_3_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:16 reserved_rf_addr3_reg_31downto0 0x0
 *    15:00 rf_addr3_reg_15downto0    0x7FFF
 * </pre>
 */
#define BT_CONTROLLER_RF_ADDR_3_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000444C)
#define BT_CONTROLLER_RF_ADDR_3_REG_OFFSET      0x0000444C
#define BT_CONTROLLER_RF_ADDR_3_REG_INDEX       0x00001113
#define BT_CONTROLLER_RF_ADDR_3_REG_RESET       0x00007FFF

static inline u32 bt_controller_rf_addr_3_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_ADDR_3_REG_ADDR);
}

static inline void bt_controller_rf_addr_3_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_ADDR_3_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_ADDR_3_REG_RESERVED_RF_ADDR_3_REG_31_DOWNTO_0_MASK    ((u32)0xFFFF0000)
#define BT_CONTROLLER_RF_ADDR_3_REG_RESERVED_RF_ADDR_3_REG_31_DOWNTO_0_LSB    16
#define BT_CONTROLLER_RF_ADDR_3_REG_RESERVED_RF_ADDR_3_REG_31_DOWNTO_0_WIDTH    ((u32)0x00000010)
#define BT_CONTROLLER_RF_ADDR_3_REG_RF_ADDR_3_REG_15_DOWNTO_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_RF_ADDR_3_REG_RF_ADDR_3_REG_15_DOWNTO_0_LSB    0
#define BT_CONTROLLER_RF_ADDR_3_REG_RF_ADDR_3_REG_15_DOWNTO_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_RF_ADDR_3_REG_RESERVED_RF_ADDR_3_REG_31_DOWNTO_0_RST    0x0
#define BT_CONTROLLER_RF_ADDR_3_REG_RF_ADDR_3_REG_15_DOWNTO_0_RST    0x7FFF

static inline void bt_controller_rf_addr_3_reg_pack(struct cl_chip *chip, u16 reserved_rf_addr3_reg_31downto0, u16 rf_addr3_reg_15downto0)
{
	ASSERT_ERR_CHIP((((u32)reserved_rf_addr3_reg_31downto0 << 16) & ~((u32)0xFFFF0000)) == 0);
	ASSERT_ERR_CHIP((((u32)rf_addr3_reg_15downto0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_ADDR_3_REG_ADDR, ((u32)reserved_rf_addr3_reg_31downto0 << 16) | ((u32)rf_addr3_reg_15downto0 << 0));
}

static inline void bt_controller_rf_addr_3_reg_unpack(struct cl_chip *chip, u16 *reserved_rf_addr3_reg_31downto0, u16 *rf_addr3_reg_15downto0)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_ADDR_3_REG_ADDR);

	*reserved_rf_addr3_reg_31downto0 = (local_val & ((u32)0xFFFF0000)) >> 16;
	*rf_addr3_reg_15downto0 = (local_val & ((u32)0x0000FFFF)) >> 0;
}

static inline u16 bt_controller_rf_addr_3_reg_reserved_rf_addr_3_reg_31_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_ADDR_3_REG_ADDR);

	return (u16)((local_val & ((u32)0xFFFF0000)) >> 16);
}

static inline u16 bt_controller_rf_addr_3_reg_rf_addr_3_reg_15_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_ADDR_3_REG_ADDR);

	return (u16)((local_val & ((u32)0x0000FFFF)) >> 0);
}

static inline void bt_controller_rf_addr_3_reg_rf_addr_3_reg_15_downto_0_setf(struct cl_chip *chip, u16 rfaddr3reg15downto0)
{
	ASSERT_ERR_CHIP((((u32)rfaddr3reg15downto0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_ADDR_3_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RF_ADDR_3_REG_ADDR) & ~((u32)0x0000FFFF)) | ((u32)rfaddr3reg15downto0 << 0));
}

/**
 * @brief RF_ADDR_4_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:16 reserved_rf_addr4_reg_31downto0 0x0
 *    15:00 rf_addr4_reg_15downto0    0x7FFF
 * </pre>
 */
#define BT_CONTROLLER_RF_ADDR_4_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004450)
#define BT_CONTROLLER_RF_ADDR_4_REG_OFFSET      0x00004450
#define BT_CONTROLLER_RF_ADDR_4_REG_INDEX       0x00001114
#define BT_CONTROLLER_RF_ADDR_4_REG_RESET       0x00007FFF

static inline u32 bt_controller_rf_addr_4_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_ADDR_4_REG_ADDR);
}

static inline void bt_controller_rf_addr_4_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_ADDR_4_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_ADDR_4_REG_RESERVED_RF_ADDR_4_REG_31_DOWNTO_0_MASK    ((u32)0xFFFF0000)
#define BT_CONTROLLER_RF_ADDR_4_REG_RESERVED_RF_ADDR_4_REG_31_DOWNTO_0_LSB    16
#define BT_CONTROLLER_RF_ADDR_4_REG_RESERVED_RF_ADDR_4_REG_31_DOWNTO_0_WIDTH    ((u32)0x00000010)
#define BT_CONTROLLER_RF_ADDR_4_REG_RF_ADDR_4_REG_15_DOWNTO_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_RF_ADDR_4_REG_RF_ADDR_4_REG_15_DOWNTO_0_LSB    0
#define BT_CONTROLLER_RF_ADDR_4_REG_RF_ADDR_4_REG_15_DOWNTO_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_RF_ADDR_4_REG_RESERVED_RF_ADDR_4_REG_31_DOWNTO_0_RST    0x0
#define BT_CONTROLLER_RF_ADDR_4_REG_RF_ADDR_4_REG_15_DOWNTO_0_RST    0x7FFF

static inline void bt_controller_rf_addr_4_reg_pack(struct cl_chip *chip, u16 reserved_rf_addr4_reg_31downto0, u16 rf_addr4_reg_15downto0)
{
	ASSERT_ERR_CHIP((((u32)reserved_rf_addr4_reg_31downto0 << 16) & ~((u32)0xFFFF0000)) == 0);
	ASSERT_ERR_CHIP((((u32)rf_addr4_reg_15downto0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_ADDR_4_REG_ADDR, ((u32)reserved_rf_addr4_reg_31downto0 << 16) | ((u32)rf_addr4_reg_15downto0 << 0));
}

static inline void bt_controller_rf_addr_4_reg_unpack(struct cl_chip *chip, u16 *reserved_rf_addr4_reg_31downto0, u16 *rf_addr4_reg_15downto0)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_ADDR_4_REG_ADDR);

	*reserved_rf_addr4_reg_31downto0 = (local_val & ((u32)0xFFFF0000)) >> 16;
	*rf_addr4_reg_15downto0 = (local_val & ((u32)0x0000FFFF)) >> 0;
}

static inline u16 bt_controller_rf_addr_4_reg_reserved_rf_addr_4_reg_31_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_ADDR_4_REG_ADDR);

	return (u16)((local_val & ((u32)0xFFFF0000)) >> 16);
}

static inline u16 bt_controller_rf_addr_4_reg_rf_addr_4_reg_15_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_ADDR_4_REG_ADDR);

	return (u16)((local_val & ((u32)0x0000FFFF)) >> 0);
}

static inline void bt_controller_rf_addr_4_reg_rf_addr_4_reg_15_downto_0_setf(struct cl_chip *chip, u16 rfaddr4reg15downto0)
{
	ASSERT_ERR_CHIP((((u32)rfaddr4reg15downto0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_ADDR_4_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RF_ADDR_4_REG_ADDR) & ~((u32)0x0000FFFF)) | ((u32)rfaddr4reg15downto0 << 0));
}

/**
 * @brief RF_ADDR_5_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:16 reserved_rf_addr5_reg_31downto0 0x0
 *    15:00 rf_addr5_reg_15downto0    0x7FFF
 * </pre>
 */
#define BT_CONTROLLER_RF_ADDR_5_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004454)
#define BT_CONTROLLER_RF_ADDR_5_REG_OFFSET      0x00004454
#define BT_CONTROLLER_RF_ADDR_5_REG_INDEX       0x00001115
#define BT_CONTROLLER_RF_ADDR_5_REG_RESET       0x00007FFF

static inline u32 bt_controller_rf_addr_5_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_ADDR_5_REG_ADDR);
}

static inline void bt_controller_rf_addr_5_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_ADDR_5_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_ADDR_5_REG_RESERVED_RF_ADDR_5_REG_31_DOWNTO_0_MASK    ((u32)0xFFFF0000)
#define BT_CONTROLLER_RF_ADDR_5_REG_RESERVED_RF_ADDR_5_REG_31_DOWNTO_0_LSB    16
#define BT_CONTROLLER_RF_ADDR_5_REG_RESERVED_RF_ADDR_5_REG_31_DOWNTO_0_WIDTH    ((u32)0x00000010)
#define BT_CONTROLLER_RF_ADDR_5_REG_RF_ADDR_5_REG_15_DOWNTO_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_RF_ADDR_5_REG_RF_ADDR_5_REG_15_DOWNTO_0_LSB    0
#define BT_CONTROLLER_RF_ADDR_5_REG_RF_ADDR_5_REG_15_DOWNTO_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_RF_ADDR_5_REG_RESERVED_RF_ADDR_5_REG_31_DOWNTO_0_RST    0x0
#define BT_CONTROLLER_RF_ADDR_5_REG_RF_ADDR_5_REG_15_DOWNTO_0_RST    0x7FFF

static inline void bt_controller_rf_addr_5_reg_pack(struct cl_chip *chip, u16 reserved_rf_addr5_reg_31downto0, u16 rf_addr5_reg_15downto0)
{
	ASSERT_ERR_CHIP((((u32)reserved_rf_addr5_reg_31downto0 << 16) & ~((u32)0xFFFF0000)) == 0);
	ASSERT_ERR_CHIP((((u32)rf_addr5_reg_15downto0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_ADDR_5_REG_ADDR, ((u32)reserved_rf_addr5_reg_31downto0 << 16) | ((u32)rf_addr5_reg_15downto0 << 0));
}

static inline void bt_controller_rf_addr_5_reg_unpack(struct cl_chip *chip, u16 *reserved_rf_addr5_reg_31downto0, u16 *rf_addr5_reg_15downto0)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_ADDR_5_REG_ADDR);

	*reserved_rf_addr5_reg_31downto0 = (local_val & ((u32)0xFFFF0000)) >> 16;
	*rf_addr5_reg_15downto0 = (local_val & ((u32)0x0000FFFF)) >> 0;
}

static inline u16 bt_controller_rf_addr_5_reg_reserved_rf_addr_5_reg_31_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_ADDR_5_REG_ADDR);

	return (u16)((local_val & ((u32)0xFFFF0000)) >> 16);
}

static inline u16 bt_controller_rf_addr_5_reg_rf_addr_5_reg_15_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_ADDR_5_REG_ADDR);

	return (u16)((local_val & ((u32)0x0000FFFF)) >> 0);
}

static inline void bt_controller_rf_addr_5_reg_rf_addr_5_reg_15_downto_0_setf(struct cl_chip *chip, u16 rfaddr5reg15downto0)
{
	ASSERT_ERR_CHIP((((u32)rfaddr5reg15downto0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_ADDR_5_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RF_ADDR_5_REG_ADDR) & ~((u32)0x0000FFFF)) | ((u32)rfaddr5reg15downto0 << 0));
}

/**
 * @brief RF_ADC_DAC_DEL_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 rf_adc_dac_del_reg_31downto0 0x776d_6d73
 * </pre>
 */
#define BT_CONTROLLER_RF_ADC_DAC_DEL_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004458)
#define BT_CONTROLLER_RF_ADC_DAC_DEL_REG_OFFSET      0x00004458
#define BT_CONTROLLER_RF_ADC_DAC_DEL_REG_INDEX       0x00001116
#define BT_CONTROLLER_RF_ADC_DAC_DEL_REG_RESET       0x776D6D73

static inline u32 bt_controller_rf_adc_dac_del_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_ADC_DAC_DEL_REG_ADDR);
}

static inline void bt_controller_rf_adc_dac_del_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_ADC_DAC_DEL_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_ADC_DAC_DEL_REG_RF_ADC_DAC_DEL_REG_31_DOWNTO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_ADC_DAC_DEL_REG_RF_ADC_DAC_DEL_REG_31_DOWNTO_0_LSB    0
#define BT_CONTROLLER_RF_ADC_DAC_DEL_REG_RF_ADC_DAC_DEL_REG_31_DOWNTO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_ADC_DAC_DEL_REG_RF_ADC_DAC_DEL_REG_31_DOWNTO_0_RST    0x776d_6d73

static inline u32 bt_controller_rf_adc_dac_del_reg_rf_adc_dac_del_reg_31_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_ADC_DAC_DEL_REG_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_adc_dac_del_reg_rf_adc_dac_del_reg_31_downto_0_setf(struct cl_chip *chip, u32 rfadcdacdelreg31downto0)
{
	ASSERT_ERR_CHIP((((u32)rfadcdacdelreg31downto0 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_ADC_DAC_DEL_REG_ADDR, (u32)rfadcdacdelreg31downto0 << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000445C)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_0_OFFSET      0x0000445C
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_0_INDEX       0x00001117
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_0_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_0_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_0_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_0_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_0_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_0_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_0_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_0_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_0_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_0_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_0_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_0_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_0_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004460)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_1_OFFSET      0x00004460
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_1_INDEX       0x00001118
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_1_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_1_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_1_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_1_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_1_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_1_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_1_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_1_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_1_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_1_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004464)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_2_OFFSET      0x00004464
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_2_INDEX       0x00001119
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_2_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_2_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_2_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_2_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_2_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_2_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_2_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_2_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_2_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_2_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_2_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_3 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_3_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004468)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_3_OFFSET      0x00004468
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_3_INDEX       0x0000111A
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_3_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_3_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_3_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_3_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_3_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_3_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_3_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_3_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_3_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_3_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_3_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_3_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_3_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_4 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_4_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000446C)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_4_OFFSET      0x0000446C
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_4_INDEX       0x0000111B
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_4_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_4_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_4_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_4_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_4_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_4_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_4_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_4_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_4_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_4_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_4_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_4_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_4_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_5 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_5_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004470)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_5_OFFSET      0x00004470
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_5_INDEX       0x0000111C
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_5_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_5_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_5_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_5_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_5_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_5_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_5_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_5_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_5_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_5_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_5_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_5_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_5_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_6 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_6_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004474)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_6_OFFSET      0x00004474
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_6_INDEX       0x0000111D
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_6_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_6_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_6_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_6_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_6_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_6_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_6_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_6_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_6_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_6_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_6_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_6_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_6_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_7 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_7_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004478)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_7_OFFSET      0x00004478
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_7_INDEX       0x0000111E
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_7_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_7_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_7_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_7_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_7_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_7_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_7_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_7_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_7_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_7_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_7_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_7_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_7_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_8 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_8_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000447C)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_8_OFFSET      0x0000447C
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_8_INDEX       0x0000111F
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_8_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_8_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_8_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_8_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_8_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_8_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_8_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_8_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_8_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_8_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_8_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_8_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_8_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_9 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_9_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004480)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_9_OFFSET      0x00004480
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_9_INDEX       0x00001120
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_9_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_9_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_9_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_9_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_9_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_9_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_9_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_9_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_9_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_9_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_9_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_9_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_9_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_10 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_10_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004484)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_10_OFFSET      0x00004484
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_10_INDEX       0x00001121
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_10_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_10_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_10_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_10_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_10_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_10_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_10_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_10_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_10_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_10_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_10_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_10_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_10_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_11 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_11_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004488)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_11_OFFSET      0x00004488
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_11_INDEX       0x00001122
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_11_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_11_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_11_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_11_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_11_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_11_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_11_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_11_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_11_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_11_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_11_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_11_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_11_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_12 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_12_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000448C)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_12_OFFSET      0x0000448C
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_12_INDEX       0x00001123
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_12_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_12_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_12_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_12_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_12_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_12_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_12_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_12_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_12_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_12_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_12_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_12_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_12_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_13 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_13_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004490)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_13_OFFSET      0x00004490
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_13_INDEX       0x00001124
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_13_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_13_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_13_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_13_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_13_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_13_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_13_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_13_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_13_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_13_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_13_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_13_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_13_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_14 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_14_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004494)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_14_OFFSET      0x00004494
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_14_INDEX       0x00001125
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_14_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_14_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_14_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_14_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_14_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_14_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_14_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_14_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_14_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_14_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_14_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_14_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_14_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_15 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_15_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004498)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_15_OFFSET      0x00004498
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_15_INDEX       0x00001126
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_15_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_15_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_15_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_15_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_15_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_15_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_15_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_15_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_15_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_15_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_15_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_15_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_15_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_16 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_16_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000449C)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_16_OFFSET      0x0000449C
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_16_INDEX       0x00001127
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_16_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_16_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_16_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_16_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_16_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_16_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_16_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_16_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_16_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_16_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_16_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_16_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_16_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_17 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_17_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000044A0)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_17_OFFSET      0x000044A0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_17_INDEX       0x00001128
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_17_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_17_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_17_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_17_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_17_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_17_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_17_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_17_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_17_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_17_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_17_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_17_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_17_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_18 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_18_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000044A4)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_18_OFFSET      0x000044A4
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_18_INDEX       0x00001129
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_18_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_18_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_18_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_18_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_18_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_18_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_18_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_18_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_18_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_18_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_18_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_18_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_18_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_19 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_19_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000044A8)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_19_OFFSET      0x000044A8
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_19_INDEX       0x0000112A
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_19_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_19_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_19_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_19_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_19_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_19_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_19_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_19_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_19_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_19_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_19_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_19_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_19_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_20 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_20_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000044AC)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_20_OFFSET      0x000044AC
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_20_INDEX       0x0000112B
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_20_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_20_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_20_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_20_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_20_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_20_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_20_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_20_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_20_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_20_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_20_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_20_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_20_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_21 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_21_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000044B0)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_21_OFFSET      0x000044B0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_21_INDEX       0x0000112C
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_21_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_21_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_21_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_21_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_21_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_21_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_21_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_21_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_21_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_21_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_21_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_21_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_21_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_22 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_22_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000044B4)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_22_OFFSET      0x000044B4
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_22_INDEX       0x0000112D
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_22_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_22_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_22_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_22_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_22_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_22_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_22_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_22_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_22_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_22_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_22_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_22_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_22_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_23 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_23_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000044B8)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_23_OFFSET      0x000044B8
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_23_INDEX       0x0000112E
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_23_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_23_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_23_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_23_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_23_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_23_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_23_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_23_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_23_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_23_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_23_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_23_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_23_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_24 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_24_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000044BC)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_24_OFFSET      0x000044BC
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_24_INDEX       0x0000112F
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_24_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_24_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_24_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_24_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_24_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_24_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_24_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_24_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_24_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_24_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_24_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_24_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_24_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_25 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_25_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000044C0)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_25_OFFSET      0x000044C0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_25_INDEX       0x00001130
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_25_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_25_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_25_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_25_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_25_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_25_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_25_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_25_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_25_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_25_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_25_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_25_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_25_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_26 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_26_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000044C4)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_26_OFFSET      0x000044C4
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_26_INDEX       0x00001131
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_26_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_26_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_26_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_26_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_26_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_26_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_26_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_26_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_26_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_26_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_26_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_26_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_26_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_27 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_27_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000044C8)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_27_OFFSET      0x000044C8
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_27_INDEX       0x00001132
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_27_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_27_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_27_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_27_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_27_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_27_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_27_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_27_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_27_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_27_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_27_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_27_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_27_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_28 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_28_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000044CC)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_28_OFFSET      0x000044CC
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_28_INDEX       0x00001133
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_28_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_28_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_28_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_28_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_28_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_28_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_28_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_28_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_28_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_28_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_28_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_28_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_28_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_29 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_29_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000044D0)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_29_OFFSET      0x000044D0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_29_INDEX       0x00001134
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_29_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_29_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_29_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_29_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_29_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_29_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_29_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_29_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_29_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_29_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_29_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_29_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_29_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_30 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_30_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000044D4)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_30_OFFSET      0x000044D4
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_30_INDEX       0x00001135
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_30_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_30_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_30_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_30_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_30_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_30_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_30_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_30_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_30_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_30_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_30_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_30_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_30_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_31 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_31_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000044D8)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_31_OFFSET      0x000044D8
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_31_INDEX       0x00001136
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_31_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_31_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_31_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_31_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_31_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_31_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_31_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_31_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_31_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_31_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_31_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_31_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_31_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_32 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_32_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000044DC)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_32_OFFSET      0x000044DC
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_32_INDEX       0x00001137
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_32_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_32_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_32_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_32_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_32_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_32_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_32_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_32_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_32_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_32_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_32_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_32_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_32_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_33 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_33_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000044E0)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_33_OFFSET      0x000044E0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_33_INDEX       0x00001138
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_33_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_33_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_33_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_33_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_33_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_33_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_33_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_33_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_33_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_33_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_33_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_33_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_33_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_34 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_34_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000044E4)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_34_OFFSET      0x000044E4
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_34_INDEX       0x00001139
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_34_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_34_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_34_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_34_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_34_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_34_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_34_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_34_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_34_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_34_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_34_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_34_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_34_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_35 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_35_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000044E8)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_35_OFFSET      0x000044E8
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_35_INDEX       0x0000113A
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_35_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_35_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_35_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_35_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_35_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_35_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_35_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_35_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_35_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_35_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_35_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_35_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_35_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_36 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_36_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000044EC)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_36_OFFSET      0x000044EC
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_36_INDEX       0x0000113B
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_36_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_36_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_36_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_36_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_36_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_36_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_36_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_36_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_36_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_36_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_36_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_36_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_36_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_37 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_37_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000044F0)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_37_OFFSET      0x000044F0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_37_INDEX       0x0000113C
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_37_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_37_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_37_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_37_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_37_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_37_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_37_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_37_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_37_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_37_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_37_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_37_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_37_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_38 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_38_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000044F4)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_38_OFFSET      0x000044F4
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_38_INDEX       0x0000113D
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_38_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_38_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_38_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_38_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_38_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_38_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_38_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_38_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_38_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_38_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_38_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_38_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_38_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_39 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_39_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000044F8)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_39_OFFSET      0x000044F8
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_39_INDEX       0x0000113E
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_39_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_39_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_39_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_39_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_39_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_39_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_39_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_39_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_39_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_39_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_39_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_39_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_39_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_40 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_40_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000044FC)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_40_OFFSET      0x000044FC
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_40_INDEX       0x0000113F
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_40_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_40_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_40_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_40_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_40_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_40_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_40_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_40_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_40_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_40_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_40_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_40_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_40_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_41 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_41_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004500)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_41_OFFSET      0x00004500
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_41_INDEX       0x00001140
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_41_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_41_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_41_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_41_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_41_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_41_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_41_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_41_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_41_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_41_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_41_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_41_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_41_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_42 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_42_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004504)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_42_OFFSET      0x00004504
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_42_INDEX       0x00001141
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_42_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_42_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_42_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_42_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_42_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_42_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_42_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_42_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_42_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_42_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_42_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_42_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_42_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_43 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_43_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004508)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_43_OFFSET      0x00004508
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_43_INDEX       0x00001142
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_43_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_43_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_43_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_43_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_43_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_43_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_43_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_43_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_43_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_43_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_43_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_43_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_43_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_44 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_44_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000450C)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_44_OFFSET      0x0000450C
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_44_INDEX       0x00001143
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_44_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_44_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_44_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_44_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_44_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_44_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_44_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_44_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_44_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_44_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_44_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_44_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_44_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_45 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_45_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004510)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_45_OFFSET      0x00004510
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_45_INDEX       0x00001144
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_45_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_45_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_45_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_45_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_45_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_45_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_45_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_45_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_45_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_45_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_45_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_45_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_45_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_46 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_46_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004514)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_46_OFFSET      0x00004514
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_46_INDEX       0x00001145
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_46_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_46_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_46_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_46_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_46_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_46_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_46_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_46_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_46_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_46_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_46_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_46_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_46_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_47 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_47_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004518)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_47_OFFSET      0x00004518
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_47_INDEX       0x00001146
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_47_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_47_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_47_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_47_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_47_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_47_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_47_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_47_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_47_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_47_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_47_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_47_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_47_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_48 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_48_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000451C)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_48_OFFSET      0x0000451C
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_48_INDEX       0x00001147
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_48_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_48_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_48_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_48_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_48_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_48_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_48_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_48_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_48_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_48_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_48_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_48_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_48_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_49 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_49_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004520)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_49_OFFSET      0x00004520
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_49_INDEX       0x00001148
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_49_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_49_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_49_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_49_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_49_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_49_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_49_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_49_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_49_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_49_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_49_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_49_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_49_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_50 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_50_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004524)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_50_OFFSET      0x00004524
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_50_INDEX       0x00001149
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_50_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_50_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_50_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_50_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_50_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_50_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_50_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_50_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_50_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_50_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_50_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_50_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_50_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_51 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_51_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004528)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_51_OFFSET      0x00004528
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_51_INDEX       0x0000114A
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_51_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_51_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_51_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_51_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_51_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_51_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_51_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_51_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_51_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_51_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_51_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_51_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_51_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BAS_52_E register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BAS_52_E_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000452C)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BAS_52_E_OFFSET      0x0000452C
#define BT_CONTROLLER_RF_PA_LUT_SLL_BAS_52_E_INDEX       0x0000114B
#define BT_CONTROLLER_RF_PA_LUT_SLL_BAS_52_E_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_bas_52_e_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BAS_52_E_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_bas_52_e_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BAS_52_E_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BAS_52_E_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BAS_52_E_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BAS_52_E_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BAS_52_E_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_bas_52_e_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BAS_52_E_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_bas_52_e_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BAS_52_E_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_53 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_53_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004530)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_53_OFFSET      0x00004530
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_53_INDEX       0x0000114C
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_53_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_53_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_53_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_53_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_53_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_53_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_53_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_53_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_53_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_53_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_53_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_53_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_53_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_54 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_54_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004534)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_54_OFFSET      0x00004534
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_54_INDEX       0x0000114D
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_54_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_54_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_54_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_54_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_54_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_54_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_54_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_54_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_54_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_54_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_54_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_54_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_54_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_55 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_55_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004538)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_55_OFFSET      0x00004538
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_55_INDEX       0x0000114E
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_55_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_55_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_55_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_55_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_55_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_55_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_55_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_55_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_55_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_55_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_55_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_55_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_55_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_56 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_56_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000453C)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_56_OFFSET      0x0000453C
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_56_INDEX       0x0000114F
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_56_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_56_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_56_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_56_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_56_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_56_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_56_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_56_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_56_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_56_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_56_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_56_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_56_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_57 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_57_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004540)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_57_OFFSET      0x00004540
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_57_INDEX       0x00001150
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_57_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_57_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_57_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_57_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_57_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_57_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_57_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_57_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_57_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_57_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_57_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_57_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_57_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_58 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_58_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004544)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_58_OFFSET      0x00004544
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_58_INDEX       0x00001151
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_58_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_58_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_58_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_58_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_58_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_58_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_58_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_58_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_58_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_58_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_58_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_58_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_58_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_59 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_59_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004548)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_59_OFFSET      0x00004548
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_59_INDEX       0x00001152
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_59_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_59_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_59_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_59_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_59_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_59_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_59_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_59_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_59_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_59_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_59_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_59_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_59_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_60 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_60_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000454C)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_60_OFFSET      0x0000454C
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_60_INDEX       0x00001153
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_60_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_60_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_60_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_60_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_60_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_60_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_60_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_60_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_60_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_60_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_60_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_60_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_60_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_61 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_61_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004550)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_61_OFFSET      0x00004550
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_61_INDEX       0x00001154
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_61_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_61_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_61_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_61_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_61_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_61_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_61_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_61_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_61_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_61_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_61_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_61_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_61_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_62 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_62_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004554)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_62_OFFSET      0x00004554
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_62_INDEX       0x00001155
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_62_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_62_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_62_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_62_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_62_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_62_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_62_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_62_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_62_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_62_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_62_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_62_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_62_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_63 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_63_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004558)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_63_OFFSET      0x00004558
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_63_INDEX       0x00001156
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_63_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_63_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_63_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_63_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_63_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_63_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_63_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_63_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_63_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_63_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_63_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_63_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_63_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_64 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_64_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000455C)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_64_OFFSET      0x0000455C
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_64_INDEX       0x00001157
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_64_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_64_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_64_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_64_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_64_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_64_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_64_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_64_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_64_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_64_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_64_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_64_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_64_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_65 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_65_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004560)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_65_OFFSET      0x00004560
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_65_INDEX       0x00001158
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_65_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_65_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_65_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_65_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_65_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_65_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_65_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_65_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_65_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_65_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_65_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_65_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_65_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_66 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_66_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004564)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_66_OFFSET      0x00004564
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_66_INDEX       0x00001159
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_66_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_66_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_66_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_66_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_66_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_66_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_66_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_66_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_66_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_66_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_66_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_66_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_66_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_67 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_67_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004568)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_67_OFFSET      0x00004568
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_67_INDEX       0x0000115A
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_67_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_67_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_67_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_67_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_67_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_67_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_67_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_67_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_67_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_67_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_67_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_67_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_67_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_68 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_68_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000456C)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_68_OFFSET      0x0000456C
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_68_INDEX       0x0000115B
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_68_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_68_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_68_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_68_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_68_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_68_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_68_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_68_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_68_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_68_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_68_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_68_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_68_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_69 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_69_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004570)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_69_OFFSET      0x00004570
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_69_INDEX       0x0000115C
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_69_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_69_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_69_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_69_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_69_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_69_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_69_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_69_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_69_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_69_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_69_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_69_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_69_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_70 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_70_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004574)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_70_OFFSET      0x00004574
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_70_INDEX       0x0000115D
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_70_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_70_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_70_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_70_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_70_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_70_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_70_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_70_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_70_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_70_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_70_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_70_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_70_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_71 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_71_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004578)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_71_OFFSET      0x00004578
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_71_INDEX       0x0000115E
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_71_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_71_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_71_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_71_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_71_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_71_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_71_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_71_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_71_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_71_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_71_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_71_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_71_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_72 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_72_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000457C)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_72_OFFSET      0x0000457C
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_72_INDEX       0x0000115F
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_72_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_72_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_72_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_72_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_72_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_72_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_72_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_72_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_72_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_72_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_72_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_72_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_72_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_73 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_73_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004580)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_73_OFFSET      0x00004580
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_73_INDEX       0x00001160
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_73_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_73_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_73_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_73_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_73_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_73_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_73_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_73_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_73_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_73_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_73_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_73_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_73_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_74 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_74_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004584)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_74_OFFSET      0x00004584
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_74_INDEX       0x00001161
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_74_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_74_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_74_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_74_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_74_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_74_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_74_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_74_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_74_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_74_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_74_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_74_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_74_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_75 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_75_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004588)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_75_OFFSET      0x00004588
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_75_INDEX       0x00001162
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_75_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_75_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_75_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_75_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_75_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_75_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_75_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_75_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_75_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_75_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_75_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_75_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_75_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_76 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_76_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000458C)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_76_OFFSET      0x0000458C
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_76_INDEX       0x00001163
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_76_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_76_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_76_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_76_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_76_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_76_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_76_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_76_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_76_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_76_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_76_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_76_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_76_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_77 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_77_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004590)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_77_OFFSET      0x00004590
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_77_INDEX       0x00001164
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_77_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_77_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_77_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_77_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_77_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_77_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_77_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_77_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_77_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_77_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_77_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_77_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_77_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_78 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_78_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004594)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_78_OFFSET      0x00004594
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_78_INDEX       0x00001165
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_78_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_78_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_78_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_78_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_78_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_78_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_78_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_78_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_78_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_78_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_78_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_78_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_78_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_79 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_79_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004598)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_79_OFFSET      0x00004598
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_79_INDEX       0x00001166
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_79_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_79_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_79_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_79_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_79_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_79_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_79_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_79_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_79_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_79_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_79_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_79_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_79_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_80 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_80_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000459C)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_80_OFFSET      0x0000459C
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_80_INDEX       0x00001167
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_80_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_80_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_80_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_80_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_80_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_80_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_80_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_80_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_80_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_80_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_80_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_80_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_80_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_81 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_81_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000045A0)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_81_OFFSET      0x000045A0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_81_INDEX       0x00001168
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_81_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_81_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_81_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_81_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_81_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_81_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_81_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_81_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_81_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_81_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_81_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_81_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_81_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_82 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_82_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000045A4)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_82_OFFSET      0x000045A4
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_82_INDEX       0x00001169
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_82_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_82_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_82_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_82_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_82_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_82_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_82_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_82_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_82_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_82_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_82_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_82_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_82_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_83 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_83_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000045A8)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_83_OFFSET      0x000045A8
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_83_INDEX       0x0000116A
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_83_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_83_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_83_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_83_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_83_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_83_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_83_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_83_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_83_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_83_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_83_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_83_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_83_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_84 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_84_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000045AC)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_84_OFFSET      0x000045AC
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_84_INDEX       0x0000116B
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_84_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_84_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_84_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_84_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_84_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_84_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_84_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_84_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_84_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_84_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_84_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_84_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_84_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_85 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_85_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000045B0)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_85_OFFSET      0x000045B0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_85_INDEX       0x0000116C
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_85_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_85_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_85_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_85_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_85_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_85_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_85_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_85_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_85_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_85_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_85_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_85_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_85_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_86 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_86_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000045B4)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_86_OFFSET      0x000045B4
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_86_INDEX       0x0000116D
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_86_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_86_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_86_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_86_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_86_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_86_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_86_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_86_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_86_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_86_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_86_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_86_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_86_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_87 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_87_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000045B8)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_87_OFFSET      0x000045B8
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_87_INDEX       0x0000116E
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_87_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_87_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_87_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_87_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_87_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_87_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_87_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_87_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_87_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_87_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_87_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_87_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_87_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_88 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_88_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000045BC)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_88_OFFSET      0x000045BC
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_88_INDEX       0x0000116F
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_88_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_88_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_88_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_88_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_88_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_88_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_88_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_88_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_88_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_88_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_88_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_88_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_88_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_89 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_89_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000045C0)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_89_OFFSET      0x000045C0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_89_INDEX       0x00001170
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_89_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_89_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_89_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_89_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_89_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_89_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_89_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_89_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_89_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_89_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_89_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_89_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_89_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_90 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_90_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000045C4)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_90_OFFSET      0x000045C4
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_90_INDEX       0x00001171
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_90_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_90_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_90_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_90_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_90_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_90_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_90_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_90_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_90_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_90_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_90_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_90_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_90_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_91 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_91_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000045C8)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_91_OFFSET      0x000045C8
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_91_INDEX       0x00001172
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_91_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_91_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_91_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_91_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_91_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_91_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_91_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_91_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_91_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_91_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_91_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_91_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_91_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_92 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_92_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000045CC)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_92_OFFSET      0x000045CC
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_92_INDEX       0x00001173
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_92_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_92_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_92_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_92_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_92_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_92_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_92_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_92_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_92_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_92_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_92_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_92_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_92_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_93 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_93_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000045D0)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_93_OFFSET      0x000045D0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_93_INDEX       0x00001174
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_93_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_93_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_93_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_93_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_93_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_93_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_93_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_93_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_93_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_93_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_93_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_93_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_93_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_94 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_94_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000045D4)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_94_OFFSET      0x000045D4
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_94_INDEX       0x00001175
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_94_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_94_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_94_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_94_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_94_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_94_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_94_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_94_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_94_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_94_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_94_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_94_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_94_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_95 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_95_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000045D8)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_95_OFFSET      0x000045D8
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_95_INDEX       0x00001176
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_95_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_95_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_95_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_95_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_95_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_95_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_95_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_95_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_95_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_95_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_95_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_95_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_95_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_96 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_96_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000045DC)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_96_OFFSET      0x000045DC
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_96_INDEX       0x00001177
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_96_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_96_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_96_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_96_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_96_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_96_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_96_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_96_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_96_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_96_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_96_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_96_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_96_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_97 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_97_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000045E0)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_97_OFFSET      0x000045E0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_97_INDEX       0x00001178
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_97_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_97_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_97_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_97_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_97_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_97_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_97_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_97_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_97_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_97_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_97_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_97_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_97_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_98 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_98_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000045E4)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_98_OFFSET      0x000045E4
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_98_INDEX       0x00001179
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_98_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_98_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_98_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_98_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_98_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_98_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_98_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_98_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_98_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_98_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_98_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_98_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_98_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_99 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_99_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000045E8)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_99_OFFSET      0x000045E8
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_99_INDEX       0x0000117A
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_99_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_99_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_99_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_99_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_99_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_99_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_99_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_99_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_99_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_99_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_99_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_99_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_99_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_100 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_100_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000045EC)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_100_OFFSET      0x000045EC
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_100_INDEX       0x0000117B
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_100_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_100_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_100_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_100_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_100_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_100_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_100_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_100_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_100_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_100_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_100_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_100_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_100_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_101 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_101_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000045F0)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_101_OFFSET      0x000045F0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_101_INDEX       0x0000117C
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_101_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_101_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_101_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_101_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_101_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_101_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_101_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_101_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_101_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_101_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_101_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_101_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_101_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_102 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_102_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000045F4)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_102_OFFSET      0x000045F4
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_102_INDEX       0x0000117D
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_102_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_102_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_102_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_102_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_102_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_102_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_102_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_102_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_102_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_102_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_102_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_102_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_102_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_103 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_103_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000045F8)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_103_OFFSET      0x000045F8
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_103_INDEX       0x0000117E
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_103_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_103_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_103_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_103_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_103_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_103_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_103_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_103_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_103_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_103_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_103_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_103_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_103_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_104 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_104_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000045FC)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_104_OFFSET      0x000045FC
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_104_INDEX       0x0000117F
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_104_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_104_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_104_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_104_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_104_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_104_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_104_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_104_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_104_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_104_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_104_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_104_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_104_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_105 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_105_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004600)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_105_OFFSET      0x00004600
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_105_INDEX       0x00001180
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_105_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_105_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_105_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_105_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_105_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_105_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_105_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_105_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_105_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_105_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_105_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_105_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_105_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_106 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_106_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004604)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_106_OFFSET      0x00004604
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_106_INDEX       0x00001181
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_106_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_106_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_106_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_106_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_106_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_106_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_106_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_106_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_106_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_106_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_106_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_106_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_106_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_107 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_107_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004608)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_107_OFFSET      0x00004608
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_107_INDEX       0x00001182
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_107_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_107_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_107_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_107_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_107_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_107_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_107_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_107_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_107_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_107_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_107_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_107_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_107_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_108 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_108_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000460C)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_108_OFFSET      0x0000460C
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_108_INDEX       0x00001183
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_108_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_108_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_108_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_108_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_108_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_108_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_108_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_108_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_108_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_108_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_108_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_108_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_108_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_109 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_109_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004610)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_109_OFFSET      0x00004610
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_109_INDEX       0x00001184
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_109_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_109_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_109_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_109_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_109_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_109_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_109_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_109_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_109_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_109_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_109_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_109_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_109_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_110 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_110_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004614)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_110_OFFSET      0x00004614
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_110_INDEX       0x00001185
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_110_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_110_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_110_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_110_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_110_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_110_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_110_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_110_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_110_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_110_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_110_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_110_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_110_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_111 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_111_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004618)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_111_OFFSET      0x00004618
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_111_INDEX       0x00001186
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_111_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_111_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_111_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_111_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_111_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_111_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_111_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_111_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_111_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_111_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_111_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_111_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_111_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_112 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_112_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000461C)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_112_OFFSET      0x0000461C
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_112_INDEX       0x00001187
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_112_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_112_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_112_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_112_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_112_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_112_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_112_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_112_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_112_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_112_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_112_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_112_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_112_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_113 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_113_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004620)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_113_OFFSET      0x00004620
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_113_INDEX       0x00001188
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_113_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_113_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_113_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_113_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_113_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_113_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_113_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_113_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_113_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_113_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_113_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_113_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_113_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_114 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_114_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004624)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_114_OFFSET      0x00004624
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_114_INDEX       0x00001189
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_114_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_114_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_114_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_114_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_114_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_114_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_114_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_114_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_114_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_114_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_114_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_114_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_114_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_115 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_115_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004628)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_115_OFFSET      0x00004628
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_115_INDEX       0x0000118A
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_115_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_115_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_115_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_115_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_115_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_115_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_115_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_115_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_115_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_115_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_115_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_115_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_115_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_116 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_116_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000462C)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_116_OFFSET      0x0000462C
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_116_INDEX       0x0000118B
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_116_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_116_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_116_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_116_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_116_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_116_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_116_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_116_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_116_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_116_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_116_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_116_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_116_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_117 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_117_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004630)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_117_OFFSET      0x00004630
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_117_INDEX       0x0000118C
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_117_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_117_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_117_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_117_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_117_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_117_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_117_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_117_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_117_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_117_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_117_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_117_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_117_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_118 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_118_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004634)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_118_OFFSET      0x00004634
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_118_INDEX       0x0000118D
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_118_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_118_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_118_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_118_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_118_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_118_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_118_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_118_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_118_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_118_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_118_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_118_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_118_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_119 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_119_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004638)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_119_OFFSET      0x00004638
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_119_INDEX       0x0000118E
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_119_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_119_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_119_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_119_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_119_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_119_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_119_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_119_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_119_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_119_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_119_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_119_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_119_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_120 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_120_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000463C)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_120_OFFSET      0x0000463C
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_120_INDEX       0x0000118F
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_120_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_120_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_120_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_120_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_120_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_120_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_120_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_120_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_120_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_120_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_120_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_120_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_120_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_121 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_121_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004640)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_121_OFFSET      0x00004640
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_121_INDEX       0x00001190
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_121_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_121_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_121_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_121_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_121_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_121_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_121_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_121_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_121_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_121_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_121_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_121_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_121_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_122 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_122_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004644)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_122_OFFSET      0x00004644
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_122_INDEX       0x00001191
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_122_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_122_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_122_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_122_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_122_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_122_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_122_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_122_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_122_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_122_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_122_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_122_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_122_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_123 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_123_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004648)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_123_OFFSET      0x00004648
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_123_INDEX       0x00001192
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_123_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_123_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_123_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_123_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_123_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_123_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_123_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_123_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_123_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_123_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_123_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_123_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_123_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_124 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_124_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000464C)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_124_OFFSET      0x0000464C
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_124_INDEX       0x00001193
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_124_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_124_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_124_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_124_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_124_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_124_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_124_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_124_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_124_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_124_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_124_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_124_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_124_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_125 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_125_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004650)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_125_OFFSET      0x00004650
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_125_INDEX       0x00001194
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_125_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_125_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_125_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_125_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_125_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_125_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_125_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_125_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_125_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_125_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_125_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_125_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_125_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_126 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_126_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004654)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_126_OFFSET      0x00004654
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_126_INDEX       0x00001195
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_126_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_126_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_126_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_126_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_126_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_126_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_126_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_126_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_126_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_126_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_126_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_126_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_126_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_PA_LUT_SLL_BASE_127 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 pa_lut_sll                0x0
 * </pre>
 */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_127_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004658)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_127_OFFSET      0x00004658
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_127_INDEX       0x00001196
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_127_RESET       0x00000000

static inline u32 bt_controller_rf_pa_lut_sll_base_127_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_127_ADDR);
}

static inline void bt_controller_rf_pa_lut_sll_base_127_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_127_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_127_PA_LUT_SLL_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_127_PA_LUT_SLL_LSB    0
#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_127_PA_LUT_SLL_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RF_PA_LUT_SLL_BASE_127_PA_LUT_SLL_RST    0x0

static inline u32 bt_controller_rf_pa_lut_sll_base_127_pa_lut_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_127_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_rf_pa_lut_sll_base_127_pa_lut_sll_setf(struct cl_chip *chip, u32 palutsll)
{
	ASSERT_ERR_CHIP((((u32)palutsll << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_PA_LUT_SLL_BASE_127_ADDR, (u32)palutsll << 0);
}

/**
 * @brief RF_SLL_PA_CONFIG_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:16 rf_sll_pa_config_31_downto_16 0x0
 *    15:07 Step_Size                 0x002
 *    06:00 Final_index               0x12
 * </pre>
 */
#define BT_CONTROLLER_RF_SLL_PA_CONFIG_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000465C)
#define BT_CONTROLLER_RF_SLL_PA_CONFIG_REG_OFFSET      0x0000465C
#define BT_CONTROLLER_RF_SLL_PA_CONFIG_REG_INDEX       0x00001197
#define BT_CONTROLLER_RF_SLL_PA_CONFIG_REG_RESET       0x00000112

static inline u32 bt_controller_rf_sll_pa_config_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RF_SLL_PA_CONFIG_REG_ADDR);
}

static inline void bt_controller_rf_sll_pa_config_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RF_SLL_PA_CONFIG_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RF_SLL_PA_CONFIG_REG_RF_SLL_PA_CONFIG_31_DOWNTO_16_MASK    ((u32)0xFFFF0000)
#define BT_CONTROLLER_RF_SLL_PA_CONFIG_REG_RF_SLL_PA_CONFIG_31_DOWNTO_16_LSB    16
#define BT_CONTROLLER_RF_SLL_PA_CONFIG_REG_RF_SLL_PA_CONFIG_31_DOWNTO_16_WIDTH    ((u32)0x00000010)
#define BT_CONTROLLER_RF_SLL_PA_CONFIG_REG_STEP_SIZE_MASK    ((u32)0x0000FF80)
#define BT_CONTROLLER_RF_SLL_PA_CONFIG_REG_STEP_SIZE_LSB    7
#define BT_CONTROLLER_RF_SLL_PA_CONFIG_REG_STEP_SIZE_WIDTH    ((u32)0x00000009)
#define BT_CONTROLLER_RF_SLL_PA_CONFIG_REG_FINAL_INDEX_MASK    ((u32)0x0000007F)
#define BT_CONTROLLER_RF_SLL_PA_CONFIG_REG_FINAL_INDEX_LSB    0
#define BT_CONTROLLER_RF_SLL_PA_CONFIG_REG_FINAL_INDEX_WIDTH    ((u32)0x00000007)

#define BT_CONTROLLER_RF_SLL_PA_CONFIG_REG_RF_SLL_PA_CONFIG_31_DOWNTO_16_RST    0x0
#define BT_CONTROLLER_RF_SLL_PA_CONFIG_REG_STEP_SIZE_RST    0x002
#define BT_CONTROLLER_RF_SLL_PA_CONFIG_REG_FINAL_INDEX_RST    0x12

static inline void bt_controller_rf_sll_pa_config_reg_pack(struct cl_chip *chip, u16 rf_sll_pa_config_31_downto_16, u16 step_size, u8 final_index)
{
	ASSERT_ERR_CHIP((((u32)rf_sll_pa_config_31_downto_16 << 16) & ~((u32)0xFFFF0000)) == 0);
	ASSERT_ERR_CHIP((((u32)step_size << 7) & ~((u32)0x0000FF80)) == 0);
	ASSERT_ERR_CHIP((((u32)final_index << 0) & ~((u32)0x0000007F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_SLL_PA_CONFIG_REG_ADDR, ((u32)rf_sll_pa_config_31_downto_16 << 16) | ((u32)step_size << 7) | ((u32)final_index << 0));
}

static inline void bt_controller_rf_sll_pa_config_reg_unpack(struct cl_chip *chip, u16 *rf_sll_pa_config_31_downto_16, u16 *step_size, u8 *final_index)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_SLL_PA_CONFIG_REG_ADDR);

	*rf_sll_pa_config_31_downto_16 = (local_val & ((u32)0xFFFF0000)) >> 16;
	*step_size = (local_val & ((u32)0x0000FF80)) >> 7;
	*final_index = (local_val & ((u32)0x0000007F)) >> 0;
}

static inline u16 bt_controller_rf_sll_pa_config_reg_rf_sll_pa_config_31_downto_16_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_SLL_PA_CONFIG_REG_ADDR);

	return (u16)((local_val & ((u32)0xFFFF0000)) >> 16);
}

static inline u16 bt_controller_rf_sll_pa_config_reg_step_size_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_SLL_PA_CONFIG_REG_ADDR);

	return (u16)((local_val & ((u32)0x0000FF80)) >> 7);
}

static inline void bt_controller_rf_sll_pa_config_reg_step_size_setf(struct cl_chip *chip, u16 stepsize)
{
	ASSERT_ERR_CHIP((((u32)stepsize << 7) & ~((u32)0x0000FF80)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_SLL_PA_CONFIG_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RF_SLL_PA_CONFIG_REG_ADDR) & ~((u32)0x0000FF80)) | ((u32)stepsize << 7));
}

static inline u8 bt_controller_rf_sll_pa_config_reg_final_index_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RF_SLL_PA_CONFIG_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000007F)) >> 0);
}

static inline void bt_controller_rf_sll_pa_config_reg_final_index_setf(struct cl_chip *chip, u8 finalindex)
{
	ASSERT_ERR_CHIP((((u32)finalindex << 0) & ~((u32)0x0000007F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RF_SLL_PA_CONFIG_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RF_SLL_PA_CONFIG_REG_ADDR) & ~((u32)0x0000007F)) | ((u32)finalindex << 0));
}

/**
 * @brief TIMER_0_LOAD_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 timer0_load_reg_Terminal_count_31_downto_0 0x0
 * </pre>
 */
#define BT_CONTROLLER_TIMER_0_LOAD_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004800)
#define BT_CONTROLLER_TIMER_0_LOAD_REG_OFFSET      0x00004800
#define BT_CONTROLLER_TIMER_0_LOAD_REG_INDEX       0x00001200
#define BT_CONTROLLER_TIMER_0_LOAD_REG_RESET       0x00000000

static inline u32 bt_controller_timer_0_load_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TIMER_0_LOAD_REG_ADDR);
}

static inline void bt_controller_timer_0_load_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TIMER_0_LOAD_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TIMER_0_LOAD_REG_TIMER_0_LOAD_REG_TERMINAL_COUNT_31_DOWNTO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_TIMER_0_LOAD_REG_TIMER_0_LOAD_REG_TERMINAL_COUNT_31_DOWNTO_0_LSB    0
#define BT_CONTROLLER_TIMER_0_LOAD_REG_TIMER_0_LOAD_REG_TERMINAL_COUNT_31_DOWNTO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_TIMER_0_LOAD_REG_TIMER_0_LOAD_REG_TERMINAL_COUNT_31_DOWNTO_0_RST    0x0

static inline u32 bt_controller_timer_0_load_reg_timer_0_load_reg_terminal_count_31_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_0_LOAD_REG_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_timer_0_load_reg_timer_0_load_reg_terminal_count_31_downto_0_setf(struct cl_chip *chip, u32 timer0loadregterminalcount31downto0)
{
	ASSERT_ERR_CHIP((((u32)timer0loadregterminalcount31downto0 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_0_LOAD_REG_ADDR, (u32)timer0loadregterminalcount31downto0 << 0);
}

/**
 * @brief TIMER_0_COUNT_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 timer0_count_reg_Present_count_31_downto_0 0xFFFFFFFF
 * </pre>
 */
#define BT_CONTROLLER_TIMER_0_COUNT_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004804)
#define BT_CONTROLLER_TIMER_0_COUNT_REG_OFFSET      0x00004804
#define BT_CONTROLLER_TIMER_0_COUNT_REG_INDEX       0x00001201
#define BT_CONTROLLER_TIMER_0_COUNT_REG_RESET       0xFFFFFFFF

static inline u32 bt_controller_timer_0_count_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TIMER_0_COUNT_REG_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_TIMER_0_COUNT_REG_TIMER_0_COUNT_REG_PRESENT_COUNT_31_DOWNTO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_TIMER_0_COUNT_REG_TIMER_0_COUNT_REG_PRESENT_COUNT_31_DOWNTO_0_LSB    0
#define BT_CONTROLLER_TIMER_0_COUNT_REG_TIMER_0_COUNT_REG_PRESENT_COUNT_31_DOWNTO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_TIMER_0_COUNT_REG_TIMER_0_COUNT_REG_PRESENT_COUNT_31_DOWNTO_0_RST    0xFFFFFFFF

static inline u32 bt_controller_timer_0_count_reg_timer_0_count_reg_present_count_31_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_0_COUNT_REG_ADDR);

	return (u32)(local_val >> 0);
}

/**
 * @brief TIMER_0_CONTROL_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:16 timer0_control_reg_16_bits_are_reserved 0x0
 *    15:08 timer0_Prescalar_value    0x0
 *    07:03 timer0_control_reg_5_bits_are_reserved 0x0
 *    02    timer0_UP_or_Down_Counting 1
 *    01    timer0_Oneshot_or_Cyclic  0
 *    00    timer0_timer_enable       0
 * </pre>
 */
#define BT_CONTROLLER_TIMER_0_CONTROL_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004808)
#define BT_CONTROLLER_TIMER_0_CONTROL_REG_OFFSET      0x00004808
#define BT_CONTROLLER_TIMER_0_CONTROL_REG_INDEX       0x00001202
#define BT_CONTROLLER_TIMER_0_CONTROL_REG_RESET       0x00000004

static inline u32 bt_controller_timer_0_control_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TIMER_0_CONTROL_REG_ADDR);
}

static inline void bt_controller_timer_0_control_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TIMER_0_CONTROL_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TIMER_0_CONTROL_REG_TIMER_0_CONTROL_REG_16_BITS_ARE_RESERVED_MASK    ((u32)0xFFFF0000)
#define BT_CONTROLLER_TIMER_0_CONTROL_REG_TIMER_0_CONTROL_REG_16_BITS_ARE_RESERVED_LSB    16
#define BT_CONTROLLER_TIMER_0_CONTROL_REG_TIMER_0_CONTROL_REG_16_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000010)
#define BT_CONTROLLER_TIMER_0_CONTROL_REG_TIMER_0_PRESCALAR_VALUE_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_TIMER_0_CONTROL_REG_TIMER_0_PRESCALAR_VALUE_LSB    8
#define BT_CONTROLLER_TIMER_0_CONTROL_REG_TIMER_0_PRESCALAR_VALUE_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_TIMER_0_CONTROL_REG_TIMER_0_CONTROL_REG_5_BITS_ARE_RESERVED_MASK    ((u32)0x000000F8)
#define BT_CONTROLLER_TIMER_0_CONTROL_REG_TIMER_0_CONTROL_REG_5_BITS_ARE_RESERVED_LSB    3
#define BT_CONTROLLER_TIMER_0_CONTROL_REG_TIMER_0_CONTROL_REG_5_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000005)
#define BT_CONTROLLER_TIMER_0_CONTROL_REG_TIMER_0_UP_OR_DOWN_COUNTING_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_TIMER_0_CONTROL_REG_TIMER_0_UP_OR_DOWN_COUNTING_POS    2
#define BT_CONTROLLER_TIMER_0_CONTROL_REG_TIMER_0_ONESHOT_OR_CYCLIC_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_TIMER_0_CONTROL_REG_TIMER_0_ONESHOT_OR_CYCLIC_POS    1
#define BT_CONTROLLER_TIMER_0_CONTROL_REG_TIMER_0_TIMER_ENABLE_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_TIMER_0_CONTROL_REG_TIMER_0_TIMER_ENABLE_POS    0

#define BT_CONTROLLER_TIMER_0_CONTROL_REG_TIMER_0_CONTROL_REG_16_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TIMER_0_CONTROL_REG_TIMER_0_PRESCALAR_VALUE_RST    0x0
#define BT_CONTROLLER_TIMER_0_CONTROL_REG_TIMER_0_CONTROL_REG_5_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TIMER_0_CONTROL_REG_TIMER_0_UP_OR_DOWN_COUNTING_RST    0x1
#define BT_CONTROLLER_TIMER_0_CONTROL_REG_TIMER_0_ONESHOT_OR_CYCLIC_RST    0x0
#define BT_CONTROLLER_TIMER_0_CONTROL_REG_TIMER_0_TIMER_ENABLE_RST    0x0

static inline void bt_controller_timer_0_control_reg_pack(struct cl_chip *chip, u16 timer0_control_reg_16_bits_are_reserved, u8 timer0_prescalar_value, u8 timer0_control_reg_5_bits_are_reserved, u8 timer0_up_or_down_counting, u8 timer0_oneshot_or_cyclic, u8 timer0_timer_enable)
{
	ASSERT_ERR_CHIP((((u32)timer0_control_reg_16_bits_are_reserved << 16) & ~((u32)0xFFFF0000)) == 0);
	ASSERT_ERR_CHIP((((u32)timer0_prescalar_value << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)timer0_control_reg_5_bits_are_reserved << 3) & ~((u32)0x000000F8)) == 0);
	ASSERT_ERR_CHIP((((u32)timer0_up_or_down_counting << 2) & ~((u32)0x00000004)) == 0);
	ASSERT_ERR_CHIP((((u32)timer0_oneshot_or_cyclic << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)timer0_timer_enable << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_0_CONTROL_REG_ADDR, ((u32)timer0_control_reg_16_bits_are_reserved << 16) | ((u32)timer0_prescalar_value << 8) | ((u32)timer0_control_reg_5_bits_are_reserved << 3) | ((u32)timer0_up_or_down_counting << 2) | ((u32)timer0_oneshot_or_cyclic << 1) | ((u32)timer0_timer_enable << 0));
}

static inline void bt_controller_timer_0_control_reg_unpack(struct cl_chip *chip, u16 *timer0_control_reg_16_bits_are_reserved, u8 *timer0_prescalar_value, u8 *timer0_control_reg_5_bits_are_reserved, u8 *timer0_up_or_down_counting, u8 *timer0_oneshot_or_cyclic, u8 *timer0_timer_enable)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_0_CONTROL_REG_ADDR);

	*timer0_control_reg_16_bits_are_reserved = (local_val & ((u32)0xFFFF0000)) >> 16;
	*timer0_prescalar_value = (local_val & ((u32)0x0000FF00)) >> 8;
	*timer0_control_reg_5_bits_are_reserved = (local_val & ((u32)0x000000F8)) >> 3;
	*timer0_up_or_down_counting = (local_val & ((u32)0x00000004)) >> 2;
	*timer0_oneshot_or_cyclic = (local_val & ((u32)0x00000002)) >> 1;
	*timer0_timer_enable = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u16 bt_controller_timer_0_control_reg_timer_0_control_reg_16_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_0_CONTROL_REG_ADDR);

	return (u16)((local_val & ((u32)0xFFFF0000)) >> 16);
}

static inline u8 bt_controller_timer_0_control_reg_timer_0_prescalar_value_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_0_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_timer_0_control_reg_timer_0_prescalar_value_setf(struct cl_chip *chip, u8 timer0prescalarvalue)
{
	ASSERT_ERR_CHIP((((u32)timer0prescalarvalue << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_0_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_0_CONTROL_REG_ADDR) & ~((u32)0x0000FF00)) | ((u32)timer0prescalarvalue << 8));
}

static inline u8 bt_controller_timer_0_control_reg_timer_0_control_reg_5_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_0_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x000000F8)) >> 3);
}

static inline u8 bt_controller_timer_0_control_reg_timer_0_up_or_down_counting_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_0_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline void bt_controller_timer_0_control_reg_timer_0_up_or_down_counting_setf(struct cl_chip *chip, u8 timer0upordowncounting)
{
	ASSERT_ERR_CHIP((((u32)timer0upordowncounting << 2) & ~((u32)0x00000004)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_0_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_0_CONTROL_REG_ADDR) & ~((u32)0x00000004)) | ((u32)timer0upordowncounting << 2));
}

static inline u8 bt_controller_timer_0_control_reg_timer_0_oneshot_or_cyclic_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_0_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_timer_0_control_reg_timer_0_oneshot_or_cyclic_setf(struct cl_chip *chip, u8 timer0oneshotorcyclic)
{
	ASSERT_ERR_CHIP((((u32)timer0oneshotorcyclic << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_0_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_0_CONTROL_REG_ADDR) & ~((u32)0x00000002)) | ((u32)timer0oneshotorcyclic << 1));
}

static inline u8 bt_controller_timer_0_control_reg_timer_0_timer_enable_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_0_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_timer_0_control_reg_timer_0_timer_enable_setf(struct cl_chip *chip, u8 timer0timerenable)
{
	ASSERT_ERR_CHIP((((u32)timer0timerenable << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_0_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_0_CONTROL_REG_ADDR) & ~((u32)0x00000001)) | ((u32)timer0timerenable << 0));
}

/**
 * @brief TIMER_0_STATUS_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:02 timer0_status_reg_30_bits_are_reserved 0x0
 *    01    timer0_Timer_running      0
 *    00    timer0_Timer_expired      0
 * </pre>
 */
#define BT_CONTROLLER_TIMER_0_STATUS_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000480C)
#define BT_CONTROLLER_TIMER_0_STATUS_REG_OFFSET      0x0000480C
#define BT_CONTROLLER_TIMER_0_STATUS_REG_INDEX       0x00001203
#define BT_CONTROLLER_TIMER_0_STATUS_REG_RESET       0x00000000

static inline u32 bt_controller_timer_0_status_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TIMER_0_STATUS_REG_ADDR);
}

static inline void bt_controller_timer_0_status_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TIMER_0_STATUS_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TIMER_0_STATUS_REG_TIMER_0_STATUS_REG_30_BITS_ARE_RESERVED_MASK    ((u32)0xFFFFFFFC)
#define BT_CONTROLLER_TIMER_0_STATUS_REG_TIMER_0_STATUS_REG_30_BITS_ARE_RESERVED_LSB    2
#define BT_CONTROLLER_TIMER_0_STATUS_REG_TIMER_0_STATUS_REG_30_BITS_ARE_RESERVED_WIDTH    ((u32)0x0000001E)
#define BT_CONTROLLER_TIMER_0_STATUS_REG_TIMER_0_TIMER_RUNNING_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_TIMER_0_STATUS_REG_TIMER_0_TIMER_RUNNING_POS    1
#define BT_CONTROLLER_TIMER_0_STATUS_REG_TIMER_0_TIMER_EXPIRED_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_TIMER_0_STATUS_REG_TIMER_0_TIMER_EXPIRED_POS    0

#define BT_CONTROLLER_TIMER_0_STATUS_REG_TIMER_0_STATUS_REG_30_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TIMER_0_STATUS_REG_TIMER_0_TIMER_RUNNING_RST    0x0
#define BT_CONTROLLER_TIMER_0_STATUS_REG_TIMER_0_TIMER_EXPIRED_RST    0x0

static inline void bt_controller_timer_0_status_reg_pack(struct cl_chip *chip, u32 timer0_status_reg_30_bits_are_reserved, u8 timer0_timer_running, u8 timer0_timer_expired)
{
	ASSERT_ERR_CHIP((((u32)timer0_status_reg_30_bits_are_reserved << 2) & ~((u32)0xFFFFFFFC)) == 0);
	ASSERT_ERR_CHIP((((u32)timer0_timer_running << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)timer0_timer_expired << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_0_STATUS_REG_ADDR, ((u32)timer0_status_reg_30_bits_are_reserved << 2) | ((u32)timer0_timer_running << 1) | ((u32)timer0_timer_expired << 0));
}

static inline void bt_controller_timer_0_status_reg_unpack(struct cl_chip *chip, u32 *timer0_status_reg_30_bits_are_reserved, u8 *timer0_timer_running, u8 *timer0_timer_expired)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_0_STATUS_REG_ADDR);

	*timer0_status_reg_30_bits_are_reserved = (local_val & ((u32)0xFFFFFFFC)) >> 2;
	*timer0_timer_running = (local_val & ((u32)0x00000002)) >> 1;
	*timer0_timer_expired = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u32 bt_controller_timer_0_status_reg_timer_0_status_reg_30_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_0_STATUS_REG_ADDR);

	return (u32)((local_val & ((u32)0xFFFFFFFC)) >> 2);
}

static inline u8 bt_controller_timer_0_status_reg_timer_0_timer_running_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_0_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_timer_0_status_reg_timer_0_timer_running_setf(struct cl_chip *chip, u8 timer0timerrunning)
{
	ASSERT_ERR_CHIP((((u32)timer0timerrunning << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_0_STATUS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_0_STATUS_REG_ADDR) & ~((u32)0x00000002)) | ((u32)timer0timerrunning << 1));
}

static inline u8 bt_controller_timer_0_status_reg_timer_0_timer_expired_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_0_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_timer_0_status_reg_timer_0_timer_expired_setf(struct cl_chip *chip, u8 timer0timerexpired)
{
	ASSERT_ERR_CHIP((((u32)timer0timerexpired << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_0_STATUS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_0_STATUS_REG_ADDR) & ~((u32)0x00000001)) | ((u32)timer0timerexpired << 0));
}

/**
 * @brief TIMER_1_LOAD_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 timer1_Terminal_count_31_downto_0 0x0
 * </pre>
 */
#define BT_CONTROLLER_TIMER_1_LOAD_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004810)
#define BT_CONTROLLER_TIMER_1_LOAD_REG_OFFSET      0x00004810
#define BT_CONTROLLER_TIMER_1_LOAD_REG_INDEX       0x00001204
#define BT_CONTROLLER_TIMER_1_LOAD_REG_RESET       0x00000000

static inline u32 bt_controller_timer_1_load_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TIMER_1_LOAD_REG_ADDR);
}

static inline void bt_controller_timer_1_load_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TIMER_1_LOAD_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TIMER_1_LOAD_REG_TIMER_1_TERMINAL_COUNT_31_DOWNTO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_TIMER_1_LOAD_REG_TIMER_1_TERMINAL_COUNT_31_DOWNTO_0_LSB    0
#define BT_CONTROLLER_TIMER_1_LOAD_REG_TIMER_1_TERMINAL_COUNT_31_DOWNTO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_TIMER_1_LOAD_REG_TIMER_1_TERMINAL_COUNT_31_DOWNTO_0_RST    0x0

static inline u32 bt_controller_timer_1_load_reg_timer_1_terminal_count_31_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_1_LOAD_REG_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_timer_1_load_reg_timer_1_terminal_count_31_downto_0_setf(struct cl_chip *chip, u32 timer1terminalcount31downto0)
{
	ASSERT_ERR_CHIP((((u32)timer1terminalcount31downto0 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_1_LOAD_REG_ADDR, (u32)timer1terminalcount31downto0 << 0);
}

/**
 * @brief TIMER_1_COUNT_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 timer1_Present_count_31_downto_0 0xFFFFFFFF
 * </pre>
 */
#define BT_CONTROLLER_TIMER_1_COUNT_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004814)
#define BT_CONTROLLER_TIMER_1_COUNT_REG_OFFSET      0x00004814
#define BT_CONTROLLER_TIMER_1_COUNT_REG_INDEX       0x00001205
#define BT_CONTROLLER_TIMER_1_COUNT_REG_RESET       0xFFFFFFFF

static inline u32 bt_controller_timer_1_count_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TIMER_1_COUNT_REG_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_TIMER_1_COUNT_REG_TIMER_1_PRESENT_COUNT_31_DOWNTO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_TIMER_1_COUNT_REG_TIMER_1_PRESENT_COUNT_31_DOWNTO_0_LSB    0
#define BT_CONTROLLER_TIMER_1_COUNT_REG_TIMER_1_PRESENT_COUNT_31_DOWNTO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_TIMER_1_COUNT_REG_TIMER_1_PRESENT_COUNT_31_DOWNTO_0_RST    0xFFFFFFFF

static inline u32 bt_controller_timer_1_count_reg_timer_1_present_count_31_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_1_COUNT_REG_ADDR);

	return (u32)(local_val >> 0);
}

/**
 * @brief TIMER_1_CONTROL_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:16 timer1_control_reg_16_bits_are_reserved 0x0
 *    15:08 timer1_Prescalar_value    0x0
 *    07:03 timer1_control_reg_5bits_are_reserved 0x0
 *    02    timer1_UP_or_Down_Counting 1
 *    01    timer1_Oneshot_or_Cyclic  0
 *    00    timer1_timer_enable       0
 * </pre>
 */
#define BT_CONTROLLER_TIMER_1_CONTROL_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004818)
#define BT_CONTROLLER_TIMER_1_CONTROL_REG_OFFSET      0x00004818
#define BT_CONTROLLER_TIMER_1_CONTROL_REG_INDEX       0x00001206
#define BT_CONTROLLER_TIMER_1_CONTROL_REG_RESET       0x00000004

static inline u32 bt_controller_timer_1_control_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TIMER_1_CONTROL_REG_ADDR);
}

static inline void bt_controller_timer_1_control_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TIMER_1_CONTROL_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TIMER_1_CONTROL_REG_TIMER_1_CONTROL_REG_16_BITS_ARE_RESERVED_MASK    ((u32)0xFFFF0000)
#define BT_CONTROLLER_TIMER_1_CONTROL_REG_TIMER_1_CONTROL_REG_16_BITS_ARE_RESERVED_LSB    16
#define BT_CONTROLLER_TIMER_1_CONTROL_REG_TIMER_1_CONTROL_REG_16_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000010)
#define BT_CONTROLLER_TIMER_1_CONTROL_REG_TIMER_1_PRESCALAR_VALUE_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_TIMER_1_CONTROL_REG_TIMER_1_PRESCALAR_VALUE_LSB    8
#define BT_CONTROLLER_TIMER_1_CONTROL_REG_TIMER_1_PRESCALAR_VALUE_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_TIMER_1_CONTROL_REG_TIMER_1_CONTROL_REG_5_BITS_ARE_RESERVED_MASK    ((u32)0x000000F8)
#define BT_CONTROLLER_TIMER_1_CONTROL_REG_TIMER_1_CONTROL_REG_5_BITS_ARE_RESERVED_LSB    3
#define BT_CONTROLLER_TIMER_1_CONTROL_REG_TIMER_1_CONTROL_REG_5_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000005)
#define BT_CONTROLLER_TIMER_1_CONTROL_REG_TIMER_1_UP_OR_DOWN_COUNTING_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_TIMER_1_CONTROL_REG_TIMER_1_UP_OR_DOWN_COUNTING_POS    2
#define BT_CONTROLLER_TIMER_1_CONTROL_REG_TIMER_1_ONESHOT_OR_CYCLIC_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_TIMER_1_CONTROL_REG_TIMER_1_ONESHOT_OR_CYCLIC_POS    1
#define BT_CONTROLLER_TIMER_1_CONTROL_REG_TIMER_1_TIMER_ENABLE_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_TIMER_1_CONTROL_REG_TIMER_1_TIMER_ENABLE_POS    0

#define BT_CONTROLLER_TIMER_1_CONTROL_REG_TIMER_1_CONTROL_REG_16_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TIMER_1_CONTROL_REG_TIMER_1_PRESCALAR_VALUE_RST    0x0
#define BT_CONTROLLER_TIMER_1_CONTROL_REG_TIMER_1_CONTROL_REG_5_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TIMER_1_CONTROL_REG_TIMER_1_UP_OR_DOWN_COUNTING_RST    0x1
#define BT_CONTROLLER_TIMER_1_CONTROL_REG_TIMER_1_ONESHOT_OR_CYCLIC_RST    0x0
#define BT_CONTROLLER_TIMER_1_CONTROL_REG_TIMER_1_TIMER_ENABLE_RST    0x0

static inline void bt_controller_timer_1_control_reg_pack(struct cl_chip *chip, u16 timer1_control_reg_16_bits_are_reserved, u8 timer1_prescalar_value, u8 timer1_control_reg_5bits_are_reserved, u8 timer1_up_or_down_counting, u8 timer1_oneshot_or_cyclic, u8 timer1_timer_enable)
{
	ASSERT_ERR_CHIP((((u32)timer1_control_reg_16_bits_are_reserved << 16) & ~((u32)0xFFFF0000)) == 0);
	ASSERT_ERR_CHIP((((u32)timer1_prescalar_value << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)timer1_control_reg_5bits_are_reserved << 3) & ~((u32)0x000000F8)) == 0);
	ASSERT_ERR_CHIP((((u32)timer1_up_or_down_counting << 2) & ~((u32)0x00000004)) == 0);
	ASSERT_ERR_CHIP((((u32)timer1_oneshot_or_cyclic << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)timer1_timer_enable << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_1_CONTROL_REG_ADDR, ((u32)timer1_control_reg_16_bits_are_reserved << 16) | ((u32)timer1_prescalar_value << 8) | ((u32)timer1_control_reg_5bits_are_reserved << 3) | ((u32)timer1_up_or_down_counting << 2) | ((u32)timer1_oneshot_or_cyclic << 1) | ((u32)timer1_timer_enable << 0));
}

static inline void bt_controller_timer_1_control_reg_unpack(struct cl_chip *chip, u16 *timer1_control_reg_16_bits_are_reserved, u8 *timer1_prescalar_value, u8 *timer1_control_reg_5bits_are_reserved, u8 *timer1_up_or_down_counting, u8 *timer1_oneshot_or_cyclic, u8 *timer1_timer_enable)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_1_CONTROL_REG_ADDR);

	*timer1_control_reg_16_bits_are_reserved = (local_val & ((u32)0xFFFF0000)) >> 16;
	*timer1_prescalar_value = (local_val & ((u32)0x0000FF00)) >> 8;
	*timer1_control_reg_5bits_are_reserved = (local_val & ((u32)0x000000F8)) >> 3;
	*timer1_up_or_down_counting = (local_val & ((u32)0x00000004)) >> 2;
	*timer1_oneshot_or_cyclic = (local_val & ((u32)0x00000002)) >> 1;
	*timer1_timer_enable = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u16 bt_controller_timer_1_control_reg_timer_1_control_reg_16_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_1_CONTROL_REG_ADDR);

	return (u16)((local_val & ((u32)0xFFFF0000)) >> 16);
}

static inline u8 bt_controller_timer_1_control_reg_timer_1_prescalar_value_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_1_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_timer_1_control_reg_timer_1_prescalar_value_setf(struct cl_chip *chip, u8 timer1prescalarvalue)
{
	ASSERT_ERR_CHIP((((u32)timer1prescalarvalue << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_1_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_1_CONTROL_REG_ADDR) & ~((u32)0x0000FF00)) | ((u32)timer1prescalarvalue << 8));
}

static inline u8 bt_controller_timer_1_control_reg_timer_1_control_reg_5_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_1_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x000000F8)) >> 3);
}

static inline u8 bt_controller_timer_1_control_reg_timer_1_up_or_down_counting_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_1_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline void bt_controller_timer_1_control_reg_timer_1_up_or_down_counting_setf(struct cl_chip *chip, u8 timer1upordowncounting)
{
	ASSERT_ERR_CHIP((((u32)timer1upordowncounting << 2) & ~((u32)0x00000004)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_1_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_1_CONTROL_REG_ADDR) & ~((u32)0x00000004)) | ((u32)timer1upordowncounting << 2));
}

static inline u8 bt_controller_timer_1_control_reg_timer_1_oneshot_or_cyclic_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_1_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_timer_1_control_reg_timer_1_oneshot_or_cyclic_setf(struct cl_chip *chip, u8 timer1oneshotorcyclic)
{
	ASSERT_ERR_CHIP((((u32)timer1oneshotorcyclic << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_1_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_1_CONTROL_REG_ADDR) & ~((u32)0x00000002)) | ((u32)timer1oneshotorcyclic << 1));
}

static inline u8 bt_controller_timer_1_control_reg_timer_1_timer_enable_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_1_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_timer_1_control_reg_timer_1_timer_enable_setf(struct cl_chip *chip, u8 timer1timerenable)
{
	ASSERT_ERR_CHIP((((u32)timer1timerenable << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_1_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_1_CONTROL_REG_ADDR) & ~((u32)0x00000001)) | ((u32)timer1timerenable << 0));
}

/**
 * @brief TIMER_1_STATUS_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:02 timer1_status_reg_30_bits_are_reserved 0x0
 *    01    timer1_Timer_running      0
 *    00    timer1_Timer_expired      0
 * </pre>
 */
#define BT_CONTROLLER_TIMER_1_STATUS_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000481C)
#define BT_CONTROLLER_TIMER_1_STATUS_REG_OFFSET      0x0000481C
#define BT_CONTROLLER_TIMER_1_STATUS_REG_INDEX       0x00001207
#define BT_CONTROLLER_TIMER_1_STATUS_REG_RESET       0x00000000

static inline u32 bt_controller_timer_1_status_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TIMER_1_STATUS_REG_ADDR);
}

static inline void bt_controller_timer_1_status_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TIMER_1_STATUS_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TIMER_1_STATUS_REG_TIMER_1_STATUS_REG_30_BITS_ARE_RESERVED_MASK    ((u32)0xFFFFFFFC)
#define BT_CONTROLLER_TIMER_1_STATUS_REG_TIMER_1_STATUS_REG_30_BITS_ARE_RESERVED_LSB    2
#define BT_CONTROLLER_TIMER_1_STATUS_REG_TIMER_1_STATUS_REG_30_BITS_ARE_RESERVED_WIDTH    ((u32)0x0000001E)
#define BT_CONTROLLER_TIMER_1_STATUS_REG_TIMER_1_TIMER_RUNNING_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_TIMER_1_STATUS_REG_TIMER_1_TIMER_RUNNING_POS    1
#define BT_CONTROLLER_TIMER_1_STATUS_REG_TIMER_1_TIMER_EXPIRED_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_TIMER_1_STATUS_REG_TIMER_1_TIMER_EXPIRED_POS    0

#define BT_CONTROLLER_TIMER_1_STATUS_REG_TIMER_1_STATUS_REG_30_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TIMER_1_STATUS_REG_TIMER_1_TIMER_RUNNING_RST    0x0
#define BT_CONTROLLER_TIMER_1_STATUS_REG_TIMER_1_TIMER_EXPIRED_RST    0x0

static inline void bt_controller_timer_1_status_reg_pack(struct cl_chip *chip, u32 timer1_status_reg_30_bits_are_reserved, u8 timer1_timer_running, u8 timer1_timer_expired)
{
	ASSERT_ERR_CHIP((((u32)timer1_status_reg_30_bits_are_reserved << 2) & ~((u32)0xFFFFFFFC)) == 0);
	ASSERT_ERR_CHIP((((u32)timer1_timer_running << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)timer1_timer_expired << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_1_STATUS_REG_ADDR, ((u32)timer1_status_reg_30_bits_are_reserved << 2) | ((u32)timer1_timer_running << 1) | ((u32)timer1_timer_expired << 0));
}

static inline void bt_controller_timer_1_status_reg_unpack(struct cl_chip *chip, u32 *timer1_status_reg_30_bits_are_reserved, u8 *timer1_timer_running, u8 *timer1_timer_expired)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_1_STATUS_REG_ADDR);

	*timer1_status_reg_30_bits_are_reserved = (local_val & ((u32)0xFFFFFFFC)) >> 2;
	*timer1_timer_running = (local_val & ((u32)0x00000002)) >> 1;
	*timer1_timer_expired = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u32 bt_controller_timer_1_status_reg_timer_1_status_reg_30_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_1_STATUS_REG_ADDR);

	return (u32)((local_val & ((u32)0xFFFFFFFC)) >> 2);
}

static inline u8 bt_controller_timer_1_status_reg_timer_1_timer_running_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_1_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_timer_1_status_reg_timer_1_timer_running_setf(struct cl_chip *chip, u8 timer1timerrunning)
{
	ASSERT_ERR_CHIP((((u32)timer1timerrunning << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_1_STATUS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_1_STATUS_REG_ADDR) & ~((u32)0x00000002)) | ((u32)timer1timerrunning << 1));
}

static inline u8 bt_controller_timer_1_status_reg_timer_1_timer_expired_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_1_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_timer_1_status_reg_timer_1_timer_expired_setf(struct cl_chip *chip, u8 timer1timerexpired)
{
	ASSERT_ERR_CHIP((((u32)timer1timerexpired << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_1_STATUS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_1_STATUS_REG_ADDR) & ~((u32)0x00000001)) | ((u32)timer1timerexpired << 0));
}

/**
 * @brief TIMER_2_LOAD_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 timer2_Terminal_count_31_downto_0 0x0
 * </pre>
 */
#define BT_CONTROLLER_TIMER_2_LOAD_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004820)
#define BT_CONTROLLER_TIMER_2_LOAD_REG_OFFSET      0x00004820
#define BT_CONTROLLER_TIMER_2_LOAD_REG_INDEX       0x00001208
#define BT_CONTROLLER_TIMER_2_LOAD_REG_RESET       0x00000000

static inline u32 bt_controller_timer_2_load_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TIMER_2_LOAD_REG_ADDR);
}

static inline void bt_controller_timer_2_load_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TIMER_2_LOAD_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TIMER_2_LOAD_REG_TIMER_2_TERMINAL_COUNT_31_DOWNTO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_TIMER_2_LOAD_REG_TIMER_2_TERMINAL_COUNT_31_DOWNTO_0_LSB    0
#define BT_CONTROLLER_TIMER_2_LOAD_REG_TIMER_2_TERMINAL_COUNT_31_DOWNTO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_TIMER_2_LOAD_REG_TIMER_2_TERMINAL_COUNT_31_DOWNTO_0_RST    0x0

static inline u32 bt_controller_timer_2_load_reg_timer_2_terminal_count_31_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_2_LOAD_REG_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_timer_2_load_reg_timer_2_terminal_count_31_downto_0_setf(struct cl_chip *chip, u32 timer2terminalcount31downto0)
{
	ASSERT_ERR_CHIP((((u32)timer2terminalcount31downto0 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_2_LOAD_REG_ADDR, (u32)timer2terminalcount31downto0 << 0);
}

/**
 * @brief TIMER_2_COUNT_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 timer2_Present_count_31_downto_0 0xFFFFFFFF
 * </pre>
 */
#define BT_CONTROLLER_TIMER_2_COUNT_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004824)
#define BT_CONTROLLER_TIMER_2_COUNT_REG_OFFSET      0x00004824
#define BT_CONTROLLER_TIMER_2_COUNT_REG_INDEX       0x00001209
#define BT_CONTROLLER_TIMER_2_COUNT_REG_RESET       0xFFFFFFFF

static inline u32 bt_controller_timer_2_count_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TIMER_2_COUNT_REG_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_TIMER_2_COUNT_REG_TIMER_2_PRESENT_COUNT_31_DOWNTO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_TIMER_2_COUNT_REG_TIMER_2_PRESENT_COUNT_31_DOWNTO_0_LSB    0
#define BT_CONTROLLER_TIMER_2_COUNT_REG_TIMER_2_PRESENT_COUNT_31_DOWNTO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_TIMER_2_COUNT_REG_TIMER_2_PRESENT_COUNT_31_DOWNTO_0_RST    0xFFFFFFFF

static inline u32 bt_controller_timer_2_count_reg_timer_2_present_count_31_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_2_COUNT_REG_ADDR);

	return (u32)(local_val >> 0);
}

/**
 * @brief TIMER_2_CONTROL_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:16 timer2_control_reg_16_bits_are_reserved 0x0
 *    15:08 timer2_Prescalar_value    0x0
 *    07:03 timer2_control_reg_5_bits_are_reserved 0x0
 *    02    timer2_UP_or_Down_Counting 1
 *    01    timer2_Oneshot_or_Cyclic  0
 *    00    timer2_timer_enable       0
 * </pre>
 */
#define BT_CONTROLLER_TIMER_2_CONTROL_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004828)
#define BT_CONTROLLER_TIMER_2_CONTROL_REG_OFFSET      0x00004828
#define BT_CONTROLLER_TIMER_2_CONTROL_REG_INDEX       0x0000120A
#define BT_CONTROLLER_TIMER_2_CONTROL_REG_RESET       0x00000004

static inline u32 bt_controller_timer_2_control_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TIMER_2_CONTROL_REG_ADDR);
}

static inline void bt_controller_timer_2_control_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TIMER_2_CONTROL_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TIMER_2_CONTROL_REG_TIMER_2_CONTROL_REG_16_BITS_ARE_RESERVED_MASK    ((u32)0xFFFF0000)
#define BT_CONTROLLER_TIMER_2_CONTROL_REG_TIMER_2_CONTROL_REG_16_BITS_ARE_RESERVED_LSB    16
#define BT_CONTROLLER_TIMER_2_CONTROL_REG_TIMER_2_CONTROL_REG_16_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000010)
#define BT_CONTROLLER_TIMER_2_CONTROL_REG_TIMER_2_PRESCALAR_VALUE_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_TIMER_2_CONTROL_REG_TIMER_2_PRESCALAR_VALUE_LSB    8
#define BT_CONTROLLER_TIMER_2_CONTROL_REG_TIMER_2_PRESCALAR_VALUE_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_TIMER_2_CONTROL_REG_TIMER_2_CONTROL_REG_5_BITS_ARE_RESERVED_MASK    ((u32)0x000000F8)
#define BT_CONTROLLER_TIMER_2_CONTROL_REG_TIMER_2_CONTROL_REG_5_BITS_ARE_RESERVED_LSB    3
#define BT_CONTROLLER_TIMER_2_CONTROL_REG_TIMER_2_CONTROL_REG_5_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000005)
#define BT_CONTROLLER_TIMER_2_CONTROL_REG_TIMER_2_UP_OR_DOWN_COUNTING_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_TIMER_2_CONTROL_REG_TIMER_2_UP_OR_DOWN_COUNTING_POS    2
#define BT_CONTROLLER_TIMER_2_CONTROL_REG_TIMER_2_ONESHOT_OR_CYCLIC_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_TIMER_2_CONTROL_REG_TIMER_2_ONESHOT_OR_CYCLIC_POS    1
#define BT_CONTROLLER_TIMER_2_CONTROL_REG_TIMER_2_TIMER_ENABLE_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_TIMER_2_CONTROL_REG_TIMER_2_TIMER_ENABLE_POS    0

#define BT_CONTROLLER_TIMER_2_CONTROL_REG_TIMER_2_CONTROL_REG_16_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TIMER_2_CONTROL_REG_TIMER_2_PRESCALAR_VALUE_RST    0x0
#define BT_CONTROLLER_TIMER_2_CONTROL_REG_TIMER_2_CONTROL_REG_5_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TIMER_2_CONTROL_REG_TIMER_2_UP_OR_DOWN_COUNTING_RST    0x1
#define BT_CONTROLLER_TIMER_2_CONTROL_REG_TIMER_2_ONESHOT_OR_CYCLIC_RST    0x0
#define BT_CONTROLLER_TIMER_2_CONTROL_REG_TIMER_2_TIMER_ENABLE_RST    0x0

static inline void bt_controller_timer_2_control_reg_pack(struct cl_chip *chip, u16 timer2_control_reg_16_bits_are_reserved, u8 timer2_prescalar_value, u8 timer2_control_reg_5_bits_are_reserved, u8 timer2_up_or_down_counting, u8 timer2_oneshot_or_cyclic, u8 timer2_timer_enable)
{
	ASSERT_ERR_CHIP((((u32)timer2_control_reg_16_bits_are_reserved << 16) & ~((u32)0xFFFF0000)) == 0);
	ASSERT_ERR_CHIP((((u32)timer2_prescalar_value << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)timer2_control_reg_5_bits_are_reserved << 3) & ~((u32)0x000000F8)) == 0);
	ASSERT_ERR_CHIP((((u32)timer2_up_or_down_counting << 2) & ~((u32)0x00000004)) == 0);
	ASSERT_ERR_CHIP((((u32)timer2_oneshot_or_cyclic << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)timer2_timer_enable << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_2_CONTROL_REG_ADDR, ((u32)timer2_control_reg_16_bits_are_reserved << 16) | ((u32)timer2_prescalar_value << 8) | ((u32)timer2_control_reg_5_bits_are_reserved << 3) | ((u32)timer2_up_or_down_counting << 2) | ((u32)timer2_oneshot_or_cyclic << 1) | ((u32)timer2_timer_enable << 0));
}

static inline void bt_controller_timer_2_control_reg_unpack(struct cl_chip *chip, u16 *timer2_control_reg_16_bits_are_reserved, u8 *timer2_prescalar_value, u8 *timer2_control_reg_5_bits_are_reserved, u8 *timer2_up_or_down_counting, u8 *timer2_oneshot_or_cyclic, u8 *timer2_timer_enable)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_2_CONTROL_REG_ADDR);

	*timer2_control_reg_16_bits_are_reserved = (local_val & ((u32)0xFFFF0000)) >> 16;
	*timer2_prescalar_value = (local_val & ((u32)0x0000FF00)) >> 8;
	*timer2_control_reg_5_bits_are_reserved = (local_val & ((u32)0x000000F8)) >> 3;
	*timer2_up_or_down_counting = (local_val & ((u32)0x00000004)) >> 2;
	*timer2_oneshot_or_cyclic = (local_val & ((u32)0x00000002)) >> 1;
	*timer2_timer_enable = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u16 bt_controller_timer_2_control_reg_timer_2_control_reg_16_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_2_CONTROL_REG_ADDR);

	return (u16)((local_val & ((u32)0xFFFF0000)) >> 16);
}

static inline u8 bt_controller_timer_2_control_reg_timer_2_prescalar_value_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_2_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_timer_2_control_reg_timer_2_prescalar_value_setf(struct cl_chip *chip, u8 timer2prescalarvalue)
{
	ASSERT_ERR_CHIP((((u32)timer2prescalarvalue << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_2_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_2_CONTROL_REG_ADDR) & ~((u32)0x0000FF00)) | ((u32)timer2prescalarvalue << 8));
}

static inline u8 bt_controller_timer_2_control_reg_timer_2_control_reg_5_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_2_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x000000F8)) >> 3);
}

static inline u8 bt_controller_timer_2_control_reg_timer_2_up_or_down_counting_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_2_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline void bt_controller_timer_2_control_reg_timer_2_up_or_down_counting_setf(struct cl_chip *chip, u8 timer2upordowncounting)
{
	ASSERT_ERR_CHIP((((u32)timer2upordowncounting << 2) & ~((u32)0x00000004)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_2_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_2_CONTROL_REG_ADDR) & ~((u32)0x00000004)) | ((u32)timer2upordowncounting << 2));
}

static inline u8 bt_controller_timer_2_control_reg_timer_2_oneshot_or_cyclic_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_2_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_timer_2_control_reg_timer_2_oneshot_or_cyclic_setf(struct cl_chip *chip, u8 timer2oneshotorcyclic)
{
	ASSERT_ERR_CHIP((((u32)timer2oneshotorcyclic << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_2_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_2_CONTROL_REG_ADDR) & ~((u32)0x00000002)) | ((u32)timer2oneshotorcyclic << 1));
}

static inline u8 bt_controller_timer_2_control_reg_timer_2_timer_enable_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_2_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_timer_2_control_reg_timer_2_timer_enable_setf(struct cl_chip *chip, u8 timer2timerenable)
{
	ASSERT_ERR_CHIP((((u32)timer2timerenable << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_2_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_2_CONTROL_REG_ADDR) & ~((u32)0x00000001)) | ((u32)timer2timerenable << 0));
}

/**
 * @brief TIMER_2_STATUS_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:02 timer2_stat_reg_30bits_are_reserved 0x0
 *    01    timer2_Timer_running      0
 *    00    timer2_Timer_expired      0
 * </pre>
 */
#define BT_CONTROLLER_TIMER_2_STATUS_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000482C)
#define BT_CONTROLLER_TIMER_2_STATUS_REG_OFFSET      0x0000482C
#define BT_CONTROLLER_TIMER_2_STATUS_REG_INDEX       0x0000120B
#define BT_CONTROLLER_TIMER_2_STATUS_REG_RESET       0x00000000

static inline u32 bt_controller_timer_2_status_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TIMER_2_STATUS_REG_ADDR);
}

static inline void bt_controller_timer_2_status_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TIMER_2_STATUS_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TIMER_2_STATUS_REG_TIMER_2_STAT_REG_30_BITS_ARE_RESERVED_MASK    ((u32)0xFFFFFFFC)
#define BT_CONTROLLER_TIMER_2_STATUS_REG_TIMER_2_STAT_REG_30_BITS_ARE_RESERVED_LSB    2
#define BT_CONTROLLER_TIMER_2_STATUS_REG_TIMER_2_STAT_REG_30_BITS_ARE_RESERVED_WIDTH    ((u32)0x0000001E)
#define BT_CONTROLLER_TIMER_2_STATUS_REG_TIMER_2_TIMER_RUNNING_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_TIMER_2_STATUS_REG_TIMER_2_TIMER_RUNNING_POS    1
#define BT_CONTROLLER_TIMER_2_STATUS_REG_TIMER_2_TIMER_EXPIRED_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_TIMER_2_STATUS_REG_TIMER_2_TIMER_EXPIRED_POS    0

#define BT_CONTROLLER_TIMER_2_STATUS_REG_TIMER_2_STAT_REG_30_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TIMER_2_STATUS_REG_TIMER_2_TIMER_RUNNING_RST    0x0
#define BT_CONTROLLER_TIMER_2_STATUS_REG_TIMER_2_TIMER_EXPIRED_RST    0x0

static inline void bt_controller_timer_2_status_reg_pack(struct cl_chip *chip, u32 timer2_stat_reg_30bits_are_reserved, u8 timer2_timer_running, u8 timer2_timer_expired)
{
	ASSERT_ERR_CHIP((((u32)timer2_stat_reg_30bits_are_reserved << 2) & ~((u32)0xFFFFFFFC)) == 0);
	ASSERT_ERR_CHIP((((u32)timer2_timer_running << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)timer2_timer_expired << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_2_STATUS_REG_ADDR, ((u32)timer2_stat_reg_30bits_are_reserved << 2) | ((u32)timer2_timer_running << 1) | ((u32)timer2_timer_expired << 0));
}

static inline void bt_controller_timer_2_status_reg_unpack(struct cl_chip *chip, u32 *timer2_stat_reg_30bits_are_reserved, u8 *timer2_timer_running, u8 *timer2_timer_expired)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_2_STATUS_REG_ADDR);

	*timer2_stat_reg_30bits_are_reserved = (local_val & ((u32)0xFFFFFFFC)) >> 2;
	*timer2_timer_running = (local_val & ((u32)0x00000002)) >> 1;
	*timer2_timer_expired = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u32 bt_controller_timer_2_status_reg_timer_2_stat_reg_30_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_2_STATUS_REG_ADDR);

	return (u32)((local_val & ((u32)0xFFFFFFFC)) >> 2);
}

static inline u8 bt_controller_timer_2_status_reg_timer_2_timer_running_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_2_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_timer_2_status_reg_timer_2_timer_running_setf(struct cl_chip *chip, u8 timer2timerrunning)
{
	ASSERT_ERR_CHIP((((u32)timer2timerrunning << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_2_STATUS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_2_STATUS_REG_ADDR) & ~((u32)0x00000002)) | ((u32)timer2timerrunning << 1));
}

static inline u8 bt_controller_timer_2_status_reg_timer_2_timer_expired_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_2_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_timer_2_status_reg_timer_2_timer_expired_setf(struct cl_chip *chip, u8 timer2timerexpired)
{
	ASSERT_ERR_CHIP((((u32)timer2timerexpired << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_2_STATUS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_2_STATUS_REG_ADDR) & ~((u32)0x00000001)) | ((u32)timer2timerexpired << 0));
}

/**
 * @brief TIMER_3_LOAD_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 timer3_Terminal_count_31_downto_0 0x0
 * </pre>
 */
#define BT_CONTROLLER_TIMER_3_LOAD_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004830)
#define BT_CONTROLLER_TIMER_3_LOAD_REG_OFFSET      0x00004830
#define BT_CONTROLLER_TIMER_3_LOAD_REG_INDEX       0x0000120C
#define BT_CONTROLLER_TIMER_3_LOAD_REG_RESET       0x00000000

static inline u32 bt_controller_timer_3_load_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TIMER_3_LOAD_REG_ADDR);
}

static inline void bt_controller_timer_3_load_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TIMER_3_LOAD_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TIMER_3_LOAD_REG_TIMER_3_TERMINAL_COUNT_31_DOWNTO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_TIMER_3_LOAD_REG_TIMER_3_TERMINAL_COUNT_31_DOWNTO_0_LSB    0
#define BT_CONTROLLER_TIMER_3_LOAD_REG_TIMER_3_TERMINAL_COUNT_31_DOWNTO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_TIMER_3_LOAD_REG_TIMER_3_TERMINAL_COUNT_31_DOWNTO_0_RST    0x0

static inline u32 bt_controller_timer_3_load_reg_timer_3_terminal_count_31_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_3_LOAD_REG_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_timer_3_load_reg_timer_3_terminal_count_31_downto_0_setf(struct cl_chip *chip, u32 timer3terminalcount31downto0)
{
	ASSERT_ERR_CHIP((((u32)timer3terminalcount31downto0 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_3_LOAD_REG_ADDR, (u32)timer3terminalcount31downto0 << 0);
}

/**
 * @brief TIMER_3_COUNT_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 timer3_Present_count_31_downto_0 0xFFFFFFFF
 * </pre>
 */
#define BT_CONTROLLER_TIMER_3_COUNT_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004834)
#define BT_CONTROLLER_TIMER_3_COUNT_REG_OFFSET      0x00004834
#define BT_CONTROLLER_TIMER_3_COUNT_REG_INDEX       0x0000120D
#define BT_CONTROLLER_TIMER_3_COUNT_REG_RESET       0xFFFFFFFF

static inline u32 bt_controller_timer_3_count_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TIMER_3_COUNT_REG_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_TIMER_3_COUNT_REG_TIMER_3_PRESENT_COUNT_31_DOWNTO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_TIMER_3_COUNT_REG_TIMER_3_PRESENT_COUNT_31_DOWNTO_0_LSB    0
#define BT_CONTROLLER_TIMER_3_COUNT_REG_TIMER_3_PRESENT_COUNT_31_DOWNTO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_TIMER_3_COUNT_REG_TIMER_3_PRESENT_COUNT_31_DOWNTO_0_RST    0xFFFFFFFF

static inline u32 bt_controller_timer_3_count_reg_timer_3_present_count_31_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_3_COUNT_REG_ADDR);

	return (u32)(local_val >> 0);
}

/**
 * @brief TIMER_3_CONTROL_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:16 timer3_control_reg_16_bits_are_reserved 0x0
 *    15:08 Prescalar_value           0x0
 *    07:03 timer3_control_reg_5bits_are_reserved 0x0
 *    02    timer3_UP_or_Down_Counting 1
 *    01    timer3_Oneshot_or_Cyclic  0
 *    00    timer3_timer_enable       0
 * </pre>
 */
#define BT_CONTROLLER_TIMER_3_CONTROL_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004838)
#define BT_CONTROLLER_TIMER_3_CONTROL_REG_OFFSET      0x00004838
#define BT_CONTROLLER_TIMER_3_CONTROL_REG_INDEX       0x0000120E
#define BT_CONTROLLER_TIMER_3_CONTROL_REG_RESET       0x00000004

static inline u32 bt_controller_timer_3_control_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TIMER_3_CONTROL_REG_ADDR);
}

static inline void bt_controller_timer_3_control_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TIMER_3_CONTROL_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TIMER_3_CONTROL_REG_TIMER_3_CONTROL_REG_16_BITS_ARE_RESERVED_MASK    ((u32)0xFFFF0000)
#define BT_CONTROLLER_TIMER_3_CONTROL_REG_TIMER_3_CONTROL_REG_16_BITS_ARE_RESERVED_LSB    16
#define BT_CONTROLLER_TIMER_3_CONTROL_REG_TIMER_3_CONTROL_REG_16_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000010)
#define BT_CONTROLLER_TIMER_3_CONTROL_REG_PRESCALAR_VALUE_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_TIMER_3_CONTROL_REG_PRESCALAR_VALUE_LSB    8
#define BT_CONTROLLER_TIMER_3_CONTROL_REG_PRESCALAR_VALUE_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_TIMER_3_CONTROL_REG_TIMER_3_CONTROL_REG_5_BITS_ARE_RESERVED_MASK    ((u32)0x000000F8)
#define BT_CONTROLLER_TIMER_3_CONTROL_REG_TIMER_3_CONTROL_REG_5_BITS_ARE_RESERVED_LSB    3
#define BT_CONTROLLER_TIMER_3_CONTROL_REG_TIMER_3_CONTROL_REG_5_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000005)
#define BT_CONTROLLER_TIMER_3_CONTROL_REG_TIMER_3_UP_OR_DOWN_COUNTING_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_TIMER_3_CONTROL_REG_TIMER_3_UP_OR_DOWN_COUNTING_POS    2
#define BT_CONTROLLER_TIMER_3_CONTROL_REG_TIMER_3_ONESHOT_OR_CYCLIC_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_TIMER_3_CONTROL_REG_TIMER_3_ONESHOT_OR_CYCLIC_POS    1
#define BT_CONTROLLER_TIMER_3_CONTROL_REG_TIMER_3_TIMER_ENABLE_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_TIMER_3_CONTROL_REG_TIMER_3_TIMER_ENABLE_POS    0

#define BT_CONTROLLER_TIMER_3_CONTROL_REG_TIMER_3_CONTROL_REG_16_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TIMER_3_CONTROL_REG_PRESCALAR_VALUE_RST    0x0
#define BT_CONTROLLER_TIMER_3_CONTROL_REG_TIMER_3_CONTROL_REG_5_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TIMER_3_CONTROL_REG_TIMER_3_UP_OR_DOWN_COUNTING_RST    0x1
#define BT_CONTROLLER_TIMER_3_CONTROL_REG_TIMER_3_ONESHOT_OR_CYCLIC_RST    0x0
#define BT_CONTROLLER_TIMER_3_CONTROL_REG_TIMER_3_TIMER_ENABLE_RST    0x0

static inline void bt_controller_timer_3_control_reg_pack(struct cl_chip *chip, u16 timer3_control_reg_16_bits_are_reserved, u8 prescalar_value, u8 timer3_control_reg_5bits_are_reserved, u8 timer3_up_or_down_counting, u8 timer3_oneshot_or_cyclic, u8 timer3_timer_enable)
{
	ASSERT_ERR_CHIP((((u32)timer3_control_reg_16_bits_are_reserved << 16) & ~((u32)0xFFFF0000)) == 0);
	ASSERT_ERR_CHIP((((u32)prescalar_value << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)timer3_control_reg_5bits_are_reserved << 3) & ~((u32)0x000000F8)) == 0);
	ASSERT_ERR_CHIP((((u32)timer3_up_or_down_counting << 2) & ~((u32)0x00000004)) == 0);
	ASSERT_ERR_CHIP((((u32)timer3_oneshot_or_cyclic << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)timer3_timer_enable << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_3_CONTROL_REG_ADDR, ((u32)timer3_control_reg_16_bits_are_reserved << 16) | ((u32)prescalar_value << 8) | ((u32)timer3_control_reg_5bits_are_reserved << 3) | ((u32)timer3_up_or_down_counting << 2) | ((u32)timer3_oneshot_or_cyclic << 1) | ((u32)timer3_timer_enable << 0));
}

static inline void bt_controller_timer_3_control_reg_unpack(struct cl_chip *chip, u16 *timer3_control_reg_16_bits_are_reserved, u8 *prescalar_value, u8 *timer3_control_reg_5bits_are_reserved, u8 *timer3_up_or_down_counting, u8 *timer3_oneshot_or_cyclic, u8 *timer3_timer_enable)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_3_CONTROL_REG_ADDR);

	*timer3_control_reg_16_bits_are_reserved = (local_val & ((u32)0xFFFF0000)) >> 16;
	*prescalar_value = (local_val & ((u32)0x0000FF00)) >> 8;
	*timer3_control_reg_5bits_are_reserved = (local_val & ((u32)0x000000F8)) >> 3;
	*timer3_up_or_down_counting = (local_val & ((u32)0x00000004)) >> 2;
	*timer3_oneshot_or_cyclic = (local_val & ((u32)0x00000002)) >> 1;
	*timer3_timer_enable = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u16 bt_controller_timer_3_control_reg_timer_3_control_reg_16_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_3_CONTROL_REG_ADDR);

	return (u16)((local_val & ((u32)0xFFFF0000)) >> 16);
}

static inline u8 bt_controller_timer_3_control_reg_prescalar_value_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_3_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_timer_3_control_reg_prescalar_value_setf(struct cl_chip *chip, u8 prescalarvalue)
{
	ASSERT_ERR_CHIP((((u32)prescalarvalue << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_3_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_3_CONTROL_REG_ADDR) & ~((u32)0x0000FF00)) | ((u32)prescalarvalue << 8));
}

static inline u8 bt_controller_timer_3_control_reg_timer_3_control_reg_5_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_3_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x000000F8)) >> 3);
}

static inline u8 bt_controller_timer_3_control_reg_timer_3_up_or_down_counting_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_3_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline void bt_controller_timer_3_control_reg_timer_3_up_or_down_counting_setf(struct cl_chip *chip, u8 timer3upordowncounting)
{
	ASSERT_ERR_CHIP((((u32)timer3upordowncounting << 2) & ~((u32)0x00000004)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_3_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_3_CONTROL_REG_ADDR) & ~((u32)0x00000004)) | ((u32)timer3upordowncounting << 2));
}

static inline u8 bt_controller_timer_3_control_reg_timer_3_oneshot_or_cyclic_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_3_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_timer_3_control_reg_timer_3_oneshot_or_cyclic_setf(struct cl_chip *chip, u8 timer3oneshotorcyclic)
{
	ASSERT_ERR_CHIP((((u32)timer3oneshotorcyclic << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_3_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_3_CONTROL_REG_ADDR) & ~((u32)0x00000002)) | ((u32)timer3oneshotorcyclic << 1));
}

static inline u8 bt_controller_timer_3_control_reg_timer_3_timer_enable_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_3_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_timer_3_control_reg_timer_3_timer_enable_setf(struct cl_chip *chip, u8 timer3timerenable)
{
	ASSERT_ERR_CHIP((((u32)timer3timerenable << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_3_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_3_CONTROL_REG_ADDR) & ~((u32)0x00000001)) | ((u32)timer3timerenable << 0));
}

/**
 * @brief TIMER_3_STATUS_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:02 timer3_status_reg_30_bits_are_reserved 0x0
 *    01    timer3_Timer_running      0
 *    00    timer3_Timer_expired      0
 * </pre>
 */
#define BT_CONTROLLER_TIMER_3_STATUS_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000483C)
#define BT_CONTROLLER_TIMER_3_STATUS_REG_OFFSET      0x0000483C
#define BT_CONTROLLER_TIMER_3_STATUS_REG_INDEX       0x0000120F
#define BT_CONTROLLER_TIMER_3_STATUS_REG_RESET       0x00000000

static inline u32 bt_controller_timer_3_status_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TIMER_3_STATUS_REG_ADDR);
}

static inline void bt_controller_timer_3_status_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TIMER_3_STATUS_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TIMER_3_STATUS_REG_TIMER_3_STATUS_REG_30_BITS_ARE_RESERVED_MASK    ((u32)0xFFFFFFFC)
#define BT_CONTROLLER_TIMER_3_STATUS_REG_TIMER_3_STATUS_REG_30_BITS_ARE_RESERVED_LSB    2
#define BT_CONTROLLER_TIMER_3_STATUS_REG_TIMER_3_STATUS_REG_30_BITS_ARE_RESERVED_WIDTH    ((u32)0x0000001E)
#define BT_CONTROLLER_TIMER_3_STATUS_REG_TIMER_3_TIMER_RUNNING_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_TIMER_3_STATUS_REG_TIMER_3_TIMER_RUNNING_POS    1
#define BT_CONTROLLER_TIMER_3_STATUS_REG_TIMER_3_TIMER_EXPIRED_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_TIMER_3_STATUS_REG_TIMER_3_TIMER_EXPIRED_POS    0

#define BT_CONTROLLER_TIMER_3_STATUS_REG_TIMER_3_STATUS_REG_30_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TIMER_3_STATUS_REG_TIMER_3_TIMER_RUNNING_RST    0x0
#define BT_CONTROLLER_TIMER_3_STATUS_REG_TIMER_3_TIMER_EXPIRED_RST    0x0

static inline void bt_controller_timer_3_status_reg_pack(struct cl_chip *chip, u32 timer3_status_reg_30_bits_are_reserved, u8 timer3_timer_running, u8 timer3_timer_expired)
{
	ASSERT_ERR_CHIP((((u32)timer3_status_reg_30_bits_are_reserved << 2) & ~((u32)0xFFFFFFFC)) == 0);
	ASSERT_ERR_CHIP((((u32)timer3_timer_running << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)timer3_timer_expired << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_3_STATUS_REG_ADDR, ((u32)timer3_status_reg_30_bits_are_reserved << 2) | ((u32)timer3_timer_running << 1) | ((u32)timer3_timer_expired << 0));
}

static inline void bt_controller_timer_3_status_reg_unpack(struct cl_chip *chip, u32 *timer3_status_reg_30_bits_are_reserved, u8 *timer3_timer_running, u8 *timer3_timer_expired)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_3_STATUS_REG_ADDR);

	*timer3_status_reg_30_bits_are_reserved = (local_val & ((u32)0xFFFFFFFC)) >> 2;
	*timer3_timer_running = (local_val & ((u32)0x00000002)) >> 1;
	*timer3_timer_expired = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u32 bt_controller_timer_3_status_reg_timer_3_status_reg_30_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_3_STATUS_REG_ADDR);

	return (u32)((local_val & ((u32)0xFFFFFFFC)) >> 2);
}

static inline u8 bt_controller_timer_3_status_reg_timer_3_timer_running_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_3_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_timer_3_status_reg_timer_3_timer_running_setf(struct cl_chip *chip, u8 timer3timerrunning)
{
	ASSERT_ERR_CHIP((((u32)timer3timerrunning << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_3_STATUS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_3_STATUS_REG_ADDR) & ~((u32)0x00000002)) | ((u32)timer3timerrunning << 1));
}

static inline u8 bt_controller_timer_3_status_reg_timer_3_timer_expired_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_3_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_timer_3_status_reg_timer_3_timer_expired_setf(struct cl_chip *chip, u8 timer3timerexpired)
{
	ASSERT_ERR_CHIP((((u32)timer3timerexpired << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_3_STATUS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_3_STATUS_REG_ADDR) & ~((u32)0x00000001)) | ((u32)timer3timerexpired << 0));
}

/**
 * @brief TIMER_4_LOAD_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 timer4_Terminal_count_31_downto_0 0x0
 * </pre>
 */
#define BT_CONTROLLER_TIMER_4_LOAD_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004840)
#define BT_CONTROLLER_TIMER_4_LOAD_REG_OFFSET      0x00004840
#define BT_CONTROLLER_TIMER_4_LOAD_REG_INDEX       0x00001210
#define BT_CONTROLLER_TIMER_4_LOAD_REG_RESET       0x00000000

static inline u32 bt_controller_timer_4_load_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TIMER_4_LOAD_REG_ADDR);
}

static inline void bt_controller_timer_4_load_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TIMER_4_LOAD_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TIMER_4_LOAD_REG_TIMER_4_TERMINAL_COUNT_31_DOWNTO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_TIMER_4_LOAD_REG_TIMER_4_TERMINAL_COUNT_31_DOWNTO_0_LSB    0
#define BT_CONTROLLER_TIMER_4_LOAD_REG_TIMER_4_TERMINAL_COUNT_31_DOWNTO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_TIMER_4_LOAD_REG_TIMER_4_TERMINAL_COUNT_31_DOWNTO_0_RST    0x0

static inline u32 bt_controller_timer_4_load_reg_timer_4_terminal_count_31_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_4_LOAD_REG_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_timer_4_load_reg_timer_4_terminal_count_31_downto_0_setf(struct cl_chip *chip, u32 timer4terminalcount31downto0)
{
	ASSERT_ERR_CHIP((((u32)timer4terminalcount31downto0 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_4_LOAD_REG_ADDR, (u32)timer4terminalcount31downto0 << 0);
}

/**
 * @brief TIMER_4_COUNT_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 timer4_Present_count_31_downto_0 0xFFFFFFFF
 * </pre>
 */
#define BT_CONTROLLER_TIMER_4_COUNT_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004844)
#define BT_CONTROLLER_TIMER_4_COUNT_REG_OFFSET      0x00004844
#define BT_CONTROLLER_TIMER_4_COUNT_REG_INDEX       0x00001211
#define BT_CONTROLLER_TIMER_4_COUNT_REG_RESET       0xFFFFFFFF

static inline u32 bt_controller_timer_4_count_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TIMER_4_COUNT_REG_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_TIMER_4_COUNT_REG_TIMER_4_PRESENT_COUNT_31_DOWNTO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_TIMER_4_COUNT_REG_TIMER_4_PRESENT_COUNT_31_DOWNTO_0_LSB    0
#define BT_CONTROLLER_TIMER_4_COUNT_REG_TIMER_4_PRESENT_COUNT_31_DOWNTO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_TIMER_4_COUNT_REG_TIMER_4_PRESENT_COUNT_31_DOWNTO_0_RST    0xFFFFFFFF

static inline u32 bt_controller_timer_4_count_reg_timer_4_present_count_31_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_4_COUNT_REG_ADDR);

	return (u32)(local_val >> 0);
}

/**
 * @brief TIMER_4_CONTROL_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:16 timer4_control_reg_16_bits_are_reserved 0x0
 *    15:08 timer4_Prescalar_value    0x0
 *    07:03 timer4_control_reg_5_bits_are_reserved 0x0
 *    02    timer4_UP_or_Down_Counting 1
 *    01    timer4_Oneshot_or_Cyclic  0
 *    00    timer4_timer_enable       0
 * </pre>
 */
#define BT_CONTROLLER_TIMER_4_CONTROL_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004848)
#define BT_CONTROLLER_TIMER_4_CONTROL_REG_OFFSET      0x00004848
#define BT_CONTROLLER_TIMER_4_CONTROL_REG_INDEX       0x00001212
#define BT_CONTROLLER_TIMER_4_CONTROL_REG_RESET       0x00000004

static inline u32 bt_controller_timer_4_control_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TIMER_4_CONTROL_REG_ADDR);
}

static inline void bt_controller_timer_4_control_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TIMER_4_CONTROL_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TIMER_4_CONTROL_REG_TIMER_4_CONTROL_REG_16_BITS_ARE_RESERVED_MASK    ((u32)0xFFFF0000)
#define BT_CONTROLLER_TIMER_4_CONTROL_REG_TIMER_4_CONTROL_REG_16_BITS_ARE_RESERVED_LSB    16
#define BT_CONTROLLER_TIMER_4_CONTROL_REG_TIMER_4_CONTROL_REG_16_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000010)
#define BT_CONTROLLER_TIMER_4_CONTROL_REG_TIMER_4_PRESCALAR_VALUE_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_TIMER_4_CONTROL_REG_TIMER_4_PRESCALAR_VALUE_LSB    8
#define BT_CONTROLLER_TIMER_4_CONTROL_REG_TIMER_4_PRESCALAR_VALUE_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_TIMER_4_CONTROL_REG_TIMER_4_CONTROL_REG_5_BITS_ARE_RESERVED_MASK    ((u32)0x000000F8)
#define BT_CONTROLLER_TIMER_4_CONTROL_REG_TIMER_4_CONTROL_REG_5_BITS_ARE_RESERVED_LSB    3
#define BT_CONTROLLER_TIMER_4_CONTROL_REG_TIMER_4_CONTROL_REG_5_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000005)
#define BT_CONTROLLER_TIMER_4_CONTROL_REG_TIMER_4_UP_OR_DOWN_COUNTING_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_TIMER_4_CONTROL_REG_TIMER_4_UP_OR_DOWN_COUNTING_POS    2
#define BT_CONTROLLER_TIMER_4_CONTROL_REG_TIMER_4_ONESHOT_OR_CYCLIC_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_TIMER_4_CONTROL_REG_TIMER_4_ONESHOT_OR_CYCLIC_POS    1
#define BT_CONTROLLER_TIMER_4_CONTROL_REG_TIMER_4_TIMER_ENABLE_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_TIMER_4_CONTROL_REG_TIMER_4_TIMER_ENABLE_POS    0

#define BT_CONTROLLER_TIMER_4_CONTROL_REG_TIMER_4_CONTROL_REG_16_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TIMER_4_CONTROL_REG_TIMER_4_PRESCALAR_VALUE_RST    0x0
#define BT_CONTROLLER_TIMER_4_CONTROL_REG_TIMER_4_CONTROL_REG_5_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TIMER_4_CONTROL_REG_TIMER_4_UP_OR_DOWN_COUNTING_RST    0x1
#define BT_CONTROLLER_TIMER_4_CONTROL_REG_TIMER_4_ONESHOT_OR_CYCLIC_RST    0x0
#define BT_CONTROLLER_TIMER_4_CONTROL_REG_TIMER_4_TIMER_ENABLE_RST    0x0

static inline void bt_controller_timer_4_control_reg_pack(struct cl_chip *chip, u16 timer4_control_reg_16_bits_are_reserved, u8 timer4_prescalar_value, u8 timer4_control_reg_5_bits_are_reserved, u8 timer4_up_or_down_counting, u8 timer4_oneshot_or_cyclic, u8 timer4_timer_enable)
{
	ASSERT_ERR_CHIP((((u32)timer4_control_reg_16_bits_are_reserved << 16) & ~((u32)0xFFFF0000)) == 0);
	ASSERT_ERR_CHIP((((u32)timer4_prescalar_value << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)timer4_control_reg_5_bits_are_reserved << 3) & ~((u32)0x000000F8)) == 0);
	ASSERT_ERR_CHIP((((u32)timer4_up_or_down_counting << 2) & ~((u32)0x00000004)) == 0);
	ASSERT_ERR_CHIP((((u32)timer4_oneshot_or_cyclic << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)timer4_timer_enable << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_4_CONTROL_REG_ADDR, ((u32)timer4_control_reg_16_bits_are_reserved << 16) | ((u32)timer4_prescalar_value << 8) | ((u32)timer4_control_reg_5_bits_are_reserved << 3) | ((u32)timer4_up_or_down_counting << 2) | ((u32)timer4_oneshot_or_cyclic << 1) | ((u32)timer4_timer_enable << 0));
}

static inline void bt_controller_timer_4_control_reg_unpack(struct cl_chip *chip, u16 *timer4_control_reg_16_bits_are_reserved, u8 *timer4_prescalar_value, u8 *timer4_control_reg_5_bits_are_reserved, u8 *timer4_up_or_down_counting, u8 *timer4_oneshot_or_cyclic, u8 *timer4_timer_enable)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_4_CONTROL_REG_ADDR);

	*timer4_control_reg_16_bits_are_reserved = (local_val & ((u32)0xFFFF0000)) >> 16;
	*timer4_prescalar_value = (local_val & ((u32)0x0000FF00)) >> 8;
	*timer4_control_reg_5_bits_are_reserved = (local_val & ((u32)0x000000F8)) >> 3;
	*timer4_up_or_down_counting = (local_val & ((u32)0x00000004)) >> 2;
	*timer4_oneshot_or_cyclic = (local_val & ((u32)0x00000002)) >> 1;
	*timer4_timer_enable = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u16 bt_controller_timer_4_control_reg_timer_4_control_reg_16_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_4_CONTROL_REG_ADDR);

	return (u16)((local_val & ((u32)0xFFFF0000)) >> 16);
}

static inline u8 bt_controller_timer_4_control_reg_timer_4_prescalar_value_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_4_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_timer_4_control_reg_timer_4_prescalar_value_setf(struct cl_chip *chip, u8 timer4prescalarvalue)
{
	ASSERT_ERR_CHIP((((u32)timer4prescalarvalue << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_4_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_4_CONTROL_REG_ADDR) & ~((u32)0x0000FF00)) | ((u32)timer4prescalarvalue << 8));
}

static inline u8 bt_controller_timer_4_control_reg_timer_4_control_reg_5_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_4_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x000000F8)) >> 3);
}

static inline u8 bt_controller_timer_4_control_reg_timer_4_up_or_down_counting_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_4_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline void bt_controller_timer_4_control_reg_timer_4_up_or_down_counting_setf(struct cl_chip *chip, u8 timer4upordowncounting)
{
	ASSERT_ERR_CHIP((((u32)timer4upordowncounting << 2) & ~((u32)0x00000004)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_4_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_4_CONTROL_REG_ADDR) & ~((u32)0x00000004)) | ((u32)timer4upordowncounting << 2));
}

static inline u8 bt_controller_timer_4_control_reg_timer_4_oneshot_or_cyclic_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_4_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_timer_4_control_reg_timer_4_oneshot_or_cyclic_setf(struct cl_chip *chip, u8 timer4oneshotorcyclic)
{
	ASSERT_ERR_CHIP((((u32)timer4oneshotorcyclic << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_4_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_4_CONTROL_REG_ADDR) & ~((u32)0x00000002)) | ((u32)timer4oneshotorcyclic << 1));
}

static inline u8 bt_controller_timer_4_control_reg_timer_4_timer_enable_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_4_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_timer_4_control_reg_timer_4_timer_enable_setf(struct cl_chip *chip, u8 timer4timerenable)
{
	ASSERT_ERR_CHIP((((u32)timer4timerenable << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_4_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_4_CONTROL_REG_ADDR) & ~((u32)0x00000001)) | ((u32)timer4timerenable << 0));
}

/**
 * @brief TIMER_4_STATUS_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:02 timer4_status_reg_30_bits_are_reserved 0x0
 *    01    timer4_Timer_running      0
 *    00    timer4_Timer_expired      0
 * </pre>
 */
#define BT_CONTROLLER_TIMER_4_STATUS_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000484C)
#define BT_CONTROLLER_TIMER_4_STATUS_REG_OFFSET      0x0000484C
#define BT_CONTROLLER_TIMER_4_STATUS_REG_INDEX       0x00001213
#define BT_CONTROLLER_TIMER_4_STATUS_REG_RESET       0x00000000

static inline u32 bt_controller_timer_4_status_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TIMER_4_STATUS_REG_ADDR);
}

static inline void bt_controller_timer_4_status_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TIMER_4_STATUS_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TIMER_4_STATUS_REG_TIMER_4_STATUS_REG_30_BITS_ARE_RESERVED_MASK    ((u32)0xFFFFFFFC)
#define BT_CONTROLLER_TIMER_4_STATUS_REG_TIMER_4_STATUS_REG_30_BITS_ARE_RESERVED_LSB    2
#define BT_CONTROLLER_TIMER_4_STATUS_REG_TIMER_4_STATUS_REG_30_BITS_ARE_RESERVED_WIDTH    ((u32)0x0000001E)
#define BT_CONTROLLER_TIMER_4_STATUS_REG_TIMER_4_TIMER_RUNNING_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_TIMER_4_STATUS_REG_TIMER_4_TIMER_RUNNING_POS    1
#define BT_CONTROLLER_TIMER_4_STATUS_REG_TIMER_4_TIMER_EXPIRED_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_TIMER_4_STATUS_REG_TIMER_4_TIMER_EXPIRED_POS    0

#define BT_CONTROLLER_TIMER_4_STATUS_REG_TIMER_4_STATUS_REG_30_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TIMER_4_STATUS_REG_TIMER_4_TIMER_RUNNING_RST    0x0
#define BT_CONTROLLER_TIMER_4_STATUS_REG_TIMER_4_TIMER_EXPIRED_RST    0x0

static inline void bt_controller_timer_4_status_reg_pack(struct cl_chip *chip, u32 timer4_status_reg_30_bits_are_reserved, u8 timer4_timer_running, u8 timer4_timer_expired)
{
	ASSERT_ERR_CHIP((((u32)timer4_status_reg_30_bits_are_reserved << 2) & ~((u32)0xFFFFFFFC)) == 0);
	ASSERT_ERR_CHIP((((u32)timer4_timer_running << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)timer4_timer_expired << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_4_STATUS_REG_ADDR, ((u32)timer4_status_reg_30_bits_are_reserved << 2) | ((u32)timer4_timer_running << 1) | ((u32)timer4_timer_expired << 0));
}

static inline void bt_controller_timer_4_status_reg_unpack(struct cl_chip *chip, u32 *timer4_status_reg_30_bits_are_reserved, u8 *timer4_timer_running, u8 *timer4_timer_expired)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_4_STATUS_REG_ADDR);

	*timer4_status_reg_30_bits_are_reserved = (local_val & ((u32)0xFFFFFFFC)) >> 2;
	*timer4_timer_running = (local_val & ((u32)0x00000002)) >> 1;
	*timer4_timer_expired = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u32 bt_controller_timer_4_status_reg_timer_4_status_reg_30_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_4_STATUS_REG_ADDR);

	return (u32)((local_val & ((u32)0xFFFFFFFC)) >> 2);
}

static inline u8 bt_controller_timer_4_status_reg_timer_4_timer_running_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_4_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_timer_4_status_reg_timer_4_timer_running_setf(struct cl_chip *chip, u8 timer4timerrunning)
{
	ASSERT_ERR_CHIP((((u32)timer4timerrunning << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_4_STATUS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_4_STATUS_REG_ADDR) & ~((u32)0x00000002)) | ((u32)timer4timerrunning << 1));
}

static inline u8 bt_controller_timer_4_status_reg_timer_4_timer_expired_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_4_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_timer_4_status_reg_timer_4_timer_expired_setf(struct cl_chip *chip, u8 timer4timerexpired)
{
	ASSERT_ERR_CHIP((((u32)timer4timerexpired << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_4_STATUS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_4_STATUS_REG_ADDR) & ~((u32)0x00000001)) | ((u32)timer4timerexpired << 0));
}

/**
 * @brief TIMER_5_LOAD_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 timer5_Terminal_count_31_downto_0 0x0
 * </pre>
 */
#define BT_CONTROLLER_TIMER_5_LOAD_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004850)
#define BT_CONTROLLER_TIMER_5_LOAD_REG_OFFSET      0x00004850
#define BT_CONTROLLER_TIMER_5_LOAD_REG_INDEX       0x00001214
#define BT_CONTROLLER_TIMER_5_LOAD_REG_RESET       0x00000000

static inline u32 bt_controller_timer_5_load_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TIMER_5_LOAD_REG_ADDR);
}

static inline void bt_controller_timer_5_load_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TIMER_5_LOAD_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TIMER_5_LOAD_REG_TIMER_5_TERMINAL_COUNT_31_DOWNTO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_TIMER_5_LOAD_REG_TIMER_5_TERMINAL_COUNT_31_DOWNTO_0_LSB    0
#define BT_CONTROLLER_TIMER_5_LOAD_REG_TIMER_5_TERMINAL_COUNT_31_DOWNTO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_TIMER_5_LOAD_REG_TIMER_5_TERMINAL_COUNT_31_DOWNTO_0_RST    0x0

static inline u32 bt_controller_timer_5_load_reg_timer_5_terminal_count_31_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_5_LOAD_REG_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_timer_5_load_reg_timer_5_terminal_count_31_downto_0_setf(struct cl_chip *chip, u32 timer5terminalcount31downto0)
{
	ASSERT_ERR_CHIP((((u32)timer5terminalcount31downto0 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_5_LOAD_REG_ADDR, (u32)timer5terminalcount31downto0 << 0);
}

/**
 * @brief TIMER_5_COUNT_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 timer5_Present_count_31_downto_0 0xFFFFFFFF
 * </pre>
 */
#define BT_CONTROLLER_TIMER_5_COUNT_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004854)
#define BT_CONTROLLER_TIMER_5_COUNT_REG_OFFSET      0x00004854
#define BT_CONTROLLER_TIMER_5_COUNT_REG_INDEX       0x00001215
#define BT_CONTROLLER_TIMER_5_COUNT_REG_RESET       0xFFFFFFFF

static inline u32 bt_controller_timer_5_count_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TIMER_5_COUNT_REG_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_TIMER_5_COUNT_REG_TIMER_5_PRESENT_COUNT_31_DOWNTO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_TIMER_5_COUNT_REG_TIMER_5_PRESENT_COUNT_31_DOWNTO_0_LSB    0
#define BT_CONTROLLER_TIMER_5_COUNT_REG_TIMER_5_PRESENT_COUNT_31_DOWNTO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_TIMER_5_COUNT_REG_TIMER_5_PRESENT_COUNT_31_DOWNTO_0_RST    0xFFFFFFFF

static inline u32 bt_controller_timer_5_count_reg_timer_5_present_count_31_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_5_COUNT_REG_ADDR);

	return (u32)(local_val >> 0);
}

/**
 * @brief TIMER_5_CONTROL_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:16 timer5_control_reg_16_bits_are_reserved 0x0
 *    15:08 timer5_Pre_Scalar_value   0x0
 *    07:03 timer5_5_bits_are_reserved 0x0
 *    02    timer5_UP_or_Down_Counting 1
 *    01    timer5_Oneshot_or_Cyclic  0
 *    00    timer5_timer_enable       0
 * </pre>
 */
#define BT_CONTROLLER_TIMER_5_CONTROL_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004858)
#define BT_CONTROLLER_TIMER_5_CONTROL_REG_OFFSET      0x00004858
#define BT_CONTROLLER_TIMER_5_CONTROL_REG_INDEX       0x00001216
#define BT_CONTROLLER_TIMER_5_CONTROL_REG_RESET       0x00000004

static inline u32 bt_controller_timer_5_control_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TIMER_5_CONTROL_REG_ADDR);
}

static inline void bt_controller_timer_5_control_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TIMER_5_CONTROL_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TIMER_5_CONTROL_REG_TIMER_5_CONTROL_REG_16_BITS_ARE_RESERVED_MASK    ((u32)0xFFFF0000)
#define BT_CONTROLLER_TIMER_5_CONTROL_REG_TIMER_5_CONTROL_REG_16_BITS_ARE_RESERVED_LSB    16
#define BT_CONTROLLER_TIMER_5_CONTROL_REG_TIMER_5_CONTROL_REG_16_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000010)
#define BT_CONTROLLER_TIMER_5_CONTROL_REG_TIMER_5_PRE_SCALAR_VALUE_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_TIMER_5_CONTROL_REG_TIMER_5_PRE_SCALAR_VALUE_LSB    8
#define BT_CONTROLLER_TIMER_5_CONTROL_REG_TIMER_5_PRE_SCALAR_VALUE_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_TIMER_5_CONTROL_REG_TIMER_5_5_BITS_ARE_RESERVED_MASK    ((u32)0x000000F8)
#define BT_CONTROLLER_TIMER_5_CONTROL_REG_TIMER_5_5_BITS_ARE_RESERVED_LSB    3
#define BT_CONTROLLER_TIMER_5_CONTROL_REG_TIMER_5_5_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000005)
#define BT_CONTROLLER_TIMER_5_CONTROL_REG_TIMER_5_UP_OR_DOWN_COUNTING_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_TIMER_5_CONTROL_REG_TIMER_5_UP_OR_DOWN_COUNTING_POS    2
#define BT_CONTROLLER_TIMER_5_CONTROL_REG_TIMER_5_ONESHOT_OR_CYCLIC_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_TIMER_5_CONTROL_REG_TIMER_5_ONESHOT_OR_CYCLIC_POS    1
#define BT_CONTROLLER_TIMER_5_CONTROL_REG_TIMER_5_TIMER_ENABLE_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_TIMER_5_CONTROL_REG_TIMER_5_TIMER_ENABLE_POS    0

#define BT_CONTROLLER_TIMER_5_CONTROL_REG_TIMER_5_CONTROL_REG_16_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TIMER_5_CONTROL_REG_TIMER_5_PRE_SCALAR_VALUE_RST    0x0
#define BT_CONTROLLER_TIMER_5_CONTROL_REG_TIMER_5_5_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TIMER_5_CONTROL_REG_TIMER_5_UP_OR_DOWN_COUNTING_RST    0x1
#define BT_CONTROLLER_TIMER_5_CONTROL_REG_TIMER_5_ONESHOT_OR_CYCLIC_RST    0x0
#define BT_CONTROLLER_TIMER_5_CONTROL_REG_TIMER_5_TIMER_ENABLE_RST    0x0

static inline void bt_controller_timer_5_control_reg_pack(struct cl_chip *chip, u16 timer5_control_reg_16_bits_are_reserved, u8 timer5_pre_scalar_value, u8 timer5_5_bits_are_reserved, u8 timer5_up_or_down_counting, u8 timer5_oneshot_or_cyclic, u8 timer5_timer_enable)
{
	ASSERT_ERR_CHIP((((u32)timer5_control_reg_16_bits_are_reserved << 16) & ~((u32)0xFFFF0000)) == 0);
	ASSERT_ERR_CHIP((((u32)timer5_pre_scalar_value << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)timer5_5_bits_are_reserved << 3) & ~((u32)0x000000F8)) == 0);
	ASSERT_ERR_CHIP((((u32)timer5_up_or_down_counting << 2) & ~((u32)0x00000004)) == 0);
	ASSERT_ERR_CHIP((((u32)timer5_oneshot_or_cyclic << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)timer5_timer_enable << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_5_CONTROL_REG_ADDR, ((u32)timer5_control_reg_16_bits_are_reserved << 16) | ((u32)timer5_pre_scalar_value << 8) | ((u32)timer5_5_bits_are_reserved << 3) | ((u32)timer5_up_or_down_counting << 2) | ((u32)timer5_oneshot_or_cyclic << 1) | ((u32)timer5_timer_enable << 0));
}

static inline void bt_controller_timer_5_control_reg_unpack(struct cl_chip *chip, u16 *timer5_control_reg_16_bits_are_reserved, u8 *timer5_pre_scalar_value, u8 *timer5_5_bits_are_reserved, u8 *timer5_up_or_down_counting, u8 *timer5_oneshot_or_cyclic, u8 *timer5_timer_enable)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_5_CONTROL_REG_ADDR);

	*timer5_control_reg_16_bits_are_reserved = (local_val & ((u32)0xFFFF0000)) >> 16;
	*timer5_pre_scalar_value = (local_val & ((u32)0x0000FF00)) >> 8;
	*timer5_5_bits_are_reserved = (local_val & ((u32)0x000000F8)) >> 3;
	*timer5_up_or_down_counting = (local_val & ((u32)0x00000004)) >> 2;
	*timer5_oneshot_or_cyclic = (local_val & ((u32)0x00000002)) >> 1;
	*timer5_timer_enable = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u16 bt_controller_timer_5_control_reg_timer_5_control_reg_16_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_5_CONTROL_REG_ADDR);

	return (u16)((local_val & ((u32)0xFFFF0000)) >> 16);
}

static inline u8 bt_controller_timer_5_control_reg_timer_5_pre_scalar_value_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_5_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_timer_5_control_reg_timer_5_pre_scalar_value_setf(struct cl_chip *chip, u8 timer5prescalarvalue)
{
	ASSERT_ERR_CHIP((((u32)timer5prescalarvalue << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_5_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_5_CONTROL_REG_ADDR) & ~((u32)0x0000FF00)) | ((u32)timer5prescalarvalue << 8));
}

static inline u8 bt_controller_timer_5_control_reg_timer_5_5_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_5_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x000000F8)) >> 3);
}

static inline u8 bt_controller_timer_5_control_reg_timer_5_up_or_down_counting_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_5_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline void bt_controller_timer_5_control_reg_timer_5_up_or_down_counting_setf(struct cl_chip *chip, u8 timer5upordowncounting)
{
	ASSERT_ERR_CHIP((((u32)timer5upordowncounting << 2) & ~((u32)0x00000004)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_5_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_5_CONTROL_REG_ADDR) & ~((u32)0x00000004)) | ((u32)timer5upordowncounting << 2));
}

static inline u8 bt_controller_timer_5_control_reg_timer_5_oneshot_or_cyclic_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_5_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_timer_5_control_reg_timer_5_oneshot_or_cyclic_setf(struct cl_chip *chip, u8 timer5oneshotorcyclic)
{
	ASSERT_ERR_CHIP((((u32)timer5oneshotorcyclic << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_5_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_5_CONTROL_REG_ADDR) & ~((u32)0x00000002)) | ((u32)timer5oneshotorcyclic << 1));
}

static inline u8 bt_controller_timer_5_control_reg_timer_5_timer_enable_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_5_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_timer_5_control_reg_timer_5_timer_enable_setf(struct cl_chip *chip, u8 timer5timerenable)
{
	ASSERT_ERR_CHIP((((u32)timer5timerenable << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_5_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_5_CONTROL_REG_ADDR) & ~((u32)0x00000001)) | ((u32)timer5timerenable << 0));
}

/**
 * @brief TIMER_5_STATUS_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:02 timer5_status_reg_30_bits_are_reserved 0x0
 *    01    timer5_Timer_running      0
 *    00    timer5_Timer_expired      0
 * </pre>
 */
#define BT_CONTROLLER_TIMER_5_STATUS_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000485C)
#define BT_CONTROLLER_TIMER_5_STATUS_REG_OFFSET      0x0000485C
#define BT_CONTROLLER_TIMER_5_STATUS_REG_INDEX       0x00001217
#define BT_CONTROLLER_TIMER_5_STATUS_REG_RESET       0x00000000

static inline u32 bt_controller_timer_5_status_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TIMER_5_STATUS_REG_ADDR);
}

static inline void bt_controller_timer_5_status_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TIMER_5_STATUS_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TIMER_5_STATUS_REG_TIMER_5_STATUS_REG_30_BITS_ARE_RESERVED_MASK    ((u32)0xFFFFFFFC)
#define BT_CONTROLLER_TIMER_5_STATUS_REG_TIMER_5_STATUS_REG_30_BITS_ARE_RESERVED_LSB    2
#define BT_CONTROLLER_TIMER_5_STATUS_REG_TIMER_5_STATUS_REG_30_BITS_ARE_RESERVED_WIDTH    ((u32)0x0000001E)
#define BT_CONTROLLER_TIMER_5_STATUS_REG_TIMER_5_TIMER_RUNNING_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_TIMER_5_STATUS_REG_TIMER_5_TIMER_RUNNING_POS    1
#define BT_CONTROLLER_TIMER_5_STATUS_REG_TIMER_5_TIMER_EXPIRED_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_TIMER_5_STATUS_REG_TIMER_5_TIMER_EXPIRED_POS    0

#define BT_CONTROLLER_TIMER_5_STATUS_REG_TIMER_5_STATUS_REG_30_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TIMER_5_STATUS_REG_TIMER_5_TIMER_RUNNING_RST    0x0
#define BT_CONTROLLER_TIMER_5_STATUS_REG_TIMER_5_TIMER_EXPIRED_RST    0x0

static inline void bt_controller_timer_5_status_reg_pack(struct cl_chip *chip, u32 timer5_status_reg_30_bits_are_reserved, u8 timer5_timer_running, u8 timer5_timer_expired)
{
	ASSERT_ERR_CHIP((((u32)timer5_status_reg_30_bits_are_reserved << 2) & ~((u32)0xFFFFFFFC)) == 0);
	ASSERT_ERR_CHIP((((u32)timer5_timer_running << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)timer5_timer_expired << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_5_STATUS_REG_ADDR, ((u32)timer5_status_reg_30_bits_are_reserved << 2) | ((u32)timer5_timer_running << 1) | ((u32)timer5_timer_expired << 0));
}

static inline void bt_controller_timer_5_status_reg_unpack(struct cl_chip *chip, u32 *timer5_status_reg_30_bits_are_reserved, u8 *timer5_timer_running, u8 *timer5_timer_expired)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_5_STATUS_REG_ADDR);

	*timer5_status_reg_30_bits_are_reserved = (local_val & ((u32)0xFFFFFFFC)) >> 2;
	*timer5_timer_running = (local_val & ((u32)0x00000002)) >> 1;
	*timer5_timer_expired = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u32 bt_controller_timer_5_status_reg_timer_5_status_reg_30_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_5_STATUS_REG_ADDR);

	return (u32)((local_val & ((u32)0xFFFFFFFC)) >> 2);
}

static inline u8 bt_controller_timer_5_status_reg_timer_5_timer_running_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_5_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_timer_5_status_reg_timer_5_timer_running_setf(struct cl_chip *chip, u8 timer5timerrunning)
{
	ASSERT_ERR_CHIP((((u32)timer5timerrunning << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_5_STATUS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_5_STATUS_REG_ADDR) & ~((u32)0x00000002)) | ((u32)timer5timerrunning << 1));
}

static inline u8 bt_controller_timer_5_status_reg_timer_5_timer_expired_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_5_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_timer_5_status_reg_timer_5_timer_expired_setf(struct cl_chip *chip, u8 timer5timerexpired)
{
	ASSERT_ERR_CHIP((((u32)timer5timerexpired << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_5_STATUS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_5_STATUS_REG_ADDR) & ~((u32)0x00000001)) | ((u32)timer5timerexpired << 0));
}

/**
 * @brief TIMER_6_LOAD_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 timer6_Terminal_count_31_downto_0 0x0
 * </pre>
 */
#define BT_CONTROLLER_TIMER_6_LOAD_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004860)
#define BT_CONTROLLER_TIMER_6_LOAD_REG_OFFSET      0x00004860
#define BT_CONTROLLER_TIMER_6_LOAD_REG_INDEX       0x00001218
#define BT_CONTROLLER_TIMER_6_LOAD_REG_RESET       0x00000000

static inline u32 bt_controller_timer_6_load_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TIMER_6_LOAD_REG_ADDR);
}

static inline void bt_controller_timer_6_load_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TIMER_6_LOAD_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TIMER_6_LOAD_REG_TIMER_6_TERMINAL_COUNT_31_DOWNTO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_TIMER_6_LOAD_REG_TIMER_6_TERMINAL_COUNT_31_DOWNTO_0_LSB    0
#define BT_CONTROLLER_TIMER_6_LOAD_REG_TIMER_6_TERMINAL_COUNT_31_DOWNTO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_TIMER_6_LOAD_REG_TIMER_6_TERMINAL_COUNT_31_DOWNTO_0_RST    0x0

static inline u32 bt_controller_timer_6_load_reg_timer_6_terminal_count_31_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_6_LOAD_REG_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_timer_6_load_reg_timer_6_terminal_count_31_downto_0_setf(struct cl_chip *chip, u32 timer6terminalcount31downto0)
{
	ASSERT_ERR_CHIP((((u32)timer6terminalcount31downto0 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_6_LOAD_REG_ADDR, (u32)timer6terminalcount31downto0 << 0);
}

/**
 * @brief TIMER_6_COUNT_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 timer6_Present_count_31_downto_0 0xFFFFFFFF
 * </pre>
 */
#define BT_CONTROLLER_TIMER_6_COUNT_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004864)
#define BT_CONTROLLER_TIMER_6_COUNT_REG_OFFSET      0x00004864
#define BT_CONTROLLER_TIMER_6_COUNT_REG_INDEX       0x00001219
#define BT_CONTROLLER_TIMER_6_COUNT_REG_RESET       0xFFFFFFFF

static inline u32 bt_controller_timer_6_count_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TIMER_6_COUNT_REG_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_TIMER_6_COUNT_REG_TIMER_6_PRESENT_COUNT_31_DOWNTO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_TIMER_6_COUNT_REG_TIMER_6_PRESENT_COUNT_31_DOWNTO_0_LSB    0
#define BT_CONTROLLER_TIMER_6_COUNT_REG_TIMER_6_PRESENT_COUNT_31_DOWNTO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_TIMER_6_COUNT_REG_TIMER_6_PRESENT_COUNT_31_DOWNTO_0_RST    0xFFFFFFFF

static inline u32 bt_controller_timer_6_count_reg_timer_6_present_count_31_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_6_COUNT_REG_ADDR);

	return (u32)(local_val >> 0);
}

/**
 * @brief TIMER_6_CONTROL_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:16 timer6_control_reg_16_bits_are_reserved 0x0
 *    15:08 timer6_Pre_Scalar_value   0x0
 *    07:03 timer6_control_reg_5_bits_are_reserved 0x0
 *    02    timer6_UP_or_Down_Counting 1
 *    01    timer6_Oneshot_or_Cyclic  0
 *    00    timer6_timer_enable       0
 * </pre>
 */
#define BT_CONTROLLER_TIMER_6_CONTROL_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004868)
#define BT_CONTROLLER_TIMER_6_CONTROL_REG_OFFSET      0x00004868
#define BT_CONTROLLER_TIMER_6_CONTROL_REG_INDEX       0x0000121A
#define BT_CONTROLLER_TIMER_6_CONTROL_REG_RESET       0x00000004

static inline u32 bt_controller_timer_6_control_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TIMER_6_CONTROL_REG_ADDR);
}

static inline void bt_controller_timer_6_control_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TIMER_6_CONTROL_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TIMER_6_CONTROL_REG_TIMER_6_CONTROL_REG_16_BITS_ARE_RESERVED_MASK    ((u32)0xFFFF0000)
#define BT_CONTROLLER_TIMER_6_CONTROL_REG_TIMER_6_CONTROL_REG_16_BITS_ARE_RESERVED_LSB    16
#define BT_CONTROLLER_TIMER_6_CONTROL_REG_TIMER_6_CONTROL_REG_16_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000010)
#define BT_CONTROLLER_TIMER_6_CONTROL_REG_TIMER_6_PRE_SCALAR_VALUE_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_TIMER_6_CONTROL_REG_TIMER_6_PRE_SCALAR_VALUE_LSB    8
#define BT_CONTROLLER_TIMER_6_CONTROL_REG_TIMER_6_PRE_SCALAR_VALUE_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_TIMER_6_CONTROL_REG_TIMER_6_CONTROL_REG_5_BITS_ARE_RESERVED_MASK    ((u32)0x000000F8)
#define BT_CONTROLLER_TIMER_6_CONTROL_REG_TIMER_6_CONTROL_REG_5_BITS_ARE_RESERVED_LSB    3
#define BT_CONTROLLER_TIMER_6_CONTROL_REG_TIMER_6_CONTROL_REG_5_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000005)
#define BT_CONTROLLER_TIMER_6_CONTROL_REG_TIMER_6_UP_OR_DOWN_COUNTING_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_TIMER_6_CONTROL_REG_TIMER_6_UP_OR_DOWN_COUNTING_POS    2
#define BT_CONTROLLER_TIMER_6_CONTROL_REG_TIMER_6_ONESHOT_OR_CYCLIC_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_TIMER_6_CONTROL_REG_TIMER_6_ONESHOT_OR_CYCLIC_POS    1
#define BT_CONTROLLER_TIMER_6_CONTROL_REG_TIMER_6_TIMER_ENABLE_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_TIMER_6_CONTROL_REG_TIMER_6_TIMER_ENABLE_POS    0

#define BT_CONTROLLER_TIMER_6_CONTROL_REG_TIMER_6_CONTROL_REG_16_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TIMER_6_CONTROL_REG_TIMER_6_PRE_SCALAR_VALUE_RST    0x0
#define BT_CONTROLLER_TIMER_6_CONTROL_REG_TIMER_6_CONTROL_REG_5_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TIMER_6_CONTROL_REG_TIMER_6_UP_OR_DOWN_COUNTING_RST    0x1
#define BT_CONTROLLER_TIMER_6_CONTROL_REG_TIMER_6_ONESHOT_OR_CYCLIC_RST    0x0
#define BT_CONTROLLER_TIMER_6_CONTROL_REG_TIMER_6_TIMER_ENABLE_RST    0x0

static inline void bt_controller_timer_6_control_reg_pack(struct cl_chip *chip, u16 timer6_control_reg_16_bits_are_reserved, u8 timer6_pre_scalar_value, u8 timer6_control_reg_5_bits_are_reserved, u8 timer6_up_or_down_counting, u8 timer6_oneshot_or_cyclic, u8 timer6_timer_enable)
{
	ASSERT_ERR_CHIP((((u32)timer6_control_reg_16_bits_are_reserved << 16) & ~((u32)0xFFFF0000)) == 0);
	ASSERT_ERR_CHIP((((u32)timer6_pre_scalar_value << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)timer6_control_reg_5_bits_are_reserved << 3) & ~((u32)0x000000F8)) == 0);
	ASSERT_ERR_CHIP((((u32)timer6_up_or_down_counting << 2) & ~((u32)0x00000004)) == 0);
	ASSERT_ERR_CHIP((((u32)timer6_oneshot_or_cyclic << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)timer6_timer_enable << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_6_CONTROL_REG_ADDR, ((u32)timer6_control_reg_16_bits_are_reserved << 16) | ((u32)timer6_pre_scalar_value << 8) | ((u32)timer6_control_reg_5_bits_are_reserved << 3) | ((u32)timer6_up_or_down_counting << 2) | ((u32)timer6_oneshot_or_cyclic << 1) | ((u32)timer6_timer_enable << 0));
}

static inline void bt_controller_timer_6_control_reg_unpack(struct cl_chip *chip, u16 *timer6_control_reg_16_bits_are_reserved, u8 *timer6_pre_scalar_value, u8 *timer6_control_reg_5_bits_are_reserved, u8 *timer6_up_or_down_counting, u8 *timer6_oneshot_or_cyclic, u8 *timer6_timer_enable)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_6_CONTROL_REG_ADDR);

	*timer6_control_reg_16_bits_are_reserved = (local_val & ((u32)0xFFFF0000)) >> 16;
	*timer6_pre_scalar_value = (local_val & ((u32)0x0000FF00)) >> 8;
	*timer6_control_reg_5_bits_are_reserved = (local_val & ((u32)0x000000F8)) >> 3;
	*timer6_up_or_down_counting = (local_val & ((u32)0x00000004)) >> 2;
	*timer6_oneshot_or_cyclic = (local_val & ((u32)0x00000002)) >> 1;
	*timer6_timer_enable = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u16 bt_controller_timer_6_control_reg_timer_6_control_reg_16_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_6_CONTROL_REG_ADDR);

	return (u16)((local_val & ((u32)0xFFFF0000)) >> 16);
}

static inline u8 bt_controller_timer_6_control_reg_timer_6_pre_scalar_value_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_6_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_timer_6_control_reg_timer_6_pre_scalar_value_setf(struct cl_chip *chip, u8 timer6prescalarvalue)
{
	ASSERT_ERR_CHIP((((u32)timer6prescalarvalue << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_6_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_6_CONTROL_REG_ADDR) & ~((u32)0x0000FF00)) | ((u32)timer6prescalarvalue << 8));
}

static inline u8 bt_controller_timer_6_control_reg_timer_6_control_reg_5_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_6_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x000000F8)) >> 3);
}

static inline u8 bt_controller_timer_6_control_reg_timer_6_up_or_down_counting_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_6_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline void bt_controller_timer_6_control_reg_timer_6_up_or_down_counting_setf(struct cl_chip *chip, u8 timer6upordowncounting)
{
	ASSERT_ERR_CHIP((((u32)timer6upordowncounting << 2) & ~((u32)0x00000004)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_6_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_6_CONTROL_REG_ADDR) & ~((u32)0x00000004)) | ((u32)timer6upordowncounting << 2));
}

static inline u8 bt_controller_timer_6_control_reg_timer_6_oneshot_or_cyclic_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_6_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_timer_6_control_reg_timer_6_oneshot_or_cyclic_setf(struct cl_chip *chip, u8 timer6oneshotorcyclic)
{
	ASSERT_ERR_CHIP((((u32)timer6oneshotorcyclic << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_6_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_6_CONTROL_REG_ADDR) & ~((u32)0x00000002)) | ((u32)timer6oneshotorcyclic << 1));
}

static inline u8 bt_controller_timer_6_control_reg_timer_6_timer_enable_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_6_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_timer_6_control_reg_timer_6_timer_enable_setf(struct cl_chip *chip, u8 timer6timerenable)
{
	ASSERT_ERR_CHIP((((u32)timer6timerenable << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_6_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_6_CONTROL_REG_ADDR) & ~((u32)0x00000001)) | ((u32)timer6timerenable << 0));
}

/**
 * @brief TIMER_6_STATUS_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:02 timer6_status_reg_30_bits_are_reserved 0x0
 *    01    timer6_Timer_running      0
 *    00    timer6_Timer_expired      0
 * </pre>
 */
#define BT_CONTROLLER_TIMER_6_STATUS_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000486C)
#define BT_CONTROLLER_TIMER_6_STATUS_REG_OFFSET      0x0000486C
#define BT_CONTROLLER_TIMER_6_STATUS_REG_INDEX       0x0000121B
#define BT_CONTROLLER_TIMER_6_STATUS_REG_RESET       0x00000000

static inline u32 bt_controller_timer_6_status_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TIMER_6_STATUS_REG_ADDR);
}

static inline void bt_controller_timer_6_status_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TIMER_6_STATUS_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TIMER_6_STATUS_REG_TIMER_6_STATUS_REG_30_BITS_ARE_RESERVED_MASK    ((u32)0xFFFFFFFC)
#define BT_CONTROLLER_TIMER_6_STATUS_REG_TIMER_6_STATUS_REG_30_BITS_ARE_RESERVED_LSB    2
#define BT_CONTROLLER_TIMER_6_STATUS_REG_TIMER_6_STATUS_REG_30_BITS_ARE_RESERVED_WIDTH    ((u32)0x0000001E)
#define BT_CONTROLLER_TIMER_6_STATUS_REG_TIMER_6_TIMER_RUNNING_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_TIMER_6_STATUS_REG_TIMER_6_TIMER_RUNNING_POS    1
#define BT_CONTROLLER_TIMER_6_STATUS_REG_TIMER_6_TIMER_EXPIRED_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_TIMER_6_STATUS_REG_TIMER_6_TIMER_EXPIRED_POS    0

#define BT_CONTROLLER_TIMER_6_STATUS_REG_TIMER_6_STATUS_REG_30_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TIMER_6_STATUS_REG_TIMER_6_TIMER_RUNNING_RST    0x0
#define BT_CONTROLLER_TIMER_6_STATUS_REG_TIMER_6_TIMER_EXPIRED_RST    0x0

static inline void bt_controller_timer_6_status_reg_pack(struct cl_chip *chip, u32 timer6_status_reg_30_bits_are_reserved, u8 timer6_timer_running, u8 timer6_timer_expired)
{
	ASSERT_ERR_CHIP((((u32)timer6_status_reg_30_bits_are_reserved << 2) & ~((u32)0xFFFFFFFC)) == 0);
	ASSERT_ERR_CHIP((((u32)timer6_timer_running << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)timer6_timer_expired << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_6_STATUS_REG_ADDR, ((u32)timer6_status_reg_30_bits_are_reserved << 2) | ((u32)timer6_timer_running << 1) | ((u32)timer6_timer_expired << 0));
}

static inline void bt_controller_timer_6_status_reg_unpack(struct cl_chip *chip, u32 *timer6_status_reg_30_bits_are_reserved, u8 *timer6_timer_running, u8 *timer6_timer_expired)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_6_STATUS_REG_ADDR);

	*timer6_status_reg_30_bits_are_reserved = (local_val & ((u32)0xFFFFFFFC)) >> 2;
	*timer6_timer_running = (local_val & ((u32)0x00000002)) >> 1;
	*timer6_timer_expired = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u32 bt_controller_timer_6_status_reg_timer_6_status_reg_30_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_6_STATUS_REG_ADDR);

	return (u32)((local_val & ((u32)0xFFFFFFFC)) >> 2);
}

static inline u8 bt_controller_timer_6_status_reg_timer_6_timer_running_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_6_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_timer_6_status_reg_timer_6_timer_running_setf(struct cl_chip *chip, u8 timer6timerrunning)
{
	ASSERT_ERR_CHIP((((u32)timer6timerrunning << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_6_STATUS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_6_STATUS_REG_ADDR) & ~((u32)0x00000002)) | ((u32)timer6timerrunning << 1));
}

static inline u8 bt_controller_timer_6_status_reg_timer_6_timer_expired_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_6_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_timer_6_status_reg_timer_6_timer_expired_setf(struct cl_chip *chip, u8 timer6timerexpired)
{
	ASSERT_ERR_CHIP((((u32)timer6timerexpired << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_6_STATUS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_6_STATUS_REG_ADDR) & ~((u32)0x00000001)) | ((u32)timer6timerexpired << 0));
}

/**
 * @brief TIMER_7_LOAD_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 timer7_Terminal_count_31_downto_0 0x0
 * </pre>
 */
#define BT_CONTROLLER_TIMER_7_LOAD_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004870)
#define BT_CONTROLLER_TIMER_7_LOAD_REG_OFFSET      0x00004870
#define BT_CONTROLLER_TIMER_7_LOAD_REG_INDEX       0x0000121C
#define BT_CONTROLLER_TIMER_7_LOAD_REG_RESET       0x00000000

static inline u32 bt_controller_timer_7_load_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TIMER_7_LOAD_REG_ADDR);
}

static inline void bt_controller_timer_7_load_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TIMER_7_LOAD_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TIMER_7_LOAD_REG_TIMER_7_TERMINAL_COUNT_31_DOWNTO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_TIMER_7_LOAD_REG_TIMER_7_TERMINAL_COUNT_31_DOWNTO_0_LSB    0
#define BT_CONTROLLER_TIMER_7_LOAD_REG_TIMER_7_TERMINAL_COUNT_31_DOWNTO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_TIMER_7_LOAD_REG_TIMER_7_TERMINAL_COUNT_31_DOWNTO_0_RST    0x0

static inline u32 bt_controller_timer_7_load_reg_timer_7_terminal_count_31_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_7_LOAD_REG_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_timer_7_load_reg_timer_7_terminal_count_31_downto_0_setf(struct cl_chip *chip, u32 timer7terminalcount31downto0)
{
	ASSERT_ERR_CHIP((((u32)timer7terminalcount31downto0 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_7_LOAD_REG_ADDR, (u32)timer7terminalcount31downto0 << 0);
}

/**
 * @brief TIMER_7_COUNT_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 timer7_Present_count_31_downto_0 0xFFFFFFFF
 * </pre>
 */
#define BT_CONTROLLER_TIMER_7_COUNT_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004874)
#define BT_CONTROLLER_TIMER_7_COUNT_REG_OFFSET      0x00004874
#define BT_CONTROLLER_TIMER_7_COUNT_REG_INDEX       0x0000121D
#define BT_CONTROLLER_TIMER_7_COUNT_REG_RESET       0xFFFFFFFF

static inline u32 bt_controller_timer_7_count_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TIMER_7_COUNT_REG_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_TIMER_7_COUNT_REG_TIMER_7_PRESENT_COUNT_31_DOWNTO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_TIMER_7_COUNT_REG_TIMER_7_PRESENT_COUNT_31_DOWNTO_0_LSB    0
#define BT_CONTROLLER_TIMER_7_COUNT_REG_TIMER_7_PRESENT_COUNT_31_DOWNTO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_TIMER_7_COUNT_REG_TIMER_7_PRESENT_COUNT_31_DOWNTO_0_RST    0xFFFFFFFF

static inline u32 bt_controller_timer_7_count_reg_timer_7_present_count_31_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_7_COUNT_REG_ADDR);

	return (u32)(local_val >> 0);
}

/**
 * @brief TIMER_7_CONTROL_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:16 timer7_control_reg_16_bits_are_reserved 0x0
 *    15:08 timer7_Pre_Scalar_value   0x0
 *    07:03 timer7_control_reg_5_bits_are_reserved 0x0
 *    02    timer7_UP_or_Down_Counting 1
 *    01    timer7_Oneshot_or_Cyclic  0
 *    00    timer7_timer_enable       0
 * </pre>
 */
#define BT_CONTROLLER_TIMER_7_CONTROL_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004878)
#define BT_CONTROLLER_TIMER_7_CONTROL_REG_OFFSET      0x00004878
#define BT_CONTROLLER_TIMER_7_CONTROL_REG_INDEX       0x0000121E
#define BT_CONTROLLER_TIMER_7_CONTROL_REG_RESET       0x00000004

static inline u32 bt_controller_timer_7_control_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TIMER_7_CONTROL_REG_ADDR);
}

static inline void bt_controller_timer_7_control_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TIMER_7_CONTROL_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TIMER_7_CONTROL_REG_TIMER_7_CONTROL_REG_16_BITS_ARE_RESERVED_MASK    ((u32)0xFFFF0000)
#define BT_CONTROLLER_TIMER_7_CONTROL_REG_TIMER_7_CONTROL_REG_16_BITS_ARE_RESERVED_LSB    16
#define BT_CONTROLLER_TIMER_7_CONTROL_REG_TIMER_7_CONTROL_REG_16_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000010)
#define BT_CONTROLLER_TIMER_7_CONTROL_REG_TIMER_7_PRE_SCALAR_VALUE_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_TIMER_7_CONTROL_REG_TIMER_7_PRE_SCALAR_VALUE_LSB    8
#define BT_CONTROLLER_TIMER_7_CONTROL_REG_TIMER_7_PRE_SCALAR_VALUE_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_TIMER_7_CONTROL_REG_TIMER_7_CONTROL_REG_5_BITS_ARE_RESERVED_MASK    ((u32)0x000000F8)
#define BT_CONTROLLER_TIMER_7_CONTROL_REG_TIMER_7_CONTROL_REG_5_BITS_ARE_RESERVED_LSB    3
#define BT_CONTROLLER_TIMER_7_CONTROL_REG_TIMER_7_CONTROL_REG_5_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000005)
#define BT_CONTROLLER_TIMER_7_CONTROL_REG_TIMER_7_UP_OR_DOWN_COUNTING_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_TIMER_7_CONTROL_REG_TIMER_7_UP_OR_DOWN_COUNTING_POS    2
#define BT_CONTROLLER_TIMER_7_CONTROL_REG_TIMER_7_ONESHOT_OR_CYCLIC_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_TIMER_7_CONTROL_REG_TIMER_7_ONESHOT_OR_CYCLIC_POS    1
#define BT_CONTROLLER_TIMER_7_CONTROL_REG_TIMER_7_TIMER_ENABLE_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_TIMER_7_CONTROL_REG_TIMER_7_TIMER_ENABLE_POS    0

#define BT_CONTROLLER_TIMER_7_CONTROL_REG_TIMER_7_CONTROL_REG_16_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TIMER_7_CONTROL_REG_TIMER_7_PRE_SCALAR_VALUE_RST    0x0
#define BT_CONTROLLER_TIMER_7_CONTROL_REG_TIMER_7_CONTROL_REG_5_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TIMER_7_CONTROL_REG_TIMER_7_UP_OR_DOWN_COUNTING_RST    0x1
#define BT_CONTROLLER_TIMER_7_CONTROL_REG_TIMER_7_ONESHOT_OR_CYCLIC_RST    0x0
#define BT_CONTROLLER_TIMER_7_CONTROL_REG_TIMER_7_TIMER_ENABLE_RST    0x0

static inline void bt_controller_timer_7_control_reg_pack(struct cl_chip *chip, u16 timer7_control_reg_16_bits_are_reserved, u8 timer7_pre_scalar_value, u8 timer7_control_reg_5_bits_are_reserved, u8 timer7_up_or_down_counting, u8 timer7_oneshot_or_cyclic, u8 timer7_timer_enable)
{
	ASSERT_ERR_CHIP((((u32)timer7_control_reg_16_bits_are_reserved << 16) & ~((u32)0xFFFF0000)) == 0);
	ASSERT_ERR_CHIP((((u32)timer7_pre_scalar_value << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)timer7_control_reg_5_bits_are_reserved << 3) & ~((u32)0x000000F8)) == 0);
	ASSERT_ERR_CHIP((((u32)timer7_up_or_down_counting << 2) & ~((u32)0x00000004)) == 0);
	ASSERT_ERR_CHIP((((u32)timer7_oneshot_or_cyclic << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)timer7_timer_enable << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_7_CONTROL_REG_ADDR, ((u32)timer7_control_reg_16_bits_are_reserved << 16) | ((u32)timer7_pre_scalar_value << 8) | ((u32)timer7_control_reg_5_bits_are_reserved << 3) | ((u32)timer7_up_or_down_counting << 2) | ((u32)timer7_oneshot_or_cyclic << 1) | ((u32)timer7_timer_enable << 0));
}

static inline void bt_controller_timer_7_control_reg_unpack(struct cl_chip *chip, u16 *timer7_control_reg_16_bits_are_reserved, u8 *timer7_pre_scalar_value, u8 *timer7_control_reg_5_bits_are_reserved, u8 *timer7_up_or_down_counting, u8 *timer7_oneshot_or_cyclic, u8 *timer7_timer_enable)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_7_CONTROL_REG_ADDR);

	*timer7_control_reg_16_bits_are_reserved = (local_val & ((u32)0xFFFF0000)) >> 16;
	*timer7_pre_scalar_value = (local_val & ((u32)0x0000FF00)) >> 8;
	*timer7_control_reg_5_bits_are_reserved = (local_val & ((u32)0x000000F8)) >> 3;
	*timer7_up_or_down_counting = (local_val & ((u32)0x00000004)) >> 2;
	*timer7_oneshot_or_cyclic = (local_val & ((u32)0x00000002)) >> 1;
	*timer7_timer_enable = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u16 bt_controller_timer_7_control_reg_timer_7_control_reg_16_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_7_CONTROL_REG_ADDR);

	return (u16)((local_val & ((u32)0xFFFF0000)) >> 16);
}

static inline u8 bt_controller_timer_7_control_reg_timer_7_pre_scalar_value_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_7_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_timer_7_control_reg_timer_7_pre_scalar_value_setf(struct cl_chip *chip, u8 timer7prescalarvalue)
{
	ASSERT_ERR_CHIP((((u32)timer7prescalarvalue << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_7_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_7_CONTROL_REG_ADDR) & ~((u32)0x0000FF00)) | ((u32)timer7prescalarvalue << 8));
}

static inline u8 bt_controller_timer_7_control_reg_timer_7_control_reg_5_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_7_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x000000F8)) >> 3);
}

static inline u8 bt_controller_timer_7_control_reg_timer_7_up_or_down_counting_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_7_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline void bt_controller_timer_7_control_reg_timer_7_up_or_down_counting_setf(struct cl_chip *chip, u8 timer7upordowncounting)
{
	ASSERT_ERR_CHIP((((u32)timer7upordowncounting << 2) & ~((u32)0x00000004)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_7_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_7_CONTROL_REG_ADDR) & ~((u32)0x00000004)) | ((u32)timer7upordowncounting << 2));
}

static inline u8 bt_controller_timer_7_control_reg_timer_7_oneshot_or_cyclic_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_7_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_timer_7_control_reg_timer_7_oneshot_or_cyclic_setf(struct cl_chip *chip, u8 timer7oneshotorcyclic)
{
	ASSERT_ERR_CHIP((((u32)timer7oneshotorcyclic << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_7_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_7_CONTROL_REG_ADDR) & ~((u32)0x00000002)) | ((u32)timer7oneshotorcyclic << 1));
}

static inline u8 bt_controller_timer_7_control_reg_timer_7_timer_enable_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_7_CONTROL_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_timer_7_control_reg_timer_7_timer_enable_setf(struct cl_chip *chip, u8 timer7timerenable)
{
	ASSERT_ERR_CHIP((((u32)timer7timerenable << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_7_CONTROL_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_7_CONTROL_REG_ADDR) & ~((u32)0x00000001)) | ((u32)timer7timerenable << 0));
}

/**
 * @brief TIMER_7_STATUS_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:02 timer7_status_reg_30_bits_are_reserved 0x0
 *    01    timer7_Timer_running      0
 *    00    timer7_Timer_expired      0
 * </pre>
 */
#define BT_CONTROLLER_TIMER_7_STATUS_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000487C)
#define BT_CONTROLLER_TIMER_7_STATUS_REG_OFFSET      0x0000487C
#define BT_CONTROLLER_TIMER_7_STATUS_REG_INDEX       0x0000121F
#define BT_CONTROLLER_TIMER_7_STATUS_REG_RESET       0x00000000

static inline u32 bt_controller_timer_7_status_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TIMER_7_STATUS_REG_ADDR);
}

static inline void bt_controller_timer_7_status_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TIMER_7_STATUS_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TIMER_7_STATUS_REG_TIMER_7_STATUS_REG_30_BITS_ARE_RESERVED_MASK    ((u32)0xFFFFFFFC)
#define BT_CONTROLLER_TIMER_7_STATUS_REG_TIMER_7_STATUS_REG_30_BITS_ARE_RESERVED_LSB    2
#define BT_CONTROLLER_TIMER_7_STATUS_REG_TIMER_7_STATUS_REG_30_BITS_ARE_RESERVED_WIDTH    ((u32)0x0000001E)
#define BT_CONTROLLER_TIMER_7_STATUS_REG_TIMER_7_TIMER_RUNNING_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_TIMER_7_STATUS_REG_TIMER_7_TIMER_RUNNING_POS    1
#define BT_CONTROLLER_TIMER_7_STATUS_REG_TIMER_7_TIMER_EXPIRED_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_TIMER_7_STATUS_REG_TIMER_7_TIMER_EXPIRED_POS    0

#define BT_CONTROLLER_TIMER_7_STATUS_REG_TIMER_7_STATUS_REG_30_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TIMER_7_STATUS_REG_TIMER_7_TIMER_RUNNING_RST    0x0
#define BT_CONTROLLER_TIMER_7_STATUS_REG_TIMER_7_TIMER_EXPIRED_RST    0x0

static inline void bt_controller_timer_7_status_reg_pack(struct cl_chip *chip, u32 timer7_status_reg_30_bits_are_reserved, u8 timer7_timer_running, u8 timer7_timer_expired)
{
	ASSERT_ERR_CHIP((((u32)timer7_status_reg_30_bits_are_reserved << 2) & ~((u32)0xFFFFFFFC)) == 0);
	ASSERT_ERR_CHIP((((u32)timer7_timer_running << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)timer7_timer_expired << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_7_STATUS_REG_ADDR, ((u32)timer7_status_reg_30_bits_are_reserved << 2) | ((u32)timer7_timer_running << 1) | ((u32)timer7_timer_expired << 0));
}

static inline void bt_controller_timer_7_status_reg_unpack(struct cl_chip *chip, u32 *timer7_status_reg_30_bits_are_reserved, u8 *timer7_timer_running, u8 *timer7_timer_expired)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_7_STATUS_REG_ADDR);

	*timer7_status_reg_30_bits_are_reserved = (local_val & ((u32)0xFFFFFFFC)) >> 2;
	*timer7_timer_running = (local_val & ((u32)0x00000002)) >> 1;
	*timer7_timer_expired = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u32 bt_controller_timer_7_status_reg_timer_7_status_reg_30_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_7_STATUS_REG_ADDR);

	return (u32)((local_val & ((u32)0xFFFFFFFC)) >> 2);
}

static inline u8 bt_controller_timer_7_status_reg_timer_7_timer_running_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_7_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_timer_7_status_reg_timer_7_timer_running_setf(struct cl_chip *chip, u8 timer7timerrunning)
{
	ASSERT_ERR_CHIP((((u32)timer7timerrunning << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_7_STATUS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_7_STATUS_REG_ADDR) & ~((u32)0x00000002)) | ((u32)timer7timerrunning << 1));
}

static inline u8 bt_controller_timer_7_status_reg_timer_7_timer_expired_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TIMER_7_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_timer_7_status_reg_timer_7_timer_expired_setf(struct cl_chip *chip, u8 timer7timerexpired)
{
	ASSERT_ERR_CHIP((((u32)timer7timerexpired << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TIMER_7_STATUS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TIMER_7_STATUS_REG_ADDR) & ~((u32)0x00000001)) | ((u32)timer7timerexpired << 0));
}

/**
 * @brief ENCRYPTION_KEY_0_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 Encryption_or_Decryption_Key0 0x0
 * </pre>
 */
#define BT_CONTROLLER_ENCRYPTION_KEY_0_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004A00)
#define BT_CONTROLLER_ENCRYPTION_KEY_0_REG_OFFSET      0x00004A00
#define BT_CONTROLLER_ENCRYPTION_KEY_0_REG_INDEX       0x00001280
#define BT_CONTROLLER_ENCRYPTION_KEY_0_REG_RESET       0x00000000

static inline u32 bt_controller_encryption_key_0_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_ENCRYPTION_KEY_0_REG_ADDR);
}

static inline void bt_controller_encryption_key_0_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_ENCRYPTION_KEY_0_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_ENCRYPTION_KEY_0_REG_ENCRYPTION_OR_DECRYPTION_KEY_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_ENCRYPTION_KEY_0_REG_ENCRYPTION_OR_DECRYPTION_KEY_0_LSB    0
#define BT_CONTROLLER_ENCRYPTION_KEY_0_REG_ENCRYPTION_OR_DECRYPTION_KEY_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_ENCRYPTION_KEY_0_REG_ENCRYPTION_OR_DECRYPTION_KEY_0_RST    0x0

static inline u32 bt_controller_encryption_key_0_reg_encryption_or_decryption_key_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ENCRYPTION_KEY_0_REG_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_encryption_key_0_reg_encryption_or_decryption_key_0_setf(struct cl_chip *chip, u32 encryptionordecryptionkey0)
{
	ASSERT_ERR_CHIP((((u32)encryptionordecryptionkey0 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ENCRYPTION_KEY_0_REG_ADDR, (u32)encryptionordecryptionkey0 << 0);
}

/**
 * @brief ENCRYPTION_KEY_1_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 Encryption_or_Decryption_Key1 0x0
 * </pre>
 */
#define BT_CONTROLLER_ENCRYPTION_KEY_1_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004A04)
#define BT_CONTROLLER_ENCRYPTION_KEY_1_REG_OFFSET      0x00004A04
#define BT_CONTROLLER_ENCRYPTION_KEY_1_REG_INDEX       0x00001281
#define BT_CONTROLLER_ENCRYPTION_KEY_1_REG_RESET       0x00000000

static inline u32 bt_controller_encryption_key_1_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_ENCRYPTION_KEY_1_REG_ADDR);
}

static inline void bt_controller_encryption_key_1_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_ENCRYPTION_KEY_1_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_ENCRYPTION_KEY_1_REG_ENCRYPTION_OR_DECRYPTION_KEY_1_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_ENCRYPTION_KEY_1_REG_ENCRYPTION_OR_DECRYPTION_KEY_1_LSB    0
#define BT_CONTROLLER_ENCRYPTION_KEY_1_REG_ENCRYPTION_OR_DECRYPTION_KEY_1_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_ENCRYPTION_KEY_1_REG_ENCRYPTION_OR_DECRYPTION_KEY_1_RST    0x0

static inline u32 bt_controller_encryption_key_1_reg_encryption_or_decryption_key_1_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ENCRYPTION_KEY_1_REG_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_encryption_key_1_reg_encryption_or_decryption_key_1_setf(struct cl_chip *chip, u32 encryptionordecryptionkey1)
{
	ASSERT_ERR_CHIP((((u32)encryptionordecryptionkey1 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ENCRYPTION_KEY_1_REG_ADDR, (u32)encryptionordecryptionkey1 << 0);
}

/**
 * @brief ENCRYPTION_KEY_2_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 Encryption_or_Decryption_Key2 0x0
 * </pre>
 */
#define BT_CONTROLLER_ENCRYPTION_KEY_2_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004A08)
#define BT_CONTROLLER_ENCRYPTION_KEY_2_REG_OFFSET      0x00004A08
#define BT_CONTROLLER_ENCRYPTION_KEY_2_REG_INDEX       0x00001282
#define BT_CONTROLLER_ENCRYPTION_KEY_2_REG_RESET       0x00000000

static inline u32 bt_controller_encryption_key_2_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_ENCRYPTION_KEY_2_REG_ADDR);
}

static inline void bt_controller_encryption_key_2_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_ENCRYPTION_KEY_2_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_ENCRYPTION_KEY_2_REG_ENCRYPTION_OR_DECRYPTION_KEY_2_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_ENCRYPTION_KEY_2_REG_ENCRYPTION_OR_DECRYPTION_KEY_2_LSB    0
#define BT_CONTROLLER_ENCRYPTION_KEY_2_REG_ENCRYPTION_OR_DECRYPTION_KEY_2_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_ENCRYPTION_KEY_2_REG_ENCRYPTION_OR_DECRYPTION_KEY_2_RST    0x0

static inline u32 bt_controller_encryption_key_2_reg_encryption_or_decryption_key_2_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ENCRYPTION_KEY_2_REG_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_encryption_key_2_reg_encryption_or_decryption_key_2_setf(struct cl_chip *chip, u32 encryptionordecryptionkey2)
{
	ASSERT_ERR_CHIP((((u32)encryptionordecryptionkey2 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ENCRYPTION_KEY_2_REG_ADDR, (u32)encryptionordecryptionkey2 << 0);
}

/**
 * @brief ENCRYPTION_KEY_3_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 Encryption_or_Decryption_Key3 0x0
 * </pre>
 */
#define BT_CONTROLLER_ENCRYPTION_KEY_3_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004A0C)
#define BT_CONTROLLER_ENCRYPTION_KEY_3_REG_OFFSET      0x00004A0C
#define BT_CONTROLLER_ENCRYPTION_KEY_3_REG_INDEX       0x00001283
#define BT_CONTROLLER_ENCRYPTION_KEY_3_REG_RESET       0x00000000

static inline u32 bt_controller_encryption_key_3_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_ENCRYPTION_KEY_3_REG_ADDR);
}

static inline void bt_controller_encryption_key_3_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_ENCRYPTION_KEY_3_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_ENCRYPTION_KEY_3_REG_ENCRYPTION_OR_DECRYPTION_KEY_3_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_ENCRYPTION_KEY_3_REG_ENCRYPTION_OR_DECRYPTION_KEY_3_LSB    0
#define BT_CONTROLLER_ENCRYPTION_KEY_3_REG_ENCRYPTION_OR_DECRYPTION_KEY_3_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_ENCRYPTION_KEY_3_REG_ENCRYPTION_OR_DECRYPTION_KEY_3_RST    0x0

static inline u32 bt_controller_encryption_key_3_reg_encryption_or_decryption_key_3_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ENCRYPTION_KEY_3_REG_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_encryption_key_3_reg_encryption_or_decryption_key_3_setf(struct cl_chip *chip, u32 encryptionordecryptionkey3)
{
	ASSERT_ERR_CHIP((((u32)encryptionordecryptionkey3 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_ENCRYPTION_KEY_3_REG_ADDR, (u32)encryptionordecryptionkey3 << 0);
}

/**
 * @brief PACKET_COUNTER_0_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 Packet_counter0_value_bits 0x0
 * </pre>
 */
#define BT_CONTROLLER_PACKET_COUNTER_0_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004A10)
#define BT_CONTROLLER_PACKET_COUNTER_0_REG_OFFSET      0x00004A10
#define BT_CONTROLLER_PACKET_COUNTER_0_REG_INDEX       0x00001284
#define BT_CONTROLLER_PACKET_COUNTER_0_REG_RESET       0x00000000

static inline u32 bt_controller_packet_counter_0_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PACKET_COUNTER_0_REG_ADDR);
}

static inline void bt_controller_packet_counter_0_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PACKET_COUNTER_0_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PACKET_COUNTER_0_REG_PACKET_COUNTER_0_VALUE_BITS_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_PACKET_COUNTER_0_REG_PACKET_COUNTER_0_VALUE_BITS_LSB    0
#define BT_CONTROLLER_PACKET_COUNTER_0_REG_PACKET_COUNTER_0_VALUE_BITS_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_PACKET_COUNTER_0_REG_PACKET_COUNTER_0_VALUE_BITS_RST    0x0

static inline u32 bt_controller_packet_counter_0_reg_packet_counter_0_value_bits_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PACKET_COUNTER_0_REG_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_packet_counter_0_reg_packet_counter_0_value_bits_setf(struct cl_chip *chip, u32 packetcounter0valuebits)
{
	ASSERT_ERR_CHIP((((u32)packetcounter0valuebits << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PACKET_COUNTER_0_REG_ADDR, (u32)packetcounter0valuebits << 0);
}

/**
 * @brief PACKET_COUNTER_1_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:08 packet_counter1_31_8_bits_are_reserved 0x0
 *    07:00 Packet_counter1_value_bits 0x0
 * </pre>
 */
#define BT_CONTROLLER_PACKET_COUNTER_1_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004A14)
#define BT_CONTROLLER_PACKET_COUNTER_1_REG_OFFSET      0x00004A14
#define BT_CONTROLLER_PACKET_COUNTER_1_REG_INDEX       0x00001285
#define BT_CONTROLLER_PACKET_COUNTER_1_REG_RESET       0x00000000

static inline u32 bt_controller_packet_counter_1_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PACKET_COUNTER_1_REG_ADDR);
}

static inline void bt_controller_packet_counter_1_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PACKET_COUNTER_1_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PACKET_COUNTER_1_REG_PACKET_COUNTER_1_31_8_BITS_ARE_RESERVED_MASK    ((u32)0xFFFFFF00)
#define BT_CONTROLLER_PACKET_COUNTER_1_REG_PACKET_COUNTER_1_31_8_BITS_ARE_RESERVED_LSB    8
#define BT_CONTROLLER_PACKET_COUNTER_1_REG_PACKET_COUNTER_1_31_8_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000018)
#define BT_CONTROLLER_PACKET_COUNTER_1_REG_PACKET_COUNTER_1_VALUE_BITS_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_PACKET_COUNTER_1_REG_PACKET_COUNTER_1_VALUE_BITS_LSB    0
#define BT_CONTROLLER_PACKET_COUNTER_1_REG_PACKET_COUNTER_1_VALUE_BITS_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_PACKET_COUNTER_1_REG_PACKET_COUNTER_1_31_8_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_PACKET_COUNTER_1_REG_PACKET_COUNTER_1_VALUE_BITS_RST    0x0

static inline void bt_controller_packet_counter_1_reg_pack(struct cl_chip *chip, u32 packet_counter1_31_8_bits_are_reserved, u8 packet_counter1_value_bits)
{
	ASSERT_ERR_CHIP((((u32)packet_counter1_31_8_bits_are_reserved << 8) & ~((u32)0xFFFFFF00)) == 0);
	ASSERT_ERR_CHIP((((u32)packet_counter1_value_bits << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PACKET_COUNTER_1_REG_ADDR, ((u32)packet_counter1_31_8_bits_are_reserved << 8) | ((u32)packet_counter1_value_bits << 0));
}

static inline void bt_controller_packet_counter_1_reg_unpack(struct cl_chip *chip, u32 *packet_counter1_31_8_bits_are_reserved, u8 *packet_counter1_value_bits)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PACKET_COUNTER_1_REG_ADDR);

	*packet_counter1_31_8_bits_are_reserved = (local_val & ((u32)0xFFFFFF00)) >> 8;
	*packet_counter1_value_bits = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u32 bt_controller_packet_counter_1_reg_packet_counter_1_31_8_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PACKET_COUNTER_1_REG_ADDR);

	return (u32)((local_val & ((u32)0xFFFFFF00)) >> 8);
}

static inline u8 bt_controller_packet_counter_1_reg_packet_counter_1_value_bits_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PACKET_COUNTER_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

static inline void bt_controller_packet_counter_1_reg_packet_counter_1_value_bits_setf(struct cl_chip *chip, u8 packetcounter1valuebits)
{
	ASSERT_ERR_CHIP((((u32)packetcounter1valuebits << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PACKET_COUNTER_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PACKET_COUNTER_1_REG_ADDR) & ~((u32)0x000000FF)) | ((u32)packetcounter1valuebits << 0));
}

/**
 * @brief INIT_IV_MASTER_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IV_For_Master             0x0
 * </pre>
 */
#define BT_CONTROLLER_INIT_IV_MASTER_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004A18)
#define BT_CONTROLLER_INIT_IV_MASTER_REG_OFFSET      0x00004A18
#define BT_CONTROLLER_INIT_IV_MASTER_REG_INDEX       0x00001286
#define BT_CONTROLLER_INIT_IV_MASTER_REG_RESET       0x00000000

static inline u32 bt_controller_init_iv_master_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_INIT_IV_MASTER_REG_ADDR);
}

static inline void bt_controller_init_iv_master_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_INIT_IV_MASTER_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_INIT_IV_MASTER_REG_IV_FOR_MASTER_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_INIT_IV_MASTER_REG_IV_FOR_MASTER_LSB    0
#define BT_CONTROLLER_INIT_IV_MASTER_REG_IV_FOR_MASTER_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_INIT_IV_MASTER_REG_IV_FOR_MASTER_RST    0x0

static inline u32 bt_controller_init_iv_master_reg_iv_for_master_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INIT_IV_MASTER_REG_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_init_iv_master_reg_iv_for_master_setf(struct cl_chip *chip, u32 ivformaster)
{
	ASSERT_ERR_CHIP((((u32)ivformaster << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INIT_IV_MASTER_REG_ADDR, (u32)ivformaster << 0);
}

/**
 * @brief INIT_IV_SLAVE_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IV_For_Slave              0x0
 * </pre>
 */
#define BT_CONTROLLER_INIT_IV_SLAVE_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004A1C)
#define BT_CONTROLLER_INIT_IV_SLAVE_REG_OFFSET      0x00004A1C
#define BT_CONTROLLER_INIT_IV_SLAVE_REG_INDEX       0x00001287
#define BT_CONTROLLER_INIT_IV_SLAVE_REG_RESET       0x00000000

static inline u32 bt_controller_init_iv_slave_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_INIT_IV_SLAVE_REG_ADDR);
}

static inline void bt_controller_init_iv_slave_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_INIT_IV_SLAVE_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_INIT_IV_SLAVE_REG_IV_FOR_SLAVE_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_INIT_IV_SLAVE_REG_IV_FOR_SLAVE_LSB    0
#define BT_CONTROLLER_INIT_IV_SLAVE_REG_IV_FOR_SLAVE_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_INIT_IV_SLAVE_REG_IV_FOR_SLAVE_RST    0x0

static inline u32 bt_controller_init_iv_slave_reg_iv_for_slave_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INIT_IV_SLAVE_REG_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_init_iv_slave_reg_iv_for_slave_setf(struct cl_chip *chip, u32 ivforslave)
{
	ASSERT_ERR_CHIP((((u32)ivforslave << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INIT_IV_SLAVE_REG_ADDR, (u32)ivforslave << 0);
}

/**
 * @brief ENC_PARAM_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:24 Length_of_authentication_data 0x0
 *    23:16 Length_on_Input_Data      0x0
 *    15    Selection_Bit             0
 *    14:11 enc_param_reg_14_11_bits_are_reserved 0x0
 *    10    ENC_Direction_bit         0
 *    09:02 Length_of_input_data      0xFC
 *    01:00 LLID_for_PDU              0x0
 * </pre>
 */
#define BT_CONTROLLER_ENC_PARAM_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004A20)
#define BT_CONTROLLER_ENC_PARAM_REG_OFFSET      0x00004A20
#define BT_CONTROLLER_ENC_PARAM_REG_INDEX       0x00001288
#define BT_CONTROLLER_ENC_PARAM_REG_RESET       0x000003F0

static inline u32 bt_controller_enc_param_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_ENC_PARAM_REG_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_ENC_PARAM_REG_LENGTH_OF_AUTHENTICATION_DATA_MASK    ((u32)0xFF000000)
#define BT_CONTROLLER_ENC_PARAM_REG_LENGTH_OF_AUTHENTICATION_DATA_LSB    24
#define BT_CONTROLLER_ENC_PARAM_REG_LENGTH_OF_AUTHENTICATION_DATA_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_ENC_PARAM_REG_LENGTH_ON_INPUT_DATA_MASK    ((u32)0x00FF0000)
#define BT_CONTROLLER_ENC_PARAM_REG_LENGTH_ON_INPUT_DATA_LSB    16
#define BT_CONTROLLER_ENC_PARAM_REG_LENGTH_ON_INPUT_DATA_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_ENC_PARAM_REG_SELECTION_BIT_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_ENC_PARAM_REG_SELECTION_BIT_POS    15
#define BT_CONTROLLER_ENC_PARAM_REG_ENC_PARAM_REG_14_11_BITS_ARE_RESERVED_MASK    ((u32)0x00007800)
#define BT_CONTROLLER_ENC_PARAM_REG_ENC_PARAM_REG_14_11_BITS_ARE_RESERVED_LSB    11
#define BT_CONTROLLER_ENC_PARAM_REG_ENC_PARAM_REG_14_11_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_ENC_PARAM_REG_ENC_DIRECTION_BIT_BIT    ((u32)0x00000400)
#define BT_CONTROLLER_ENC_PARAM_REG_ENC_DIRECTION_BIT_POS    10
#define BT_CONTROLLER_ENC_PARAM_REG_LENGTH_OF_INPUT_DATA_MASK    ((u32)0x000003FC)
#define BT_CONTROLLER_ENC_PARAM_REG_LENGTH_OF_INPUT_DATA_LSB    2
#define BT_CONTROLLER_ENC_PARAM_REG_LENGTH_OF_INPUT_DATA_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_ENC_PARAM_REG_LLID_FOR_PDU_MASK    ((u32)0x00000003)
#define BT_CONTROLLER_ENC_PARAM_REG_LLID_FOR_PDU_LSB    0
#define BT_CONTROLLER_ENC_PARAM_REG_LLID_FOR_PDU_WIDTH    ((u32)0x00000002)

#define BT_CONTROLLER_ENC_PARAM_REG_LENGTH_OF_AUTHENTICATION_DATA_RST    0x0
#define BT_CONTROLLER_ENC_PARAM_REG_LENGTH_ON_INPUT_DATA_RST    0x0
#define BT_CONTROLLER_ENC_PARAM_REG_SELECTION_BIT_RST    0x0
#define BT_CONTROLLER_ENC_PARAM_REG_ENC_PARAM_REG_14_11_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_ENC_PARAM_REG_ENC_DIRECTION_BIT_RST    0x0
#define BT_CONTROLLER_ENC_PARAM_REG_LENGTH_OF_INPUT_DATA_RST    0xFC
#define BT_CONTROLLER_ENC_PARAM_REG_LLID_FOR_PDU_RST    0x0

static inline void bt_controller_enc_param_reg_unpack(struct cl_chip *chip, u8 *length_of_authentication_data, u8 *length_on_input_data, u8 *selection_bit, u8 *enc_param_reg_14_11_bits_are_reserved, u8 *enc_direction_bit, u8 *length_of_input_data, u8 *llid_for_pdu)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ENC_PARAM_REG_ADDR);

	*length_of_authentication_data = (local_val & ((u32)0xFF000000)) >> 24;
	*length_on_input_data = (local_val & ((u32)0x00FF0000)) >> 16;
	*selection_bit = (local_val & ((u32)0x00008000)) >> 15;
	*enc_param_reg_14_11_bits_are_reserved = (local_val & ((u32)0x00007800)) >> 11;
	*enc_direction_bit = (local_val & ((u32)0x00000400)) >> 10;
	*length_of_input_data = (local_val & ((u32)0x000003FC)) >> 2;
	*llid_for_pdu = (local_val & ((u32)0x00000003)) >> 0;
}

static inline u8 bt_controller_enc_param_reg_length_of_authentication_data_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ENC_PARAM_REG_ADDR);

	return (u8)((local_val & ((u32)0xFF000000)) >> 24);
}

static inline u8 bt_controller_enc_param_reg_length_on_input_data_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ENC_PARAM_REG_ADDR);

	return (u8)((local_val & ((u32)0x00FF0000)) >> 16);
}

static inline u8 bt_controller_enc_param_reg_selection_bit_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ENC_PARAM_REG_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline u8 bt_controller_enc_param_reg_enc_param_reg_14_11_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ENC_PARAM_REG_ADDR);

	return (u8)((local_val & ((u32)0x00007800)) >> 11);
}

static inline u8 bt_controller_enc_param_reg_enc_direction_bit_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ENC_PARAM_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000400)) >> 10);
}

static inline u8 bt_controller_enc_param_reg_length_of_input_data_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ENC_PARAM_REG_ADDR);

	return (u8)((local_val & ((u32)0x000003FC)) >> 2);
}

static inline u8 bt_controller_enc_param_reg_llid_for_pdu_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ENC_PARAM_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000003)) >> 0);
}

/**
 * @brief ENC_CONFIG_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:05 enc_config_reg_31_to_5_bits_are_reserved 0x0
 *    04    Enable_for_AES_Direct_Transmission 0
 *    03    Enable_for_AES_Direct_Reception 0
 *    02    Encrypt_or_Decrypt        0
 *    01    ECB_or_CCM                0
 *    00    Start_of_AES              0
 * </pre>
 */
#define BT_CONTROLLER_ENC_CONFIG_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004A24)
#define BT_CONTROLLER_ENC_CONFIG_REG_OFFSET      0x00004A24
#define BT_CONTROLLER_ENC_CONFIG_REG_INDEX       0x00001289
#define BT_CONTROLLER_ENC_CONFIG_REG_RESET       0x00000000

static inline u32 bt_controller_enc_config_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_ENC_CONFIG_REG_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_ENC_CONFIG_REG_ENC_CONFIG_REG_31_TO_5_BITS_ARE_RESERVED_MASK    ((u32)0xFFFFFFE0)
#define BT_CONTROLLER_ENC_CONFIG_REG_ENC_CONFIG_REG_31_TO_5_BITS_ARE_RESERVED_LSB    5
#define BT_CONTROLLER_ENC_CONFIG_REG_ENC_CONFIG_REG_31_TO_5_BITS_ARE_RESERVED_WIDTH    ((u32)0x0000001B)
#define BT_CONTROLLER_ENC_CONFIG_REG_ENABLE_FOR_AES_DIRECT_TRANSMISSION_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_ENC_CONFIG_REG_ENABLE_FOR_AES_DIRECT_TRANSMISSION_POS    4
#define BT_CONTROLLER_ENC_CONFIG_REG_ENABLE_FOR_AES_DIRECT_RECEPTION_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_ENC_CONFIG_REG_ENABLE_FOR_AES_DIRECT_RECEPTION_POS    3
#define BT_CONTROLLER_ENC_CONFIG_REG_ENCRYPT_OR_DECRYPT_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_ENC_CONFIG_REG_ENCRYPT_OR_DECRYPT_POS    2
#define BT_CONTROLLER_ENC_CONFIG_REG_ECB_OR_CCM_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_ENC_CONFIG_REG_ECB_OR_CCM_POS    1
#define BT_CONTROLLER_ENC_CONFIG_REG_START_OF_AES_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_ENC_CONFIG_REG_START_OF_AES_POS    0

#define BT_CONTROLLER_ENC_CONFIG_REG_ENC_CONFIG_REG_31_TO_5_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_ENC_CONFIG_REG_ENABLE_FOR_AES_DIRECT_TRANSMISSION_RST    0x0
#define BT_CONTROLLER_ENC_CONFIG_REG_ENABLE_FOR_AES_DIRECT_RECEPTION_RST    0x0
#define BT_CONTROLLER_ENC_CONFIG_REG_ENCRYPT_OR_DECRYPT_RST    0x0
#define BT_CONTROLLER_ENC_CONFIG_REG_ECB_OR_CCM_RST    0x0
#define BT_CONTROLLER_ENC_CONFIG_REG_START_OF_AES_RST    0x0

static inline void bt_controller_enc_config_reg_unpack(struct cl_chip *chip, u32 *enc_config_reg_31_to_5_bits_are_reserved, u8 *enable_for_aes_direct_transmission, u8 *enable_for_aes_direct_reception, u8 *encrypt_or_decrypt, u8 *ecb_or_ccm, u8 *start_of_aes)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ENC_CONFIG_REG_ADDR);

	*enc_config_reg_31_to_5_bits_are_reserved = (local_val & ((u32)0xFFFFFFE0)) >> 5;
	*enable_for_aes_direct_transmission = (local_val & ((u32)0x00000010)) >> 4;
	*enable_for_aes_direct_reception = (local_val & ((u32)0x00000008)) >> 3;
	*encrypt_or_decrypt = (local_val & ((u32)0x00000004)) >> 2;
	*ecb_or_ccm = (local_val & ((u32)0x00000002)) >> 1;
	*start_of_aes = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u32 bt_controller_enc_config_reg_enc_config_reg_31_to_5_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ENC_CONFIG_REG_ADDR);

	return (u32)((local_val & ((u32)0xFFFFFFE0)) >> 5);
}

static inline u8 bt_controller_enc_config_reg_enable_for_aes_direct_transmission_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ENC_CONFIG_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline u8 bt_controller_enc_config_reg_enable_for_aes_direct_reception_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ENC_CONFIG_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline u8 bt_controller_enc_config_reg_encrypt_or_decrypt_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ENC_CONFIG_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline u8 bt_controller_enc_config_reg_ecb_or_ccm_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ENC_CONFIG_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline u8 bt_controller_enc_config_reg_start_of_aes_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ENC_CONFIG_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

/**
 * @brief INT_MASK register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:01 sll_int_mask_reg_31_1_bits_are_reserved 0x0
 *    00    int_mask_reg_auth_Pass_or_Fail 0
 * </pre>
 */
#define BT_CONTROLLER_INT_MASK_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004A28)
#define BT_CONTROLLER_INT_MASK_OFFSET      0x00004A28
#define BT_CONTROLLER_INT_MASK_INDEX       0x0000128A
#define BT_CONTROLLER_INT_MASK_RESET       0x00000000

static inline u32 bt_controller_int_mask_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_INT_MASK_ADDR);
}

static inline void bt_controller_int_mask_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_INT_MASK_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_INT_MASK_SLL_INT_MASK_REG_31_1_BITS_ARE_RESERVED_MASK    ((u32)0xFFFFFFFE)
#define BT_CONTROLLER_INT_MASK_SLL_INT_MASK_REG_31_1_BITS_ARE_RESERVED_LSB    1
#define BT_CONTROLLER_INT_MASK_SLL_INT_MASK_REG_31_1_BITS_ARE_RESERVED_WIDTH    ((u32)0x0000001F)
#define BT_CONTROLLER_INT_MASK_INT_MASK_REG_AUTH_PASS_OR_FAIL_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_INT_MASK_INT_MASK_REG_AUTH_PASS_OR_FAIL_POS    0

#define BT_CONTROLLER_INT_MASK_SLL_INT_MASK_REG_31_1_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_INT_MASK_INT_MASK_REG_AUTH_PASS_OR_FAIL_RST    0x0

static inline void bt_controller_int_mask_pack(struct cl_chip *chip, u32 sll_int_mask_reg_31_1_bits_are_reserved, u8 int_mask_reg_auth_pass_or_fail)
{
	ASSERT_ERR_CHIP((((u32)sll_int_mask_reg_31_1_bits_are_reserved << 1) & ~((u32)0xFFFFFFFE)) == 0);
	ASSERT_ERR_CHIP((((u32)int_mask_reg_auth_pass_or_fail << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INT_MASK_ADDR, ((u32)sll_int_mask_reg_31_1_bits_are_reserved << 1) | ((u32)int_mask_reg_auth_pass_or_fail << 0));
}

static inline void bt_controller_int_mask_unpack(struct cl_chip *chip, u32 *sll_int_mask_reg_31_1_bits_are_reserved, u8 *int_mask_reg_auth_pass_or_fail)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INT_MASK_ADDR);

	*sll_int_mask_reg_31_1_bits_are_reserved = (local_val & ((u32)0xFFFFFFFE)) >> 1;
	*int_mask_reg_auth_pass_or_fail = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u32 bt_controller_int_mask_sll_int_mask_reg_31_1_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INT_MASK_ADDR);

	return (u32)((local_val & ((u32)0xFFFFFFFE)) >> 1);
}

static inline u8 bt_controller_int_mask_int_mask_reg_auth_pass_or_fail_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INT_MASK_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_int_mask_int_mask_reg_auth_pass_or_fail_setf(struct cl_chip *chip, u8 intmaskregauthpassorfail)
{
	ASSERT_ERR_CHIP((((u32)intmaskregauthpassorfail << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INT_MASK_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INT_MASK_ADDR) & ~((u32)0x00000001)) | ((u32)intmaskregauthpassorfail << 0));
}

/**
 * @brief INT_STATUS register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:01 sll_int_status_reg_31_1_bits_are_reserved 0x0
 *    00    int_status_reg_auth_Pass_or_Fail 0
 * </pre>
 */
#define BT_CONTROLLER_INT_STATUS_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004A2C)
#define BT_CONTROLLER_INT_STATUS_OFFSET      0x00004A2C
#define BT_CONTROLLER_INT_STATUS_INDEX       0x0000128B
#define BT_CONTROLLER_INT_STATUS_RESET       0x00000000

static inline u32 bt_controller_int_status_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_INT_STATUS_ADDR);
}

static inline void bt_controller_int_status_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_INT_STATUS_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_INT_STATUS_SLL_INT_STATUS_REG_31_1_BITS_ARE_RESERVED_MASK    ((u32)0xFFFFFFFE)
#define BT_CONTROLLER_INT_STATUS_SLL_INT_STATUS_REG_31_1_BITS_ARE_RESERVED_LSB    1
#define BT_CONTROLLER_INT_STATUS_SLL_INT_STATUS_REG_31_1_BITS_ARE_RESERVED_WIDTH    ((u32)0x0000001F)
#define BT_CONTROLLER_INT_STATUS_INT_STATUS_REG_AUTH_PASS_OR_FAIL_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_INT_STATUS_INT_STATUS_REG_AUTH_PASS_OR_FAIL_POS    0

#define BT_CONTROLLER_INT_STATUS_SLL_INT_STATUS_REG_31_1_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_INT_STATUS_INT_STATUS_REG_AUTH_PASS_OR_FAIL_RST    0x0

static inline void bt_controller_int_status_pack(struct cl_chip *chip, u32 sll_int_status_reg_31_1_bits_are_reserved, u8 int_status_reg_auth_pass_or_fail)
{
	ASSERT_ERR_CHIP((((u32)sll_int_status_reg_31_1_bits_are_reserved << 1) & ~((u32)0xFFFFFFFE)) == 0);
	ASSERT_ERR_CHIP((((u32)int_status_reg_auth_pass_or_fail << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INT_STATUS_ADDR, ((u32)sll_int_status_reg_31_1_bits_are_reserved << 1) | ((u32)int_status_reg_auth_pass_or_fail << 0));
}

static inline void bt_controller_int_status_unpack(struct cl_chip *chip, u32 *sll_int_status_reg_31_1_bits_are_reserved, u8 *int_status_reg_auth_pass_or_fail)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INT_STATUS_ADDR);

	*sll_int_status_reg_31_1_bits_are_reserved = (local_val & ((u32)0xFFFFFFFE)) >> 1;
	*int_status_reg_auth_pass_or_fail = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u32 bt_controller_int_status_sll_int_status_reg_31_1_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INT_STATUS_ADDR);

	return (u32)((local_val & ((u32)0xFFFFFFFE)) >> 1);
}

static inline u8 bt_controller_int_status_int_status_reg_auth_pass_or_fail_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INT_STATUS_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_int_status_int_status_reg_auth_pass_or_fail_setf(struct cl_chip *chip, u8 intstatusregauthpassorfail)
{
	ASSERT_ERR_CHIP((((u32)intstatusregauthpassorfail << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INT_STATUS_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INT_STATUS_ADDR) & ~((u32)0x00000001)) | ((u32)intstatusregauthpassorfail << 0));
}

/**
 * @brief WHITELIST_FIFO register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 FIFO_containing_address_to_be_whitelisted 0x0
 * </pre>
 */
#define BT_CONTROLLER_WHITELIST_FIFO_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004B00)
#define BT_CONTROLLER_WHITELIST_FIFO_OFFSET      0x00004B00
#define BT_CONTROLLER_WHITELIST_FIFO_INDEX       0x000012C0
#define BT_CONTROLLER_WHITELIST_FIFO_RESET       0x00000000

static inline void bt_controller_whitelist_fifo_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_WHITELIST_FIFO_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_WHITELIST_FIFO_FIFO_CONTAINING_ADDRESS_TO_BE_WHITELISTED_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_WHITELIST_FIFO_FIFO_CONTAINING_ADDRESS_TO_BE_WHITELISTED_LSB    0
#define BT_CONTROLLER_WHITELIST_FIFO_FIFO_CONTAINING_ADDRESS_TO_BE_WHITELISTED_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_WHITELIST_FIFO_FIFO_CONTAINING_ADDRESS_TO_BE_WHITELISTED_RST    0x0

static inline void bt_controller_whitelist_fifo_fifo_containing_address_to_be_whitelisted_setf(struct cl_chip *chip, u32 fifocontainingaddresstobewhitelisted)
{
	ASSERT_ERR_CHIP((((u32)fifocontainingaddresstobewhitelisted << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_WHITELIST_FIFO_ADDR, (u32)fifocontainingaddresstobewhitelisted << 0);
}

/**
 * @brief WHITELIST_CONFIG_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:04 whitelist_config_reg_31_4_bits_are_reserved 0x0
 *    03:01 number_of_valid_entries   0x0
 *    00    Whitelist_Addr            0
 * </pre>
 */
#define BT_CONTROLLER_WHITELIST_CONFIG_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00004B04)
#define BT_CONTROLLER_WHITELIST_CONFIG_REG_OFFSET      0x00004B04
#define BT_CONTROLLER_WHITELIST_CONFIG_REG_INDEX       0x000012C1
#define BT_CONTROLLER_WHITELIST_CONFIG_REG_RESET       0x00000000

static inline u32 bt_controller_whitelist_config_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_WHITELIST_CONFIG_REG_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_WHITELIST_CONFIG_REG_WHITELIST_CONFIG_REG_31_4_BITS_ARE_RESERVED_MASK    ((u32)0xFFFFFFF0)
#define BT_CONTROLLER_WHITELIST_CONFIG_REG_WHITELIST_CONFIG_REG_31_4_BITS_ARE_RESERVED_LSB    4
#define BT_CONTROLLER_WHITELIST_CONFIG_REG_WHITELIST_CONFIG_REG_31_4_BITS_ARE_RESERVED_WIDTH    ((u32)0x0000001C)
#define BT_CONTROLLER_WHITELIST_CONFIG_REG_NUMBER_OF_VALID_ENTRIES_MASK    ((u32)0x0000000E)
#define BT_CONTROLLER_WHITELIST_CONFIG_REG_NUMBER_OF_VALID_ENTRIES_LSB    1
#define BT_CONTROLLER_WHITELIST_CONFIG_REG_NUMBER_OF_VALID_ENTRIES_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_WHITELIST_CONFIG_REG_WHITELIST_ADDR_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_WHITELIST_CONFIG_REG_WHITELIST_ADDR_POS    0

#define BT_CONTROLLER_WHITELIST_CONFIG_REG_WHITELIST_CONFIG_REG_31_4_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_WHITELIST_CONFIG_REG_NUMBER_OF_VALID_ENTRIES_RST    0x0
#define BT_CONTROLLER_WHITELIST_CONFIG_REG_WHITELIST_ADDR_RST    0x0

static inline void bt_controller_whitelist_config_reg_unpack(struct cl_chip *chip, u32 *whitelist_config_reg_31_4_bits_are_reserved, u8 *number_of_valid_entries, u8 *whitelist_addr)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_WHITELIST_CONFIG_REG_ADDR);

	*whitelist_config_reg_31_4_bits_are_reserved = (local_val & ((u32)0xFFFFFFF0)) >> 4;
	*number_of_valid_entries = (local_val & ((u32)0x0000000E)) >> 1;
	*whitelist_addr = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u32 bt_controller_whitelist_config_reg_whitelist_config_reg_31_4_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_WHITELIST_CONFIG_REG_ADDR);

	return (u32)((local_val & ((u32)0xFFFFFFF0)) >> 4);
}

static inline u8 bt_controller_whitelist_config_reg_number_of_valid_entries_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_WHITELIST_CONFIG_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000000E)) >> 1);
}

static inline u8 bt_controller_whitelist_config_reg_whitelist_addr_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_WHITELIST_CONFIG_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

/**
 * @brief COMMAND_REGISTER register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:08 command_reg_31_to_8_bits_are_reserved 0x0
 *    07:00 Command_Opcode            0x0
 * </pre>
 */
#define BT_CONTROLLER_COMMAND_REGISTER_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005000)
#define BT_CONTROLLER_COMMAND_REGISTER_OFFSET      0x00005000
#define BT_CONTROLLER_COMMAND_REGISTER_INDEX       0x00001400
#define BT_CONTROLLER_COMMAND_REGISTER_RESET       0x00000000

static inline u32 bt_controller_command_register_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_COMMAND_REGISTER_ADDR);
}

static inline void bt_controller_command_register_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_COMMAND_REGISTER_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_COMMAND_REGISTER_COMMAND_REG_31_TO_8_BITS_ARE_RESERVED_MASK    ((u32)0xFFFFFF00)
#define BT_CONTROLLER_COMMAND_REGISTER_COMMAND_REG_31_TO_8_BITS_ARE_RESERVED_LSB    8
#define BT_CONTROLLER_COMMAND_REGISTER_COMMAND_REG_31_TO_8_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000018)
#define BT_CONTROLLER_COMMAND_REGISTER_COMMAND_OPCODE_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_COMMAND_REGISTER_COMMAND_OPCODE_LSB    0
#define BT_CONTROLLER_COMMAND_REGISTER_COMMAND_OPCODE_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_COMMAND_REGISTER_COMMAND_REG_31_TO_8_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_COMMAND_REGISTER_COMMAND_OPCODE_RST    0x0

static inline void bt_controller_command_register_pack(struct cl_chip *chip, u32 command_reg_31_to_8_bits_are_reserved, u8 command_opcode)
{
	ASSERT_ERR_CHIP((((u32)command_reg_31_to_8_bits_are_reserved << 8) & ~((u32)0xFFFFFF00)) == 0);
	ASSERT_ERR_CHIP((((u32)command_opcode << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_COMMAND_REGISTER_ADDR, ((u32)command_reg_31_to_8_bits_are_reserved << 8) | ((u32)command_opcode << 0));
}

static inline void bt_controller_command_register_unpack(struct cl_chip *chip, u32 *command_reg_31_to_8_bits_are_reserved, u8 *command_opcode)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_COMMAND_REGISTER_ADDR);

	*command_reg_31_to_8_bits_are_reserved = (local_val & ((u32)0xFFFFFF00)) >> 8;
	*command_opcode = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u32 bt_controller_command_register_command_reg_31_to_8_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_COMMAND_REGISTER_ADDR);

	return (u32)((local_val & ((u32)0xFFFFFF00)) >> 8);
}

static inline void bt_controller_command_register_command_opcode_setf(struct cl_chip *chip, u8 commandopcode)
{
	ASSERT_ERR_CHIP((((u32)commandopcode << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_COMMAND_REGISTER_ADDR, (cl_reg_read(chip, BT_CONTROLLER_COMMAND_REGISTER_ADDR) & ~((u32)0x000000FF)) | ((u32)commandopcode << 0));
}

/**
 * @brief TX_CONFIG_1_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:30 tx_config1_reg_31_to_30_bits_are_reserved 0x0
 *    29:24 Encryption_start_offset_in_micro_seconds 0x00
 *    23:19 tx_config1_reg_23_to_19_bits_are_reserved 0x0
 *    18:16 TX_Buffer_Index_18_downto_16 0x0
 *    15    TX_CRC_Enable             1
 *    14    Encryption_Enable         0
 *    13    tx_config1_reg_13_bit_is_reserved 0
 *    12    tx_Direction_Bit          0
 *    11    tx_whitening_enable       1
 *    10    tx_Auto_Ack_Enable        0
 *    09:03 sll_TX_Channel            0x0
 *    02:00 TX_PHY                    0x0
 * </pre>
 */
#define BT_CONTROLLER_TX_CONFIG_1_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005004)
#define BT_CONTROLLER_TX_CONFIG_1_REG_OFFSET      0x00005004
#define BT_CONTROLLER_TX_CONFIG_1_REG_INDEX       0x00001401
#define BT_CONTROLLER_TX_CONFIG_1_REG_RESET       0x00008800

static inline u32 bt_controller_tx_config_1_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TX_CONFIG_1_REG_ADDR);
}

static inline void bt_controller_tx_config_1_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TX_CONFIG_1_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TX_CONFIG_1_REG_TX_CONFIG_1_REG_31_TO_30_BITS_ARE_RESERVED_MASK    ((u32)0xC0000000)
#define BT_CONTROLLER_TX_CONFIG_1_REG_TX_CONFIG_1_REG_31_TO_30_BITS_ARE_RESERVED_LSB    30
#define BT_CONTROLLER_TX_CONFIG_1_REG_TX_CONFIG_1_REG_31_TO_30_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_TX_CONFIG_1_REG_ENCRYPTION_START_OFFSET_IN_MICRO_SECONDS_MASK    ((u32)0x3F000000)
#define BT_CONTROLLER_TX_CONFIG_1_REG_ENCRYPTION_START_OFFSET_IN_MICRO_SECONDS_LSB    24
#define BT_CONTROLLER_TX_CONFIG_1_REG_ENCRYPTION_START_OFFSET_IN_MICRO_SECONDS_WIDTH    ((u32)0x00000006)
#define BT_CONTROLLER_TX_CONFIG_1_REG_TX_CONFIG_1_REG_23_TO_19_BITS_ARE_RESERVED_MASK    ((u32)0x00F80000)
#define BT_CONTROLLER_TX_CONFIG_1_REG_TX_CONFIG_1_REG_23_TO_19_BITS_ARE_RESERVED_LSB    19
#define BT_CONTROLLER_TX_CONFIG_1_REG_TX_CONFIG_1_REG_23_TO_19_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000005)
#define BT_CONTROLLER_TX_CONFIG_1_REG_TX_BUFFER_INDEX_18_DOWNTO_16_MASK    ((u32)0x00070000)
#define BT_CONTROLLER_TX_CONFIG_1_REG_TX_BUFFER_INDEX_18_DOWNTO_16_LSB    16
#define BT_CONTROLLER_TX_CONFIG_1_REG_TX_BUFFER_INDEX_18_DOWNTO_16_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_TX_CONFIG_1_REG_TX_CRC_ENABLE_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_TX_CONFIG_1_REG_TX_CRC_ENABLE_POS    15
#define BT_CONTROLLER_TX_CONFIG_1_REG_ENCRYPTION_ENABLE_BIT    ((u32)0x00004000)
#define BT_CONTROLLER_TX_CONFIG_1_REG_ENCRYPTION_ENABLE_POS    14
#define BT_CONTROLLER_TX_CONFIG_1_REG_TX_CONFIG_1_REG_13_BIT_IS_RESERVED_BIT    ((u32)0x00002000)
#define BT_CONTROLLER_TX_CONFIG_1_REG_TX_CONFIG_1_REG_13_BIT_IS_RESERVED_POS    13
#define BT_CONTROLLER_TX_CONFIG_1_REG_TX_DIRECTION_BIT_BIT    ((u32)0x00001000)
#define BT_CONTROLLER_TX_CONFIG_1_REG_TX_DIRECTION_BIT_POS    12
#define BT_CONTROLLER_TX_CONFIG_1_REG_TX_WHITENING_ENABLE_BIT    ((u32)0x00000800)
#define BT_CONTROLLER_TX_CONFIG_1_REG_TX_WHITENING_ENABLE_POS    11
#define BT_CONTROLLER_TX_CONFIG_1_REG_TX_AUTO_ACK_ENABLE_BIT    ((u32)0x00000400)
#define BT_CONTROLLER_TX_CONFIG_1_REG_TX_AUTO_ACK_ENABLE_POS    10
#define BT_CONTROLLER_TX_CONFIG_1_REG_SLL_TX_CHANNEL_MASK    ((u32)0x000003F8)
#define BT_CONTROLLER_TX_CONFIG_1_REG_SLL_TX_CHANNEL_LSB    3
#define BT_CONTROLLER_TX_CONFIG_1_REG_SLL_TX_CHANNEL_WIDTH    ((u32)0x00000007)
#define BT_CONTROLLER_TX_CONFIG_1_REG_TX_PHY_MASK    ((u32)0x00000007)
#define BT_CONTROLLER_TX_CONFIG_1_REG_TX_PHY_LSB    0
#define BT_CONTROLLER_TX_CONFIG_1_REG_TX_PHY_WIDTH    ((u32)0x00000003)

#define BT_CONTROLLER_TX_CONFIG_1_REG_TX_CONFIG_1_REG_31_TO_30_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TX_CONFIG_1_REG_ENCRYPTION_START_OFFSET_IN_MICRO_SECONDS_RST    0x00
#define BT_CONTROLLER_TX_CONFIG_1_REG_TX_CONFIG_1_REG_23_TO_19_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TX_CONFIG_1_REG_TX_BUFFER_INDEX_18_DOWNTO_16_RST    0x0
#define BT_CONTROLLER_TX_CONFIG_1_REG_TX_CRC_ENABLE_RST    0x1
#define BT_CONTROLLER_TX_CONFIG_1_REG_ENCRYPTION_ENABLE_RST    0x0
#define BT_CONTROLLER_TX_CONFIG_1_REG_TX_CONFIG_1_REG_13_BIT_IS_RESERVED_RST    0x0
#define BT_CONTROLLER_TX_CONFIG_1_REG_TX_DIRECTION_BIT_RST    0x0
#define BT_CONTROLLER_TX_CONFIG_1_REG_TX_WHITENING_ENABLE_RST    0x1
#define BT_CONTROLLER_TX_CONFIG_1_REG_TX_AUTO_ACK_ENABLE_RST    0x0
#define BT_CONTROLLER_TX_CONFIG_1_REG_SLL_TX_CHANNEL_RST    0x0
#define BT_CONTROLLER_TX_CONFIG_1_REG_TX_PHY_RST    0x0

static inline void bt_controller_tx_config_1_reg_pack(struct cl_chip *chip, u8 tx_config1_reg_31_to_30_bits_are_reserved, u8 encryption_start_offset_in_micro_seconds, u8 tx_config1_reg_23_to_19_bits_are_reserved, u8 tx_buffer_index_18_downto_16, u8 tx_crc_enable, u8 encryption_enable, u8 tx_config1_reg_13_bit_is_reserved, u8 tx_direction_bit, u8 tx_whitening_enable, u8 tx_auto_ack_enable, u8 sll_tx_channel, u8 tx_phy)
{
	ASSERT_ERR_CHIP((((u32)tx_config1_reg_31_to_30_bits_are_reserved << 30) & ~((u32)0xC0000000)) == 0);
	ASSERT_ERR_CHIP((((u32)encryption_start_offset_in_micro_seconds << 24) & ~((u32)0x3F000000)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_config1_reg_23_to_19_bits_are_reserved << 19) & ~((u32)0x00F80000)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_buffer_index_18_downto_16 << 16) & ~((u32)0x00070000)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_crc_enable << 15) & ~((u32)0x00008000)) == 0);
	ASSERT_ERR_CHIP((((u32)encryption_enable << 14) & ~((u32)0x00004000)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_config1_reg_13_bit_is_reserved << 13) & ~((u32)0x00002000)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_direction_bit << 12) & ~((u32)0x00001000)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_whitening_enable << 11) & ~((u32)0x00000800)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_auto_ack_enable << 10) & ~((u32)0x00000400)) == 0);
	ASSERT_ERR_CHIP((((u32)sll_tx_channel << 3) & ~((u32)0x000003F8)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_phy << 0) & ~((u32)0x00000007)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TX_CONFIG_1_REG_ADDR, ((u32)tx_config1_reg_31_to_30_bits_are_reserved << 30) | ((u32)encryption_start_offset_in_micro_seconds << 24) | ((u32)tx_config1_reg_23_to_19_bits_are_reserved << 19) | ((u32)tx_buffer_index_18_downto_16 << 16) | ((u32)tx_crc_enable << 15) | ((u32)encryption_enable << 14) | ((u32)tx_config1_reg_13_bit_is_reserved << 13) | ((u32)tx_direction_bit << 12) | ((u32)tx_whitening_enable << 11) | ((u32)tx_auto_ack_enable << 10) | ((u32)sll_tx_channel << 3) | ((u32)tx_phy << 0));
}

static inline void bt_controller_tx_config_1_reg_unpack(struct cl_chip *chip, u8 *tx_config1_reg_31_to_30_bits_are_reserved, u8 *encryption_start_offset_in_micro_seconds, u8 *tx_config1_reg_23_to_19_bits_are_reserved, u8 *tx_buffer_index_18_downto_16, u8 *tx_crc_enable, u8 *encryption_enable, u8 *tx_config1_reg_13_bit_is_reserved, u8 *tx_direction_bit, u8 *tx_whitening_enable, u8 *tx_auto_ack_enable, u8 *sll_tx_channel, u8 *tx_phy)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TX_CONFIG_1_REG_ADDR);

	*tx_config1_reg_31_to_30_bits_are_reserved = (local_val & ((u32)0xC0000000)) >> 30;
	*encryption_start_offset_in_micro_seconds = (local_val & ((u32)0x3F000000)) >> 24;
	*tx_config1_reg_23_to_19_bits_are_reserved = (local_val & ((u32)0x00F80000)) >> 19;
	*tx_buffer_index_18_downto_16 = (local_val & ((u32)0x00070000)) >> 16;
	*tx_crc_enable = (local_val & ((u32)0x00008000)) >> 15;
	*encryption_enable = (local_val & ((u32)0x00004000)) >> 14;
	*tx_config1_reg_13_bit_is_reserved = (local_val & ((u32)0x00002000)) >> 13;
	*tx_direction_bit = (local_val & ((u32)0x00001000)) >> 12;
	*tx_whitening_enable = (local_val & ((u32)0x00000800)) >> 11;
	*tx_auto_ack_enable = (local_val & ((u32)0x00000400)) >> 10;
	*sll_tx_channel = (local_val & ((u32)0x000003F8)) >> 3;
	*tx_phy = (local_val & ((u32)0x00000007)) >> 0;
}

static inline u8 bt_controller_tx_config_1_reg_tx_config_1_reg_31_to_30_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TX_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0xC0000000)) >> 30);
}

static inline u8 bt_controller_tx_config_1_reg_encryption_start_offset_in_micro_seconds_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TX_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x3F000000)) >> 24);
}

static inline u8 bt_controller_tx_config_1_reg_tx_config_1_reg_23_to_19_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TX_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x00F80000)) >> 19);
}

static inline u8 bt_controller_tx_config_1_reg_tx_buffer_index_18_downto_16_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TX_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x00070000)) >> 16);
}

static inline void bt_controller_tx_config_1_reg_tx_buffer_index_18_downto_16_setf(struct cl_chip *chip, u8 txbufferindex18downto16)
{
	ASSERT_ERR_CHIP((((u32)txbufferindex18downto16 << 16) & ~((u32)0x00070000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TX_CONFIG_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TX_CONFIG_1_REG_ADDR) & ~((u32)0x00070000)) | ((u32)txbufferindex18downto16 << 16));
}

static inline u8 bt_controller_tx_config_1_reg_tx_crc_enable_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TX_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline void bt_controller_tx_config_1_reg_tx_crc_enable_setf(struct cl_chip *chip, u8 txcrcenable)
{
	ASSERT_ERR_CHIP((((u32)txcrcenable << 15) & ~((u32)0x00008000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TX_CONFIG_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TX_CONFIG_1_REG_ADDR) & ~((u32)0x00008000)) | ((u32)txcrcenable << 15));
}

static inline u8 bt_controller_tx_config_1_reg_encryption_enable_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TX_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x00004000)) >> 14);
}

static inline void bt_controller_tx_config_1_reg_encryption_enable_setf(struct cl_chip *chip, u8 encryptionenable)
{
	ASSERT_ERR_CHIP((((u32)encryptionenable << 14) & ~((u32)0x00004000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TX_CONFIG_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TX_CONFIG_1_REG_ADDR) & ~((u32)0x00004000)) | ((u32)encryptionenable << 14));
}

static inline u8 bt_controller_tx_config_1_reg_tx_config_1_reg_13_bit_is_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TX_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x00002000)) >> 13);
}

static inline u8 bt_controller_tx_config_1_reg_tx_direction_bit_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TX_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x00001000)) >> 12);
}

static inline void bt_controller_tx_config_1_reg_tx_direction_bit_setf(struct cl_chip *chip, u8 txdirectionbit)
{
	ASSERT_ERR_CHIP((((u32)txdirectionbit << 12) & ~((u32)0x00001000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TX_CONFIG_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TX_CONFIG_1_REG_ADDR) & ~((u32)0x00001000)) | ((u32)txdirectionbit << 12));
}

static inline u8 bt_controller_tx_config_1_reg_tx_whitening_enable_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TX_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000800)) >> 11);
}

static inline void bt_controller_tx_config_1_reg_tx_whitening_enable_setf(struct cl_chip *chip, u8 txwhiteningenable)
{
	ASSERT_ERR_CHIP((((u32)txwhiteningenable << 11) & ~((u32)0x00000800)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TX_CONFIG_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TX_CONFIG_1_REG_ADDR) & ~((u32)0x00000800)) | ((u32)txwhiteningenable << 11));
}

static inline u8 bt_controller_tx_config_1_reg_tx_auto_ack_enable_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TX_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000400)) >> 10);
}

static inline void bt_controller_tx_config_1_reg_tx_auto_ack_enable_setf(struct cl_chip *chip, u8 txautoackenable)
{
	ASSERT_ERR_CHIP((((u32)txautoackenable << 10) & ~((u32)0x00000400)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TX_CONFIG_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TX_CONFIG_1_REG_ADDR) & ~((u32)0x00000400)) | ((u32)txautoackenable << 10));
}

static inline u8 bt_controller_tx_config_1_reg_sll_tx_channel_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TX_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x000003F8)) >> 3);
}

static inline void bt_controller_tx_config_1_reg_sll_tx_channel_setf(struct cl_chip *chip, u8 slltxchannel)
{
	ASSERT_ERR_CHIP((((u32)slltxchannel << 3) & ~((u32)0x000003F8)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TX_CONFIG_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TX_CONFIG_1_REG_ADDR) & ~((u32)0x000003F8)) | ((u32)slltxchannel << 3));
}

static inline u8 bt_controller_tx_config_1_reg_tx_phy_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TX_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000007)) >> 0);
}

static inline void bt_controller_tx_config_1_reg_tx_phy_setf(struct cl_chip *chip, u8 txphy)
{
	ASSERT_ERR_CHIP((((u32)txphy << 0) & ~((u32)0x00000007)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TX_CONFIG_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TX_CONFIG_1_REG_ADDR) & ~((u32)0x00000007)) | ((u32)txphy << 0));
}

/**
 * @brief TX_CONFIG_2_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:16 tx_confi2_reg_31_to_16_bits_are_reserved 0x0
 *    15:08 tx_CTE_Duration           0x0
 *    07:01 tx_confi2_reg_7_to_1_bits_are_reserved 0x0
 *    00    tx_CTE_Enable             0
 * </pre>
 */
#define BT_CONTROLLER_TX_CONFIG_2_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005008)
#define BT_CONTROLLER_TX_CONFIG_2_REG_OFFSET      0x00005008
#define BT_CONTROLLER_TX_CONFIG_2_REG_INDEX       0x00001402
#define BT_CONTROLLER_TX_CONFIG_2_REG_RESET       0x00000000

static inline u32 bt_controller_tx_config_2_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TX_CONFIG_2_REG_ADDR);
}

static inline void bt_controller_tx_config_2_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_TX_CONFIG_2_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_TX_CONFIG_2_REG_TX_CONFI_2_REG_31_TO_16_BITS_ARE_RESERVED_MASK    ((u32)0xFFFF0000)
#define BT_CONTROLLER_TX_CONFIG_2_REG_TX_CONFI_2_REG_31_TO_16_BITS_ARE_RESERVED_LSB    16
#define BT_CONTROLLER_TX_CONFIG_2_REG_TX_CONFI_2_REG_31_TO_16_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000010)
#define BT_CONTROLLER_TX_CONFIG_2_REG_TX_CTE_DURATION_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_TX_CONFIG_2_REG_TX_CTE_DURATION_LSB    8
#define BT_CONTROLLER_TX_CONFIG_2_REG_TX_CTE_DURATION_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_TX_CONFIG_2_REG_TX_CONFI_2_REG_7_TO_1_BITS_ARE_RESERVED_MASK    ((u32)0x000000FE)
#define BT_CONTROLLER_TX_CONFIG_2_REG_TX_CONFI_2_REG_7_TO_1_BITS_ARE_RESERVED_LSB    1
#define BT_CONTROLLER_TX_CONFIG_2_REG_TX_CONFI_2_REG_7_TO_1_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000007)
#define BT_CONTROLLER_TX_CONFIG_2_REG_TX_CTE_ENABLE_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_TX_CONFIG_2_REG_TX_CTE_ENABLE_POS    0

#define BT_CONTROLLER_TX_CONFIG_2_REG_TX_CONFI_2_REG_31_TO_16_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TX_CONFIG_2_REG_TX_CTE_DURATION_RST    0x0
#define BT_CONTROLLER_TX_CONFIG_2_REG_TX_CONFI_2_REG_7_TO_1_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_TX_CONFIG_2_REG_TX_CTE_ENABLE_RST    0x0

static inline void bt_controller_tx_config_2_reg_pack(struct cl_chip *chip, u16 tx_confi2_reg_31_to_16_bits_are_reserved, u8 tx_cte_duration, u8 tx_confi2_reg_7_to_1_bits_are_reserved, u8 tx_cte_enable)
{
	ASSERT_ERR_CHIP((((u32)tx_confi2_reg_31_to_16_bits_are_reserved << 16) & ~((u32)0xFFFF0000)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_cte_duration << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_confi2_reg_7_to_1_bits_are_reserved << 1) & ~((u32)0x000000FE)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_cte_enable << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TX_CONFIG_2_REG_ADDR, ((u32)tx_confi2_reg_31_to_16_bits_are_reserved << 16) | ((u32)tx_cte_duration << 8) | ((u32)tx_confi2_reg_7_to_1_bits_are_reserved << 1) | ((u32)tx_cte_enable << 0));
}

static inline void bt_controller_tx_config_2_reg_unpack(struct cl_chip *chip, u16 *tx_confi2_reg_31_to_16_bits_are_reserved, u8 *tx_cte_duration, u8 *tx_confi2_reg_7_to_1_bits_are_reserved, u8 *tx_cte_enable)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TX_CONFIG_2_REG_ADDR);

	*tx_confi2_reg_31_to_16_bits_are_reserved = (local_val & ((u32)0xFFFF0000)) >> 16;
	*tx_cte_duration = (local_val & ((u32)0x0000FF00)) >> 8;
	*tx_confi2_reg_7_to_1_bits_are_reserved = (local_val & ((u32)0x000000FE)) >> 1;
	*tx_cte_enable = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u16 bt_controller_tx_config_2_reg_tx_confi_2_reg_31_to_16_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TX_CONFIG_2_REG_ADDR);

	return (u16)((local_val & ((u32)0xFFFF0000)) >> 16);
}

static inline u8 bt_controller_tx_config_2_reg_tx_cte_duration_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TX_CONFIG_2_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_tx_config_2_reg_tx_cte_duration_setf(struct cl_chip *chip, u8 txcteduration)
{
	ASSERT_ERR_CHIP((((u32)txcteduration << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TX_CONFIG_2_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TX_CONFIG_2_REG_ADDR) & ~((u32)0x0000FF00)) | ((u32)txcteduration << 8));
}

static inline u8 bt_controller_tx_config_2_reg_tx_confi_2_reg_7_to_1_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TX_CONFIG_2_REG_ADDR);

	return (u8)((local_val & ((u32)0x000000FE)) >> 1);
}

static inline u8 bt_controller_tx_config_2_reg_tx_cte_enable_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TX_CONFIG_2_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_tx_config_2_reg_tx_cte_enable_setf(struct cl_chip *chip, u8 txcteenable)
{
	ASSERT_ERR_CHIP((((u32)txcteenable << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_TX_CONFIG_2_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_TX_CONFIG_2_REG_ADDR) & ~((u32)0x00000001)) | ((u32)txcteenable << 0));
}

/**
 * @brief RX_CONFIG_1_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:17 Rxconfi1_reg_31_17_bits_are_reserved 0x0
 *    16    Receive_Byte_count_enable 0
 *    15    rx_config1_reg_15bit_is_not_used 1
 *    14    On_the_fly_decryption_Enable 0
 *    13    rx_config1_reg_13_bit_is_reserved 0
 *    12    rx_Direction_Bit          0
 *    11    rx_Whitening_Enable       1
 *    10    rx_Auto_Ack_Enable        0
 *    09:03 sll_RX_Channel            0x0
 *    02:00 RX_PHY                    0x0
 * </pre>
 */
#define BT_CONTROLLER_RX_CONFIG_1_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000500C)
#define BT_CONTROLLER_RX_CONFIG_1_REG_OFFSET      0x0000500C
#define BT_CONTROLLER_RX_CONFIG_1_REG_INDEX       0x00001403
#define BT_CONTROLLER_RX_CONFIG_1_REG_RESET       0x00008800

static inline u32 bt_controller_rx_config_1_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RX_CONFIG_1_REG_ADDR);
}

static inline void bt_controller_rx_config_1_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RX_CONFIG_1_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RX_CONFIG_1_REG_RXCONFI_1_REG_31_17_BITS_ARE_RESERVED_MASK    ((u32)0xFFFE0000)
#define BT_CONTROLLER_RX_CONFIG_1_REG_RXCONFI_1_REG_31_17_BITS_ARE_RESERVED_LSB    17
#define BT_CONTROLLER_RX_CONFIG_1_REG_RXCONFI_1_REG_31_17_BITS_ARE_RESERVED_WIDTH    ((u32)0x0000000F)
#define BT_CONTROLLER_RX_CONFIG_1_REG_RECEIVE_BYTE_COUNT_ENABLE_BIT    ((u32)0x00010000)
#define BT_CONTROLLER_RX_CONFIG_1_REG_RECEIVE_BYTE_COUNT_ENABLE_POS    16
#define BT_CONTROLLER_RX_CONFIG_1_REG_RX_CONFIG_1_REG_15_BIT_IS_NOT_USED_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_RX_CONFIG_1_REG_RX_CONFIG_1_REG_15_BIT_IS_NOT_USED_POS    15
#define BT_CONTROLLER_RX_CONFIG_1_REG_ON_THE_FLY_DECRYPTION_ENABLE_BIT    ((u32)0x00004000)
#define BT_CONTROLLER_RX_CONFIG_1_REG_ON_THE_FLY_DECRYPTION_ENABLE_POS    14
#define BT_CONTROLLER_RX_CONFIG_1_REG_RX_CONFIG_1_REG_13_BIT_IS_RESERVED_BIT    ((u32)0x00002000)
#define BT_CONTROLLER_RX_CONFIG_1_REG_RX_CONFIG_1_REG_13_BIT_IS_RESERVED_POS    13
#define BT_CONTROLLER_RX_CONFIG_1_REG_RX_DIRECTION_BIT_BIT    ((u32)0x00001000)
#define BT_CONTROLLER_RX_CONFIG_1_REG_RX_DIRECTION_BIT_POS    12
#define BT_CONTROLLER_RX_CONFIG_1_REG_RX_WHITENING_ENABLE_BIT    ((u32)0x00000800)
#define BT_CONTROLLER_RX_CONFIG_1_REG_RX_WHITENING_ENABLE_POS    11
#define BT_CONTROLLER_RX_CONFIG_1_REG_RX_AUTO_ACK_ENABLE_BIT    ((u32)0x00000400)
#define BT_CONTROLLER_RX_CONFIG_1_REG_RX_AUTO_ACK_ENABLE_POS    10
#define BT_CONTROLLER_RX_CONFIG_1_REG_SLL_RX_CHANNEL_MASK    ((u32)0x000003F8)
#define BT_CONTROLLER_RX_CONFIG_1_REG_SLL_RX_CHANNEL_LSB    3
#define BT_CONTROLLER_RX_CONFIG_1_REG_SLL_RX_CHANNEL_WIDTH    ((u32)0x00000007)
#define BT_CONTROLLER_RX_CONFIG_1_REG_RX_PHY_MASK    ((u32)0x00000007)
#define BT_CONTROLLER_RX_CONFIG_1_REG_RX_PHY_LSB    0
#define BT_CONTROLLER_RX_CONFIG_1_REG_RX_PHY_WIDTH    ((u32)0x00000003)

#define BT_CONTROLLER_RX_CONFIG_1_REG_RXCONFI_1_REG_31_17_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_RX_CONFIG_1_REG_RECEIVE_BYTE_COUNT_ENABLE_RST    0x0
#define BT_CONTROLLER_RX_CONFIG_1_REG_RX_CONFIG_1_REG_15_BIT_IS_NOT_USED_RST    0x1
#define BT_CONTROLLER_RX_CONFIG_1_REG_ON_THE_FLY_DECRYPTION_ENABLE_RST    0x0
#define BT_CONTROLLER_RX_CONFIG_1_REG_RX_CONFIG_1_REG_13_BIT_IS_RESERVED_RST    0x0
#define BT_CONTROLLER_RX_CONFIG_1_REG_RX_DIRECTION_BIT_RST    0x0
#define BT_CONTROLLER_RX_CONFIG_1_REG_RX_WHITENING_ENABLE_RST    0x1
#define BT_CONTROLLER_RX_CONFIG_1_REG_RX_AUTO_ACK_ENABLE_RST    0x0
#define BT_CONTROLLER_RX_CONFIG_1_REG_SLL_RX_CHANNEL_RST    0x0
#define BT_CONTROLLER_RX_CONFIG_1_REG_RX_PHY_RST    0x0

static inline void bt_controller_rx_config_1_reg_pack(struct cl_chip *chip, u16 rxconfi1_reg_31_17_bits_are_reserved, u8 receive_byte_count_enable, u8 rx_config1_reg_15bit_is_not_used, u8 on_the_fly_decryption_enable, u8 rx_config1_reg_13_bit_is_reserved, u8 rx_direction_bit, u8 rx_whitening_enable, u8 rx_auto_ack_enable, u8 sll_rx_channel, u8 rx_phy)
{
	ASSERT_ERR_CHIP((((u32)rxconfi1_reg_31_17_bits_are_reserved << 17) & ~((u32)0xFFFE0000)) == 0);
	ASSERT_ERR_CHIP((((u32)receive_byte_count_enable << 16) & ~((u32)0x00010000)) == 0);
	ASSERT_ERR_CHIP((((u32)rx_config1_reg_15bit_is_not_used << 15) & ~((u32)0x00008000)) == 0);
	ASSERT_ERR_CHIP((((u32)on_the_fly_decryption_enable << 14) & ~((u32)0x00004000)) == 0);
	ASSERT_ERR_CHIP((((u32)rx_config1_reg_13_bit_is_reserved << 13) & ~((u32)0x00002000)) == 0);
	ASSERT_ERR_CHIP((((u32)rx_direction_bit << 12) & ~((u32)0x00001000)) == 0);
	ASSERT_ERR_CHIP((((u32)rx_whitening_enable << 11) & ~((u32)0x00000800)) == 0);
	ASSERT_ERR_CHIP((((u32)rx_auto_ack_enable << 10) & ~((u32)0x00000400)) == 0);
	ASSERT_ERR_CHIP((((u32)sll_rx_channel << 3) & ~((u32)0x000003F8)) == 0);
	ASSERT_ERR_CHIP((((u32)rx_phy << 0) & ~((u32)0x00000007)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RX_CONFIG_1_REG_ADDR, ((u32)rxconfi1_reg_31_17_bits_are_reserved << 17) | ((u32)receive_byte_count_enable << 16) | ((u32)rx_config1_reg_15bit_is_not_used << 15) | ((u32)on_the_fly_decryption_enable << 14) | ((u32)rx_config1_reg_13_bit_is_reserved << 13) | ((u32)rx_direction_bit << 12) | ((u32)rx_whitening_enable << 11) | ((u32)rx_auto_ack_enable << 10) | ((u32)sll_rx_channel << 3) | ((u32)rx_phy << 0));
}

static inline void bt_controller_rx_config_1_reg_unpack(struct cl_chip *chip, u16 *rxconfi1_reg_31_17_bits_are_reserved, u8 *receive_byte_count_enable, u8 *rx_config1_reg_15bit_is_not_used, u8 *on_the_fly_decryption_enable, u8 *rx_config1_reg_13_bit_is_reserved, u8 *rx_direction_bit, u8 *rx_whitening_enable, u8 *rx_auto_ack_enable, u8 *sll_rx_channel, u8 *rx_phy)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RX_CONFIG_1_REG_ADDR);

	*rxconfi1_reg_31_17_bits_are_reserved = (local_val & ((u32)0xFFFE0000)) >> 17;
	*receive_byte_count_enable = (local_val & ((u32)0x00010000)) >> 16;
	*rx_config1_reg_15bit_is_not_used = (local_val & ((u32)0x00008000)) >> 15;
	*on_the_fly_decryption_enable = (local_val & ((u32)0x00004000)) >> 14;
	*rx_config1_reg_13_bit_is_reserved = (local_val & ((u32)0x00002000)) >> 13;
	*rx_direction_bit = (local_val & ((u32)0x00001000)) >> 12;
	*rx_whitening_enable = (local_val & ((u32)0x00000800)) >> 11;
	*rx_auto_ack_enable = (local_val & ((u32)0x00000400)) >> 10;
	*sll_rx_channel = (local_val & ((u32)0x000003F8)) >> 3;
	*rx_phy = (local_val & ((u32)0x00000007)) >> 0;
}

static inline u16 bt_controller_rx_config_1_reg_rxconfi_1_reg_31_17_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RX_CONFIG_1_REG_ADDR);

	return (u16)((local_val & ((u32)0xFFFE0000)) >> 17);
}

static inline u8 bt_controller_rx_config_1_reg_receive_byte_count_enable_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RX_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x00010000)) >> 16);
}

static inline void bt_controller_rx_config_1_reg_receive_byte_count_enable_setf(struct cl_chip *chip, u8 receivebytecountenable)
{
	ASSERT_ERR_CHIP((((u32)receivebytecountenable << 16) & ~((u32)0x00010000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RX_CONFIG_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RX_CONFIG_1_REG_ADDR) & ~((u32)0x00010000)) | ((u32)receivebytecountenable << 16));
}

static inline u8 bt_controller_rx_config_1_reg_rx_config_1_reg_15_bit_is_not_used_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RX_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline void bt_controller_rx_config_1_reg_rx_config_1_reg_15_bit_is_not_used_setf(struct cl_chip *chip, u8 rxconfig1reg15bitisnotused)
{
	ASSERT_ERR_CHIP((((u32)rxconfig1reg15bitisnotused << 15) & ~((u32)0x00008000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RX_CONFIG_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RX_CONFIG_1_REG_ADDR) & ~((u32)0x00008000)) | ((u32)rxconfig1reg15bitisnotused << 15));
}

static inline u8 bt_controller_rx_config_1_reg_on_the_fly_decryption_enable_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RX_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x00004000)) >> 14);
}

static inline void bt_controller_rx_config_1_reg_on_the_fly_decryption_enable_setf(struct cl_chip *chip, u8 ontheflydecryptionenable)
{
	ASSERT_ERR_CHIP((((u32)ontheflydecryptionenable << 14) & ~((u32)0x00004000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RX_CONFIG_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RX_CONFIG_1_REG_ADDR) & ~((u32)0x00004000)) | ((u32)ontheflydecryptionenable << 14));
}

static inline u8 bt_controller_rx_config_1_reg_rx_config_1_reg_13_bit_is_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RX_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x00002000)) >> 13);
}

static inline u8 bt_controller_rx_config_1_reg_rx_direction_bit_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RX_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x00001000)) >> 12);
}

static inline void bt_controller_rx_config_1_reg_rx_direction_bit_setf(struct cl_chip *chip, u8 rxdirectionbit)
{
	ASSERT_ERR_CHIP((((u32)rxdirectionbit << 12) & ~((u32)0x00001000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RX_CONFIG_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RX_CONFIG_1_REG_ADDR) & ~((u32)0x00001000)) | ((u32)rxdirectionbit << 12));
}

static inline u8 bt_controller_rx_config_1_reg_rx_whitening_enable_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RX_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000800)) >> 11);
}

static inline void bt_controller_rx_config_1_reg_rx_whitening_enable_setf(struct cl_chip *chip, u8 rxwhiteningenable)
{
	ASSERT_ERR_CHIP((((u32)rxwhiteningenable << 11) & ~((u32)0x00000800)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RX_CONFIG_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RX_CONFIG_1_REG_ADDR) & ~((u32)0x00000800)) | ((u32)rxwhiteningenable << 11));
}

static inline u8 bt_controller_rx_config_1_reg_rx_auto_ack_enable_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RX_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000400)) >> 10);
}

static inline void bt_controller_rx_config_1_reg_rx_auto_ack_enable_setf(struct cl_chip *chip, u8 rxautoackenable)
{
	ASSERT_ERR_CHIP((((u32)rxautoackenable << 10) & ~((u32)0x00000400)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RX_CONFIG_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RX_CONFIG_1_REG_ADDR) & ~((u32)0x00000400)) | ((u32)rxautoackenable << 10));
}

static inline u8 bt_controller_rx_config_1_reg_sll_rx_channel_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RX_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x000003F8)) >> 3);
}

static inline void bt_controller_rx_config_1_reg_sll_rx_channel_setf(struct cl_chip *chip, u8 sllrxchannel)
{
	ASSERT_ERR_CHIP((((u32)sllrxchannel << 3) & ~((u32)0x000003F8)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RX_CONFIG_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RX_CONFIG_1_REG_ADDR) & ~((u32)0x000003F8)) | ((u32)sllrxchannel << 3));
}

static inline u8 bt_controller_rx_config_1_reg_rx_phy_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RX_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000007)) >> 0);
}

static inline void bt_controller_rx_config_1_reg_rx_phy_setf(struct cl_chip *chip, u8 rxphy)
{
	ASSERT_ERR_CHIP((((u32)rxphy << 0) & ~((u32)0x00000007)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RX_CONFIG_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RX_CONFIG_1_REG_ADDR) & ~((u32)0x00000007)) | ((u32)rxphy << 0));
}

/**
 * @brief RX_CONFIG_2_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:24 rx_config2_reg_31_to_24_bits_are_reserved 0x0
 *    23:16 rx_byte_int_level         0x0
 *    15:08 rx_CTE_Duration           0x0
 *    07    rx_CTE_enable             0
 *    06    rxconfig2_reg_6th_bit_is_reserved 0
 *    05    rxconfig2_reg_5th_bit_is_reserved 0
 *    04:00 rxconfig2_reg_4_0_bits_are_reserved 0x0
 * </pre>
 */
#define BT_CONTROLLER_RX_CONFIG_2_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005010)
#define BT_CONTROLLER_RX_CONFIG_2_REG_OFFSET      0x00005010
#define BT_CONTROLLER_RX_CONFIG_2_REG_INDEX       0x00001404
#define BT_CONTROLLER_RX_CONFIG_2_REG_RESET       0x00000000

static inline u32 bt_controller_rx_config_2_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RX_CONFIG_2_REG_ADDR);
}

static inline void bt_controller_rx_config_2_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RX_CONFIG_2_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RX_CONFIG_2_REG_RX_CONFIG_2_REG_31_TO_24_BITS_ARE_RESERVED_MASK    ((u32)0xFF000000)
#define BT_CONTROLLER_RX_CONFIG_2_REG_RX_CONFIG_2_REG_31_TO_24_BITS_ARE_RESERVED_LSB    24
#define BT_CONTROLLER_RX_CONFIG_2_REG_RX_CONFIG_2_REG_31_TO_24_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_RX_CONFIG_2_REG_RX_BYTE_INT_LEVEL_MASK    ((u32)0x00FF0000)
#define BT_CONTROLLER_RX_CONFIG_2_REG_RX_BYTE_INT_LEVEL_LSB    16
#define BT_CONTROLLER_RX_CONFIG_2_REG_RX_BYTE_INT_LEVEL_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_RX_CONFIG_2_REG_RX_CTE_DURATION_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_RX_CONFIG_2_REG_RX_CTE_DURATION_LSB    8
#define BT_CONTROLLER_RX_CONFIG_2_REG_RX_CTE_DURATION_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_RX_CONFIG_2_REG_RX_CTE_ENABLE_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_RX_CONFIG_2_REG_RX_CTE_ENABLE_POS    7
#define BT_CONTROLLER_RX_CONFIG_2_REG_RXCONFIG_2_REG_6_TH_BIT_IS_RESERVED_BIT    ((u32)0x00000040)
#define BT_CONTROLLER_RX_CONFIG_2_REG_RXCONFIG_2_REG_6_TH_BIT_IS_RESERVED_POS    6
#define BT_CONTROLLER_RX_CONFIG_2_REG_RXCONFIG_2_REG_5_TH_BIT_IS_RESERVED_BIT    ((u32)0x00000020)
#define BT_CONTROLLER_RX_CONFIG_2_REG_RXCONFIG_2_REG_5_TH_BIT_IS_RESERVED_POS    5
#define BT_CONTROLLER_RX_CONFIG_2_REG_RXCONFIG_2_REG_4_0_BITS_ARE_RESERVED_MASK    ((u32)0x0000001F)
#define BT_CONTROLLER_RX_CONFIG_2_REG_RXCONFIG_2_REG_4_0_BITS_ARE_RESERVED_LSB    0
#define BT_CONTROLLER_RX_CONFIG_2_REG_RXCONFIG_2_REG_4_0_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000005)

#define BT_CONTROLLER_RX_CONFIG_2_REG_RX_CONFIG_2_REG_31_TO_24_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_RX_CONFIG_2_REG_RX_BYTE_INT_LEVEL_RST    0x0
#define BT_CONTROLLER_RX_CONFIG_2_REG_RX_CTE_DURATION_RST    0x0
#define BT_CONTROLLER_RX_CONFIG_2_REG_RX_CTE_ENABLE_RST    0x0
#define BT_CONTROLLER_RX_CONFIG_2_REG_RXCONFIG_2_REG_6_TH_BIT_IS_RESERVED_RST    0x0
#define BT_CONTROLLER_RX_CONFIG_2_REG_RXCONFIG_2_REG_5_TH_BIT_IS_RESERVED_RST    0x0
#define BT_CONTROLLER_RX_CONFIG_2_REG_RXCONFIG_2_REG_4_0_BITS_ARE_RESERVED_RST    0x0

static inline void bt_controller_rx_config_2_reg_pack(struct cl_chip *chip, u8 rx_config2_reg_31_to_24_bits_are_reserved, u8 rx_byte_int_level, u8 rx_cte_duration, u8 rx_cte_enable, u8 rxconfig2_reg_6th_bit_is_reserved, u8 rxconfig2_reg_5th_bit_is_reserved, u8 rxconfig2_reg_4_0_bits_are_reserved)
{
	ASSERT_ERR_CHIP((((u32)rx_config2_reg_31_to_24_bits_are_reserved << 24) & ~((u32)0xFF000000)) == 0);
	ASSERT_ERR_CHIP((((u32)rx_byte_int_level << 16) & ~((u32)0x00FF0000)) == 0);
	ASSERT_ERR_CHIP((((u32)rx_cte_duration << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)rx_cte_enable << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)rxconfig2_reg_6th_bit_is_reserved << 6) & ~((u32)0x00000040)) == 0);
	ASSERT_ERR_CHIP((((u32)rxconfig2_reg_5th_bit_is_reserved << 5) & ~((u32)0x00000020)) == 0);
	ASSERT_ERR_CHIP((((u32)rxconfig2_reg_4_0_bits_are_reserved << 0) & ~((u32)0x0000001F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RX_CONFIG_2_REG_ADDR, ((u32)rx_config2_reg_31_to_24_bits_are_reserved << 24) | ((u32)rx_byte_int_level << 16) | ((u32)rx_cte_duration << 8) | ((u32)rx_cte_enable << 7) | ((u32)rxconfig2_reg_6th_bit_is_reserved << 6) | ((u32)rxconfig2_reg_5th_bit_is_reserved << 5) | ((u32)rxconfig2_reg_4_0_bits_are_reserved << 0));
}

static inline void bt_controller_rx_config_2_reg_unpack(struct cl_chip *chip, u8 *rx_config2_reg_31_to_24_bits_are_reserved, u8 *rx_byte_int_level, u8 *rx_cte_duration, u8 *rx_cte_enable, u8 *rxconfig2_reg_6th_bit_is_reserved, u8 *rxconfig2_reg_5th_bit_is_reserved, u8 *rxconfig2_reg_4_0_bits_are_reserved)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RX_CONFIG_2_REG_ADDR);

	*rx_config2_reg_31_to_24_bits_are_reserved = (local_val & ((u32)0xFF000000)) >> 24;
	*rx_byte_int_level = (local_val & ((u32)0x00FF0000)) >> 16;
	*rx_cte_duration = (local_val & ((u32)0x0000FF00)) >> 8;
	*rx_cte_enable = (local_val & ((u32)0x00000080)) >> 7;
	*rxconfig2_reg_6th_bit_is_reserved = (local_val & ((u32)0x00000040)) >> 6;
	*rxconfig2_reg_5th_bit_is_reserved = (local_val & ((u32)0x00000020)) >> 5;
	*rxconfig2_reg_4_0_bits_are_reserved = (local_val & ((u32)0x0000001F)) >> 0;
}

static inline u8 bt_controller_rx_config_2_reg_rx_config_2_reg_31_to_24_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RX_CONFIG_2_REG_ADDR);

	return (u8)((local_val & ((u32)0xFF000000)) >> 24);
}

static inline u8 bt_controller_rx_config_2_reg_rx_byte_int_level_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RX_CONFIG_2_REG_ADDR);

	return (u8)((local_val & ((u32)0x00FF0000)) >> 16);
}

static inline void bt_controller_rx_config_2_reg_rx_byte_int_level_setf(struct cl_chip *chip, u8 rxbyteintlevel)
{
	ASSERT_ERR_CHIP((((u32)rxbyteintlevel << 16) & ~((u32)0x00FF0000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RX_CONFIG_2_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RX_CONFIG_2_REG_ADDR) & ~((u32)0x00FF0000)) | ((u32)rxbyteintlevel << 16));
}

static inline u8 bt_controller_rx_config_2_reg_rx_cte_duration_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RX_CONFIG_2_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_rx_config_2_reg_rx_cte_duration_setf(struct cl_chip *chip, u8 rxcteduration)
{
	ASSERT_ERR_CHIP((((u32)rxcteduration << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RX_CONFIG_2_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RX_CONFIG_2_REG_ADDR) & ~((u32)0x0000FF00)) | ((u32)rxcteduration << 8));
}

static inline u8 bt_controller_rx_config_2_reg_rx_cte_enable_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RX_CONFIG_2_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline void bt_controller_rx_config_2_reg_rx_cte_enable_setf(struct cl_chip *chip, u8 rxcteenable)
{
	ASSERT_ERR_CHIP((((u32)rxcteenable << 7) & ~((u32)0x00000080)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RX_CONFIG_2_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RX_CONFIG_2_REG_ADDR) & ~((u32)0x00000080)) | ((u32)rxcteenable << 7));
}

static inline u8 bt_controller_rx_config_2_reg_rxconfig_2_reg_6_th_bit_is_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RX_CONFIG_2_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000040)) >> 6);
}

static inline u8 bt_controller_rx_config_2_reg_rxconfig_2_reg_5_th_bit_is_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RX_CONFIG_2_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000020)) >> 5);
}

static inline u8 bt_controller_rx_config_2_reg_rxconfig_2_reg_4_0_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RX_CONFIG_2_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000001F)) >> 0);
}

/**
 * @brief CRC_INIT_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:24 crc_init_reg_31_to_24_bits_are_reserved 0x0
 *    23:16 CRC_Int_Value_23_downto_16 0x0
 *    15:00 CRC_Int_Value_15_downto_0 0x0
 * </pre>
 */
#define BT_CONTROLLER_CRC_INIT_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005014)
#define BT_CONTROLLER_CRC_INIT_REG_OFFSET      0x00005014
#define BT_CONTROLLER_CRC_INIT_REG_INDEX       0x00001405
#define BT_CONTROLLER_CRC_INIT_REG_RESET       0x00000000

static inline u32 bt_controller_crc_init_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_CRC_INIT_REG_ADDR);
}

static inline void bt_controller_crc_init_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_CRC_INIT_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_CRC_INIT_REG_CRC_INIT_REG_31_TO_24_BITS_ARE_RESERVED_MASK    ((u32)0xFF000000)
#define BT_CONTROLLER_CRC_INIT_REG_CRC_INIT_REG_31_TO_24_BITS_ARE_RESERVED_LSB    24
#define BT_CONTROLLER_CRC_INIT_REG_CRC_INIT_REG_31_TO_24_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_CRC_INIT_REG_CRC_INT_VALUE_23_DOWNTO_16_MASK    ((u32)0x00FF0000)
#define BT_CONTROLLER_CRC_INIT_REG_CRC_INT_VALUE_23_DOWNTO_16_LSB    16
#define BT_CONTROLLER_CRC_INIT_REG_CRC_INT_VALUE_23_DOWNTO_16_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_CRC_INIT_REG_CRC_INT_VALUE_15_DOWNTO_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_CRC_INIT_REG_CRC_INT_VALUE_15_DOWNTO_0_LSB    0
#define BT_CONTROLLER_CRC_INIT_REG_CRC_INT_VALUE_15_DOWNTO_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_CRC_INIT_REG_CRC_INIT_REG_31_TO_24_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_CRC_INIT_REG_CRC_INT_VALUE_23_DOWNTO_16_RST    0x0
#define BT_CONTROLLER_CRC_INIT_REG_CRC_INT_VALUE_15_DOWNTO_0_RST    0x0

static inline void bt_controller_crc_init_reg_pack(struct cl_chip *chip, u8 crc_init_reg_31_to_24_bits_are_reserved, u8 crc_int_value_23_downto_16, u16 crc_int_value_15_downto_0)
{
	ASSERT_ERR_CHIP((((u32)crc_init_reg_31_to_24_bits_are_reserved << 24) & ~((u32)0xFF000000)) == 0);
	ASSERT_ERR_CHIP((((u32)crc_int_value_23_downto_16 << 16) & ~((u32)0x00FF0000)) == 0);
	ASSERT_ERR_CHIP((((u32)crc_int_value_15_downto_0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CRC_INIT_REG_ADDR, ((u32)crc_init_reg_31_to_24_bits_are_reserved << 24) | ((u32)crc_int_value_23_downto_16 << 16) | ((u32)crc_int_value_15_downto_0 << 0));
}

static inline void bt_controller_crc_init_reg_unpack(struct cl_chip *chip, u8 *crc_init_reg_31_to_24_bits_are_reserved, u8 *crc_int_value_23_downto_16, u16 *crc_int_value_15_downto_0)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CRC_INIT_REG_ADDR);

	*crc_init_reg_31_to_24_bits_are_reserved = (local_val & ((u32)0xFF000000)) >> 24;
	*crc_int_value_23_downto_16 = (local_val & ((u32)0x00FF0000)) >> 16;
	*crc_int_value_15_downto_0 = (local_val & ((u32)0x0000FFFF)) >> 0;
}

static inline u8 bt_controller_crc_init_reg_crc_init_reg_31_to_24_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CRC_INIT_REG_ADDR);

	return (u8)((local_val & ((u32)0xFF000000)) >> 24);
}

static inline u8 bt_controller_crc_init_reg_crc_int_value_23_downto_16_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CRC_INIT_REG_ADDR);

	return (u8)((local_val & ((u32)0x00FF0000)) >> 16);
}

static inline void bt_controller_crc_init_reg_crc_int_value_23_downto_16_setf(struct cl_chip *chip, u8 crcintvalue23downto16)
{
	ASSERT_ERR_CHIP((((u32)crcintvalue23downto16 << 16) & ~((u32)0x00FF0000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CRC_INIT_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CRC_INIT_REG_ADDR) & ~((u32)0x00FF0000)) | ((u32)crcintvalue23downto16 << 16));
}

static inline u16 bt_controller_crc_init_reg_crc_int_value_15_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CRC_INIT_REG_ADDR);

	return (u16)((local_val & ((u32)0x0000FFFF)) >> 0);
}

static inline void bt_controller_crc_init_reg_crc_int_value_15_downto_0_setf(struct cl_chip *chip, u16 crcintvalue15downto0)
{
	ASSERT_ERR_CHIP((((u32)crcintvalue15downto0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CRC_INIT_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CRC_INIT_REG_ADDR) & ~((u32)0x0000FFFF)) | ((u32)crcintvalue15downto0 << 0));
}

/**
 * @brief PACKET_HEADER_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:16 RX_Packet_Header_31_downto_16 0x0
 *    15:00 TX_Packet_Header_15_downto_0 0x0
 * </pre>
 */
#define BT_CONTROLLER_PACKET_HEADER_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005018)
#define BT_CONTROLLER_PACKET_HEADER_REG_OFFSET      0x00005018
#define BT_CONTROLLER_PACKET_HEADER_REG_INDEX       0x00001406
#define BT_CONTROLLER_PACKET_HEADER_REG_RESET       0x00000000

static inline u32 bt_controller_packet_header_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PACKET_HEADER_REG_ADDR);
}

static inline void bt_controller_packet_header_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PACKET_HEADER_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PACKET_HEADER_REG_RX_PACKET_HEADER_31_DOWNTO_16_MASK    ((u32)0xFFFF0000)
#define BT_CONTROLLER_PACKET_HEADER_REG_RX_PACKET_HEADER_31_DOWNTO_16_LSB    16
#define BT_CONTROLLER_PACKET_HEADER_REG_RX_PACKET_HEADER_31_DOWNTO_16_WIDTH    ((u32)0x00000010)
#define BT_CONTROLLER_PACKET_HEADER_REG_TX_PACKET_HEADER_15_DOWNTO_0_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_PACKET_HEADER_REG_TX_PACKET_HEADER_15_DOWNTO_0_LSB    0
#define BT_CONTROLLER_PACKET_HEADER_REG_TX_PACKET_HEADER_15_DOWNTO_0_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_PACKET_HEADER_REG_RX_PACKET_HEADER_31_DOWNTO_16_RST    0x0
#define BT_CONTROLLER_PACKET_HEADER_REG_TX_PACKET_HEADER_15_DOWNTO_0_RST    0x0

static inline void bt_controller_packet_header_reg_pack(struct cl_chip *chip, u16 rx_packet_header_31_downto_16, u16 tx_packet_header_15_downto_0)
{
	ASSERT_ERR_CHIP((((u32)rx_packet_header_31_downto_16 << 16) & ~((u32)0xFFFF0000)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_packet_header_15_downto_0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PACKET_HEADER_REG_ADDR, ((u32)rx_packet_header_31_downto_16 << 16) | ((u32)tx_packet_header_15_downto_0 << 0));
}

static inline void bt_controller_packet_header_reg_unpack(struct cl_chip *chip, u16 *rx_packet_header_31_downto_16, u16 *tx_packet_header_15_downto_0)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PACKET_HEADER_REG_ADDR);

	*rx_packet_header_31_downto_16 = (local_val & ((u32)0xFFFF0000)) >> 16;
	*tx_packet_header_15_downto_0 = (local_val & ((u32)0x0000FFFF)) >> 0;
}

static inline u16 bt_controller_packet_header_reg_rx_packet_header_31_downto_16_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PACKET_HEADER_REG_ADDR);

	return (u16)((local_val & ((u32)0xFFFF0000)) >> 16);
}

static inline u16 bt_controller_packet_header_reg_tx_packet_header_15_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PACKET_HEADER_REG_ADDR);

	return (u16)((local_val & ((u32)0x0000FFFF)) >> 0);
}

static inline void bt_controller_packet_header_reg_tx_packet_header_15_downto_0_setf(struct cl_chip *chip, u16 txpacketheader15downto0)
{
	ASSERT_ERR_CHIP((((u32)txpacketheader15downto0 << 0) & ~((u32)0x0000FFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PACKET_HEADER_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PACKET_HEADER_REG_ADDR) & ~((u32)0x0000FFFF)) | ((u32)txpacketheader15downto0 << 0));
}

/**
 * @brief INTR_STATUS_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:22 int_status_reg_31_21_bits_are_reserved 0x0
 *    21    rx_done_decryption_not_yet_over 0
 *    20    rx_done_without_grant     0
 *    19    address_Resolution_done_interrupt 0
 *    18    receive_header_done_interrupt 0
 *    17    intr_sts_reg_Sleep_mode_exit_interrupt 0
 *    16    intr_sts_reg_abort        0
 *    15:08 intr_sts_reg_Time_Expiry  0x0
 *    07    intr_sts_reg_RF_Initilization_over 1
 *    06    intr_sts_reg_RX_Packet_Access_Address_match_found 0
 *    05    intr_sts_reg_Received_Specified_number_of_bytes 0
 *    04    intr_sts_reg_standalone_AES_operation_Done 0
 *    03    intr_sts_reg_Received_Zero_Payload_packet 0
 *    02    intr_sts_reg_Rx_Done_With_Error 0
 *    01    intr_sts_reg_RX_Done      0
 *    00    intr_sts_reg_TX_Done      0
 * </pre>
 */
#define BT_CONTROLLER_INTR_STATUS_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000501C)
#define BT_CONTROLLER_INTR_STATUS_REG_OFFSET      0x0000501C
#define BT_CONTROLLER_INTR_STATUS_REG_INDEX       0x00001407
#define BT_CONTROLLER_INTR_STATUS_REG_RESET       0x00000080

static inline u32 bt_controller_intr_status_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR);
}

static inline void bt_controller_intr_status_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_INTR_STATUS_REG_INT_STATUS_REG_31_21_BITS_ARE_RESERVED_MASK    ((u32)0xFFC00000)
#define BT_CONTROLLER_INTR_STATUS_REG_INT_STATUS_REG_31_21_BITS_ARE_RESERVED_LSB    22
#define BT_CONTROLLER_INTR_STATUS_REG_INT_STATUS_REG_31_21_BITS_ARE_RESERVED_WIDTH    ((u32)0x0000000A)
#define BT_CONTROLLER_INTR_STATUS_REG_RX_DONE_DECRYPTION_NOT_YET_OVER_BIT    ((u32)0x00200000)
#define BT_CONTROLLER_INTR_STATUS_REG_RX_DONE_DECRYPTION_NOT_YET_OVER_POS    21
#define BT_CONTROLLER_INTR_STATUS_REG_RX_DONE_WITHOUT_GRANT_BIT    ((u32)0x00100000)
#define BT_CONTROLLER_INTR_STATUS_REG_RX_DONE_WITHOUT_GRANT_POS    20
#define BT_CONTROLLER_INTR_STATUS_REG_ADDRESS_RESOLUTION_DONE_INTERRUPT_BIT    ((u32)0x00080000)
#define BT_CONTROLLER_INTR_STATUS_REG_ADDRESS_RESOLUTION_DONE_INTERRUPT_POS    19
#define BT_CONTROLLER_INTR_STATUS_REG_RECEIVE_HEADER_DONE_INTERRUPT_BIT    ((u32)0x00040000)
#define BT_CONTROLLER_INTR_STATUS_REG_RECEIVE_HEADER_DONE_INTERRUPT_POS    18
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_SLEEP_MODE_EXIT_INTERRUPT_BIT    ((u32)0x00020000)
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_SLEEP_MODE_EXIT_INTERRUPT_POS    17
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_ABORT_BIT    ((u32)0x00010000)
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_ABORT_POS    16
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_TIME_EXPIRY_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_TIME_EXPIRY_LSB    8
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_TIME_EXPIRY_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_RF_INITILIZATION_OVER_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_RF_INITILIZATION_OVER_POS    7
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_RX_PACKET_ACCESS_ADDRESS_MATCH_FOUND_BIT    ((u32)0x00000040)
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_RX_PACKET_ACCESS_ADDRESS_MATCH_FOUND_POS    6
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_RECEIVED_SPECIFIED_NUMBER_OF_BYTES_BIT    ((u32)0x00000020)
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_RECEIVED_SPECIFIED_NUMBER_OF_BYTES_POS    5
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_STANDALONE_AES_OPERATION_DONE_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_STANDALONE_AES_OPERATION_DONE_POS    4
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_RECEIVED_ZERO_PAYLOAD_PACKET_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_RECEIVED_ZERO_PAYLOAD_PACKET_POS    3
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_RX_DONE_WITH_ERROR_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_RX_DONE_WITH_ERROR_POS    2
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_RX_DONE_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_RX_DONE_POS    1
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_TX_DONE_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_TX_DONE_POS    0

#define BT_CONTROLLER_INTR_STATUS_REG_INT_STATUS_REG_31_21_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_INTR_STATUS_REG_RX_DONE_DECRYPTION_NOT_YET_OVER_RST    0x0
#define BT_CONTROLLER_INTR_STATUS_REG_RX_DONE_WITHOUT_GRANT_RST    0x0
#define BT_CONTROLLER_INTR_STATUS_REG_ADDRESS_RESOLUTION_DONE_INTERRUPT_RST    0x0
#define BT_CONTROLLER_INTR_STATUS_REG_RECEIVE_HEADER_DONE_INTERRUPT_RST    0x0
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_SLEEP_MODE_EXIT_INTERRUPT_RST    0x0
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_ABORT_RST    0x0
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_TIME_EXPIRY_RST    0x0
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_RF_INITILIZATION_OVER_RST    0x1
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_RX_PACKET_ACCESS_ADDRESS_MATCH_FOUND_RST    0x0
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_RECEIVED_SPECIFIED_NUMBER_OF_BYTES_RST    0x0
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_STANDALONE_AES_OPERATION_DONE_RST    0x0
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_RECEIVED_ZERO_PAYLOAD_PACKET_RST    0x0
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_RX_DONE_WITH_ERROR_RST    0x0
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_RX_DONE_RST    0x0
#define BT_CONTROLLER_INTR_STATUS_REG_INTR_STS_REG_TX_DONE_RST    0x0

static inline void bt_controller_intr_status_reg_pack(struct cl_chip *chip, u16 int_status_reg_31_21_bits_are_reserved, u8 rx_done_decryption_not_yet_over, u8 rx_done_without_grant, u8 address_resolution_done_interrupt, u8 receive_header_done_interrupt, u8 intr_sts_reg_sleep_mode_exit_interrupt, u8 intr_sts_reg_abort, u8 intr_sts_reg_time_expiry, u8 intr_sts_reg_rf_initilization_over, u8 intr_sts_reg_rx_packet_access_address_match_found, u8 intr_sts_reg_received_specified_number_of_bytes, u8 intr_sts_reg_standalone_aes_operation_done, u8 intr_sts_reg_received_zero_payload_packet, u8 intr_sts_reg_rx_done_with_error, u8 intr_sts_reg_rx_done, u8 intr_sts_reg_tx_done)
{
	ASSERT_ERR_CHIP((((u32)int_status_reg_31_21_bits_are_reserved << 22) & ~((u32)0xFFC00000)) == 0);
	ASSERT_ERR_CHIP((((u32)rx_done_decryption_not_yet_over << 21) & ~((u32)0x00200000)) == 0);
	ASSERT_ERR_CHIP((((u32)rx_done_without_grant << 20) & ~((u32)0x00100000)) == 0);
	ASSERT_ERR_CHIP((((u32)address_resolution_done_interrupt << 19) & ~((u32)0x00080000)) == 0);
	ASSERT_ERR_CHIP((((u32)receive_header_done_interrupt << 18) & ~((u32)0x00040000)) == 0);
	ASSERT_ERR_CHIP((((u32)intr_sts_reg_sleep_mode_exit_interrupt << 17) & ~((u32)0x00020000)) == 0);
	ASSERT_ERR_CHIP((((u32)intr_sts_reg_abort << 16) & ~((u32)0x00010000)) == 0);
	ASSERT_ERR_CHIP((((u32)intr_sts_reg_time_expiry << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)intr_sts_reg_rf_initilization_over << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)intr_sts_reg_rx_packet_access_address_match_found << 6) & ~((u32)0x00000040)) == 0);
	ASSERT_ERR_CHIP((((u32)intr_sts_reg_received_specified_number_of_bytes << 5) & ~((u32)0x00000020)) == 0);
	ASSERT_ERR_CHIP((((u32)intr_sts_reg_standalone_aes_operation_done << 4) & ~((u32)0x00000010)) == 0);
	ASSERT_ERR_CHIP((((u32)intr_sts_reg_received_zero_payload_packet << 3) & ~((u32)0x00000008)) == 0);
	ASSERT_ERR_CHIP((((u32)intr_sts_reg_rx_done_with_error << 2) & ~((u32)0x00000004)) == 0);
	ASSERT_ERR_CHIP((((u32)intr_sts_reg_rx_done << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)intr_sts_reg_tx_done << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR, ((u32)int_status_reg_31_21_bits_are_reserved << 22) | ((u32)rx_done_decryption_not_yet_over << 21) | ((u32)rx_done_without_grant << 20) | ((u32)address_resolution_done_interrupt << 19) | ((u32)receive_header_done_interrupt << 18) | ((u32)intr_sts_reg_sleep_mode_exit_interrupt << 17) | ((u32)intr_sts_reg_abort << 16) | ((u32)intr_sts_reg_time_expiry << 8) | ((u32)intr_sts_reg_rf_initilization_over << 7) | ((u32)intr_sts_reg_rx_packet_access_address_match_found << 6) | ((u32)intr_sts_reg_received_specified_number_of_bytes << 5) | ((u32)intr_sts_reg_standalone_aes_operation_done << 4) | ((u32)intr_sts_reg_received_zero_payload_packet << 3) | ((u32)intr_sts_reg_rx_done_with_error << 2) | ((u32)intr_sts_reg_rx_done << 1) | ((u32)intr_sts_reg_tx_done << 0));
}

static inline void bt_controller_intr_status_reg_unpack(struct cl_chip *chip, u16 *int_status_reg_31_21_bits_are_reserved, u8 *rx_done_decryption_not_yet_over, u8 *rx_done_without_grant, u8 *address_resolution_done_interrupt, u8 *receive_header_done_interrupt, u8 *intr_sts_reg_sleep_mode_exit_interrupt, u8 *intr_sts_reg_abort, u8 *intr_sts_reg_time_expiry, u8 *intr_sts_reg_rf_initilization_over, u8 *intr_sts_reg_rx_packet_access_address_match_found, u8 *intr_sts_reg_received_specified_number_of_bytes, u8 *intr_sts_reg_standalone_aes_operation_done, u8 *intr_sts_reg_received_zero_payload_packet, u8 *intr_sts_reg_rx_done_with_error, u8 *intr_sts_reg_rx_done, u8 *intr_sts_reg_tx_done)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR);

	*int_status_reg_31_21_bits_are_reserved = (local_val & ((u32)0xFFC00000)) >> 22;
	*rx_done_decryption_not_yet_over = (local_val & ((u32)0x00200000)) >> 21;
	*rx_done_without_grant = (local_val & ((u32)0x00100000)) >> 20;
	*address_resolution_done_interrupt = (local_val & ((u32)0x00080000)) >> 19;
	*receive_header_done_interrupt = (local_val & ((u32)0x00040000)) >> 18;
	*intr_sts_reg_sleep_mode_exit_interrupt = (local_val & ((u32)0x00020000)) >> 17;
	*intr_sts_reg_abort = (local_val & ((u32)0x00010000)) >> 16;
	*intr_sts_reg_time_expiry = (local_val & ((u32)0x0000FF00)) >> 8;
	*intr_sts_reg_rf_initilization_over = (local_val & ((u32)0x00000080)) >> 7;
	*intr_sts_reg_rx_packet_access_address_match_found = (local_val & ((u32)0x00000040)) >> 6;
	*intr_sts_reg_received_specified_number_of_bytes = (local_val & ((u32)0x00000020)) >> 5;
	*intr_sts_reg_standalone_aes_operation_done = (local_val & ((u32)0x00000010)) >> 4;
	*intr_sts_reg_received_zero_payload_packet = (local_val & ((u32)0x00000008)) >> 3;
	*intr_sts_reg_rx_done_with_error = (local_val & ((u32)0x00000004)) >> 2;
	*intr_sts_reg_rx_done = (local_val & ((u32)0x00000002)) >> 1;
	*intr_sts_reg_tx_done = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u16 bt_controller_intr_status_reg_int_status_reg_31_21_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR);

	return (u16)((local_val & ((u32)0xFFC00000)) >> 22);
}

static inline u8 bt_controller_intr_status_reg_rx_done_decryption_not_yet_over_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00200000)) >> 21);
}

static inline void bt_controller_intr_status_reg_rx_done_decryption_not_yet_over_setf(struct cl_chip *chip, u8 rxdonedecryptionnotyetover)
{
	ASSERT_ERR_CHIP((((u32)rxdonedecryptionnotyetover << 21) & ~((u32)0x00200000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR) & ~((u32)0x00200000)) | ((u32)rxdonedecryptionnotyetover << 21));
}

static inline u8 bt_controller_intr_status_reg_rx_done_without_grant_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00100000)) >> 20);
}

static inline void bt_controller_intr_status_reg_rx_done_without_grant_setf(struct cl_chip *chip, u8 rxdonewithoutgrant)
{
	ASSERT_ERR_CHIP((((u32)rxdonewithoutgrant << 20) & ~((u32)0x00100000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR) & ~((u32)0x00100000)) | ((u32)rxdonewithoutgrant << 20));
}

static inline u8 bt_controller_intr_status_reg_address_resolution_done_interrupt_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00080000)) >> 19);
}

static inline void bt_controller_intr_status_reg_address_resolution_done_interrupt_setf(struct cl_chip *chip, u8 addressresolutiondoneinterrupt)
{
	ASSERT_ERR_CHIP((((u32)addressresolutiondoneinterrupt << 19) & ~((u32)0x00080000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR) & ~((u32)0x00080000)) | ((u32)addressresolutiondoneinterrupt << 19));
}

static inline u8 bt_controller_intr_status_reg_receive_header_done_interrupt_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00040000)) >> 18);
}

static inline void bt_controller_intr_status_reg_receive_header_done_interrupt_setf(struct cl_chip *chip, u8 receiveheaderdoneinterrupt)
{
	ASSERT_ERR_CHIP((((u32)receiveheaderdoneinterrupt << 18) & ~((u32)0x00040000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR) & ~((u32)0x00040000)) | ((u32)receiveheaderdoneinterrupt << 18));
}

static inline u8 bt_controller_intr_status_reg_intr_sts_reg_sleep_mode_exit_interrupt_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00020000)) >> 17);
}

static inline void bt_controller_intr_status_reg_intr_sts_reg_sleep_mode_exit_interrupt_setf(struct cl_chip *chip, u8 intrstsregsleepmodeexitinterrupt)
{
	ASSERT_ERR_CHIP((((u32)intrstsregsleepmodeexitinterrupt << 17) & ~((u32)0x00020000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR) & ~((u32)0x00020000)) | ((u32)intrstsregsleepmodeexitinterrupt << 17));
}

static inline u8 bt_controller_intr_status_reg_intr_sts_reg_abort_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00010000)) >> 16);
}

static inline void bt_controller_intr_status_reg_intr_sts_reg_abort_setf(struct cl_chip *chip, u8 intrstsregabort)
{
	ASSERT_ERR_CHIP((((u32)intrstsregabort << 16) & ~((u32)0x00010000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR) & ~((u32)0x00010000)) | ((u32)intrstsregabort << 16));
}

static inline u8 bt_controller_intr_status_reg_intr_sts_reg_time_expiry_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_intr_status_reg_intr_sts_reg_time_expiry_setf(struct cl_chip *chip, u8 intrstsregtimeexpiry)
{
	ASSERT_ERR_CHIP((((u32)intrstsregtimeexpiry << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR) & ~((u32)0x0000FF00)) | ((u32)intrstsregtimeexpiry << 8));
}

static inline u8 bt_controller_intr_status_reg_intr_sts_reg_rf_initilization_over_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline void bt_controller_intr_status_reg_intr_sts_reg_rf_initilization_over_setf(struct cl_chip *chip, u8 intrstsregrfinitilizationover)
{
	ASSERT_ERR_CHIP((((u32)intrstsregrfinitilizationover << 7) & ~((u32)0x00000080)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR) & ~((u32)0x00000080)) | ((u32)intrstsregrfinitilizationover << 7));
}

static inline u8 bt_controller_intr_status_reg_intr_sts_reg_rx_packet_access_address_match_found_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000040)) >> 6);
}

static inline void bt_controller_intr_status_reg_intr_sts_reg_rx_packet_access_address_match_found_setf(struct cl_chip *chip, u8 intrstsregrxpacketaccessaddressmatchfound)
{
	ASSERT_ERR_CHIP((((u32)intrstsregrxpacketaccessaddressmatchfound << 6) & ~((u32)0x00000040)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR) & ~((u32)0x00000040)) | ((u32)intrstsregrxpacketaccessaddressmatchfound << 6));
}

static inline u8 bt_controller_intr_status_reg_intr_sts_reg_received_specified_number_of_bytes_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000020)) >> 5);
}

static inline void bt_controller_intr_status_reg_intr_sts_reg_received_specified_number_of_bytes_setf(struct cl_chip *chip, u8 intrstsregreceivedspecifiednumberofbytes)
{
	ASSERT_ERR_CHIP((((u32)intrstsregreceivedspecifiednumberofbytes << 5) & ~((u32)0x00000020)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR) & ~((u32)0x00000020)) | ((u32)intrstsregreceivedspecifiednumberofbytes << 5));
}

static inline u8 bt_controller_intr_status_reg_intr_sts_reg_standalone_aes_operation_done_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline void bt_controller_intr_status_reg_intr_sts_reg_standalone_aes_operation_done_setf(struct cl_chip *chip, u8 intrstsregstandaloneaesoperationdone)
{
	ASSERT_ERR_CHIP((((u32)intrstsregstandaloneaesoperationdone << 4) & ~((u32)0x00000010)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR) & ~((u32)0x00000010)) | ((u32)intrstsregstandaloneaesoperationdone << 4));
}

static inline u8 bt_controller_intr_status_reg_intr_sts_reg_received_zero_payload_packet_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline void bt_controller_intr_status_reg_intr_sts_reg_received_zero_payload_packet_setf(struct cl_chip *chip, u8 intrstsregreceivedzeropayloadpacket)
{
	ASSERT_ERR_CHIP((((u32)intrstsregreceivedzeropayloadpacket << 3) & ~((u32)0x00000008)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR) & ~((u32)0x00000008)) | ((u32)intrstsregreceivedzeropayloadpacket << 3));
}

static inline u8 bt_controller_intr_status_reg_intr_sts_reg_rx_done_with_error_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline void bt_controller_intr_status_reg_intr_sts_reg_rx_done_with_error_setf(struct cl_chip *chip, u8 intrstsregrxdonewitherror)
{
	ASSERT_ERR_CHIP((((u32)intrstsregrxdonewitherror << 2) & ~((u32)0x00000004)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR) & ~((u32)0x00000004)) | ((u32)intrstsregrxdonewitherror << 2));
}

static inline u8 bt_controller_intr_status_reg_intr_sts_reg_rx_done_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_intr_status_reg_intr_sts_reg_rx_done_setf(struct cl_chip *chip, u8 intrstsregrxdone)
{
	ASSERT_ERR_CHIP((((u32)intrstsregrxdone << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR) & ~((u32)0x00000002)) | ((u32)intrstsregrxdone << 1));
}

static inline u8 bt_controller_intr_status_reg_intr_sts_reg_tx_done_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_intr_status_reg_intr_sts_reg_tx_done_setf(struct cl_chip *chip, u8 intrstsregtxdone)
{
	ASSERT_ERR_CHIP((((u32)intrstsregtxdone << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_STATUS_REG_ADDR) & ~((u32)0x00000001)) | ((u32)intrstsregtxdone << 0));
}

/**
 * @brief INTR_MASK_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:20 int_mask_reg_12bits_are_reserved 0x0
 *    19    intr_mask_reg_address_resolution_done_interrupt 0
 *    18    intr_mask_reg_receive_header_done_interrupt 0
 *    17    intr_mask_reg_Sleep_mode_exit_interrupt 0
 *    16    intr_mask_reg_abort       0
 *    15:08 intr_mask_reg_Time_Expiry 0x0
 *    07    intr_mask_reg_RF_Initilization_over 0
 *    06    intr_mask_reg_RX_Packet_Access_Address_match_found 0
 *    05    intr_mask_reg_Received_Specified_number_of_Bytes 0
 *    04    intr_mask_reg_Standalone_AES_Done 0
 *    03    intr_mask_reg_Received_Zero_Payload_packet 0
 *    02    intr_mask_reg_Rx_Done_With_Error 0
 *    01    intr_mask_reg_RX_Done     0
 *    00    intr_mask_reg_TX_Done     0
 * </pre>
 */
#define BT_CONTROLLER_INTR_MASK_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005020)
#define BT_CONTROLLER_INTR_MASK_REG_OFFSET      0x00005020
#define BT_CONTROLLER_INTR_MASK_REG_INDEX       0x00001408
#define BT_CONTROLLER_INTR_MASK_REG_RESET       0x00000000

static inline u32 bt_controller_intr_mask_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR);
}

static inline void bt_controller_intr_mask_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_INTR_MASK_REG_INT_MASK_REG_12_BITS_ARE_RESERVED_MASK    ((u32)0xFFF00000)
#define BT_CONTROLLER_INTR_MASK_REG_INT_MASK_REG_12_BITS_ARE_RESERVED_LSB    20
#define BT_CONTROLLER_INTR_MASK_REG_INT_MASK_REG_12_BITS_ARE_RESERVED_WIDTH    ((u32)0x0000000C)
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_ADDRESS_RESOLUTION_DONE_INTERRUPT_BIT    ((u32)0x00080000)
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_ADDRESS_RESOLUTION_DONE_INTERRUPT_POS    19
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_RECEIVE_HEADER_DONE_INTERRUPT_BIT    ((u32)0x00040000)
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_RECEIVE_HEADER_DONE_INTERRUPT_POS    18
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_SLEEP_MODE_EXIT_INTERRUPT_BIT    ((u32)0x00020000)
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_SLEEP_MODE_EXIT_INTERRUPT_POS    17
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_ABORT_BIT    ((u32)0x00010000)
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_ABORT_POS    16
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_TIME_EXPIRY_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_TIME_EXPIRY_LSB    8
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_TIME_EXPIRY_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_RF_INITILIZATION_OVER_BIT    ((u32)0x00000080)
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_RF_INITILIZATION_OVER_POS    7
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_RX_PACKET_ACCESS_ADDRESS_MATCH_FOUND_BIT    ((u32)0x00000040)
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_RX_PACKET_ACCESS_ADDRESS_MATCH_FOUND_POS    6
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_RECEIVED_SPECIFIED_NUMBER_OF_BYTES_BIT    ((u32)0x00000020)
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_RECEIVED_SPECIFIED_NUMBER_OF_BYTES_POS    5
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_STANDALONE_AES_DONE_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_STANDALONE_AES_DONE_POS    4
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_RECEIVED_ZERO_PAYLOAD_PACKET_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_RECEIVED_ZERO_PAYLOAD_PACKET_POS    3
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_RX_DONE_WITH_ERROR_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_RX_DONE_WITH_ERROR_POS    2
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_RX_DONE_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_RX_DONE_POS    1
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_TX_DONE_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_TX_DONE_POS    0

#define BT_CONTROLLER_INTR_MASK_REG_INT_MASK_REG_12_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_ADDRESS_RESOLUTION_DONE_INTERRUPT_RST    0x0
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_RECEIVE_HEADER_DONE_INTERRUPT_RST    0x0
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_SLEEP_MODE_EXIT_INTERRUPT_RST    0x0
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_ABORT_RST    0x0
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_TIME_EXPIRY_RST    0x0
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_RF_INITILIZATION_OVER_RST    0x0
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_RX_PACKET_ACCESS_ADDRESS_MATCH_FOUND_RST    0x0
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_RECEIVED_SPECIFIED_NUMBER_OF_BYTES_RST    0x0
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_STANDALONE_AES_DONE_RST    0x0
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_RECEIVED_ZERO_PAYLOAD_PACKET_RST    0x0
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_RX_DONE_WITH_ERROR_RST    0x0
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_RX_DONE_RST    0x0
#define BT_CONTROLLER_INTR_MASK_REG_INTR_MASK_REG_TX_DONE_RST    0x0

static inline void bt_controller_intr_mask_reg_pack(struct cl_chip *chip, u16 int_mask_reg_12bits_are_reserved, u8 intr_mask_reg_address_resolution_done_interrupt, u8 intr_mask_reg_receive_header_done_interrupt, u8 intr_mask_reg_sleep_mode_exit_interrupt, u8 intr_mask_reg_abort, u8 intr_mask_reg_time_expiry, u8 intr_mask_reg_rf_initilization_over, u8 intr_mask_reg_rx_packet_access_address_match_found, u8 intr_mask_reg_received_specified_number_of_bytes, u8 intr_mask_reg_standalone_aes_done, u8 intr_mask_reg_received_zero_payload_packet, u8 intr_mask_reg_rx_done_with_error, u8 intr_mask_reg_rx_done, u8 intr_mask_reg_tx_done)
{
	ASSERT_ERR_CHIP((((u32)int_mask_reg_12bits_are_reserved << 20) & ~((u32)0xFFF00000)) == 0);
	ASSERT_ERR_CHIP((((u32)intr_mask_reg_address_resolution_done_interrupt << 19) & ~((u32)0x00080000)) == 0);
	ASSERT_ERR_CHIP((((u32)intr_mask_reg_receive_header_done_interrupt << 18) & ~((u32)0x00040000)) == 0);
	ASSERT_ERR_CHIP((((u32)intr_mask_reg_sleep_mode_exit_interrupt << 17) & ~((u32)0x00020000)) == 0);
	ASSERT_ERR_CHIP((((u32)intr_mask_reg_abort << 16) & ~((u32)0x00010000)) == 0);
	ASSERT_ERR_CHIP((((u32)intr_mask_reg_time_expiry << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)intr_mask_reg_rf_initilization_over << 7) & ~((u32)0x00000080)) == 0);
	ASSERT_ERR_CHIP((((u32)intr_mask_reg_rx_packet_access_address_match_found << 6) & ~((u32)0x00000040)) == 0);
	ASSERT_ERR_CHIP((((u32)intr_mask_reg_received_specified_number_of_bytes << 5) & ~((u32)0x00000020)) == 0);
	ASSERT_ERR_CHIP((((u32)intr_mask_reg_standalone_aes_done << 4) & ~((u32)0x00000010)) == 0);
	ASSERT_ERR_CHIP((((u32)intr_mask_reg_received_zero_payload_packet << 3) & ~((u32)0x00000008)) == 0);
	ASSERT_ERR_CHIP((((u32)intr_mask_reg_rx_done_with_error << 2) & ~((u32)0x00000004)) == 0);
	ASSERT_ERR_CHIP((((u32)intr_mask_reg_rx_done << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)intr_mask_reg_tx_done << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR, ((u32)int_mask_reg_12bits_are_reserved << 20) | ((u32)intr_mask_reg_address_resolution_done_interrupt << 19) | ((u32)intr_mask_reg_receive_header_done_interrupt << 18) | ((u32)intr_mask_reg_sleep_mode_exit_interrupt << 17) | ((u32)intr_mask_reg_abort << 16) | ((u32)intr_mask_reg_time_expiry << 8) | ((u32)intr_mask_reg_rf_initilization_over << 7) | ((u32)intr_mask_reg_rx_packet_access_address_match_found << 6) | ((u32)intr_mask_reg_received_specified_number_of_bytes << 5) | ((u32)intr_mask_reg_standalone_aes_done << 4) | ((u32)intr_mask_reg_received_zero_payload_packet << 3) | ((u32)intr_mask_reg_rx_done_with_error << 2) | ((u32)intr_mask_reg_rx_done << 1) | ((u32)intr_mask_reg_tx_done << 0));
}

static inline void bt_controller_intr_mask_reg_unpack(struct cl_chip *chip, u16 *int_mask_reg_12bits_are_reserved, u8 *intr_mask_reg_address_resolution_done_interrupt, u8 *intr_mask_reg_receive_header_done_interrupt, u8 *intr_mask_reg_sleep_mode_exit_interrupt, u8 *intr_mask_reg_abort, u8 *intr_mask_reg_time_expiry, u8 *intr_mask_reg_rf_initilization_over, u8 *intr_mask_reg_rx_packet_access_address_match_found, u8 *intr_mask_reg_received_specified_number_of_bytes, u8 *intr_mask_reg_standalone_aes_done, u8 *intr_mask_reg_received_zero_payload_packet, u8 *intr_mask_reg_rx_done_with_error, u8 *intr_mask_reg_rx_done, u8 *intr_mask_reg_tx_done)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR);

	*int_mask_reg_12bits_are_reserved = (local_val & ((u32)0xFFF00000)) >> 20;
	*intr_mask_reg_address_resolution_done_interrupt = (local_val & ((u32)0x00080000)) >> 19;
	*intr_mask_reg_receive_header_done_interrupt = (local_val & ((u32)0x00040000)) >> 18;
	*intr_mask_reg_sleep_mode_exit_interrupt = (local_val & ((u32)0x00020000)) >> 17;
	*intr_mask_reg_abort = (local_val & ((u32)0x00010000)) >> 16;
	*intr_mask_reg_time_expiry = (local_val & ((u32)0x0000FF00)) >> 8;
	*intr_mask_reg_rf_initilization_over = (local_val & ((u32)0x00000080)) >> 7;
	*intr_mask_reg_rx_packet_access_address_match_found = (local_val & ((u32)0x00000040)) >> 6;
	*intr_mask_reg_received_specified_number_of_bytes = (local_val & ((u32)0x00000020)) >> 5;
	*intr_mask_reg_standalone_aes_done = (local_val & ((u32)0x00000010)) >> 4;
	*intr_mask_reg_received_zero_payload_packet = (local_val & ((u32)0x00000008)) >> 3;
	*intr_mask_reg_rx_done_with_error = (local_val & ((u32)0x00000004)) >> 2;
	*intr_mask_reg_rx_done = (local_val & ((u32)0x00000002)) >> 1;
	*intr_mask_reg_tx_done = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u16 bt_controller_intr_mask_reg_int_mask_reg_12_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR);

	return (u16)((local_val & ((u32)0xFFF00000)) >> 20);
}

static inline u8 bt_controller_intr_mask_reg_intr_mask_reg_address_resolution_done_interrupt_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR);

	return (u8)((local_val & ((u32)0x00080000)) >> 19);
}

static inline void bt_controller_intr_mask_reg_intr_mask_reg_address_resolution_done_interrupt_setf(struct cl_chip *chip, u8 intrmaskregaddressresolutiondoneinterrupt)
{
	ASSERT_ERR_CHIP((((u32)intrmaskregaddressresolutiondoneinterrupt << 19) & ~((u32)0x00080000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR) & ~((u32)0x00080000)) | ((u32)intrmaskregaddressresolutiondoneinterrupt << 19));
}

static inline u8 bt_controller_intr_mask_reg_intr_mask_reg_receive_header_done_interrupt_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR);

	return (u8)((local_val & ((u32)0x00040000)) >> 18);
}

static inline void bt_controller_intr_mask_reg_intr_mask_reg_receive_header_done_interrupt_setf(struct cl_chip *chip, u8 intrmaskregreceiveheaderdoneinterrupt)
{
	ASSERT_ERR_CHIP((((u32)intrmaskregreceiveheaderdoneinterrupt << 18) & ~((u32)0x00040000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR) & ~((u32)0x00040000)) | ((u32)intrmaskregreceiveheaderdoneinterrupt << 18));
}

static inline u8 bt_controller_intr_mask_reg_intr_mask_reg_sleep_mode_exit_interrupt_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR);

	return (u8)((local_val & ((u32)0x00020000)) >> 17);
}

static inline void bt_controller_intr_mask_reg_intr_mask_reg_sleep_mode_exit_interrupt_setf(struct cl_chip *chip, u8 intrmaskregsleepmodeexitinterrupt)
{
	ASSERT_ERR_CHIP((((u32)intrmaskregsleepmodeexitinterrupt << 17) & ~((u32)0x00020000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR) & ~((u32)0x00020000)) | ((u32)intrmaskregsleepmodeexitinterrupt << 17));
}

static inline u8 bt_controller_intr_mask_reg_intr_mask_reg_abort_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR);

	return (u8)((local_val & ((u32)0x00010000)) >> 16);
}

static inline void bt_controller_intr_mask_reg_intr_mask_reg_abort_setf(struct cl_chip *chip, u8 intrmaskregabort)
{
	ASSERT_ERR_CHIP((((u32)intrmaskregabort << 16) & ~((u32)0x00010000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR) & ~((u32)0x00010000)) | ((u32)intrmaskregabort << 16));
}

static inline u8 bt_controller_intr_mask_reg_intr_mask_reg_time_expiry_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_intr_mask_reg_intr_mask_reg_time_expiry_setf(struct cl_chip *chip, u8 intrmaskregtimeexpiry)
{
	ASSERT_ERR_CHIP((((u32)intrmaskregtimeexpiry << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR) & ~((u32)0x0000FF00)) | ((u32)intrmaskregtimeexpiry << 8));
}

static inline u8 bt_controller_intr_mask_reg_intr_mask_reg_rf_initilization_over_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000080)) >> 7);
}

static inline void bt_controller_intr_mask_reg_intr_mask_reg_rf_initilization_over_setf(struct cl_chip *chip, u8 intrmaskregrfinitilizationover)
{
	ASSERT_ERR_CHIP((((u32)intrmaskregrfinitilizationover << 7) & ~((u32)0x00000080)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR) & ~((u32)0x00000080)) | ((u32)intrmaskregrfinitilizationover << 7));
}

static inline u8 bt_controller_intr_mask_reg_intr_mask_reg_rx_packet_access_address_match_found_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000040)) >> 6);
}

static inline void bt_controller_intr_mask_reg_intr_mask_reg_rx_packet_access_address_match_found_setf(struct cl_chip *chip, u8 intrmaskregrxpacketaccessaddressmatchfound)
{
	ASSERT_ERR_CHIP((((u32)intrmaskregrxpacketaccessaddressmatchfound << 6) & ~((u32)0x00000040)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR) & ~((u32)0x00000040)) | ((u32)intrmaskregrxpacketaccessaddressmatchfound << 6));
}

static inline u8 bt_controller_intr_mask_reg_intr_mask_reg_received_specified_number_of_bytes_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000020)) >> 5);
}

static inline void bt_controller_intr_mask_reg_intr_mask_reg_received_specified_number_of_bytes_setf(struct cl_chip *chip, u8 intrmaskregreceivedspecifiednumberofbytes)
{
	ASSERT_ERR_CHIP((((u32)intrmaskregreceivedspecifiednumberofbytes << 5) & ~((u32)0x00000020)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR) & ~((u32)0x00000020)) | ((u32)intrmaskregreceivedspecifiednumberofbytes << 5));
}

static inline u8 bt_controller_intr_mask_reg_intr_mask_reg_standalone_aes_done_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline void bt_controller_intr_mask_reg_intr_mask_reg_standalone_aes_done_setf(struct cl_chip *chip, u8 intrmaskregstandaloneaesdone)
{
	ASSERT_ERR_CHIP((((u32)intrmaskregstandaloneaesdone << 4) & ~((u32)0x00000010)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR) & ~((u32)0x00000010)) | ((u32)intrmaskregstandaloneaesdone << 4));
}

static inline u8 bt_controller_intr_mask_reg_intr_mask_reg_received_zero_payload_packet_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline void bt_controller_intr_mask_reg_intr_mask_reg_received_zero_payload_packet_setf(struct cl_chip *chip, u8 intrmaskregreceivedzeropayloadpacket)
{
	ASSERT_ERR_CHIP((((u32)intrmaskregreceivedzeropayloadpacket << 3) & ~((u32)0x00000008)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR) & ~((u32)0x00000008)) | ((u32)intrmaskregreceivedzeropayloadpacket << 3));
}

static inline u8 bt_controller_intr_mask_reg_intr_mask_reg_rx_done_with_error_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline void bt_controller_intr_mask_reg_intr_mask_reg_rx_done_with_error_setf(struct cl_chip *chip, u8 intrmaskregrxdonewitherror)
{
	ASSERT_ERR_CHIP((((u32)intrmaskregrxdonewitherror << 2) & ~((u32)0x00000004)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR) & ~((u32)0x00000004)) | ((u32)intrmaskregrxdonewitherror << 2));
}

static inline u8 bt_controller_intr_mask_reg_intr_mask_reg_rx_done_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_intr_mask_reg_intr_mask_reg_rx_done_setf(struct cl_chip *chip, u8 intrmaskregrxdone)
{
	ASSERT_ERR_CHIP((((u32)intrmaskregrxdone << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR) & ~((u32)0x00000002)) | ((u32)intrmaskregrxdone << 1));
}

static inline u8 bt_controller_intr_mask_reg_intr_mask_reg_tx_done_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_intr_mask_reg_intr_mask_reg_tx_done_setf(struct cl_chip *chip, u8 intrmaskregtxdone)
{
	ASSERT_ERR_CHIP((((u32)intrmaskregtxdone << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_INTR_MASK_REG_ADDR) & ~((u32)0x00000001)) | ((u32)intrmaskregtxdone << 0));
}

/**
 * @brief CAPTURE_CONFIG_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:28 capture_cfg_reg_31_28_bits_are_reserved 0x0
 *    27:24 Reference_time_to_Capture_27_downto_24 0x0
 *    23:04 capture_cfg_reg_23_to_4_bits_are_reserved 0x0
 *    03    TX_End                    0
 *    02    Access_Address            0
 *    01    RX_End                    0
 *    00    RX_Start                  0
 * </pre>
 */
#define BT_CONTROLLER_CAPTURE_CONFIG_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005024)
#define BT_CONTROLLER_CAPTURE_CONFIG_REG_OFFSET      0x00005024
#define BT_CONTROLLER_CAPTURE_CONFIG_REG_INDEX       0x00001409
#define BT_CONTROLLER_CAPTURE_CONFIG_REG_RESET       0x00000000

static inline u32 bt_controller_capture_config_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_CAPTURE_CONFIG_REG_ADDR);
}

static inline void bt_controller_capture_config_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_CAPTURE_CONFIG_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_CAPTURE_CONFIG_REG_CAPTURE_CFG_REG_31_28_BITS_ARE_RESERVED_MASK    ((u32)0xF0000000)
#define BT_CONTROLLER_CAPTURE_CONFIG_REG_CAPTURE_CFG_REG_31_28_BITS_ARE_RESERVED_LSB    28
#define BT_CONTROLLER_CAPTURE_CONFIG_REG_CAPTURE_CFG_REG_31_28_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_CAPTURE_CONFIG_REG_REFERENCE_TIME_TO_CAPTURE_27_DOWNTO_24_MASK    ((u32)0x0F000000)
#define BT_CONTROLLER_CAPTURE_CONFIG_REG_REFERENCE_TIME_TO_CAPTURE_27_DOWNTO_24_LSB    24
#define BT_CONTROLLER_CAPTURE_CONFIG_REG_REFERENCE_TIME_TO_CAPTURE_27_DOWNTO_24_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_CAPTURE_CONFIG_REG_CAPTURE_CFG_REG_23_TO_4_BITS_ARE_RESERVED_MASK    ((u32)0x00FFFFF0)
#define BT_CONTROLLER_CAPTURE_CONFIG_REG_CAPTURE_CFG_REG_23_TO_4_BITS_ARE_RESERVED_LSB    4
#define BT_CONTROLLER_CAPTURE_CONFIG_REG_CAPTURE_CFG_REG_23_TO_4_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000014)
#define BT_CONTROLLER_CAPTURE_CONFIG_REG_TX_END_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_CAPTURE_CONFIG_REG_TX_END_POS    3
#define BT_CONTROLLER_CAPTURE_CONFIG_REG_ACCESS_ADDRESS_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_CAPTURE_CONFIG_REG_ACCESS_ADDRESS_POS    2
#define BT_CONTROLLER_CAPTURE_CONFIG_REG_RX_END_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_CAPTURE_CONFIG_REG_RX_END_POS    1
#define BT_CONTROLLER_CAPTURE_CONFIG_REG_RX_START_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_CAPTURE_CONFIG_REG_RX_START_POS    0

#define BT_CONTROLLER_CAPTURE_CONFIG_REG_CAPTURE_CFG_REG_31_28_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_CAPTURE_CONFIG_REG_REFERENCE_TIME_TO_CAPTURE_27_DOWNTO_24_RST    0x0
#define BT_CONTROLLER_CAPTURE_CONFIG_REG_CAPTURE_CFG_REG_23_TO_4_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_CAPTURE_CONFIG_REG_TX_END_RST    0x0
#define BT_CONTROLLER_CAPTURE_CONFIG_REG_ACCESS_ADDRESS_RST    0x0
#define BT_CONTROLLER_CAPTURE_CONFIG_REG_RX_END_RST    0x0
#define BT_CONTROLLER_CAPTURE_CONFIG_REG_RX_START_RST    0x0

static inline void bt_controller_capture_config_reg_pack(struct cl_chip *chip, u8 capture_cfg_reg_31_28_bits_are_reserved, u8 reference_time_to_capture_27_downto_24, u32 capture_cfg_reg_23_to_4_bits_are_reserved, u8 tx_end, u8 access_address, u8 rx_end, u8 rx_start)
{
	ASSERT_ERR_CHIP((((u32)capture_cfg_reg_31_28_bits_are_reserved << 28) & ~((u32)0xF0000000)) == 0);
	ASSERT_ERR_CHIP((((u32)reference_time_to_capture_27_downto_24 << 24) & ~((u32)0x0F000000)) == 0);
	ASSERT_ERR_CHIP((((u32)capture_cfg_reg_23_to_4_bits_are_reserved << 4) & ~((u32)0x00FFFFF0)) == 0);
	ASSERT_ERR_CHIP((((u32)tx_end << 3) & ~((u32)0x00000008)) == 0);
	ASSERT_ERR_CHIP((((u32)access_address << 2) & ~((u32)0x00000004)) == 0);
	ASSERT_ERR_CHIP((((u32)rx_end << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)rx_start << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CAPTURE_CONFIG_REG_ADDR, ((u32)capture_cfg_reg_31_28_bits_are_reserved << 28) | ((u32)reference_time_to_capture_27_downto_24 << 24) | ((u32)capture_cfg_reg_23_to_4_bits_are_reserved << 4) | ((u32)tx_end << 3) | ((u32)access_address << 2) | ((u32)rx_end << 1) | ((u32)rx_start << 0));
}

static inline void bt_controller_capture_config_reg_unpack(struct cl_chip *chip, u8 *capture_cfg_reg_31_28_bits_are_reserved, u8 *reference_time_to_capture_27_downto_24, u32 *capture_cfg_reg_23_to_4_bits_are_reserved, u8 *tx_end, u8 *access_address, u8 *rx_end, u8 *rx_start)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CAPTURE_CONFIG_REG_ADDR);

	*capture_cfg_reg_31_28_bits_are_reserved = (local_val & ((u32)0xF0000000)) >> 28;
	*reference_time_to_capture_27_downto_24 = (local_val & ((u32)0x0F000000)) >> 24;
	*capture_cfg_reg_23_to_4_bits_are_reserved = (local_val & ((u32)0x00FFFFF0)) >> 4;
	*tx_end = (local_val & ((u32)0x00000008)) >> 3;
	*access_address = (local_val & ((u32)0x00000004)) >> 2;
	*rx_end = (local_val & ((u32)0x00000002)) >> 1;
	*rx_start = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u8 bt_controller_capture_config_reg_capture_cfg_reg_31_28_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CAPTURE_CONFIG_REG_ADDR);

	return (u8)((local_val & ((u32)0xF0000000)) >> 28);
}

static inline u8 bt_controller_capture_config_reg_reference_time_to_capture_27_downto_24_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CAPTURE_CONFIG_REG_ADDR);

	return (u8)((local_val & ((u32)0x0F000000)) >> 24);
}

static inline void bt_controller_capture_config_reg_reference_time_to_capture_27_downto_24_setf(struct cl_chip *chip, u8 referencetimetocapture27downto24)
{
	ASSERT_ERR_CHIP((((u32)referencetimetocapture27downto24 << 24) & ~((u32)0x0F000000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CAPTURE_CONFIG_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CAPTURE_CONFIG_REG_ADDR) & ~((u32)0x0F000000)) | ((u32)referencetimetocapture27downto24 << 24));
}

static inline u32 bt_controller_capture_config_reg_capture_cfg_reg_23_to_4_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CAPTURE_CONFIG_REG_ADDR);

	return (u32)((local_val & ((u32)0x00FFFFF0)) >> 4);
}

static inline u8 bt_controller_capture_config_reg_tx_end_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CAPTURE_CONFIG_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline void bt_controller_capture_config_reg_tx_end_setf(struct cl_chip *chip, u8 txend)
{
	ASSERT_ERR_CHIP((((u32)txend << 3) & ~((u32)0x00000008)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CAPTURE_CONFIG_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CAPTURE_CONFIG_REG_ADDR) & ~((u32)0x00000008)) | ((u32)txend << 3));
}

static inline u8 bt_controller_capture_config_reg_access_address_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CAPTURE_CONFIG_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline void bt_controller_capture_config_reg_access_address_setf(struct cl_chip *chip, u8 accessaddress)
{
	ASSERT_ERR_CHIP((((u32)accessaddress << 2) & ~((u32)0x00000004)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CAPTURE_CONFIG_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CAPTURE_CONFIG_REG_ADDR) & ~((u32)0x00000004)) | ((u32)accessaddress << 2));
}

static inline u8 bt_controller_capture_config_reg_rx_end_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CAPTURE_CONFIG_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_capture_config_reg_rx_end_setf(struct cl_chip *chip, u8 rxend)
{
	ASSERT_ERR_CHIP((((u32)rxend << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CAPTURE_CONFIG_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CAPTURE_CONFIG_REG_ADDR) & ~((u32)0x00000002)) | ((u32)rxend << 1));
}

static inline u8 bt_controller_capture_config_reg_rx_start_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CAPTURE_CONFIG_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_capture_config_reg_rx_start_setf(struct cl_chip *chip, u8 rxstart)
{
	ASSERT_ERR_CHIP((((u32)rxstart << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CAPTURE_CONFIG_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CAPTURE_CONFIG_REG_ADDR) & ~((u32)0x00000001)) | ((u32)rxstart << 0));
}

/**
 * @brief RX_START_CAPTURE_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 RX_Start_Timestamp        0x0
 * </pre>
 */
#define BT_CONTROLLER_RX_START_CAPTURE_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005028)
#define BT_CONTROLLER_RX_START_CAPTURE_REG_OFFSET      0x00005028
#define BT_CONTROLLER_RX_START_CAPTURE_REG_INDEX       0x0000140A
#define BT_CONTROLLER_RX_START_CAPTURE_REG_RESET       0x00000000

static inline u32 bt_controller_rx_start_capture_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RX_START_CAPTURE_REG_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_RX_START_CAPTURE_REG_RX_START_TIMESTAMP_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RX_START_CAPTURE_REG_RX_START_TIMESTAMP_LSB    0
#define BT_CONTROLLER_RX_START_CAPTURE_REG_RX_START_TIMESTAMP_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RX_START_CAPTURE_REG_RX_START_TIMESTAMP_RST    0x0

static inline u32 bt_controller_rx_start_capture_reg_rx_start_timestamp_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RX_START_CAPTURE_REG_ADDR);

	return (u32)(local_val >> 0);
}

/**
 * @brief RX_END_CAPTURE_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 RX_End_Timestamp          0x0
 * </pre>
 */
#define BT_CONTROLLER_RX_END_CAPTURE_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000502C)
#define BT_CONTROLLER_RX_END_CAPTURE_REG_OFFSET      0x0000502C
#define BT_CONTROLLER_RX_END_CAPTURE_REG_INDEX       0x0000140B
#define BT_CONTROLLER_RX_END_CAPTURE_REG_RESET       0x00000000

static inline u32 bt_controller_rx_end_capture_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RX_END_CAPTURE_REG_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_RX_END_CAPTURE_REG_RX_END_TIMESTAMP_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RX_END_CAPTURE_REG_RX_END_TIMESTAMP_LSB    0
#define BT_CONTROLLER_RX_END_CAPTURE_REG_RX_END_TIMESTAMP_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RX_END_CAPTURE_REG_RX_END_TIMESTAMP_RST    0x0

static inline u32 bt_controller_rx_end_capture_reg_rx_end_timestamp_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RX_END_CAPTURE_REG_ADDR);

	return (u32)(local_val >> 0);
}

/**
 * @brief ACC_ADDR_MATCH_CAPTURE register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 Access_Address_Match_Timestamp 0x0
 * </pre>
 */
#define BT_CONTROLLER_ACC_ADDR_MATCH_CAPTURE_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005030)
#define BT_CONTROLLER_ACC_ADDR_MATCH_CAPTURE_OFFSET      0x00005030
#define BT_CONTROLLER_ACC_ADDR_MATCH_CAPTURE_INDEX       0x0000140C
#define BT_CONTROLLER_ACC_ADDR_MATCH_CAPTURE_RESET       0x00000000

static inline u32 bt_controller_acc_addr_match_capture_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_ACC_ADDR_MATCH_CAPTURE_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_ACC_ADDR_MATCH_CAPTURE_ACCESS_ADDRESS_MATCH_TIMESTAMP_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_ACC_ADDR_MATCH_CAPTURE_ACCESS_ADDRESS_MATCH_TIMESTAMP_LSB    0
#define BT_CONTROLLER_ACC_ADDR_MATCH_CAPTURE_ACCESS_ADDRESS_MATCH_TIMESTAMP_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_ACC_ADDR_MATCH_CAPTURE_ACCESS_ADDRESS_MATCH_TIMESTAMP_RST    0x0

static inline u32 bt_controller_acc_addr_match_capture_access_address_match_timestamp_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ACC_ADDR_MATCH_CAPTURE_ADDR);

	return (u32)(local_val >> 0);
}

/**
 * @brief TX_END_CAPTURE_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 TX_End_Timestamp          0x0
 * </pre>
 */
#define BT_CONTROLLER_TX_END_CAPTURE_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005034)
#define BT_CONTROLLER_TX_END_CAPTURE_REG_OFFSET      0x00005034
#define BT_CONTROLLER_TX_END_CAPTURE_REG_INDEX       0x0000140D
#define BT_CONTROLLER_TX_END_CAPTURE_REG_RESET       0x00000000

static inline u32 bt_controller_tx_end_capture_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_TX_END_CAPTURE_REG_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_TX_END_CAPTURE_REG_TX_END_TIMESTAMP_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_TX_END_CAPTURE_REG_TX_END_TIMESTAMP_LSB    0
#define BT_CONTROLLER_TX_END_CAPTURE_REG_TX_END_TIMESTAMP_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_TX_END_CAPTURE_REG_TX_END_TIMESTAMP_RST    0x0

static inline u32 bt_controller_tx_end_capture_reg_tx_end_timestamp_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_TX_END_CAPTURE_REG_ADDR);

	return (u32)(local_val >> 0);
}

/**
 * @brief T_1_COUNT_VALUE_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 T1_Counter_Value          0x0
 * </pre>
 */
#define BT_CONTROLLER_T_1_COUNT_VALUE_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005038)
#define BT_CONTROLLER_T_1_COUNT_VALUE_REG_OFFSET      0x00005038
#define BT_CONTROLLER_T_1_COUNT_VALUE_REG_INDEX       0x0000140E
#define BT_CONTROLLER_T_1_COUNT_VALUE_REG_RESET       0x00000000

static inline u32 bt_controller_t_1_count_value_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_T_1_COUNT_VALUE_REG_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_T_1_COUNT_VALUE_REG_T_1_COUNTER_VALUE_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_T_1_COUNT_VALUE_REG_T_1_COUNTER_VALUE_LSB    0
#define BT_CONTROLLER_T_1_COUNT_VALUE_REG_T_1_COUNTER_VALUE_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_T_1_COUNT_VALUE_REG_T_1_COUNTER_VALUE_RST    0x0

static inline u32 bt_controller_t_1_count_value_reg_t_1_counter_value_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_T_1_COUNT_VALUE_REG_ADDR);

	return (u32)(local_val >> 0);
}

/**
 * @brief T_2_COUNT_VALUE_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 T2_Counter_Value          0x0
 * </pre>
 */
#define BT_CONTROLLER_T_2_COUNT_VALUE_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000503C)
#define BT_CONTROLLER_T_2_COUNT_VALUE_REG_OFFSET      0x0000503C
#define BT_CONTROLLER_T_2_COUNT_VALUE_REG_INDEX       0x0000140F
#define BT_CONTROLLER_T_2_COUNT_VALUE_REG_RESET       0x00000000

static inline u32 bt_controller_t_2_count_value_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_T_2_COUNT_VALUE_REG_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_T_2_COUNT_VALUE_REG_T_2_COUNTER_VALUE_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_T_2_COUNT_VALUE_REG_T_2_COUNTER_VALUE_LSB    0
#define BT_CONTROLLER_T_2_COUNT_VALUE_REG_T_2_COUNTER_VALUE_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_T_2_COUNT_VALUE_REG_T_2_COUNTER_VALUE_RST    0x0

static inline u32 bt_controller_t_2_count_value_reg_t_2_counter_value_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_T_2_COUNT_VALUE_REG_ADDR);

	return (u32)(local_val >> 0);
}

/**
 * @brief STAT_ONLY_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:22 stat_only_reg_reserved_bit31_bit22 0x0
 *    21    stat_only_reg_received_coding_scheme_indicator 0
 *    20    stat_only_reg_address_resolution_Pass_or_Fail 0
 *    19    stat_only_reg_authentication_Pass_or_Fail 0
 *    18    Read_Fifo_Empty           1
 *    17    TX_Buf_processing_by_hardware 0
 *    16    TX_Buf_Availability_to_firmware_to_write 0
 *    15:00 stat_only_reg_0_15_bits_are_reserved 0x0
 * </pre>
 */
#define BT_CONTROLLER_STAT_ONLY_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005040)
#define BT_CONTROLLER_STAT_ONLY_REG_OFFSET      0x00005040
#define BT_CONTROLLER_STAT_ONLY_REG_INDEX       0x00001410
#define BT_CONTROLLER_STAT_ONLY_REG_RESET       0x00040000

static inline u32 bt_controller_stat_only_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_STAT_ONLY_REG_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_STAT_ONLY_REG_STAT_ONLY_REG_RESERVED_BIT_31_BIT_22_MASK    ((u32)0xFFC00000)
#define BT_CONTROLLER_STAT_ONLY_REG_STAT_ONLY_REG_RESERVED_BIT_31_BIT_22_LSB    22
#define BT_CONTROLLER_STAT_ONLY_REG_STAT_ONLY_REG_RESERVED_BIT_31_BIT_22_WIDTH    ((u32)0x0000000A)
#define BT_CONTROLLER_STAT_ONLY_REG_STAT_ONLY_REG_RECEIVED_CODING_SCHEME_INDICATOR_BIT    ((u32)0x00200000)
#define BT_CONTROLLER_STAT_ONLY_REG_STAT_ONLY_REG_RECEIVED_CODING_SCHEME_INDICATOR_POS    21
#define BT_CONTROLLER_STAT_ONLY_REG_STAT_ONLY_REG_ADDRESS_RESOLUTION_PASS_OR_FAIL_BIT    ((u32)0x00100000)
#define BT_CONTROLLER_STAT_ONLY_REG_STAT_ONLY_REG_ADDRESS_RESOLUTION_PASS_OR_FAIL_POS    20
#define BT_CONTROLLER_STAT_ONLY_REG_STAT_ONLY_REG_AUTHENTICATION_PASS_OR_FAIL_BIT    ((u32)0x00080000)
#define BT_CONTROLLER_STAT_ONLY_REG_STAT_ONLY_REG_AUTHENTICATION_PASS_OR_FAIL_POS    19
#define BT_CONTROLLER_STAT_ONLY_REG_READ_FIFO_EMPTY_BIT    ((u32)0x00040000)
#define BT_CONTROLLER_STAT_ONLY_REG_READ_FIFO_EMPTY_POS    18
#define BT_CONTROLLER_STAT_ONLY_REG_TX_BUF_PROCESSING_BY_HARDWARE_BIT    ((u32)0x00020000)
#define BT_CONTROLLER_STAT_ONLY_REG_TX_BUF_PROCESSING_BY_HARDWARE_POS    17
#define BT_CONTROLLER_STAT_ONLY_REG_TX_BUF_AVAILABILITY_TO_FIRMWARE_TO_WRITE_BIT    ((u32)0x00010000)
#define BT_CONTROLLER_STAT_ONLY_REG_TX_BUF_AVAILABILITY_TO_FIRMWARE_TO_WRITE_POS    16
#define BT_CONTROLLER_STAT_ONLY_REG_STAT_ONLY_REG_0_15_BITS_ARE_RESERVED_MASK    ((u32)0x0000FFFF)
#define BT_CONTROLLER_STAT_ONLY_REG_STAT_ONLY_REG_0_15_BITS_ARE_RESERVED_LSB    0
#define BT_CONTROLLER_STAT_ONLY_REG_STAT_ONLY_REG_0_15_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000010)

#define BT_CONTROLLER_STAT_ONLY_REG_STAT_ONLY_REG_RESERVED_BIT_31_BIT_22_RST    0x0
#define BT_CONTROLLER_STAT_ONLY_REG_STAT_ONLY_REG_RECEIVED_CODING_SCHEME_INDICATOR_RST    0x0
#define BT_CONTROLLER_STAT_ONLY_REG_STAT_ONLY_REG_ADDRESS_RESOLUTION_PASS_OR_FAIL_RST    0x0
#define BT_CONTROLLER_STAT_ONLY_REG_STAT_ONLY_REG_AUTHENTICATION_PASS_OR_FAIL_RST    0x0
#define BT_CONTROLLER_STAT_ONLY_REG_READ_FIFO_EMPTY_RST    0x1
#define BT_CONTROLLER_STAT_ONLY_REG_TX_BUF_PROCESSING_BY_HARDWARE_RST    0x0
#define BT_CONTROLLER_STAT_ONLY_REG_TX_BUF_AVAILABILITY_TO_FIRMWARE_TO_WRITE_RST    0x0
#define BT_CONTROLLER_STAT_ONLY_REG_STAT_ONLY_REG_0_15_BITS_ARE_RESERVED_RST    0x0

static inline void bt_controller_stat_only_reg_unpack(struct cl_chip *chip, u16 *stat_only_reg_reserved_bit31_bit22, u8 *stat_only_reg_received_coding_scheme_indicator, u8 *stat_only_reg_address_resolution_pass_or_fail, u8 *stat_only_reg_authentication_pass_or_fail, u8 *read_fifo_empty, u8 *tx_buf_processing_by_hardware, u8 *tx_buf_availability_to_firmware_to_write, u16 *stat_only_reg_0_15_bits_are_reserved)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_STAT_ONLY_REG_ADDR);

	*stat_only_reg_reserved_bit31_bit22 = (local_val & ((u32)0xFFC00000)) >> 22;
	*stat_only_reg_received_coding_scheme_indicator = (local_val & ((u32)0x00200000)) >> 21;
	*stat_only_reg_address_resolution_pass_or_fail = (local_val & ((u32)0x00100000)) >> 20;
	*stat_only_reg_authentication_pass_or_fail = (local_val & ((u32)0x00080000)) >> 19;
	*read_fifo_empty = (local_val & ((u32)0x00040000)) >> 18;
	*tx_buf_processing_by_hardware = (local_val & ((u32)0x00020000)) >> 17;
	*tx_buf_availability_to_firmware_to_write = (local_val & ((u32)0x00010000)) >> 16;
	*stat_only_reg_0_15_bits_are_reserved = (local_val & ((u32)0x0000FFFF)) >> 0;
}

static inline u16 bt_controller_stat_only_reg_stat_only_reg_reserved_bit_31_bit_22_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_STAT_ONLY_REG_ADDR);

	return (u16)((local_val & ((u32)0xFFC00000)) >> 22);
}

static inline u8 bt_controller_stat_only_reg_stat_only_reg_received_coding_scheme_indicator_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_STAT_ONLY_REG_ADDR);

	return (u8)((local_val & ((u32)0x00200000)) >> 21);
}

static inline u8 bt_controller_stat_only_reg_stat_only_reg_address_resolution_pass_or_fail_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_STAT_ONLY_REG_ADDR);

	return (u8)((local_val & ((u32)0x00100000)) >> 20);
}

static inline u8 bt_controller_stat_only_reg_stat_only_reg_authentication_pass_or_fail_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_STAT_ONLY_REG_ADDR);

	return (u8)((local_val & ((u32)0x00080000)) >> 19);
}

static inline u8 bt_controller_stat_only_reg_read_fifo_empty_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_STAT_ONLY_REG_ADDR);

	return (u8)((local_val & ((u32)0x00040000)) >> 18);
}

static inline u8 bt_controller_stat_only_reg_tx_buf_processing_by_hardware_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_STAT_ONLY_REG_ADDR);

	return (u8)((local_val & ((u32)0x00020000)) >> 17);
}

static inline u8 bt_controller_stat_only_reg_tx_buf_availability_to_firmware_to_write_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_STAT_ONLY_REG_ADDR);

	return (u8)((local_val & ((u32)0x00010000)) >> 16);
}

static inline u16 bt_controller_stat_only_reg_stat_only_reg_0_15_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_STAT_ONLY_REG_ADDR);

	return (u16)((local_val & ((u32)0x0000FFFF)) >> 0);
}

/**
 * @brief RX_BYTE_COUNT_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 Received_Bytes            0x0
 * </pre>
 */
#define BT_CONTROLLER_RX_BYTE_COUNT_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005044)
#define BT_CONTROLLER_RX_BYTE_COUNT_REG_OFFSET      0x00005044
#define BT_CONTROLLER_RX_BYTE_COUNT_REG_INDEX       0x00001411
#define BT_CONTROLLER_RX_BYTE_COUNT_REG_RESET       0x00000000

static inline u32 bt_controller_rx_byte_count_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RX_BYTE_COUNT_REG_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_RX_BYTE_COUNT_REG_RECEIVED_BYTES_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RX_BYTE_COUNT_REG_RECEIVED_BYTES_LSB    0
#define BT_CONTROLLER_RX_BYTE_COUNT_REG_RECEIVED_BYTES_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RX_BYTE_COUNT_REG_RECEIVED_BYTES_RST    0x0

static inline u32 bt_controller_rx_byte_count_reg_received_bytes_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RX_BYTE_COUNT_REG_ADDR);

	return (u32)(local_val >> 0);
}

/**
 * @brief AES_KEY_REG_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 AES_module_Key_bits_31_downto_0 0x0
 * </pre>
 */
#define BT_CONTROLLER_AES_KEY_REG_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005048)
#define BT_CONTROLLER_AES_KEY_REG_0_OFFSET      0x00005048
#define BT_CONTROLLER_AES_KEY_REG_0_INDEX       0x00001412
#define BT_CONTROLLER_AES_KEY_REG_0_RESET       0x00000000

static inline u32 bt_controller_aes_key_reg_0_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_AES_KEY_REG_0_ADDR);
}

static inline void bt_controller_aes_key_reg_0_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_AES_KEY_REG_0_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_AES_KEY_REG_0_AES_MODULE_KEY_BITS_31_DOWNTO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_AES_KEY_REG_0_AES_MODULE_KEY_BITS_31_DOWNTO_0_LSB    0
#define BT_CONTROLLER_AES_KEY_REG_0_AES_MODULE_KEY_BITS_31_DOWNTO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_AES_KEY_REG_0_AES_MODULE_KEY_BITS_31_DOWNTO_0_RST    0x0

static inline u32 bt_controller_aes_key_reg_0_aes_module_key_bits_31_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_AES_KEY_REG_0_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_aes_key_reg_0_aes_module_key_bits_31_downto_0_setf(struct cl_chip *chip, u32 aesmodulekeybits31downto0)
{
	ASSERT_ERR_CHIP((((u32)aesmodulekeybits31downto0 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_AES_KEY_REG_0_ADDR, (u32)aesmodulekeybits31downto0 << 0);
}

/**
 * @brief AES_KEY_REG_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 AES_module_Key_bits63_downto_32 0x0
 * </pre>
 */
#define BT_CONTROLLER_AES_KEY_REG_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000504C)
#define BT_CONTROLLER_AES_KEY_REG_1_OFFSET      0x0000504C
#define BT_CONTROLLER_AES_KEY_REG_1_INDEX       0x00001413
#define BT_CONTROLLER_AES_KEY_REG_1_RESET       0x00000000

static inline u32 bt_controller_aes_key_reg_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_AES_KEY_REG_1_ADDR);
}

static inline void bt_controller_aes_key_reg_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_AES_KEY_REG_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_AES_KEY_REG_1_AES_MODULE_KEY_BITS_63_DOWNTO_32_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_AES_KEY_REG_1_AES_MODULE_KEY_BITS_63_DOWNTO_32_LSB    0
#define BT_CONTROLLER_AES_KEY_REG_1_AES_MODULE_KEY_BITS_63_DOWNTO_32_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_AES_KEY_REG_1_AES_MODULE_KEY_BITS_63_DOWNTO_32_RST    0x0

static inline u32 bt_controller_aes_key_reg_1_aes_module_key_bits_63_downto_32_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_AES_KEY_REG_1_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_aes_key_reg_1_aes_module_key_bits_63_downto_32_setf(struct cl_chip *chip, u32 aesmodulekeybits63downto32)
{
	ASSERT_ERR_CHIP((((u32)aesmodulekeybits63downto32 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_AES_KEY_REG_1_ADDR, (u32)aesmodulekeybits63downto32 << 0);
}

/**
 * @brief AES_KEY_REG_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 AES_module_Key_bits_95_downto_64 0x0
 * </pre>
 */
#define BT_CONTROLLER_AES_KEY_REG_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005050)
#define BT_CONTROLLER_AES_KEY_REG_2_OFFSET      0x00005050
#define BT_CONTROLLER_AES_KEY_REG_2_INDEX       0x00001414
#define BT_CONTROLLER_AES_KEY_REG_2_RESET       0x00000000

static inline u32 bt_controller_aes_key_reg_2_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_AES_KEY_REG_2_ADDR);
}

static inline void bt_controller_aes_key_reg_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_AES_KEY_REG_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_AES_KEY_REG_2_AES_MODULE_KEY_BITS_95_DOWNTO_64_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_AES_KEY_REG_2_AES_MODULE_KEY_BITS_95_DOWNTO_64_LSB    0
#define BT_CONTROLLER_AES_KEY_REG_2_AES_MODULE_KEY_BITS_95_DOWNTO_64_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_AES_KEY_REG_2_AES_MODULE_KEY_BITS_95_DOWNTO_64_RST    0x0

static inline u32 bt_controller_aes_key_reg_2_aes_module_key_bits_95_downto_64_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_AES_KEY_REG_2_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_aes_key_reg_2_aes_module_key_bits_95_downto_64_setf(struct cl_chip *chip, u32 aesmodulekeybits95downto64)
{
	ASSERT_ERR_CHIP((((u32)aesmodulekeybits95downto64 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_AES_KEY_REG_2_ADDR, (u32)aesmodulekeybits95downto64 << 0);
}

/**
 * @brief AES_KEY_REG_3 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 AES_module_Key_bits_128_downto_96 0x0
 * </pre>
 */
#define BT_CONTROLLER_AES_KEY_REG_3_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005054)
#define BT_CONTROLLER_AES_KEY_REG_3_OFFSET      0x00005054
#define BT_CONTROLLER_AES_KEY_REG_3_INDEX       0x00001415
#define BT_CONTROLLER_AES_KEY_REG_3_RESET       0x00000000

static inline u32 bt_controller_aes_key_reg_3_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_AES_KEY_REG_3_ADDR);
}

static inline void bt_controller_aes_key_reg_3_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_AES_KEY_REG_3_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_AES_KEY_REG_3_AES_MODULE_KEY_BITS_128_DOWNTO_96_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_AES_KEY_REG_3_AES_MODULE_KEY_BITS_128_DOWNTO_96_LSB    0
#define BT_CONTROLLER_AES_KEY_REG_3_AES_MODULE_KEY_BITS_128_DOWNTO_96_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_AES_KEY_REG_3_AES_MODULE_KEY_BITS_128_DOWNTO_96_RST    0x0

static inline u32 bt_controller_aes_key_reg_3_aes_module_key_bits_128_downto_96_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_AES_KEY_REG_3_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_aes_key_reg_3_aes_module_key_bits_128_downto_96_setf(struct cl_chip *chip, u32 aesmodulekeybits128downto96)
{
	ASSERT_ERR_CHIP((((u32)aesmodulekeybits128downto96 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_AES_KEY_REG_3_ADDR, (u32)aesmodulekeybits128downto96 << 0);
}

/**
 * @brief AES_DATA_REG_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 AES_module_data_bits_31_downto_0 0x0
 * </pre>
 */
#define BT_CONTROLLER_AES_DATA_REG_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005058)
#define BT_CONTROLLER_AES_DATA_REG_0_OFFSET      0x00005058
#define BT_CONTROLLER_AES_DATA_REG_0_INDEX       0x00001416
#define BT_CONTROLLER_AES_DATA_REG_0_RESET       0x00000000

static inline u32 bt_controller_aes_data_reg_0_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_AES_DATA_REG_0_ADDR);
}

static inline void bt_controller_aes_data_reg_0_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_AES_DATA_REG_0_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_AES_DATA_REG_0_AES_MODULE_DATA_BITS_31_DOWNTO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_AES_DATA_REG_0_AES_MODULE_DATA_BITS_31_DOWNTO_0_LSB    0
#define BT_CONTROLLER_AES_DATA_REG_0_AES_MODULE_DATA_BITS_31_DOWNTO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_AES_DATA_REG_0_AES_MODULE_DATA_BITS_31_DOWNTO_0_RST    0x0

static inline u32 bt_controller_aes_data_reg_0_aes_module_data_bits_31_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_AES_DATA_REG_0_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_aes_data_reg_0_aes_module_data_bits_31_downto_0_setf(struct cl_chip *chip, u32 aesmoduledatabits31downto0)
{
	ASSERT_ERR_CHIP((((u32)aesmoduledatabits31downto0 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_AES_DATA_REG_0_ADDR, (u32)aesmoduledatabits31downto0 << 0);
}

/**
 * @brief AES_DATA_REG_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 AES_module_data_bits_63_downto_32 0x0
 * </pre>
 */
#define BT_CONTROLLER_AES_DATA_REG_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000505C)
#define BT_CONTROLLER_AES_DATA_REG_1_OFFSET      0x0000505C
#define BT_CONTROLLER_AES_DATA_REG_1_INDEX       0x00001417
#define BT_CONTROLLER_AES_DATA_REG_1_RESET       0x00000000

static inline u32 bt_controller_aes_data_reg_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_AES_DATA_REG_1_ADDR);
}

static inline void bt_controller_aes_data_reg_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_AES_DATA_REG_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_AES_DATA_REG_1_AES_MODULE_DATA_BITS_63_DOWNTO_32_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_AES_DATA_REG_1_AES_MODULE_DATA_BITS_63_DOWNTO_32_LSB    0
#define BT_CONTROLLER_AES_DATA_REG_1_AES_MODULE_DATA_BITS_63_DOWNTO_32_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_AES_DATA_REG_1_AES_MODULE_DATA_BITS_63_DOWNTO_32_RST    0x0

static inline u32 bt_controller_aes_data_reg_1_aes_module_data_bits_63_downto_32_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_AES_DATA_REG_1_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_aes_data_reg_1_aes_module_data_bits_63_downto_32_setf(struct cl_chip *chip, u32 aesmoduledatabits63downto32)
{
	ASSERT_ERR_CHIP((((u32)aesmoduledatabits63downto32 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_AES_DATA_REG_1_ADDR, (u32)aesmoduledatabits63downto32 << 0);
}

/**
 * @brief AES_DATA_REG_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 AES_module_data_bits_95_downto_64 0x0
 * </pre>
 */
#define BT_CONTROLLER_AES_DATA_REG_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005060)
#define BT_CONTROLLER_AES_DATA_REG_2_OFFSET      0x00005060
#define BT_CONTROLLER_AES_DATA_REG_2_INDEX       0x00001418
#define BT_CONTROLLER_AES_DATA_REG_2_RESET       0x00000000

static inline u32 bt_controller_aes_data_reg_2_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_AES_DATA_REG_2_ADDR);
}

static inline void bt_controller_aes_data_reg_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_AES_DATA_REG_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_AES_DATA_REG_2_AES_MODULE_DATA_BITS_95_DOWNTO_64_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_AES_DATA_REG_2_AES_MODULE_DATA_BITS_95_DOWNTO_64_LSB    0
#define BT_CONTROLLER_AES_DATA_REG_2_AES_MODULE_DATA_BITS_95_DOWNTO_64_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_AES_DATA_REG_2_AES_MODULE_DATA_BITS_95_DOWNTO_64_RST    0x0

static inline u32 bt_controller_aes_data_reg_2_aes_module_data_bits_95_downto_64_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_AES_DATA_REG_2_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_aes_data_reg_2_aes_module_data_bits_95_downto_64_setf(struct cl_chip *chip, u32 aesmoduledatabits95downto64)
{
	ASSERT_ERR_CHIP((((u32)aesmoduledatabits95downto64 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_AES_DATA_REG_2_ADDR, (u32)aesmoduledatabits95downto64 << 0);
}

/**
 * @brief AES_DATA_REG_3 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 AES_module_data_bits_128_downto_96 0x0
 * </pre>
 */
#define BT_CONTROLLER_AES_DATA_REG_3_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005064)
#define BT_CONTROLLER_AES_DATA_REG_3_OFFSET      0x00005064
#define BT_CONTROLLER_AES_DATA_REG_3_INDEX       0x00001419
#define BT_CONTROLLER_AES_DATA_REG_3_RESET       0x00000000

static inline u32 bt_controller_aes_data_reg_3_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_AES_DATA_REG_3_ADDR);
}

static inline void bt_controller_aes_data_reg_3_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_AES_DATA_REG_3_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_AES_DATA_REG_3_AES_MODULE_DATA_BITS_128_DOWNTO_96_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_AES_DATA_REG_3_AES_MODULE_DATA_BITS_128_DOWNTO_96_LSB    0
#define BT_CONTROLLER_AES_DATA_REG_3_AES_MODULE_DATA_BITS_128_DOWNTO_96_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_AES_DATA_REG_3_AES_MODULE_DATA_BITS_128_DOWNTO_96_RST    0x0

static inline u32 bt_controller_aes_data_reg_3_aes_module_data_bits_128_downto_96_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_AES_DATA_REG_3_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_aes_data_reg_3_aes_module_data_bits_128_downto_96_setf(struct cl_chip *chip, u32 aesmoduledatabits128downto96)
{
	ASSERT_ERR_CHIP((((u32)aesmoduledatabits128downto96 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_AES_DATA_REG_3_ADDR, (u32)aesmoduledatabits128downto96 << 0);
}

/**
 * @brief PKT_DBG_COUNTERS_EN register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:05 pkt_debug_counters_reg_31_downto_5bits_reserved 0x7FF_FFFF
 *    04    auth_fail_counter_en      1
 *    03    auth_pass_counter_en      1
 *    02    packet_without_error_counter_en 1
 *    01    packet_with_error_counter_en 1
 *    00    access_addr_detect_counter_en 1
 * </pre>
 */
#define BT_CONTROLLER_PKT_DBG_COUNTERS_EN_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005068)
#define BT_CONTROLLER_PKT_DBG_COUNTERS_EN_OFFSET      0x00005068
#define BT_CONTROLLER_PKT_DBG_COUNTERS_EN_INDEX       0x0000141A
#define BT_CONTROLLER_PKT_DBG_COUNTERS_EN_RESET       0xFFFFFFFF

static inline u32 bt_controller_pkt_dbg_counters_en_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PKT_DBG_COUNTERS_EN_ADDR);
}

static inline void bt_controller_pkt_dbg_counters_en_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PKT_DBG_COUNTERS_EN_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PKT_DBG_COUNTERS_EN_PKT_DEBUG_COUNTERS_REG_31_DOWNTO_5_BITS_RESERVED_MASK    ((u32)0xFFFFFFE0)
#define BT_CONTROLLER_PKT_DBG_COUNTERS_EN_PKT_DEBUG_COUNTERS_REG_31_DOWNTO_5_BITS_RESERVED_LSB    5
#define BT_CONTROLLER_PKT_DBG_COUNTERS_EN_PKT_DEBUG_COUNTERS_REG_31_DOWNTO_5_BITS_RESERVED_WIDTH    ((u32)0x0000001B)
#define BT_CONTROLLER_PKT_DBG_COUNTERS_EN_AUTH_FAIL_COUNTER_EN_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_PKT_DBG_COUNTERS_EN_AUTH_FAIL_COUNTER_EN_POS    4
#define BT_CONTROLLER_PKT_DBG_COUNTERS_EN_AUTH_PASS_COUNTER_EN_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_PKT_DBG_COUNTERS_EN_AUTH_PASS_COUNTER_EN_POS    3
#define BT_CONTROLLER_PKT_DBG_COUNTERS_EN_PACKET_WITHOUT_ERROR_COUNTER_EN_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_PKT_DBG_COUNTERS_EN_PACKET_WITHOUT_ERROR_COUNTER_EN_POS    2
#define BT_CONTROLLER_PKT_DBG_COUNTERS_EN_PACKET_WITH_ERROR_COUNTER_EN_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_PKT_DBG_COUNTERS_EN_PACKET_WITH_ERROR_COUNTER_EN_POS    1
#define BT_CONTROLLER_PKT_DBG_COUNTERS_EN_ACCESS_ADDR_DETECT_COUNTER_EN_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_PKT_DBG_COUNTERS_EN_ACCESS_ADDR_DETECT_COUNTER_EN_POS    0

#define BT_CONTROLLER_PKT_DBG_COUNTERS_EN_PKT_DEBUG_COUNTERS_REG_31_DOWNTO_5_BITS_RESERVED_RST    ((u32)0x7FF_FFFF)
#define BT_CONTROLLER_PKT_DBG_COUNTERS_EN_AUTH_FAIL_COUNTER_EN_RST    0x1
#define BT_CONTROLLER_PKT_DBG_COUNTERS_EN_AUTH_PASS_COUNTER_EN_RST    0x1
#define BT_CONTROLLER_PKT_DBG_COUNTERS_EN_PACKET_WITHOUT_ERROR_COUNTER_EN_RST    0x1
#define BT_CONTROLLER_PKT_DBG_COUNTERS_EN_PACKET_WITH_ERROR_COUNTER_EN_RST    0x1
#define BT_CONTROLLER_PKT_DBG_COUNTERS_EN_ACCESS_ADDR_DETECT_COUNTER_EN_RST    0x1

static inline void bt_controller_pkt_dbg_counters_en_pack(struct cl_chip *chip, u32 pkt_debug_counters_reg_31_downto_5bits_reserved, u8 auth_fail_counter_en, u8 auth_pass_counter_en, u8 packet_without_error_counter_en, u8 packet_with_error_counter_en, u8 access_addr_detect_counter_en)
{
	ASSERT_ERR_CHIP((((u32)pkt_debug_counters_reg_31_downto_5bits_reserved << 5) & ~((u32)0xFFFFFFE0)) == 0);
	ASSERT_ERR_CHIP((((u32)auth_fail_counter_en << 4) & ~((u32)0x00000010)) == 0);
	ASSERT_ERR_CHIP((((u32)auth_pass_counter_en << 3) & ~((u32)0x00000008)) == 0);
	ASSERT_ERR_CHIP((((u32)packet_without_error_counter_en << 2) & ~((u32)0x00000004)) == 0);
	ASSERT_ERR_CHIP((((u32)packet_with_error_counter_en << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)access_addr_detect_counter_en << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PKT_DBG_COUNTERS_EN_ADDR, ((u32)pkt_debug_counters_reg_31_downto_5bits_reserved << 5) | ((u32)auth_fail_counter_en << 4) | ((u32)auth_pass_counter_en << 3) | ((u32)packet_without_error_counter_en << 2) | ((u32)packet_with_error_counter_en << 1) | ((u32)access_addr_detect_counter_en << 0));
}

static inline void bt_controller_pkt_dbg_counters_en_unpack(struct cl_chip *chip, u32 *pkt_debug_counters_reg_31_downto_5bits_reserved, u8 *auth_fail_counter_en, u8 *auth_pass_counter_en, u8 *packet_without_error_counter_en, u8 *packet_with_error_counter_en, u8 *access_addr_detect_counter_en)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PKT_DBG_COUNTERS_EN_ADDR);

	*pkt_debug_counters_reg_31_downto_5bits_reserved = (local_val & ((u32)0xFFFFFFE0)) >> 5;
	*auth_fail_counter_en = (local_val & ((u32)0x00000010)) >> 4;
	*auth_pass_counter_en = (local_val & ((u32)0x00000008)) >> 3;
	*packet_without_error_counter_en = (local_val & ((u32)0x00000004)) >> 2;
	*packet_with_error_counter_en = (local_val & ((u32)0x00000002)) >> 1;
	*access_addr_detect_counter_en = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u32 bt_controller_pkt_dbg_counters_en_pkt_debug_counters_reg_31_downto_5_bits_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PKT_DBG_COUNTERS_EN_ADDR);

	return (u32)((local_val & ((u32)0xFFFFFFE0)) >> 5);
}

static inline u8 bt_controller_pkt_dbg_counters_en_auth_fail_counter_en_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PKT_DBG_COUNTERS_EN_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline void bt_controller_pkt_dbg_counters_en_auth_fail_counter_en_setf(struct cl_chip *chip, u8 authfailcounteren)
{
	ASSERT_ERR_CHIP((((u32)authfailcounteren << 4) & ~((u32)0x00000010)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PKT_DBG_COUNTERS_EN_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PKT_DBG_COUNTERS_EN_ADDR) & ~((u32)0x00000010)) | ((u32)authfailcounteren << 4));
}

static inline u8 bt_controller_pkt_dbg_counters_en_auth_pass_counter_en_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PKT_DBG_COUNTERS_EN_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline void bt_controller_pkt_dbg_counters_en_auth_pass_counter_en_setf(struct cl_chip *chip, u8 authpasscounteren)
{
	ASSERT_ERR_CHIP((((u32)authpasscounteren << 3) & ~((u32)0x00000008)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PKT_DBG_COUNTERS_EN_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PKT_DBG_COUNTERS_EN_ADDR) & ~((u32)0x00000008)) | ((u32)authpasscounteren << 3));
}

static inline u8 bt_controller_pkt_dbg_counters_en_packet_without_error_counter_en_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PKT_DBG_COUNTERS_EN_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline void bt_controller_pkt_dbg_counters_en_packet_without_error_counter_en_setf(struct cl_chip *chip, u8 packetwithouterrorcounteren)
{
	ASSERT_ERR_CHIP((((u32)packetwithouterrorcounteren << 2) & ~((u32)0x00000004)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PKT_DBG_COUNTERS_EN_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PKT_DBG_COUNTERS_EN_ADDR) & ~((u32)0x00000004)) | ((u32)packetwithouterrorcounteren << 2));
}

static inline u8 bt_controller_pkt_dbg_counters_en_packet_with_error_counter_en_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PKT_DBG_COUNTERS_EN_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline void bt_controller_pkt_dbg_counters_en_packet_with_error_counter_en_setf(struct cl_chip *chip, u8 packetwitherrorcounteren)
{
	ASSERT_ERR_CHIP((((u32)packetwitherrorcounteren << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PKT_DBG_COUNTERS_EN_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PKT_DBG_COUNTERS_EN_ADDR) & ~((u32)0x00000002)) | ((u32)packetwitherrorcounteren << 1));
}

static inline u8 bt_controller_pkt_dbg_counters_en_access_addr_detect_counter_en_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PKT_DBG_COUNTERS_EN_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

static inline void bt_controller_pkt_dbg_counters_en_access_addr_detect_counter_en_setf(struct cl_chip *chip, u8 accessaddrdetectcounteren)
{
	ASSERT_ERR_CHIP((((u32)accessaddrdetectcounteren << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PKT_DBG_COUNTERS_EN_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PKT_DBG_COUNTERS_EN_ADDR) & ~((u32)0x00000001)) | ((u32)accessaddrdetectcounteren << 0));
}

/**
 * @brief ACC_ADDR_DETECT_COUNTER register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 acc_add_detect_couter_reg 0x0
 * </pre>
 */
#define BT_CONTROLLER_ACC_ADDR_DETECT_COUNTER_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000506C)
#define BT_CONTROLLER_ACC_ADDR_DETECT_COUNTER_OFFSET      0x0000506C
#define BT_CONTROLLER_ACC_ADDR_DETECT_COUNTER_INDEX       0x0000141B
#define BT_CONTROLLER_ACC_ADDR_DETECT_COUNTER_RESET       0x00000000

static inline u32 bt_controller_acc_addr_detect_counter_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_ACC_ADDR_DETECT_COUNTER_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_ACC_ADDR_DETECT_COUNTER_ACC_ADD_DETECT_COUTER_REG_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_ACC_ADDR_DETECT_COUNTER_ACC_ADD_DETECT_COUTER_REG_LSB    0
#define BT_CONTROLLER_ACC_ADDR_DETECT_COUNTER_ACC_ADD_DETECT_COUTER_REG_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_ACC_ADDR_DETECT_COUNTER_ACC_ADD_DETECT_COUTER_REG_RST    0x0

static inline u32 bt_controller_acc_addr_detect_counter_acc_add_detect_couter_reg_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_ACC_ADDR_DETECT_COUNTER_ADDR);

	return (u32)(local_val >> 0);
}

/**
 * @brief RX_DONE_W_ERR_COUNTER register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 rx_done_with_err_counter_reg 0x0
 * </pre>
 */
#define BT_CONTROLLER_RX_DONE_W_ERR_COUNTER_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005070)
#define BT_CONTROLLER_RX_DONE_W_ERR_COUNTER_OFFSET      0x00005070
#define BT_CONTROLLER_RX_DONE_W_ERR_COUNTER_INDEX       0x0000141C
#define BT_CONTROLLER_RX_DONE_W_ERR_COUNTER_RESET       0x00000000

static inline u32 bt_controller_rx_done_w_err_counter_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RX_DONE_W_ERR_COUNTER_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_RX_DONE_W_ERR_COUNTER_RX_DONE_WITH_ERR_COUNTER_REG_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RX_DONE_W_ERR_COUNTER_RX_DONE_WITH_ERR_COUNTER_REG_LSB    0
#define BT_CONTROLLER_RX_DONE_W_ERR_COUNTER_RX_DONE_WITH_ERR_COUNTER_REG_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RX_DONE_W_ERR_COUNTER_RX_DONE_WITH_ERR_COUNTER_REG_RST    0x0

static inline u32 bt_controller_rx_done_w_err_counter_rx_done_with_err_counter_reg_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RX_DONE_W_ERR_COUNTER_ADDR);

	return (u32)(local_val >> 0);
}

/**
 * @brief RX_DONE_WO_ERR_COUNTER register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 rx_done_wo_err_counter_reg 0x0
 * </pre>
 */
#define BT_CONTROLLER_RX_DONE_WO_ERR_COUNTER_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005074)
#define BT_CONTROLLER_RX_DONE_WO_ERR_COUNTER_OFFSET      0x00005074
#define BT_CONTROLLER_RX_DONE_WO_ERR_COUNTER_INDEX       0x0000141D
#define BT_CONTROLLER_RX_DONE_WO_ERR_COUNTER_RESET       0x00000000

static inline u32 bt_controller_rx_done_wo_err_counter_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RX_DONE_WO_ERR_COUNTER_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_RX_DONE_WO_ERR_COUNTER_RX_DONE_WO_ERR_COUNTER_REG_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_RX_DONE_WO_ERR_COUNTER_RX_DONE_WO_ERR_COUNTER_REG_LSB    0
#define BT_CONTROLLER_RX_DONE_WO_ERR_COUNTER_RX_DONE_WO_ERR_COUNTER_REG_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_RX_DONE_WO_ERR_COUNTER_RX_DONE_WO_ERR_COUNTER_REG_RST    0x0

static inline u32 bt_controller_rx_done_wo_err_counter_rx_done_wo_err_counter_reg_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RX_DONE_WO_ERR_COUNTER_ADDR);

	return (u32)(local_val >> 0);
}

/**
 * @brief AUTH_PASS_COUNTER register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 aut_pass_counter_reg      0x0
 * </pre>
 */
#define BT_CONTROLLER_AUTH_PASS_COUNTER_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005078)
#define BT_CONTROLLER_AUTH_PASS_COUNTER_OFFSET      0x00005078
#define BT_CONTROLLER_AUTH_PASS_COUNTER_INDEX       0x0000141E
#define BT_CONTROLLER_AUTH_PASS_COUNTER_RESET       0x00000000

static inline u32 bt_controller_auth_pass_counter_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_AUTH_PASS_COUNTER_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_AUTH_PASS_COUNTER_AUT_PASS_COUNTER_REG_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_AUTH_PASS_COUNTER_AUT_PASS_COUNTER_REG_LSB    0
#define BT_CONTROLLER_AUTH_PASS_COUNTER_AUT_PASS_COUNTER_REG_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_AUTH_PASS_COUNTER_AUT_PASS_COUNTER_REG_RST    0x0

static inline u32 bt_controller_auth_pass_counter_aut_pass_counter_reg_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_AUTH_PASS_COUNTER_ADDR);

	return (u32)(local_val >> 0);
}

/**
 * @brief AUTH_FAIL_COUNTER register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 aut_fail_counter_reg      0x0
 * </pre>
 */
#define BT_CONTROLLER_AUTH_FAIL_COUNTER_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000507C)
#define BT_CONTROLLER_AUTH_FAIL_COUNTER_OFFSET      0x0000507C
#define BT_CONTROLLER_AUTH_FAIL_COUNTER_INDEX       0x0000141F
#define BT_CONTROLLER_AUTH_FAIL_COUNTER_RESET       0x00000000

static inline u32 bt_controller_auth_fail_counter_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_AUTH_FAIL_COUNTER_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_AUTH_FAIL_COUNTER_AUT_FAIL_COUNTER_REG_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_AUTH_FAIL_COUNTER_AUT_FAIL_COUNTER_REG_LSB    0
#define BT_CONTROLLER_AUTH_FAIL_COUNTER_AUT_FAIL_COUNTER_REG_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_AUTH_FAIL_COUNTER_AUT_FAIL_COUNTER_REG_RST    0x0

static inline u32 bt_controller_auth_fail_counter_aut_fail_counter_reg_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_AUTH_FAIL_COUNTER_ADDR);

	return (u32)(local_val >> 0);
}

/**
 * @brief PRIVACY_CONFIG_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:12 reserved_bit31_bit12_privacy_config_reg 0x0
 *    11:08 Offset_in_payload_to_capture_the_unresolved_address 0x0
 *    07:05 reserved_bit7_to_bit5_privacy_config_reg 0x0
 *    04    Privacy_Enable            0
 *    03:00 Number_of_valid_entries_in_IRK_table 0x0
 * </pre>
 */
#define BT_CONTROLLER_PRIVACY_CONFIG_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005080)
#define BT_CONTROLLER_PRIVACY_CONFIG_REG_OFFSET      0x00005080
#define BT_CONTROLLER_PRIVACY_CONFIG_REG_INDEX       0x00001420
#define BT_CONTROLLER_PRIVACY_CONFIG_REG_RESET       0x00000000

static inline u32 bt_controller_privacy_config_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PRIVACY_CONFIG_REG_ADDR);
}

static inline void bt_controller_privacy_config_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PRIVACY_CONFIG_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PRIVACY_CONFIG_REG_RESERVED_BIT_31_BIT_12_PRIVACY_CONFIG_REG_MASK    ((u32)0xFFFFF000)
#define BT_CONTROLLER_PRIVACY_CONFIG_REG_RESERVED_BIT_31_BIT_12_PRIVACY_CONFIG_REG_LSB    12
#define BT_CONTROLLER_PRIVACY_CONFIG_REG_RESERVED_BIT_31_BIT_12_PRIVACY_CONFIG_REG_WIDTH    ((u32)0x00000014)
#define BT_CONTROLLER_PRIVACY_CONFIG_REG_OFFSET_IN_PAYLOAD_TO_CAPTURE_THE_UNRESOLVED_ADDRESS_MASK    ((u32)0x00000F00)
#define BT_CONTROLLER_PRIVACY_CONFIG_REG_OFFSET_IN_PAYLOAD_TO_CAPTURE_THE_UNRESOLVED_ADDRESS_LSB    8
#define BT_CONTROLLER_PRIVACY_CONFIG_REG_OFFSET_IN_PAYLOAD_TO_CAPTURE_THE_UNRESOLVED_ADDRESS_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_PRIVACY_CONFIG_REG_RESERVED_BIT_7_TO_BIT_5_PRIVACY_CONFIG_REG_MASK    ((u32)0x000000E0)
#define BT_CONTROLLER_PRIVACY_CONFIG_REG_RESERVED_BIT_7_TO_BIT_5_PRIVACY_CONFIG_REG_LSB    5
#define BT_CONTROLLER_PRIVACY_CONFIG_REG_RESERVED_BIT_7_TO_BIT_5_PRIVACY_CONFIG_REG_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_PRIVACY_CONFIG_REG_PRIVACY_ENABLE_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_PRIVACY_CONFIG_REG_PRIVACY_ENABLE_POS    4
#define BT_CONTROLLER_PRIVACY_CONFIG_REG_NUMBER_OF_VALID_ENTRIES_IN_IRK_TABLE_MASK    ((u32)0x0000000F)
#define BT_CONTROLLER_PRIVACY_CONFIG_REG_NUMBER_OF_VALID_ENTRIES_IN_IRK_TABLE_LSB    0
#define BT_CONTROLLER_PRIVACY_CONFIG_REG_NUMBER_OF_VALID_ENTRIES_IN_IRK_TABLE_WIDTH    ((u32)0x00000004)

#define BT_CONTROLLER_PRIVACY_CONFIG_REG_RESERVED_BIT_31_BIT_12_PRIVACY_CONFIG_REG_RST    0x0
#define BT_CONTROLLER_PRIVACY_CONFIG_REG_OFFSET_IN_PAYLOAD_TO_CAPTURE_THE_UNRESOLVED_ADDRESS_RST    0x0
#define BT_CONTROLLER_PRIVACY_CONFIG_REG_RESERVED_BIT_7_TO_BIT_5_PRIVACY_CONFIG_REG_RST    0x0
#define BT_CONTROLLER_PRIVACY_CONFIG_REG_PRIVACY_ENABLE_RST    0x0
#define BT_CONTROLLER_PRIVACY_CONFIG_REG_NUMBER_OF_VALID_ENTRIES_IN_IRK_TABLE_RST    0x0

static inline void bt_controller_privacy_config_reg_pack(struct cl_chip *chip, u32 reserved_bit31_bit12_privacy_config_reg, u8 offset_in_payload_to_capture_the_unresolved_address, u8 reserved_bit7_to_bit5_privacy_config_reg, u8 privacy_enable, u8 number_of_valid_entries_in_irk_table)
{
	ASSERT_ERR_CHIP((((u32)reserved_bit31_bit12_privacy_config_reg << 12) & ~((u32)0xFFFFF000)) == 0);
	ASSERT_ERR_CHIP((((u32)offset_in_payload_to_capture_the_unresolved_address << 8) & ~((u32)0x00000F00)) == 0);
	ASSERT_ERR_CHIP((((u32)reserved_bit7_to_bit5_privacy_config_reg << 5) & ~((u32)0x000000E0)) == 0);
	ASSERT_ERR_CHIP((((u32)privacy_enable << 4) & ~((u32)0x00000010)) == 0);
	ASSERT_ERR_CHIP((((u32)number_of_valid_entries_in_irk_table << 0) & ~((u32)0x0000000F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PRIVACY_CONFIG_REG_ADDR, ((u32)reserved_bit31_bit12_privacy_config_reg << 12) | ((u32)offset_in_payload_to_capture_the_unresolved_address << 8) | ((u32)reserved_bit7_to_bit5_privacy_config_reg << 5) | ((u32)privacy_enable << 4) | ((u32)number_of_valid_entries_in_irk_table << 0));
}

static inline void bt_controller_privacy_config_reg_unpack(struct cl_chip *chip, u32 *reserved_bit31_bit12_privacy_config_reg, u8 *offset_in_payload_to_capture_the_unresolved_address, u8 *reserved_bit7_to_bit5_privacy_config_reg, u8 *privacy_enable, u8 *number_of_valid_entries_in_irk_table)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PRIVACY_CONFIG_REG_ADDR);

	*reserved_bit31_bit12_privacy_config_reg = (local_val & ((u32)0xFFFFF000)) >> 12;
	*offset_in_payload_to_capture_the_unresolved_address = (local_val & ((u32)0x00000F00)) >> 8;
	*reserved_bit7_to_bit5_privacy_config_reg = (local_val & ((u32)0x000000E0)) >> 5;
	*privacy_enable = (local_val & ((u32)0x00000010)) >> 4;
	*number_of_valid_entries_in_irk_table = (local_val & ((u32)0x0000000F)) >> 0;
}

static inline u32 bt_controller_privacy_config_reg_reserved_bit_31_bit_12_privacy_config_reg_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PRIVACY_CONFIG_REG_ADDR);

	return (u32)((local_val & ((u32)0xFFFFF000)) >> 12);
}

static inline u8 bt_controller_privacy_config_reg_offset_in_payload_to_capture_the_unresolved_address_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PRIVACY_CONFIG_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000F00)) >> 8);
}

static inline void bt_controller_privacy_config_reg_offset_in_payload_to_capture_the_unresolved_address_setf(struct cl_chip *chip, u8 offsetinpayloadtocapturetheunresolvedaddress)
{
	ASSERT_ERR_CHIP((((u32)offsetinpayloadtocapturetheunresolvedaddress << 8) & ~((u32)0x00000F00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PRIVACY_CONFIG_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PRIVACY_CONFIG_REG_ADDR) & ~((u32)0x00000F00)) | ((u32)offsetinpayloadtocapturetheunresolvedaddress << 8));
}

static inline u8 bt_controller_privacy_config_reg_reserved_bit_7_to_bit_5_privacy_config_reg_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PRIVACY_CONFIG_REG_ADDR);

	return (u8)((local_val & ((u32)0x000000E0)) >> 5);
}

static inline u8 bt_controller_privacy_config_reg_privacy_enable_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PRIVACY_CONFIG_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline void bt_controller_privacy_config_reg_privacy_enable_setf(struct cl_chip *chip, u8 privacyenable)
{
	ASSERT_ERR_CHIP((((u32)privacyenable << 4) & ~((u32)0x00000010)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PRIVACY_CONFIG_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PRIVACY_CONFIG_REG_ADDR) & ~((u32)0x00000010)) | ((u32)privacyenable << 4));
}

static inline u8 bt_controller_privacy_config_reg_number_of_valid_entries_in_irk_table_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PRIVACY_CONFIG_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000000F)) >> 0);
}

static inline void bt_controller_privacy_config_reg_number_of_valid_entries_in_irk_table_setf(struct cl_chip *chip, u8 numberofvalidentriesinirktable)
{
	ASSERT_ERR_CHIP((((u32)numberofvalidentriesinirktable << 0) & ~((u32)0x0000000F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PRIVACY_CONFIG_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PRIVACY_CONFIG_REG_ADDR) & ~((u32)0x0000000F)) | ((u32)numberofvalidentriesinirktable << 0));
}

/**
 * @brief PRIVACY_STATUS_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:04 reserved_privacy_status_bit31_bit4 0x0
 *    03:00 Resolved_Index            0x0
 * </pre>
 */
#define BT_CONTROLLER_PRIVACY_STATUS_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005084)
#define BT_CONTROLLER_PRIVACY_STATUS_REG_OFFSET      0x00005084
#define BT_CONTROLLER_PRIVACY_STATUS_REG_INDEX       0x00001421
#define BT_CONTROLLER_PRIVACY_STATUS_REG_RESET       0x00000000

static inline u32 bt_controller_privacy_status_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PRIVACY_STATUS_REG_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_PRIVACY_STATUS_REG_RESERVED_PRIVACY_STATUS_BIT_31_BIT_4_MASK    ((u32)0xFFFFFFF0)
#define BT_CONTROLLER_PRIVACY_STATUS_REG_RESERVED_PRIVACY_STATUS_BIT_31_BIT_4_LSB    4
#define BT_CONTROLLER_PRIVACY_STATUS_REG_RESERVED_PRIVACY_STATUS_BIT_31_BIT_4_WIDTH    ((u32)0x0000001C)
#define BT_CONTROLLER_PRIVACY_STATUS_REG_RESOLVED_INDEX_MASK    ((u32)0x0000000F)
#define BT_CONTROLLER_PRIVACY_STATUS_REG_RESOLVED_INDEX_LSB    0
#define BT_CONTROLLER_PRIVACY_STATUS_REG_RESOLVED_INDEX_WIDTH    ((u32)0x00000004)

#define BT_CONTROLLER_PRIVACY_STATUS_REG_RESERVED_PRIVACY_STATUS_BIT_31_BIT_4_RST    0x0
#define BT_CONTROLLER_PRIVACY_STATUS_REG_RESOLVED_INDEX_RST    0x0

static inline void bt_controller_privacy_status_reg_unpack(struct cl_chip *chip, u32 *reserved_privacy_status_bit31_bit4, u8 *resolved_index)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PRIVACY_STATUS_REG_ADDR);

	*reserved_privacy_status_bit31_bit4 = (local_val & ((u32)0xFFFFFFF0)) >> 4;
	*resolved_index = (local_val & ((u32)0x0000000F)) >> 0;
}

static inline u32 bt_controller_privacy_status_reg_reserved_privacy_status_bit_31_bit_4_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PRIVACY_STATUS_REG_ADDR);

	return (u32)((local_val & ((u32)0xFFFFFFF0)) >> 4);
}

static inline u8 bt_controller_privacy_status_reg_resolved_index_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PRIVACY_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000000F)) >> 0);
}

/**
 * @brief IRK_0_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK0_31_0                 0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_0_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005090)
#define BT_CONTROLLER_IRK_0_0_OFFSET      0x00005090
#define BT_CONTROLLER_IRK_0_0_INDEX       0x00001424
#define BT_CONTROLLER_IRK_0_0_RESET       0x00000000

static inline void bt_controller_irk_0_0_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_0_0_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_0_0_IRK_0_31_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_0_0_IRK_0_31_0_LSB    0
#define BT_CONTROLLER_IRK_0_0_IRK_0_31_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_0_0_IRK_0_31_0_RST    0x0

static inline void bt_controller_irk_0_0_irk_0_31_0_setf(struct cl_chip *chip, u32 irk0310)
{
	ASSERT_ERR_CHIP((((u32)irk0310 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_0_0_ADDR, (u32)irk0310 << 0);
}

/**
 * @brief IRK_0_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK0_63_32                0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_0_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005094)
#define BT_CONTROLLER_IRK_0_1_OFFSET      0x00005094
#define BT_CONTROLLER_IRK_0_1_INDEX       0x00001425
#define BT_CONTROLLER_IRK_0_1_RESET       0x00000000

static inline void bt_controller_irk_0_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_0_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_0_1_IRK_0_63_32_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_0_1_IRK_0_63_32_LSB    0
#define BT_CONTROLLER_IRK_0_1_IRK_0_63_32_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_0_1_IRK_0_63_32_RST    0x0

static inline void bt_controller_irk_0_1_irk_0_63_32_setf(struct cl_chip *chip, u32 irk06332)
{
	ASSERT_ERR_CHIP((((u32)irk06332 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_0_1_ADDR, (u32)irk06332 << 0);
}

/**
 * @brief IRK_0_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK0_95_64                0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_0_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005098)
#define BT_CONTROLLER_IRK_0_2_OFFSET      0x00005098
#define BT_CONTROLLER_IRK_0_2_INDEX       0x00001426
#define BT_CONTROLLER_IRK_0_2_RESET       0x00000000

static inline void bt_controller_irk_0_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_0_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_0_2_IRK_0_95_64_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_0_2_IRK_0_95_64_LSB    0
#define BT_CONTROLLER_IRK_0_2_IRK_0_95_64_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_0_2_IRK_0_95_64_RST    0x0

static inline void bt_controller_irk_0_2_irk_0_95_64_setf(struct cl_chip *chip, u32 irk09564)
{
	ASSERT_ERR_CHIP((((u32)irk09564 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_0_2_ADDR, (u32)irk09564 << 0);
}

/**
 * @brief IRK_0_3 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK0_127_96               0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_0_3_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000509C)
#define BT_CONTROLLER_IRK_0_3_OFFSET      0x0000509C
#define BT_CONTROLLER_IRK_0_3_INDEX       0x00001427
#define BT_CONTROLLER_IRK_0_3_RESET       0x00000000

static inline void bt_controller_irk_0_3_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_0_3_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_0_3_IRK_0_127_96_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_0_3_IRK_0_127_96_LSB    0
#define BT_CONTROLLER_IRK_0_3_IRK_0_127_96_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_0_3_IRK_0_127_96_RST    0x0

static inline void bt_controller_irk_0_3_irk_0_127_96_setf(struct cl_chip *chip, u32 irk012796)
{
	ASSERT_ERR_CHIP((((u32)irk012796 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_0_3_ADDR, (u32)irk012796 << 0);
}

/**
 * @brief IRK_1_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK1_31_0                 0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_1_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000050A0)
#define BT_CONTROLLER_IRK_1_0_OFFSET      0x000050A0
#define BT_CONTROLLER_IRK_1_0_INDEX       0x00001428
#define BT_CONTROLLER_IRK_1_0_RESET       0x00000000

static inline void bt_controller_irk_1_0_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_1_0_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_1_0_IRK_1_31_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_1_0_IRK_1_31_0_LSB    0
#define BT_CONTROLLER_IRK_1_0_IRK_1_31_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_1_0_IRK_1_31_0_RST    0x0

static inline void bt_controller_irk_1_0_irk_1_31_0_setf(struct cl_chip *chip, u32 irk1310)
{
	ASSERT_ERR_CHIP((((u32)irk1310 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_1_0_ADDR, (u32)irk1310 << 0);
}

/**
 * @brief IRK_1_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK1_63_32                0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_1_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000050A4)
#define BT_CONTROLLER_IRK_1_1_OFFSET      0x000050A4
#define BT_CONTROLLER_IRK_1_1_INDEX       0x00001429
#define BT_CONTROLLER_IRK_1_1_RESET       0x00000000

static inline void bt_controller_irk_1_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_1_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_1_1_IRK_1_63_32_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_1_1_IRK_1_63_32_LSB    0
#define BT_CONTROLLER_IRK_1_1_IRK_1_63_32_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_1_1_IRK_1_63_32_RST    0x0

static inline void bt_controller_irk_1_1_irk_1_63_32_setf(struct cl_chip *chip, u32 irk16332)
{
	ASSERT_ERR_CHIP((((u32)irk16332 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_1_1_ADDR, (u32)irk16332 << 0);
}

/**
 * @brief IRK_1_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK1_95_64                0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_1_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000050A8)
#define BT_CONTROLLER_IRK_1_2_OFFSET      0x000050A8
#define BT_CONTROLLER_IRK_1_2_INDEX       0x0000142A
#define BT_CONTROLLER_IRK_1_2_RESET       0x00000000

static inline void bt_controller_irk_1_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_1_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_1_2_IRK_1_95_64_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_1_2_IRK_1_95_64_LSB    0
#define BT_CONTROLLER_IRK_1_2_IRK_1_95_64_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_1_2_IRK_1_95_64_RST    0x0

static inline void bt_controller_irk_1_2_irk_1_95_64_setf(struct cl_chip *chip, u32 irk19564)
{
	ASSERT_ERR_CHIP((((u32)irk19564 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_1_2_ADDR, (u32)irk19564 << 0);
}

/**
 * @brief IRK_1_3 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK1_127_96               0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_1_3_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000050AC)
#define BT_CONTROLLER_IRK_1_3_OFFSET      0x000050AC
#define BT_CONTROLLER_IRK_1_3_INDEX       0x0000142B
#define BT_CONTROLLER_IRK_1_3_RESET       0x00000000

static inline void bt_controller_irk_1_3_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_1_3_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_1_3_IRK_1_127_96_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_1_3_IRK_1_127_96_LSB    0
#define BT_CONTROLLER_IRK_1_3_IRK_1_127_96_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_1_3_IRK_1_127_96_RST    0x0

static inline void bt_controller_irk_1_3_irk_1_127_96_setf(struct cl_chip *chip, u32 irk112796)
{
	ASSERT_ERR_CHIP((((u32)irk112796 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_1_3_ADDR, (u32)irk112796 << 0);
}

/**
 * @brief IRK_2_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK2_31_0                 0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_2_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000050B0)
#define BT_CONTROLLER_IRK_2_0_OFFSET      0x000050B0
#define BT_CONTROLLER_IRK_2_0_INDEX       0x0000142C
#define BT_CONTROLLER_IRK_2_0_RESET       0x00000000

static inline void bt_controller_irk_2_0_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_2_0_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_2_0_IRK_2_31_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_2_0_IRK_2_31_0_LSB    0
#define BT_CONTROLLER_IRK_2_0_IRK_2_31_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_2_0_IRK_2_31_0_RST    0x0

static inline void bt_controller_irk_2_0_irk_2_31_0_setf(struct cl_chip *chip, u32 irk2310)
{
	ASSERT_ERR_CHIP((((u32)irk2310 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_2_0_ADDR, (u32)irk2310 << 0);
}

/**
 * @brief IRK_2_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK2_63_32                0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_2_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000050B4)
#define BT_CONTROLLER_IRK_2_1_OFFSET      0x000050B4
#define BT_CONTROLLER_IRK_2_1_INDEX       0x0000142D
#define BT_CONTROLLER_IRK_2_1_RESET       0x00000000

static inline void bt_controller_irk_2_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_2_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_2_1_IRK_2_63_32_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_2_1_IRK_2_63_32_LSB    0
#define BT_CONTROLLER_IRK_2_1_IRK_2_63_32_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_2_1_IRK_2_63_32_RST    0x0

static inline void bt_controller_irk_2_1_irk_2_63_32_setf(struct cl_chip *chip, u32 irk26332)
{
	ASSERT_ERR_CHIP((((u32)irk26332 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_2_1_ADDR, (u32)irk26332 << 0);
}

/**
 * @brief IRK_2_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK2_95_64                0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_2_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000050B8)
#define BT_CONTROLLER_IRK_2_2_OFFSET      0x000050B8
#define BT_CONTROLLER_IRK_2_2_INDEX       0x0000142E
#define BT_CONTROLLER_IRK_2_2_RESET       0x00000000

static inline void bt_controller_irk_2_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_2_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_2_2_IRK_2_95_64_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_2_2_IRK_2_95_64_LSB    0
#define BT_CONTROLLER_IRK_2_2_IRK_2_95_64_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_2_2_IRK_2_95_64_RST    0x0

static inline void bt_controller_irk_2_2_irk_2_95_64_setf(struct cl_chip *chip, u32 irk29564)
{
	ASSERT_ERR_CHIP((((u32)irk29564 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_2_2_ADDR, (u32)irk29564 << 0);
}

/**
 * @brief IRK_2_3 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK2_127_96               0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_2_3_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000050BC)
#define BT_CONTROLLER_IRK_2_3_OFFSET      0x000050BC
#define BT_CONTROLLER_IRK_2_3_INDEX       0x0000142F
#define BT_CONTROLLER_IRK_2_3_RESET       0x00000000

static inline void bt_controller_irk_2_3_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_2_3_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_2_3_IRK_2_127_96_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_2_3_IRK_2_127_96_LSB    0
#define BT_CONTROLLER_IRK_2_3_IRK_2_127_96_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_2_3_IRK_2_127_96_RST    0x0

static inline void bt_controller_irk_2_3_irk_2_127_96_setf(struct cl_chip *chip, u32 irk212796)
{
	ASSERT_ERR_CHIP((((u32)irk212796 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_2_3_ADDR, (u32)irk212796 << 0);
}

/**
 * @brief IRK_3_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK3_31_0                 0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_3_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000050C0)
#define BT_CONTROLLER_IRK_3_0_OFFSET      0x000050C0
#define BT_CONTROLLER_IRK_3_0_INDEX       0x00001430
#define BT_CONTROLLER_IRK_3_0_RESET       0x00000000

static inline void bt_controller_irk_3_0_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_3_0_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_3_0_IRK_3_31_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_3_0_IRK_3_31_0_LSB    0
#define BT_CONTROLLER_IRK_3_0_IRK_3_31_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_3_0_IRK_3_31_0_RST    0x0

static inline void bt_controller_irk_3_0_irk_3_31_0_setf(struct cl_chip *chip, u32 irk3310)
{
	ASSERT_ERR_CHIP((((u32)irk3310 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_3_0_ADDR, (u32)irk3310 << 0);
}

/**
 * @brief IRK_3_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK3_63_32                0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_3_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000050C4)
#define BT_CONTROLLER_IRK_3_1_OFFSET      0x000050C4
#define BT_CONTROLLER_IRK_3_1_INDEX       0x00001431
#define BT_CONTROLLER_IRK_3_1_RESET       0x00000000

static inline void bt_controller_irk_3_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_3_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_3_1_IRK_3_63_32_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_3_1_IRK_3_63_32_LSB    0
#define BT_CONTROLLER_IRK_3_1_IRK_3_63_32_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_3_1_IRK_3_63_32_RST    0x0

static inline void bt_controller_irk_3_1_irk_3_63_32_setf(struct cl_chip *chip, u32 irk36332)
{
	ASSERT_ERR_CHIP((((u32)irk36332 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_3_1_ADDR, (u32)irk36332 << 0);
}

/**
 * @brief IRK_3_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK3_95_64                0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_3_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000050C8)
#define BT_CONTROLLER_IRK_3_2_OFFSET      0x000050C8
#define BT_CONTROLLER_IRK_3_2_INDEX       0x00001432
#define BT_CONTROLLER_IRK_3_2_RESET       0x00000000

static inline void bt_controller_irk_3_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_3_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_3_2_IRK_3_95_64_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_3_2_IRK_3_95_64_LSB    0
#define BT_CONTROLLER_IRK_3_2_IRK_3_95_64_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_3_2_IRK_3_95_64_RST    0x0

static inline void bt_controller_irk_3_2_irk_3_95_64_setf(struct cl_chip *chip, u32 irk39564)
{
	ASSERT_ERR_CHIP((((u32)irk39564 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_3_2_ADDR, (u32)irk39564 << 0);
}

/**
 * @brief IRK_3_3 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK3_127_96               0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_3_3_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000050CC)
#define BT_CONTROLLER_IRK_3_3_OFFSET      0x000050CC
#define BT_CONTROLLER_IRK_3_3_INDEX       0x00001433
#define BT_CONTROLLER_IRK_3_3_RESET       0x00000000

static inline void bt_controller_irk_3_3_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_3_3_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_3_3_IRK_3_127_96_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_3_3_IRK_3_127_96_LSB    0
#define BT_CONTROLLER_IRK_3_3_IRK_3_127_96_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_3_3_IRK_3_127_96_RST    0x0

static inline void bt_controller_irk_3_3_irk_3_127_96_setf(struct cl_chip *chip, u32 irk312796)
{
	ASSERT_ERR_CHIP((((u32)irk312796 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_3_3_ADDR, (u32)irk312796 << 0);
}

/**
 * @brief IRK_4_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK4_31_0                 0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_4_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000050D0)
#define BT_CONTROLLER_IRK_4_0_OFFSET      0x000050D0
#define BT_CONTROLLER_IRK_4_0_INDEX       0x00001434
#define BT_CONTROLLER_IRK_4_0_RESET       0x00000000

static inline void bt_controller_irk_4_0_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_4_0_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_4_0_IRK_4_31_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_4_0_IRK_4_31_0_LSB    0
#define BT_CONTROLLER_IRK_4_0_IRK_4_31_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_4_0_IRK_4_31_0_RST    0x0

static inline void bt_controller_irk_4_0_irk_4_31_0_setf(struct cl_chip *chip, u32 irk4310)
{
	ASSERT_ERR_CHIP((((u32)irk4310 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_4_0_ADDR, (u32)irk4310 << 0);
}

/**
 * @brief IRK_4_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK4_63_32                0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_4_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000050D4)
#define BT_CONTROLLER_IRK_4_1_OFFSET      0x000050D4
#define BT_CONTROLLER_IRK_4_1_INDEX       0x00001435
#define BT_CONTROLLER_IRK_4_1_RESET       0x00000000

static inline void bt_controller_irk_4_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_4_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_4_1_IRK_4_63_32_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_4_1_IRK_4_63_32_LSB    0
#define BT_CONTROLLER_IRK_4_1_IRK_4_63_32_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_4_1_IRK_4_63_32_RST    0x0

static inline void bt_controller_irk_4_1_irk_4_63_32_setf(struct cl_chip *chip, u32 irk46332)
{
	ASSERT_ERR_CHIP((((u32)irk46332 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_4_1_ADDR, (u32)irk46332 << 0);
}

/**
 * @brief IRK_4_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK4_95_64                0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_4_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000050D8)
#define BT_CONTROLLER_IRK_4_2_OFFSET      0x000050D8
#define BT_CONTROLLER_IRK_4_2_INDEX       0x00001436
#define BT_CONTROLLER_IRK_4_2_RESET       0x00000000

static inline void bt_controller_irk_4_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_4_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_4_2_IRK_4_95_64_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_4_2_IRK_4_95_64_LSB    0
#define BT_CONTROLLER_IRK_4_2_IRK_4_95_64_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_4_2_IRK_4_95_64_RST    0x0

static inline void bt_controller_irk_4_2_irk_4_95_64_setf(struct cl_chip *chip, u32 irk49564)
{
	ASSERT_ERR_CHIP((((u32)irk49564 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_4_2_ADDR, (u32)irk49564 << 0);
}

/**
 * @brief IRK_4_3 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK4_127_96               0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_4_3_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000050DC)
#define BT_CONTROLLER_IRK_4_3_OFFSET      0x000050DC
#define BT_CONTROLLER_IRK_4_3_INDEX       0x00001437
#define BT_CONTROLLER_IRK_4_3_RESET       0x00000000

static inline void bt_controller_irk_4_3_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_4_3_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_4_3_IRK_4_127_96_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_4_3_IRK_4_127_96_LSB    0
#define BT_CONTROLLER_IRK_4_3_IRK_4_127_96_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_4_3_IRK_4_127_96_RST    0x0

static inline void bt_controller_irk_4_3_irk_4_127_96_setf(struct cl_chip *chip, u32 irk412796)
{
	ASSERT_ERR_CHIP((((u32)irk412796 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_4_3_ADDR, (u32)irk412796 << 0);
}

/**
 * @brief IRK_5_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK5_31_0                 0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_5_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000050E0)
#define BT_CONTROLLER_IRK_5_0_OFFSET      0x000050E0
#define BT_CONTROLLER_IRK_5_0_INDEX       0x00001438
#define BT_CONTROLLER_IRK_5_0_RESET       0x00000000

static inline void bt_controller_irk_5_0_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_5_0_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_5_0_IRK_5_31_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_5_0_IRK_5_31_0_LSB    0
#define BT_CONTROLLER_IRK_5_0_IRK_5_31_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_5_0_IRK_5_31_0_RST    0x0

static inline void bt_controller_irk_5_0_irk_5_31_0_setf(struct cl_chip *chip, u32 irk5310)
{
	ASSERT_ERR_CHIP((((u32)irk5310 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_5_0_ADDR, (u32)irk5310 << 0);
}

/**
 * @brief IRK_5_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK5_63_32                0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_5_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000050E4)
#define BT_CONTROLLER_IRK_5_1_OFFSET      0x000050E4
#define BT_CONTROLLER_IRK_5_1_INDEX       0x00001439
#define BT_CONTROLLER_IRK_5_1_RESET       0x00000000

static inline void bt_controller_irk_5_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_5_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_5_1_IRK_5_63_32_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_5_1_IRK_5_63_32_LSB    0
#define BT_CONTROLLER_IRK_5_1_IRK_5_63_32_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_5_1_IRK_5_63_32_RST    0x0

static inline void bt_controller_irk_5_1_irk_5_63_32_setf(struct cl_chip *chip, u32 irk56332)
{
	ASSERT_ERR_CHIP((((u32)irk56332 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_5_1_ADDR, (u32)irk56332 << 0);
}

/**
 * @brief IRK_5_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK5_95_64                0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_5_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000050E8)
#define BT_CONTROLLER_IRK_5_2_OFFSET      0x000050E8
#define BT_CONTROLLER_IRK_5_2_INDEX       0x0000143A
#define BT_CONTROLLER_IRK_5_2_RESET       0x00000000

static inline void bt_controller_irk_5_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_5_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_5_2_IRK_5_95_64_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_5_2_IRK_5_95_64_LSB    0
#define BT_CONTROLLER_IRK_5_2_IRK_5_95_64_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_5_2_IRK_5_95_64_RST    0x0

static inline void bt_controller_irk_5_2_irk_5_95_64_setf(struct cl_chip *chip, u32 irk59564)
{
	ASSERT_ERR_CHIP((((u32)irk59564 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_5_2_ADDR, (u32)irk59564 << 0);
}

/**
 * @brief IRK_5_3 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK5_127_96               0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_5_3_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000050EC)
#define BT_CONTROLLER_IRK_5_3_OFFSET      0x000050EC
#define BT_CONTROLLER_IRK_5_3_INDEX       0x0000143B
#define BT_CONTROLLER_IRK_5_3_RESET       0x00000000

static inline void bt_controller_irk_5_3_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_5_3_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_5_3_IRK_5_127_96_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_5_3_IRK_5_127_96_LSB    0
#define BT_CONTROLLER_IRK_5_3_IRK_5_127_96_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_5_3_IRK_5_127_96_RST    0x0

static inline void bt_controller_irk_5_3_irk_5_127_96_setf(struct cl_chip *chip, u32 irk512796)
{
	ASSERT_ERR_CHIP((((u32)irk512796 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_5_3_ADDR, (u32)irk512796 << 0);
}

/**
 * @brief IRK_6_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK6_31_0                 0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_6_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000050F0)
#define BT_CONTROLLER_IRK_6_0_OFFSET      0x000050F0
#define BT_CONTROLLER_IRK_6_0_INDEX       0x0000143C
#define BT_CONTROLLER_IRK_6_0_RESET       0x00000000

static inline void bt_controller_irk_6_0_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_6_0_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_6_0_IRK_6_31_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_6_0_IRK_6_31_0_LSB    0
#define BT_CONTROLLER_IRK_6_0_IRK_6_31_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_6_0_IRK_6_31_0_RST    0x0

static inline void bt_controller_irk_6_0_irk_6_31_0_setf(struct cl_chip *chip, u32 irk6310)
{
	ASSERT_ERR_CHIP((((u32)irk6310 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_6_0_ADDR, (u32)irk6310 << 0);
}

/**
 * @brief IRK_6_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK6_63_32                0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_6_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000050F4)
#define BT_CONTROLLER_IRK_6_1_OFFSET      0x000050F4
#define BT_CONTROLLER_IRK_6_1_INDEX       0x0000143D
#define BT_CONTROLLER_IRK_6_1_RESET       0x00000000

static inline void bt_controller_irk_6_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_6_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_6_1_IRK_6_63_32_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_6_1_IRK_6_63_32_LSB    0
#define BT_CONTROLLER_IRK_6_1_IRK_6_63_32_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_6_1_IRK_6_63_32_RST    0x0

static inline void bt_controller_irk_6_1_irk_6_63_32_setf(struct cl_chip *chip, u32 irk66332)
{
	ASSERT_ERR_CHIP((((u32)irk66332 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_6_1_ADDR, (u32)irk66332 << 0);
}

/**
 * @brief IRK_6_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK6_95_64                0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_6_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000050F8)
#define BT_CONTROLLER_IRK_6_2_OFFSET      0x000050F8
#define BT_CONTROLLER_IRK_6_2_INDEX       0x0000143E
#define BT_CONTROLLER_IRK_6_2_RESET       0x00000000

static inline void bt_controller_irk_6_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_6_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_6_2_IRK_6_95_64_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_6_2_IRK_6_95_64_LSB    0
#define BT_CONTROLLER_IRK_6_2_IRK_6_95_64_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_6_2_IRK_6_95_64_RST    0x0

static inline void bt_controller_irk_6_2_irk_6_95_64_setf(struct cl_chip *chip, u32 irk69564)
{
	ASSERT_ERR_CHIP((((u32)irk69564 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_6_2_ADDR, (u32)irk69564 << 0);
}

/**
 * @brief IRK_6_3 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK6_127_96               0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_6_3_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x000050FC)
#define BT_CONTROLLER_IRK_6_3_OFFSET      0x000050FC
#define BT_CONTROLLER_IRK_6_3_INDEX       0x0000143F
#define BT_CONTROLLER_IRK_6_3_RESET       0x00000000

static inline void bt_controller_irk_6_3_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_6_3_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_6_3_IRK_6_127_96_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_6_3_IRK_6_127_96_LSB    0
#define BT_CONTROLLER_IRK_6_3_IRK_6_127_96_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_6_3_IRK_6_127_96_RST    0x0

static inline void bt_controller_irk_6_3_irk_6_127_96_setf(struct cl_chip *chip, u32 irk612796)
{
	ASSERT_ERR_CHIP((((u32)irk612796 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_6_3_ADDR, (u32)irk612796 << 0);
}

/**
 * @brief IRK_7_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK7_31_0                 0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_7_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005100)
#define BT_CONTROLLER_IRK_7_0_OFFSET      0x00005100
#define BT_CONTROLLER_IRK_7_0_INDEX       0x00001440
#define BT_CONTROLLER_IRK_7_0_RESET       0x00000000

static inline void bt_controller_irk_7_0_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_7_0_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_7_0_IRK_7_31_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_7_0_IRK_7_31_0_LSB    0
#define BT_CONTROLLER_IRK_7_0_IRK_7_31_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_7_0_IRK_7_31_0_RST    0x0

static inline void bt_controller_irk_7_0_irk_7_31_0_setf(struct cl_chip *chip, u32 irk7310)
{
	ASSERT_ERR_CHIP((((u32)irk7310 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_7_0_ADDR, (u32)irk7310 << 0);
}

/**
 * @brief IRK_7_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK7_63_32                0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_7_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005104)
#define BT_CONTROLLER_IRK_7_1_OFFSET      0x00005104
#define BT_CONTROLLER_IRK_7_1_INDEX       0x00001441
#define BT_CONTROLLER_IRK_7_1_RESET       0x00000000

static inline void bt_controller_irk_7_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_7_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_7_1_IRK_7_63_32_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_7_1_IRK_7_63_32_LSB    0
#define BT_CONTROLLER_IRK_7_1_IRK_7_63_32_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_7_1_IRK_7_63_32_RST    0x0

static inline void bt_controller_irk_7_1_irk_7_63_32_setf(struct cl_chip *chip, u32 irk76332)
{
	ASSERT_ERR_CHIP((((u32)irk76332 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_7_1_ADDR, (u32)irk76332 << 0);
}

/**
 * @brief IRK_7_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK7_95_64                0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_7_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005108)
#define BT_CONTROLLER_IRK_7_2_OFFSET      0x00005108
#define BT_CONTROLLER_IRK_7_2_INDEX       0x00001442
#define BT_CONTROLLER_IRK_7_2_RESET       0x00000000

static inline void bt_controller_irk_7_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_7_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_7_2_IRK_7_95_64_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_7_2_IRK_7_95_64_LSB    0
#define BT_CONTROLLER_IRK_7_2_IRK_7_95_64_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_7_2_IRK_7_95_64_RST    0x0

static inline void bt_controller_irk_7_2_irk_7_95_64_setf(struct cl_chip *chip, u32 irk79564)
{
	ASSERT_ERR_CHIP((((u32)irk79564 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_7_2_ADDR, (u32)irk79564 << 0);
}

/**
 * @brief IRK_7_3 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK7_127_96               0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_7_3_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000510C)
#define BT_CONTROLLER_IRK_7_3_OFFSET      0x0000510C
#define BT_CONTROLLER_IRK_7_3_INDEX       0x00001443
#define BT_CONTROLLER_IRK_7_3_RESET       0x00000000

static inline void bt_controller_irk_7_3_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_7_3_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_7_3_IRK_7_127_96_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_7_3_IRK_7_127_96_LSB    0
#define BT_CONTROLLER_IRK_7_3_IRK_7_127_96_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_7_3_IRK_7_127_96_RST    0x0

static inline void bt_controller_irk_7_3_irk_7_127_96_setf(struct cl_chip *chip, u32 irk712796)
{
	ASSERT_ERR_CHIP((((u32)irk712796 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_7_3_ADDR, (u32)irk712796 << 0);
}

/**
 * @brief IRK_8_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK8_31_0                 0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_8_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005110)
#define BT_CONTROLLER_IRK_8_0_OFFSET      0x00005110
#define BT_CONTROLLER_IRK_8_0_INDEX       0x00001444
#define BT_CONTROLLER_IRK_8_0_RESET       0x00000000

static inline void bt_controller_irk_8_0_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_8_0_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_8_0_IRK_8_31_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_8_0_IRK_8_31_0_LSB    0
#define BT_CONTROLLER_IRK_8_0_IRK_8_31_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_8_0_IRK_8_31_0_RST    0x0

static inline void bt_controller_irk_8_0_irk_8_31_0_setf(struct cl_chip *chip, u32 irk8310)
{
	ASSERT_ERR_CHIP((((u32)irk8310 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_8_0_ADDR, (u32)irk8310 << 0);
}

/**
 * @brief IRK_8_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK8_63_32                0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_8_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005114)
#define BT_CONTROLLER_IRK_8_1_OFFSET      0x00005114
#define BT_CONTROLLER_IRK_8_1_INDEX       0x00001445
#define BT_CONTROLLER_IRK_8_1_RESET       0x00000000

static inline void bt_controller_irk_8_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_8_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_8_1_IRK_8_63_32_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_8_1_IRK_8_63_32_LSB    0
#define BT_CONTROLLER_IRK_8_1_IRK_8_63_32_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_8_1_IRK_8_63_32_RST    0x0

static inline void bt_controller_irk_8_1_irk_8_63_32_setf(struct cl_chip *chip, u32 irk86332)
{
	ASSERT_ERR_CHIP((((u32)irk86332 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_8_1_ADDR, (u32)irk86332 << 0);
}

/**
 * @brief IRK_8_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK8_95_64                0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_8_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005118)
#define BT_CONTROLLER_IRK_8_2_OFFSET      0x00005118
#define BT_CONTROLLER_IRK_8_2_INDEX       0x00001446
#define BT_CONTROLLER_IRK_8_2_RESET       0x00000000

static inline void bt_controller_irk_8_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_8_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_8_2_IRK_8_95_64_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_8_2_IRK_8_95_64_LSB    0
#define BT_CONTROLLER_IRK_8_2_IRK_8_95_64_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_8_2_IRK_8_95_64_RST    0x0

static inline void bt_controller_irk_8_2_irk_8_95_64_setf(struct cl_chip *chip, u32 irk89564)
{
	ASSERT_ERR_CHIP((((u32)irk89564 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_8_2_ADDR, (u32)irk89564 << 0);
}

/**
 * @brief IRK_8_3 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK8_127_96               0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_8_3_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000511C)
#define BT_CONTROLLER_IRK_8_3_OFFSET      0x0000511C
#define BT_CONTROLLER_IRK_8_3_INDEX       0x00001447
#define BT_CONTROLLER_IRK_8_3_RESET       0x00000000

static inline void bt_controller_irk_8_3_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_8_3_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_8_3_IRK_8_127_96_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_8_3_IRK_8_127_96_LSB    0
#define BT_CONTROLLER_IRK_8_3_IRK_8_127_96_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_8_3_IRK_8_127_96_RST    0x0

static inline void bt_controller_irk_8_3_irk_8_127_96_setf(struct cl_chip *chip, u32 irk812796)
{
	ASSERT_ERR_CHIP((((u32)irk812796 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_8_3_ADDR, (u32)irk812796 << 0);
}

/**
 * @brief IRK_9_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK9_31_0                 0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_9_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005120)
#define BT_CONTROLLER_IRK_9_0_OFFSET      0x00005120
#define BT_CONTROLLER_IRK_9_0_INDEX       0x00001448
#define BT_CONTROLLER_IRK_9_0_RESET       0x00000000

static inline void bt_controller_irk_9_0_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_9_0_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_9_0_IRK_9_31_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_9_0_IRK_9_31_0_LSB    0
#define BT_CONTROLLER_IRK_9_0_IRK_9_31_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_9_0_IRK_9_31_0_RST    0x0

static inline void bt_controller_irk_9_0_irk_9_31_0_setf(struct cl_chip *chip, u32 irk9310)
{
	ASSERT_ERR_CHIP((((u32)irk9310 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_9_0_ADDR, (u32)irk9310 << 0);
}

/**
 * @brief IRK_9_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK9_63_32                0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_9_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005124)
#define BT_CONTROLLER_IRK_9_1_OFFSET      0x00005124
#define BT_CONTROLLER_IRK_9_1_INDEX       0x00001449
#define BT_CONTROLLER_IRK_9_1_RESET       0x00000000

static inline void bt_controller_irk_9_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_9_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_9_1_IRK_9_63_32_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_9_1_IRK_9_63_32_LSB    0
#define BT_CONTROLLER_IRK_9_1_IRK_9_63_32_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_9_1_IRK_9_63_32_RST    0x0

static inline void bt_controller_irk_9_1_irk_9_63_32_setf(struct cl_chip *chip, u32 irk96332)
{
	ASSERT_ERR_CHIP((((u32)irk96332 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_9_1_ADDR, (u32)irk96332 << 0);
}

/**
 * @brief IRK_9_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK9_95_64                0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_9_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005128)
#define BT_CONTROLLER_IRK_9_2_OFFSET      0x00005128
#define BT_CONTROLLER_IRK_9_2_INDEX       0x0000144A
#define BT_CONTROLLER_IRK_9_2_RESET       0x00000000

static inline void bt_controller_irk_9_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_9_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_9_2_IRK_9_95_64_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_9_2_IRK_9_95_64_LSB    0
#define BT_CONTROLLER_IRK_9_2_IRK_9_95_64_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_9_2_IRK_9_95_64_RST    0x0

static inline void bt_controller_irk_9_2_irk_9_95_64_setf(struct cl_chip *chip, u32 irk99564)
{
	ASSERT_ERR_CHIP((((u32)irk99564 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_9_2_ADDR, (u32)irk99564 << 0);
}

/**
 * @brief IRK_9_3 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK9_127_96               0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_9_3_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000512C)
#define BT_CONTROLLER_IRK_9_3_OFFSET      0x0000512C
#define BT_CONTROLLER_IRK_9_3_INDEX       0x0000144B
#define BT_CONTROLLER_IRK_9_3_RESET       0x00000000

static inline void bt_controller_irk_9_3_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_9_3_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_9_3_IRK_9_127_96_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_9_3_IRK_9_127_96_LSB    0
#define BT_CONTROLLER_IRK_9_3_IRK_9_127_96_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_9_3_IRK_9_127_96_RST    0x0

static inline void bt_controller_irk_9_3_irk_9_127_96_setf(struct cl_chip *chip, u32 irk912796)
{
	ASSERT_ERR_CHIP((((u32)irk912796 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_9_3_ADDR, (u32)irk912796 << 0);
}

/**
 * @brief IRK_10_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK10_31_0                0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_10_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005130)
#define BT_CONTROLLER_IRK_10_0_OFFSET      0x00005130
#define BT_CONTROLLER_IRK_10_0_INDEX       0x0000144C
#define BT_CONTROLLER_IRK_10_0_RESET       0x00000000

static inline void bt_controller_irk_10_0_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_10_0_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_10_0_IRK_10_31_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_10_0_IRK_10_31_0_LSB    0
#define BT_CONTROLLER_IRK_10_0_IRK_10_31_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_10_0_IRK_10_31_0_RST    0x0

static inline void bt_controller_irk_10_0_irk_10_31_0_setf(struct cl_chip *chip, u32 irk10310)
{
	ASSERT_ERR_CHIP((((u32)irk10310 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_10_0_ADDR, (u32)irk10310 << 0);
}

/**
 * @brief IRK_10_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK10_63_32               0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_10_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005134)
#define BT_CONTROLLER_IRK_10_1_OFFSET      0x00005134
#define BT_CONTROLLER_IRK_10_1_INDEX       0x0000144D
#define BT_CONTROLLER_IRK_10_1_RESET       0x00000000

static inline void bt_controller_irk_10_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_10_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_10_1_IRK_10_63_32_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_10_1_IRK_10_63_32_LSB    0
#define BT_CONTROLLER_IRK_10_1_IRK_10_63_32_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_10_1_IRK_10_63_32_RST    0x0

static inline void bt_controller_irk_10_1_irk_10_63_32_setf(struct cl_chip *chip, u32 irk106332)
{
	ASSERT_ERR_CHIP((((u32)irk106332 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_10_1_ADDR, (u32)irk106332 << 0);
}

/**
 * @brief IRK_10_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK10_95_64               0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_10_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005138)
#define BT_CONTROLLER_IRK_10_2_OFFSET      0x00005138
#define BT_CONTROLLER_IRK_10_2_INDEX       0x0000144E
#define BT_CONTROLLER_IRK_10_2_RESET       0x00000000

static inline void bt_controller_irk_10_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_10_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_10_2_IRK_10_95_64_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_10_2_IRK_10_95_64_LSB    0
#define BT_CONTROLLER_IRK_10_2_IRK_10_95_64_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_10_2_IRK_10_95_64_RST    0x0

static inline void bt_controller_irk_10_2_irk_10_95_64_setf(struct cl_chip *chip, u32 irk109564)
{
	ASSERT_ERR_CHIP((((u32)irk109564 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_10_2_ADDR, (u32)irk109564 << 0);
}

/**
 * @brief IRK_10_3 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK10_127_96              0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_10_3_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000513C)
#define BT_CONTROLLER_IRK_10_3_OFFSET      0x0000513C
#define BT_CONTROLLER_IRK_10_3_INDEX       0x0000144F
#define BT_CONTROLLER_IRK_10_3_RESET       0x00000000

static inline void bt_controller_irk_10_3_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_10_3_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_10_3_IRK_10_127_96_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_10_3_IRK_10_127_96_LSB    0
#define BT_CONTROLLER_IRK_10_3_IRK_10_127_96_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_10_3_IRK_10_127_96_RST    0x0

static inline void bt_controller_irk_10_3_irk_10_127_96_setf(struct cl_chip *chip, u32 irk1012796)
{
	ASSERT_ERR_CHIP((((u32)irk1012796 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_10_3_ADDR, (u32)irk1012796 << 0);
}

/**
 * @brief IRK_11_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK11_31_0                0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_11_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005140)
#define BT_CONTROLLER_IRK_11_0_OFFSET      0x00005140
#define BT_CONTROLLER_IRK_11_0_INDEX       0x00001450
#define BT_CONTROLLER_IRK_11_0_RESET       0x00000000

static inline void bt_controller_irk_11_0_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_11_0_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_11_0_IRK_11_31_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_11_0_IRK_11_31_0_LSB    0
#define BT_CONTROLLER_IRK_11_0_IRK_11_31_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_11_0_IRK_11_31_0_RST    0x0

static inline void bt_controller_irk_11_0_irk_11_31_0_setf(struct cl_chip *chip, u32 irk11310)
{
	ASSERT_ERR_CHIP((((u32)irk11310 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_11_0_ADDR, (u32)irk11310 << 0);
}

/**
 * @brief IRK_11_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK11_63_32               0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_11_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005144)
#define BT_CONTROLLER_IRK_11_1_OFFSET      0x00005144
#define BT_CONTROLLER_IRK_11_1_INDEX       0x00001451
#define BT_CONTROLLER_IRK_11_1_RESET       0x00000000

static inline void bt_controller_irk_11_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_11_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_11_1_IRK_11_63_32_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_11_1_IRK_11_63_32_LSB    0
#define BT_CONTROLLER_IRK_11_1_IRK_11_63_32_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_11_1_IRK_11_63_32_RST    0x0

static inline void bt_controller_irk_11_1_irk_11_63_32_setf(struct cl_chip *chip, u32 irk116332)
{
	ASSERT_ERR_CHIP((((u32)irk116332 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_11_1_ADDR, (u32)irk116332 << 0);
}

/**
 * @brief IRK_11_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK11_95_64               0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_11_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005148)
#define BT_CONTROLLER_IRK_11_2_OFFSET      0x00005148
#define BT_CONTROLLER_IRK_11_2_INDEX       0x00001452
#define BT_CONTROLLER_IRK_11_2_RESET       0x00000000

static inline void bt_controller_irk_11_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_11_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_11_2_IRK_11_95_64_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_11_2_IRK_11_95_64_LSB    0
#define BT_CONTROLLER_IRK_11_2_IRK_11_95_64_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_11_2_IRK_11_95_64_RST    0x0

static inline void bt_controller_irk_11_2_irk_11_95_64_setf(struct cl_chip *chip, u32 irk119564)
{
	ASSERT_ERR_CHIP((((u32)irk119564 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_11_2_ADDR, (u32)irk119564 << 0);
}

/**
 * @brief IRK_11_3 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK11_127_96              0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_11_3_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000514C)
#define BT_CONTROLLER_IRK_11_3_OFFSET      0x0000514C
#define BT_CONTROLLER_IRK_11_3_INDEX       0x00001453
#define BT_CONTROLLER_IRK_11_3_RESET       0x00000000

static inline void bt_controller_irk_11_3_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_11_3_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_11_3_IRK_11_127_96_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_11_3_IRK_11_127_96_LSB    0
#define BT_CONTROLLER_IRK_11_3_IRK_11_127_96_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_11_3_IRK_11_127_96_RST    0x0

static inline void bt_controller_irk_11_3_irk_11_127_96_setf(struct cl_chip *chip, u32 irk1112796)
{
	ASSERT_ERR_CHIP((((u32)irk1112796 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_11_3_ADDR, (u32)irk1112796 << 0);
}

/**
 * @brief IRK_12_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK12_31_0                0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_12_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005150)
#define BT_CONTROLLER_IRK_12_0_OFFSET      0x00005150
#define BT_CONTROLLER_IRK_12_0_INDEX       0x00001454
#define BT_CONTROLLER_IRK_12_0_RESET       0x00000000

static inline void bt_controller_irk_12_0_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_12_0_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_12_0_IRK_12_31_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_12_0_IRK_12_31_0_LSB    0
#define BT_CONTROLLER_IRK_12_0_IRK_12_31_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_12_0_IRK_12_31_0_RST    0x0

static inline void bt_controller_irk_12_0_irk_12_31_0_setf(struct cl_chip *chip, u32 irk12310)
{
	ASSERT_ERR_CHIP((((u32)irk12310 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_12_0_ADDR, (u32)irk12310 << 0);
}

/**
 * @brief IRK_12_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK12_63_32               0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_12_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005154)
#define BT_CONTROLLER_IRK_12_1_OFFSET      0x00005154
#define BT_CONTROLLER_IRK_12_1_INDEX       0x00001455
#define BT_CONTROLLER_IRK_12_1_RESET       0x00000000

static inline void bt_controller_irk_12_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_12_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_12_1_IRK_12_63_32_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_12_1_IRK_12_63_32_LSB    0
#define BT_CONTROLLER_IRK_12_1_IRK_12_63_32_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_12_1_IRK_12_63_32_RST    0x0

static inline void bt_controller_irk_12_1_irk_12_63_32_setf(struct cl_chip *chip, u32 irk126332)
{
	ASSERT_ERR_CHIP((((u32)irk126332 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_12_1_ADDR, (u32)irk126332 << 0);
}

/**
 * @brief IRK_12_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK12_95_64               0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_12_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005158)
#define BT_CONTROLLER_IRK_12_2_OFFSET      0x00005158
#define BT_CONTROLLER_IRK_12_2_INDEX       0x00001456
#define BT_CONTROLLER_IRK_12_2_RESET       0x00000000

static inline void bt_controller_irk_12_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_12_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_12_2_IRK_12_95_64_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_12_2_IRK_12_95_64_LSB    0
#define BT_CONTROLLER_IRK_12_2_IRK_12_95_64_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_12_2_IRK_12_95_64_RST    0x0

static inline void bt_controller_irk_12_2_irk_12_95_64_setf(struct cl_chip *chip, u32 irk129564)
{
	ASSERT_ERR_CHIP((((u32)irk129564 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_12_2_ADDR, (u32)irk129564 << 0);
}

/**
 * @brief IRK_12_3 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK12_127_96              0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_12_3_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000515C)
#define BT_CONTROLLER_IRK_12_3_OFFSET      0x0000515C
#define BT_CONTROLLER_IRK_12_3_INDEX       0x00001457
#define BT_CONTROLLER_IRK_12_3_RESET       0x00000000

static inline void bt_controller_irk_12_3_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_12_3_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_12_3_IRK_12_127_96_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_12_3_IRK_12_127_96_LSB    0
#define BT_CONTROLLER_IRK_12_3_IRK_12_127_96_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_12_3_IRK_12_127_96_RST    0x0

static inline void bt_controller_irk_12_3_irk_12_127_96_setf(struct cl_chip *chip, u32 irk1212796)
{
	ASSERT_ERR_CHIP((((u32)irk1212796 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_12_3_ADDR, (u32)irk1212796 << 0);
}

/**
 * @brief IRK_13_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK13_31_0                0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_13_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005160)
#define BT_CONTROLLER_IRK_13_0_OFFSET      0x00005160
#define BT_CONTROLLER_IRK_13_0_INDEX       0x00001458
#define BT_CONTROLLER_IRK_13_0_RESET       0x00000000

static inline void bt_controller_irk_13_0_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_13_0_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_13_0_IRK_13_31_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_13_0_IRK_13_31_0_LSB    0
#define BT_CONTROLLER_IRK_13_0_IRK_13_31_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_13_0_IRK_13_31_0_RST    0x0

static inline void bt_controller_irk_13_0_irk_13_31_0_setf(struct cl_chip *chip, u32 irk13310)
{
	ASSERT_ERR_CHIP((((u32)irk13310 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_13_0_ADDR, (u32)irk13310 << 0);
}

/**
 * @brief IRK_13_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK13_63_32               0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_13_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005164)
#define BT_CONTROLLER_IRK_13_1_OFFSET      0x00005164
#define BT_CONTROLLER_IRK_13_1_INDEX       0x00001459
#define BT_CONTROLLER_IRK_13_1_RESET       0x00000000

static inline void bt_controller_irk_13_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_13_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_13_1_IRK_13_63_32_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_13_1_IRK_13_63_32_LSB    0
#define BT_CONTROLLER_IRK_13_1_IRK_13_63_32_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_13_1_IRK_13_63_32_RST    0x0

static inline void bt_controller_irk_13_1_irk_13_63_32_setf(struct cl_chip *chip, u32 irk136332)
{
	ASSERT_ERR_CHIP((((u32)irk136332 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_13_1_ADDR, (u32)irk136332 << 0);
}

/**
 * @brief IRK_13_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK13_95_64               0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_13_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005168)
#define BT_CONTROLLER_IRK_13_2_OFFSET      0x00005168
#define BT_CONTROLLER_IRK_13_2_INDEX       0x0000145A
#define BT_CONTROLLER_IRK_13_2_RESET       0x00000000

static inline void bt_controller_irk_13_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_13_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_13_2_IRK_13_95_64_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_13_2_IRK_13_95_64_LSB    0
#define BT_CONTROLLER_IRK_13_2_IRK_13_95_64_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_13_2_IRK_13_95_64_RST    0x0

static inline void bt_controller_irk_13_2_irk_13_95_64_setf(struct cl_chip *chip, u32 irk139564)
{
	ASSERT_ERR_CHIP((((u32)irk139564 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_13_2_ADDR, (u32)irk139564 << 0);
}

/**
 * @brief IRK_13_3 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK13_127_96              0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_13_3_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000516C)
#define BT_CONTROLLER_IRK_13_3_OFFSET      0x0000516C
#define BT_CONTROLLER_IRK_13_3_INDEX       0x0000145B
#define BT_CONTROLLER_IRK_13_3_RESET       0x00000000

static inline void bt_controller_irk_13_3_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_13_3_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_13_3_IRK_13_127_96_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_13_3_IRK_13_127_96_LSB    0
#define BT_CONTROLLER_IRK_13_3_IRK_13_127_96_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_13_3_IRK_13_127_96_RST    0x0

static inline void bt_controller_irk_13_3_irk_13_127_96_setf(struct cl_chip *chip, u32 irk1312796)
{
	ASSERT_ERR_CHIP((((u32)irk1312796 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_13_3_ADDR, (u32)irk1312796 << 0);
}

/**
 * @brief IRK_14_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK14_31_0                0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_14_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005170)
#define BT_CONTROLLER_IRK_14_0_OFFSET      0x00005170
#define BT_CONTROLLER_IRK_14_0_INDEX       0x0000145C
#define BT_CONTROLLER_IRK_14_0_RESET       0x00000000

static inline void bt_controller_irk_14_0_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_14_0_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_14_0_IRK_14_31_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_14_0_IRK_14_31_0_LSB    0
#define BT_CONTROLLER_IRK_14_0_IRK_14_31_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_14_0_IRK_14_31_0_RST    0x0

static inline void bt_controller_irk_14_0_irk_14_31_0_setf(struct cl_chip *chip, u32 irk14310)
{
	ASSERT_ERR_CHIP((((u32)irk14310 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_14_0_ADDR, (u32)irk14310 << 0);
}

/**
 * @brief IRK_14_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK14_63_32               0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_14_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005174)
#define BT_CONTROLLER_IRK_14_1_OFFSET      0x00005174
#define BT_CONTROLLER_IRK_14_1_INDEX       0x0000145D
#define BT_CONTROLLER_IRK_14_1_RESET       0x00000000

static inline void bt_controller_irk_14_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_14_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_14_1_IRK_14_63_32_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_14_1_IRK_14_63_32_LSB    0
#define BT_CONTROLLER_IRK_14_1_IRK_14_63_32_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_14_1_IRK_14_63_32_RST    0x0

static inline void bt_controller_irk_14_1_irk_14_63_32_setf(struct cl_chip *chip, u32 irk146332)
{
	ASSERT_ERR_CHIP((((u32)irk146332 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_14_1_ADDR, (u32)irk146332 << 0);
}

/**
 * @brief IRK_14_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK14_95_64               0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_14_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005178)
#define BT_CONTROLLER_IRK_14_2_OFFSET      0x00005178
#define BT_CONTROLLER_IRK_14_2_INDEX       0x0000145E
#define BT_CONTROLLER_IRK_14_2_RESET       0x00000000

static inline void bt_controller_irk_14_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_14_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_14_2_IRK_14_95_64_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_14_2_IRK_14_95_64_LSB    0
#define BT_CONTROLLER_IRK_14_2_IRK_14_95_64_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_14_2_IRK_14_95_64_RST    0x0

static inline void bt_controller_irk_14_2_irk_14_95_64_setf(struct cl_chip *chip, u32 irk149564)
{
	ASSERT_ERR_CHIP((((u32)irk149564 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_14_2_ADDR, (u32)irk149564 << 0);
}

/**
 * @brief IRK_14_3 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK14_127_96              0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_14_3_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000517C)
#define BT_CONTROLLER_IRK_14_3_OFFSET      0x0000517C
#define BT_CONTROLLER_IRK_14_3_INDEX       0x0000145F
#define BT_CONTROLLER_IRK_14_3_RESET       0x00000000

static inline void bt_controller_irk_14_3_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_14_3_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_14_3_IRK_14_127_96_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_14_3_IRK_14_127_96_LSB    0
#define BT_CONTROLLER_IRK_14_3_IRK_14_127_96_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_14_3_IRK_14_127_96_RST    0x0

static inline void bt_controller_irk_14_3_irk_14_127_96_setf(struct cl_chip *chip, u32 irk1412796)
{
	ASSERT_ERR_CHIP((((u32)irk1412796 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_14_3_ADDR, (u32)irk1412796 << 0);
}

/**
 * @brief IRK_15_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK15_31_0                0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_15_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005180)
#define BT_CONTROLLER_IRK_15_0_OFFSET      0x00005180
#define BT_CONTROLLER_IRK_15_0_INDEX       0x00001460
#define BT_CONTROLLER_IRK_15_0_RESET       0x00000000

static inline void bt_controller_irk_15_0_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_15_0_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_15_0_IRK_15_31_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_15_0_IRK_15_31_0_LSB    0
#define BT_CONTROLLER_IRK_15_0_IRK_15_31_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_15_0_IRK_15_31_0_RST    0x0

static inline void bt_controller_irk_15_0_irk_15_31_0_setf(struct cl_chip *chip, u32 irk15310)
{
	ASSERT_ERR_CHIP((((u32)irk15310 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_15_0_ADDR, (u32)irk15310 << 0);
}

/**
 * @brief IRK_15_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK15_63_32               0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_15_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005184)
#define BT_CONTROLLER_IRK_15_1_OFFSET      0x00005184
#define BT_CONTROLLER_IRK_15_1_INDEX       0x00001461
#define BT_CONTROLLER_IRK_15_1_RESET       0x00000000

static inline void bt_controller_irk_15_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_15_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_15_1_IRK_15_63_32_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_15_1_IRK_15_63_32_LSB    0
#define BT_CONTROLLER_IRK_15_1_IRK_15_63_32_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_15_1_IRK_15_63_32_RST    0x0

static inline void bt_controller_irk_15_1_irk_15_63_32_setf(struct cl_chip *chip, u32 irk156332)
{
	ASSERT_ERR_CHIP((((u32)irk156332 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_15_1_ADDR, (u32)irk156332 << 0);
}

/**
 * @brief IRK_15_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK15_95_64               0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_15_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005188)
#define BT_CONTROLLER_IRK_15_2_OFFSET      0x00005188
#define BT_CONTROLLER_IRK_15_2_INDEX       0x00001462
#define BT_CONTROLLER_IRK_15_2_RESET       0x00000000

static inline void bt_controller_irk_15_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_15_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_15_2_IRK_15_95_64_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_15_2_IRK_15_95_64_LSB    0
#define BT_CONTROLLER_IRK_15_2_IRK_15_95_64_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_15_2_IRK_15_95_64_RST    0x0

static inline void bt_controller_irk_15_2_irk_15_95_64_setf(struct cl_chip *chip, u32 irk159564)
{
	ASSERT_ERR_CHIP((((u32)irk159564 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_15_2_ADDR, (u32)irk159564 << 0);
}

/**
 * @brief IRK_15_3 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 IRK15_127_96              0x0
 * </pre>
 */
#define BT_CONTROLLER_IRK_15_3_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000518C)
#define BT_CONTROLLER_IRK_15_3_OFFSET      0x0000518C
#define BT_CONTROLLER_IRK_15_3_INDEX       0x00001463
#define BT_CONTROLLER_IRK_15_3_RESET       0x00000000

static inline void bt_controller_irk_15_3_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_IRK_15_3_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_IRK_15_3_IRK_15_127_96_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_IRK_15_3_IRK_15_127_96_LSB    0
#define BT_CONTROLLER_IRK_15_3_IRK_15_127_96_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_IRK_15_3_IRK_15_127_96_RST    0x0

static inline void bt_controller_irk_15_3_irk_15_127_96_setf(struct cl_chip *chip, u32 irk1512796)
{
	ASSERT_ERR_CHIP((((u32)irk1512796 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_IRK_15_3_ADDR, (u32)irk1512796 << 0);
}

/**
 * @brief RCVD_DECRYPT_BYTES_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:08 _15_downto_9_reserved     0x0
 *    07:00 no_of_decrypted_bytes_in_rxfifo 0x0
 * </pre>
 */
#define BT_CONTROLLER_RCVD_DECRYPT_BYTES_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005194)
#define BT_CONTROLLER_RCVD_DECRYPT_BYTES_REG_OFFSET      0x00005194
#define BT_CONTROLLER_RCVD_DECRYPT_BYTES_REG_INDEX       0x00001465
#define BT_CONTROLLER_RCVD_DECRYPT_BYTES_REG_RESET       0x00000000

static inline u32 bt_controller_rcvd_decrypt_bytes_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RCVD_DECRYPT_BYTES_REG_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_RCVD_DECRYPT_BYTES_REG__15_DOWNTO_9_RESERVED_MASK    ((u32)0xFFFFFF00)
#define BT_CONTROLLER_RCVD_DECRYPT_BYTES_REG__15_DOWNTO_9_RESERVED_LSB    8
#define BT_CONTROLLER_RCVD_DECRYPT_BYTES_REG__15_DOWNTO_9_RESERVED_WIDTH    ((u32)0x00000018)
#define BT_CONTROLLER_RCVD_DECRYPT_BYTES_REG_NO_OF_DECRYPTED_BYTES_IN_RXFIFO_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_RCVD_DECRYPT_BYTES_REG_NO_OF_DECRYPTED_BYTES_IN_RXFIFO_LSB    0
#define BT_CONTROLLER_RCVD_DECRYPT_BYTES_REG_NO_OF_DECRYPTED_BYTES_IN_RXFIFO_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_RCVD_DECRYPT_BYTES_REG__15_DOWNTO_9_RESERVED_RST    0x0
#define BT_CONTROLLER_RCVD_DECRYPT_BYTES_REG_NO_OF_DECRYPTED_BYTES_IN_RXFIFO_RST    0x0

static inline void bt_controller_rcvd_decrypt_bytes_reg_unpack(struct cl_chip *chip, u32 *_15_downto_9_reserved, u8 *no_of_decrypted_bytes_in_rxfifo)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RCVD_DECRYPT_BYTES_REG_ADDR);

	*_15_downto_9_reserved = (local_val & ((u32)0xFFFFFF00)) >> 8;
	*no_of_decrypted_bytes_in_rxfifo = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u32 bt_controller_rcvd_decrypt_bytes_reg__15_downto_9_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RCVD_DECRYPT_BYTES_REG_ADDR);

	return (u32)((local_val & ((u32)0xFFFFFF00)) >> 8);
}

static inline u8 bt_controller_rcvd_decrypt_bytes_reg_no_of_decrypted_bytes_in_rxfifo_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RCVD_DECRYPT_BYTES_REG_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

/**
 * @brief RECEIVE_DECRYPT_BYTES_LEVEL register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:08 _15_downto_9_reserved     0x0
 *    07:00 interrupt_after_no_of_decrypted_bytes 0x0
 * </pre>
 */
#define BT_CONTROLLER_RECEIVE_DECRYPT_BYTES_LEVEL_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00005198)
#define BT_CONTROLLER_RECEIVE_DECRYPT_BYTES_LEVEL_OFFSET      0x00005198
#define BT_CONTROLLER_RECEIVE_DECRYPT_BYTES_LEVEL_INDEX       0x00001466
#define BT_CONTROLLER_RECEIVE_DECRYPT_BYTES_LEVEL_RESET       0x00000000

static inline u32 bt_controller_receive_decrypt_bytes_level_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_RECEIVE_DECRYPT_BYTES_LEVEL_ADDR);
}

static inline void bt_controller_receive_decrypt_bytes_level_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_RECEIVE_DECRYPT_BYTES_LEVEL_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_RECEIVE_DECRYPT_BYTES_LEVEL__15_DOWNTO_9_RESERVED_MASK    ((u32)0xFFFFFF00)
#define BT_CONTROLLER_RECEIVE_DECRYPT_BYTES_LEVEL__15_DOWNTO_9_RESERVED_LSB    8
#define BT_CONTROLLER_RECEIVE_DECRYPT_BYTES_LEVEL__15_DOWNTO_9_RESERVED_WIDTH    ((u32)0x00000018)
#define BT_CONTROLLER_RECEIVE_DECRYPT_BYTES_LEVEL_INTERRUPT_AFTER_NO_OF_DECRYPTED_BYTES_MASK    ((u32)0x000000FF)
#define BT_CONTROLLER_RECEIVE_DECRYPT_BYTES_LEVEL_INTERRUPT_AFTER_NO_OF_DECRYPTED_BYTES_LSB    0
#define BT_CONTROLLER_RECEIVE_DECRYPT_BYTES_LEVEL_INTERRUPT_AFTER_NO_OF_DECRYPTED_BYTES_WIDTH    ((u32)0x00000008)

#define BT_CONTROLLER_RECEIVE_DECRYPT_BYTES_LEVEL__15_DOWNTO_9_RESERVED_RST    0x0
#define BT_CONTROLLER_RECEIVE_DECRYPT_BYTES_LEVEL_INTERRUPT_AFTER_NO_OF_DECRYPTED_BYTES_RST    0x0

static inline void bt_controller_receive_decrypt_bytes_level_pack(struct cl_chip *chip, u32 _15_downto_9_reserved, u8 interrupt_after_no_of_decrypted_bytes)
{
	ASSERT_ERR_CHIP((((u32)_15_downto_9_reserved << 8) & ~((u32)0xFFFFFF00)) == 0);
	ASSERT_ERR_CHIP((((u32)interrupt_after_no_of_decrypted_bytes << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RECEIVE_DECRYPT_BYTES_LEVEL_ADDR, ((u32)_15_downto_9_reserved << 8) | ((u32)interrupt_after_no_of_decrypted_bytes << 0));
}

static inline void bt_controller_receive_decrypt_bytes_level_unpack(struct cl_chip *chip, u32 *_15_downto_9_reserved, u8 *interrupt_after_no_of_decrypted_bytes)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RECEIVE_DECRYPT_BYTES_LEVEL_ADDR);

	*_15_downto_9_reserved = (local_val & ((u32)0xFFFFFF00)) >> 8;
	*interrupt_after_no_of_decrypted_bytes = (local_val & ((u32)0x000000FF)) >> 0;
}

static inline u32 bt_controller_receive_decrypt_bytes_level__15_downto_9_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RECEIVE_DECRYPT_BYTES_LEVEL_ADDR);

	return (u32)((local_val & ((u32)0xFFFFFF00)) >> 8);
}

static inline u8 bt_controller_receive_decrypt_bytes_level_interrupt_after_no_of_decrypted_bytes_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_RECEIVE_DECRYPT_BYTES_LEVEL_ADDR);

	return (u8)((local_val & ((u32)0x000000FF)) >> 0);
}

static inline void bt_controller_receive_decrypt_bytes_level_interrupt_after_no_of_decrypted_bytes_setf(struct cl_chip *chip, u8 interruptafternoofdecryptedbytes)
{
	ASSERT_ERR_CHIP((((u32)interruptafternoofdecryptedbytes << 0) & ~((u32)0x000000FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_RECEIVE_DECRYPT_BYTES_LEVEL_ADDR, (cl_reg_read(chip, BT_CONTROLLER_RECEIVE_DECRYPT_BYTES_LEVEL_ADDR) & ~((u32)0x000000FF)) | ((u32)interruptafternoofdecryptedbytes << 0));
}

/**
 * @brief SLL_TX_0_BUF_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 transmit_fifo0            0x0
 * </pre>
 */
#define BT_CONTROLLER_SLL_TX_0_BUF_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00006000)
#define BT_CONTROLLER_SLL_TX_0_BUF_0_OFFSET      0x00006000
#define BT_CONTROLLER_SLL_TX_0_BUF_0_INDEX       0x00001800
#define BT_CONTROLLER_SLL_TX_0_BUF_0_RESET       0x00000000

static inline void bt_controller_sll_tx_0_buf_0_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_SLL_TX_0_BUF_0_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_SLL_TX_0_BUF_0_TRANSMIT_FIFO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_SLL_TX_0_BUF_0_TRANSMIT_FIFO_0_LSB    0
#define BT_CONTROLLER_SLL_TX_0_BUF_0_TRANSMIT_FIFO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_SLL_TX_0_BUF_0_TRANSMIT_FIFO_0_RST    0x0

static inline void bt_controller_sll_tx_0_buf_0_transmit_fifo_0_setf(struct cl_chip *chip, u32 transmitfifo0)
{
	ASSERT_ERR_CHIP((((u32)transmitfifo0 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SLL_TX_0_BUF_0_ADDR, (u32)transmitfifo0 << 0);
}

/**
 * @brief SLL_TX_0_BUF_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 transmit_fifo0            0x0
 * </pre>
 */
#define BT_CONTROLLER_SLL_TX_0_BUF_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00006002)
#define BT_CONTROLLER_SLL_TX_0_BUF_1_OFFSET      0x00006002
#define BT_CONTROLLER_SLL_TX_0_BUF_1_INDEX       0x00001800
#define BT_CONTROLLER_SLL_TX_0_BUF_1_RESET       0x00000000

static inline void bt_controller_sll_tx_0_buf_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_SLL_TX_0_BUF_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_SLL_TX_0_BUF_1_TRANSMIT_FIFO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_SLL_TX_0_BUF_1_TRANSMIT_FIFO_0_LSB    0
#define BT_CONTROLLER_SLL_TX_0_BUF_1_TRANSMIT_FIFO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_SLL_TX_0_BUF_1_TRANSMIT_FIFO_0_RST    0x0

static inline void bt_controller_sll_tx_0_buf_1_transmit_fifo_0_setf(struct cl_chip *chip, u32 transmitfifo0)
{
	ASSERT_ERR_CHIP((((u32)transmitfifo0 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SLL_TX_0_BUF_1_ADDR, (u32)transmitfifo0 << 0);
}

/**
 * @brief SLL_TX_0_BUF_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 transmit_fifo0            0x0
 * </pre>
 */
#define BT_CONTROLLER_SLL_TX_0_BUF_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00006004)
#define BT_CONTROLLER_SLL_TX_0_BUF_2_OFFSET      0x00006004
#define BT_CONTROLLER_SLL_TX_0_BUF_2_INDEX       0x00001801
#define BT_CONTROLLER_SLL_TX_0_BUF_2_RESET       0x00000000

static inline void bt_controller_sll_tx_0_buf_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_SLL_TX_0_BUF_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_SLL_TX_0_BUF_2_TRANSMIT_FIFO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_SLL_TX_0_BUF_2_TRANSMIT_FIFO_0_LSB    0
#define BT_CONTROLLER_SLL_TX_0_BUF_2_TRANSMIT_FIFO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_SLL_TX_0_BUF_2_TRANSMIT_FIFO_0_RST    0x0

static inline void bt_controller_sll_tx_0_buf_2_transmit_fifo_0_setf(struct cl_chip *chip, u32 transmitfifo0)
{
	ASSERT_ERR_CHIP((((u32)transmitfifo0 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SLL_TX_0_BUF_2_ADDR, (u32)transmitfifo0 << 0);
}

/**
 * @brief SLL_TX_0_BUF_3 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 transmit_fifo0            0x0
 * </pre>
 */
#define BT_CONTROLLER_SLL_TX_0_BUF_3_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00006006)
#define BT_CONTROLLER_SLL_TX_0_BUF_3_OFFSET      0x00006006
#define BT_CONTROLLER_SLL_TX_0_BUF_3_INDEX       0x00001801
#define BT_CONTROLLER_SLL_TX_0_BUF_3_RESET       0x00000000

static inline void bt_controller_sll_tx_0_buf_3_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_SLL_TX_0_BUF_3_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_SLL_TX_0_BUF_3_TRANSMIT_FIFO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_SLL_TX_0_BUF_3_TRANSMIT_FIFO_0_LSB    0
#define BT_CONTROLLER_SLL_TX_0_BUF_3_TRANSMIT_FIFO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_SLL_TX_0_BUF_3_TRANSMIT_FIFO_0_RST    0x0

static inline void bt_controller_sll_tx_0_buf_3_transmit_fifo_0_setf(struct cl_chip *chip, u32 transmitfifo0)
{
	ASSERT_ERR_CHIP((((u32)transmitfifo0 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SLL_TX_0_BUF_3_ADDR, (u32)transmitfifo0 << 0);
}

/**
 * @brief SLL_TX_1_BUF_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 transmit_fifo1            0x0
 * </pre>
 */
#define BT_CONTROLLER_SLL_TX_1_BUF_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00006400)
#define BT_CONTROLLER_SLL_TX_1_BUF_0_OFFSET      0x00006400
#define BT_CONTROLLER_SLL_TX_1_BUF_0_INDEX       0x00001900
#define BT_CONTROLLER_SLL_TX_1_BUF_0_RESET       0x00000000

static inline void bt_controller_sll_tx_1_buf_0_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_SLL_TX_1_BUF_0_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_SLL_TX_1_BUF_0_TRANSMIT_FIFO_1_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_SLL_TX_1_BUF_0_TRANSMIT_FIFO_1_LSB    0
#define BT_CONTROLLER_SLL_TX_1_BUF_0_TRANSMIT_FIFO_1_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_SLL_TX_1_BUF_0_TRANSMIT_FIFO_1_RST    0x0

static inline void bt_controller_sll_tx_1_buf_0_transmit_fifo_1_setf(struct cl_chip *chip, u32 transmitfifo1)
{
	ASSERT_ERR_CHIP((((u32)transmitfifo1 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SLL_TX_1_BUF_0_ADDR, (u32)transmitfifo1 << 0);
}

/**
 * @brief SLL_TX_1_BUF_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 transmit_fifo1            0x0
 * </pre>
 */
#define BT_CONTROLLER_SLL_TX_1_BUF_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00006402)
#define BT_CONTROLLER_SLL_TX_1_BUF_1_OFFSET      0x00006402
#define BT_CONTROLLER_SLL_TX_1_BUF_1_INDEX       0x00001900
#define BT_CONTROLLER_SLL_TX_1_BUF_1_RESET       0x00000000

static inline void bt_controller_sll_tx_1_buf_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_SLL_TX_1_BUF_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_SLL_TX_1_BUF_1_TRANSMIT_FIFO_1_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_SLL_TX_1_BUF_1_TRANSMIT_FIFO_1_LSB    0
#define BT_CONTROLLER_SLL_TX_1_BUF_1_TRANSMIT_FIFO_1_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_SLL_TX_1_BUF_1_TRANSMIT_FIFO_1_RST    0x0

static inline void bt_controller_sll_tx_1_buf_1_transmit_fifo_1_setf(struct cl_chip *chip, u32 transmitfifo1)
{
	ASSERT_ERR_CHIP((((u32)transmitfifo1 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SLL_TX_1_BUF_1_ADDR, (u32)transmitfifo1 << 0);
}

/**
 * @brief SLL_TX_1_BUF_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 transmit_fifo1            0x0
 * </pre>
 */
#define BT_CONTROLLER_SLL_TX_1_BUF_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00006404)
#define BT_CONTROLLER_SLL_TX_1_BUF_2_OFFSET      0x00006404
#define BT_CONTROLLER_SLL_TX_1_BUF_2_INDEX       0x00001901
#define BT_CONTROLLER_SLL_TX_1_BUF_2_RESET       0x00000000

static inline void bt_controller_sll_tx_1_buf_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_SLL_TX_1_BUF_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_SLL_TX_1_BUF_2_TRANSMIT_FIFO_1_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_SLL_TX_1_BUF_2_TRANSMIT_FIFO_1_LSB    0
#define BT_CONTROLLER_SLL_TX_1_BUF_2_TRANSMIT_FIFO_1_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_SLL_TX_1_BUF_2_TRANSMIT_FIFO_1_RST    0x0

static inline void bt_controller_sll_tx_1_buf_2_transmit_fifo_1_setf(struct cl_chip *chip, u32 transmitfifo1)
{
	ASSERT_ERR_CHIP((((u32)transmitfifo1 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SLL_TX_1_BUF_2_ADDR, (u32)transmitfifo1 << 0);
}

/**
 * @brief SLL_TX_1_BUF_3 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 transmit_fifo1            0x0
 * </pre>
 */
#define BT_CONTROLLER_SLL_TX_1_BUF_3_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00006406)
#define BT_CONTROLLER_SLL_TX_1_BUF_3_OFFSET      0x00006406
#define BT_CONTROLLER_SLL_TX_1_BUF_3_INDEX       0x00001901
#define BT_CONTROLLER_SLL_TX_1_BUF_3_RESET       0x00000000

static inline void bt_controller_sll_tx_1_buf_3_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_SLL_TX_1_BUF_3_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_SLL_TX_1_BUF_3_TRANSMIT_FIFO_1_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_SLL_TX_1_BUF_3_TRANSMIT_FIFO_1_LSB    0
#define BT_CONTROLLER_SLL_TX_1_BUF_3_TRANSMIT_FIFO_1_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_SLL_TX_1_BUF_3_TRANSMIT_FIFO_1_RST    0x0

static inline void bt_controller_sll_tx_1_buf_3_transmit_fifo_1_setf(struct cl_chip *chip, u32 transmitfifo1)
{
	ASSERT_ERR_CHIP((((u32)transmitfifo1 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_SLL_TX_1_BUF_3_ADDR, (u32)transmitfifo1 << 0);
}

/**
 * @brief SLL_RX_0_BUF_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 receive_fifo0             0x0
 * </pre>
 */
#define BT_CONTROLLER_SLL_RX_0_BUF_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00006800)
#define BT_CONTROLLER_SLL_RX_0_BUF_0_OFFSET      0x00006800
#define BT_CONTROLLER_SLL_RX_0_BUF_0_INDEX       0x00001A00
#define BT_CONTROLLER_SLL_RX_0_BUF_0_RESET       0x00000000

static inline u32 bt_controller_sll_rx_0_buf_0_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_SLL_RX_0_BUF_0_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_SLL_RX_0_BUF_0_RECEIVE_FIFO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_SLL_RX_0_BUF_0_RECEIVE_FIFO_0_LSB    0
#define BT_CONTROLLER_SLL_RX_0_BUF_0_RECEIVE_FIFO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_SLL_RX_0_BUF_0_RECEIVE_FIFO_0_RST    0x0

static inline u32 bt_controller_sll_rx_0_buf_0_receive_fifo_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SLL_RX_0_BUF_0_ADDR);

	return (u32)(local_val >> 0);
}

/**
 * @brief SLL_RX_0_BUF_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 receive_fifo0             0x0
 * </pre>
 */
#define BT_CONTROLLER_SLL_RX_0_BUF_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00006802)
#define BT_CONTROLLER_SLL_RX_0_BUF_1_OFFSET      0x00006802
#define BT_CONTROLLER_SLL_RX_0_BUF_1_INDEX       0x00001A00
#define BT_CONTROLLER_SLL_RX_0_BUF_1_RESET       0x00000000

static inline u32 bt_controller_sll_rx_0_buf_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_SLL_RX_0_BUF_1_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_SLL_RX_0_BUF_1_RECEIVE_FIFO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_SLL_RX_0_BUF_1_RECEIVE_FIFO_0_LSB    0
#define BT_CONTROLLER_SLL_RX_0_BUF_1_RECEIVE_FIFO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_SLL_RX_0_BUF_1_RECEIVE_FIFO_0_RST    0x0

static inline u32 bt_controller_sll_rx_0_buf_1_receive_fifo_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SLL_RX_0_BUF_1_ADDR);

	return (u32)(local_val >> 0);
}

/**
 * @brief SLL_RX_0_BUF_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 receive_fifo0             0x0
 * </pre>
 */
#define BT_CONTROLLER_SLL_RX_0_BUF_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00006804)
#define BT_CONTROLLER_SLL_RX_0_BUF_2_OFFSET      0x00006804
#define BT_CONTROLLER_SLL_RX_0_BUF_2_INDEX       0x00001A01
#define BT_CONTROLLER_SLL_RX_0_BUF_2_RESET       0x00000000

static inline u32 bt_controller_sll_rx_0_buf_2_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_SLL_RX_0_BUF_2_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_SLL_RX_0_BUF_2_RECEIVE_FIFO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_SLL_RX_0_BUF_2_RECEIVE_FIFO_0_LSB    0
#define BT_CONTROLLER_SLL_RX_0_BUF_2_RECEIVE_FIFO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_SLL_RX_0_BUF_2_RECEIVE_FIFO_0_RST    0x0

static inline u32 bt_controller_sll_rx_0_buf_2_receive_fifo_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SLL_RX_0_BUF_2_ADDR);

	return (u32)(local_val >> 0);
}

/**
 * @brief SLL_RX_0_BUF_3 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 receive_fifo0             0x0
 * </pre>
 */
#define BT_CONTROLLER_SLL_RX_0_BUF_3_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00006806)
#define BT_CONTROLLER_SLL_RX_0_BUF_3_OFFSET      0x00006806
#define BT_CONTROLLER_SLL_RX_0_BUF_3_INDEX       0x00001A01
#define BT_CONTROLLER_SLL_RX_0_BUF_3_RESET       0x00000000

static inline u32 bt_controller_sll_rx_0_buf_3_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_SLL_RX_0_BUF_3_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_SLL_RX_0_BUF_3_RECEIVE_FIFO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_SLL_RX_0_BUF_3_RECEIVE_FIFO_0_LSB    0
#define BT_CONTROLLER_SLL_RX_0_BUF_3_RECEIVE_FIFO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_SLL_RX_0_BUF_3_RECEIVE_FIFO_0_RST    0x0

static inline u32 bt_controller_sll_rx_0_buf_3_receive_fifo_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_SLL_RX_0_BUF_3_ADDR);

	return (u32)(local_val >> 0);
}

/**
 * @brief PTA_CONFIG_1_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:30 pta_config1_bit31_to_bit20_reserved 0x0
 *    29    Process_only_btc          0
 *    28    Process_only_sll          0
 *    27:26 pta_config1_bit27_to_bit26_reserved 0x0
 *    25:16 Count_for_1_MHz           0x0
 *    15:08 requires_expiry_count     0x0
 *    07:05 pta_config1_bit7_to_bit5_reserved 0x0
 *    04    Priority_flag             0
 *    03    ble_or_bredr_default_selection 0
 *    02    always_enable_rx          1
 *    01:00 software_grant            0x0
 * </pre>
 */
#define BT_CONTROLLER_PTA_CONFIG_1_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00008000)
#define BT_CONTROLLER_PTA_CONFIG_1_REG_OFFSET      0x00008000
#define BT_CONTROLLER_PTA_CONFIG_1_REG_INDEX       0x00002000
#define BT_CONTROLLER_PTA_CONFIG_1_REG_RESET       0x00000004

static inline u32 bt_controller_pta_config_1_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PTA_CONFIG_1_REG_ADDR);
}

static inline void bt_controller_pta_config_1_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PTA_CONFIG_1_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PTA_CONFIG_1_REG_PTA_CONFIG_1_BIT_31_TO_BIT_20_RESERVED_MASK    ((u32)0xC0000000)
#define BT_CONTROLLER_PTA_CONFIG_1_REG_PTA_CONFIG_1_BIT_31_TO_BIT_20_RESERVED_LSB    30
#define BT_CONTROLLER_PTA_CONFIG_1_REG_PTA_CONFIG_1_BIT_31_TO_BIT_20_RESERVED_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_PTA_CONFIG_1_REG_PROCESS_ONLY_BTC_BIT    ((u32)0x20000000)
#define BT_CONTROLLER_PTA_CONFIG_1_REG_PROCESS_ONLY_BTC_POS    29
#define BT_CONTROLLER_PTA_CONFIG_1_REG_PROCESS_ONLY_SLL_BIT    ((u32)0x10000000)
#define BT_CONTROLLER_PTA_CONFIG_1_REG_PROCESS_ONLY_SLL_POS    28
#define BT_CONTROLLER_PTA_CONFIG_1_REG_PTA_CONFIG_1_BIT_27_TO_BIT_26_RESERVED_MASK    ((u32)0x0C000000)
#define BT_CONTROLLER_PTA_CONFIG_1_REG_PTA_CONFIG_1_BIT_27_TO_BIT_26_RESERVED_LSB    26
#define BT_CONTROLLER_PTA_CONFIG_1_REG_PTA_CONFIG_1_BIT_27_TO_BIT_26_RESERVED_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_PTA_CONFIG_1_REG_COUNT_FOR_1_MHZ_MASK    ((u32)0x03FF0000)
#define BT_CONTROLLER_PTA_CONFIG_1_REG_COUNT_FOR_1_MHZ_LSB    16
#define BT_CONTROLLER_PTA_CONFIG_1_REG_COUNT_FOR_1_MHZ_WIDTH    ((u32)0x0000000A)
#define BT_CONTROLLER_PTA_CONFIG_1_REG_REQUIRES_EXPIRY_COUNT_MASK    ((u32)0x0000FF00)
#define BT_CONTROLLER_PTA_CONFIG_1_REG_REQUIRES_EXPIRY_COUNT_LSB    8
#define BT_CONTROLLER_PTA_CONFIG_1_REG_REQUIRES_EXPIRY_COUNT_WIDTH    ((u32)0x00000008)
#define BT_CONTROLLER_PTA_CONFIG_1_REG_PTA_CONFIG_1_BIT_7_TO_BIT_5_RESERVED_MASK    ((u32)0x000000E0)
#define BT_CONTROLLER_PTA_CONFIG_1_REG_PTA_CONFIG_1_BIT_7_TO_BIT_5_RESERVED_LSB    5
#define BT_CONTROLLER_PTA_CONFIG_1_REG_PTA_CONFIG_1_BIT_7_TO_BIT_5_RESERVED_WIDTH    ((u32)0x00000003)
#define BT_CONTROLLER_PTA_CONFIG_1_REG_PRIORITY_FLAG_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_PTA_CONFIG_1_REG_PRIORITY_FLAG_POS    4
#define BT_CONTROLLER_PTA_CONFIG_1_REG_BLE_OR_BREDR_DEFAULT_SELECTION_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_PTA_CONFIG_1_REG_BLE_OR_BREDR_DEFAULT_SELECTION_POS    3
#define BT_CONTROLLER_PTA_CONFIG_1_REG_ALWAYS_ENABLE_RX_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_PTA_CONFIG_1_REG_ALWAYS_ENABLE_RX_POS    2
#define BT_CONTROLLER_PTA_CONFIG_1_REG_SOFTWARE_GRANT_MASK    ((u32)0x00000003)
#define BT_CONTROLLER_PTA_CONFIG_1_REG_SOFTWARE_GRANT_LSB    0
#define BT_CONTROLLER_PTA_CONFIG_1_REG_SOFTWARE_GRANT_WIDTH    ((u32)0x00000002)

#define BT_CONTROLLER_PTA_CONFIG_1_REG_PTA_CONFIG_1_BIT_31_TO_BIT_20_RESERVED_RST    0x0
#define BT_CONTROLLER_PTA_CONFIG_1_REG_PROCESS_ONLY_BTC_RST    0x0
#define BT_CONTROLLER_PTA_CONFIG_1_REG_PROCESS_ONLY_SLL_RST    0x0
#define BT_CONTROLLER_PTA_CONFIG_1_REG_PTA_CONFIG_1_BIT_27_TO_BIT_26_RESERVED_RST    0x0
#define BT_CONTROLLER_PTA_CONFIG_1_REG_COUNT_FOR_1_MHZ_RST    0x0
#define BT_CONTROLLER_PTA_CONFIG_1_REG_REQUIRES_EXPIRY_COUNT_RST    0x0
#define BT_CONTROLLER_PTA_CONFIG_1_REG_PTA_CONFIG_1_BIT_7_TO_BIT_5_RESERVED_RST    0x0
#define BT_CONTROLLER_PTA_CONFIG_1_REG_PRIORITY_FLAG_RST    0x0
#define BT_CONTROLLER_PTA_CONFIG_1_REG_BLE_OR_BREDR_DEFAULT_SELECTION_RST    0x0
#define BT_CONTROLLER_PTA_CONFIG_1_REG_ALWAYS_ENABLE_RX_RST    0x1
#define BT_CONTROLLER_PTA_CONFIG_1_REG_SOFTWARE_GRANT_RST    0x0

static inline void bt_controller_pta_config_1_reg_pack(struct cl_chip *chip, u8 pta_config1_bit31_to_bit20_reserved, u8 process_only_btc, u8 process_only_sll, u8 pta_config1_bit27_to_bit26_reserved, u16 count_for_1_mhz, u8 requires_expiry_count, u8 pta_config1_bit7_to_bit5_reserved, u8 priority_flag, u8 ble_or_bredr_default_selection, u8 always_enable_rx, u8 software_grant)
{
	ASSERT_ERR_CHIP((((u32)pta_config1_bit31_to_bit20_reserved << 30) & ~((u32)0xC0000000)) == 0);
	ASSERT_ERR_CHIP((((u32)process_only_btc << 29) & ~((u32)0x20000000)) == 0);
	ASSERT_ERR_CHIP((((u32)process_only_sll << 28) & ~((u32)0x10000000)) == 0);
	ASSERT_ERR_CHIP((((u32)pta_config1_bit27_to_bit26_reserved << 26) & ~((u32)0x0C000000)) == 0);
	ASSERT_ERR_CHIP((((u32)count_for_1_mhz << 16) & ~((u32)0x03FF0000)) == 0);
	ASSERT_ERR_CHIP((((u32)requires_expiry_count << 8) & ~((u32)0x0000FF00)) == 0);
	ASSERT_ERR_CHIP((((u32)pta_config1_bit7_to_bit5_reserved << 5) & ~((u32)0x000000E0)) == 0);
	ASSERT_ERR_CHIP((((u32)priority_flag << 4) & ~((u32)0x00000010)) == 0);
	ASSERT_ERR_CHIP((((u32)ble_or_bredr_default_selection << 3) & ~((u32)0x00000008)) == 0);
	ASSERT_ERR_CHIP((((u32)always_enable_rx << 2) & ~((u32)0x00000004)) == 0);
	ASSERT_ERR_CHIP((((u32)software_grant << 0) & ~((u32)0x00000003)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PTA_CONFIG_1_REG_ADDR, ((u32)pta_config1_bit31_to_bit20_reserved << 30) | ((u32)process_only_btc << 29) | ((u32)process_only_sll << 28) | ((u32)pta_config1_bit27_to_bit26_reserved << 26) | ((u32)count_for_1_mhz << 16) | ((u32)requires_expiry_count << 8) | ((u32)pta_config1_bit7_to_bit5_reserved << 5) | ((u32)priority_flag << 4) | ((u32)ble_or_bredr_default_selection << 3) | ((u32)always_enable_rx << 2) | ((u32)software_grant << 0));
}

static inline void bt_controller_pta_config_1_reg_unpack(struct cl_chip *chip, u8 *pta_config1_bit31_to_bit20_reserved, u8 *process_only_btc, u8 *process_only_sll, u8 *pta_config1_bit27_to_bit26_reserved, u16 *count_for_1_mhz, u8 *requires_expiry_count, u8 *pta_config1_bit7_to_bit5_reserved, u8 *priority_flag, u8 *ble_or_bredr_default_selection, u8 *always_enable_rx, u8 *software_grant)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PTA_CONFIG_1_REG_ADDR);

	*pta_config1_bit31_to_bit20_reserved = (local_val & ((u32)0xC0000000)) >> 30;
	*process_only_btc = (local_val & ((u32)0x20000000)) >> 29;
	*process_only_sll = (local_val & ((u32)0x10000000)) >> 28;
	*pta_config1_bit27_to_bit26_reserved = (local_val & ((u32)0x0C000000)) >> 26;
	*count_for_1_mhz = (local_val & ((u32)0x03FF0000)) >> 16;
	*requires_expiry_count = (local_val & ((u32)0x0000FF00)) >> 8;
	*pta_config1_bit7_to_bit5_reserved = (local_val & ((u32)0x000000E0)) >> 5;
	*priority_flag = (local_val & ((u32)0x00000010)) >> 4;
	*ble_or_bredr_default_selection = (local_val & ((u32)0x00000008)) >> 3;
	*always_enable_rx = (local_val & ((u32)0x00000004)) >> 2;
	*software_grant = (local_val & ((u32)0x00000003)) >> 0;
}

static inline u8 bt_controller_pta_config_1_reg_pta_config_1_bit_31_to_bit_20_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PTA_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0xC0000000)) >> 30);
}

static inline u8 bt_controller_pta_config_1_reg_process_only_btc_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PTA_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x20000000)) >> 29);
}

static inline void bt_controller_pta_config_1_reg_process_only_btc_setf(struct cl_chip *chip, u8 processonlybtc)
{
	ASSERT_ERR_CHIP((((u32)processonlybtc << 29) & ~((u32)0x20000000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PTA_CONFIG_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PTA_CONFIG_1_REG_ADDR) & ~((u32)0x20000000)) | ((u32)processonlybtc << 29));
}

static inline u8 bt_controller_pta_config_1_reg_process_only_sll_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PTA_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x10000000)) >> 28);
}

static inline void bt_controller_pta_config_1_reg_process_only_sll_setf(struct cl_chip *chip, u8 processonlysll)
{
	ASSERT_ERR_CHIP((((u32)processonlysll << 28) & ~((u32)0x10000000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PTA_CONFIG_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PTA_CONFIG_1_REG_ADDR) & ~((u32)0x10000000)) | ((u32)processonlysll << 28));
}

static inline u8 bt_controller_pta_config_1_reg_pta_config_1_bit_27_to_bit_26_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PTA_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x0C000000)) >> 26);
}

static inline u16 bt_controller_pta_config_1_reg_count_for_1_mhz_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PTA_CONFIG_1_REG_ADDR);

	return (u16)((local_val & ((u32)0x03FF0000)) >> 16);
}

static inline void bt_controller_pta_config_1_reg_count_for_1_mhz_setf(struct cl_chip *chip, u16 countfor1mhz)
{
	ASSERT_ERR_CHIP((((u32)countfor1mhz << 16) & ~((u32)0x03FF0000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PTA_CONFIG_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PTA_CONFIG_1_REG_ADDR) & ~((u32)0x03FF0000)) | ((u32)countfor1mhz << 16));
}

static inline u8 bt_controller_pta_config_1_reg_requires_expiry_count_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PTA_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000FF00)) >> 8);
}

static inline void bt_controller_pta_config_1_reg_requires_expiry_count_setf(struct cl_chip *chip, u8 requiresexpirycount)
{
	ASSERT_ERR_CHIP((((u32)requiresexpirycount << 8) & ~((u32)0x0000FF00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PTA_CONFIG_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PTA_CONFIG_1_REG_ADDR) & ~((u32)0x0000FF00)) | ((u32)requiresexpirycount << 8));
}

static inline u8 bt_controller_pta_config_1_reg_pta_config_1_bit_7_to_bit_5_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PTA_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x000000E0)) >> 5);
}

static inline u8 bt_controller_pta_config_1_reg_priority_flag_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PTA_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline void bt_controller_pta_config_1_reg_priority_flag_setf(struct cl_chip *chip, u8 priorityflag)
{
	ASSERT_ERR_CHIP((((u32)priorityflag << 4) & ~((u32)0x00000010)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PTA_CONFIG_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PTA_CONFIG_1_REG_ADDR) & ~((u32)0x00000010)) | ((u32)priorityflag << 4));
}

static inline u8 bt_controller_pta_config_1_reg_ble_or_bredr_default_selection_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PTA_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline u8 bt_controller_pta_config_1_reg_always_enable_rx_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PTA_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline void bt_controller_pta_config_1_reg_always_enable_rx_setf(struct cl_chip *chip, u8 alwaysenablerx)
{
	ASSERT_ERR_CHIP((((u32)alwaysenablerx << 2) & ~((u32)0x00000004)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PTA_CONFIG_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PTA_CONFIG_1_REG_ADDR) & ~((u32)0x00000004)) | ((u32)alwaysenablerx << 2));
}

static inline u8 bt_controller_pta_config_1_reg_software_grant_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PTA_CONFIG_1_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000003)) >> 0);
}

static inline void bt_controller_pta_config_1_reg_software_grant_setf(struct cl_chip *chip, u8 softwaregrant)
{
	ASSERT_ERR_CHIP((((u32)softwaregrant << 0) & ~((u32)0x00000003)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PTA_CONFIG_1_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PTA_CONFIG_1_REG_ADDR) & ~((u32)0x00000003)) | ((u32)softwaregrant << 0));
}

/**
 * @brief PTA_CONFIG_2_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:16 pta_config2_reg_31_16_bits_are_reserved 0x0
 *    15    Inquiry_operation         0
 *    14    page_operation            0
 *    13:10 pta_config2_reg_13_to_10_bits_are_reserved 0x0
 *    09:00 conn_lt_addr              0x0
 * </pre>
 */
#define BT_CONTROLLER_PTA_CONFIG_2_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00008004)
#define BT_CONTROLLER_PTA_CONFIG_2_REG_OFFSET      0x00008004
#define BT_CONTROLLER_PTA_CONFIG_2_REG_INDEX       0x00002001
#define BT_CONTROLLER_PTA_CONFIG_2_REG_RESET       0x00000000

static inline u32 bt_controller_pta_config_2_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PTA_CONFIG_2_REG_ADDR);
}

static inline void bt_controller_pta_config_2_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PTA_CONFIG_2_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PTA_CONFIG_2_REG_PTA_CONFIG_2_REG_31_16_BITS_ARE_RESERVED_MASK    ((u32)0xFFFF0000)
#define BT_CONTROLLER_PTA_CONFIG_2_REG_PTA_CONFIG_2_REG_31_16_BITS_ARE_RESERVED_LSB    16
#define BT_CONTROLLER_PTA_CONFIG_2_REG_PTA_CONFIG_2_REG_31_16_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000010)
#define BT_CONTROLLER_PTA_CONFIG_2_REG_INQUIRY_OPERATION_BIT    ((u32)0x00008000)
#define BT_CONTROLLER_PTA_CONFIG_2_REG_INQUIRY_OPERATION_POS    15
#define BT_CONTROLLER_PTA_CONFIG_2_REG_PAGE_OPERATION_BIT    ((u32)0x00004000)
#define BT_CONTROLLER_PTA_CONFIG_2_REG_PAGE_OPERATION_POS    14
#define BT_CONTROLLER_PTA_CONFIG_2_REG_PTA_CONFIG_2_REG_13_TO_10_BITS_ARE_RESERVED_MASK    ((u32)0x00003C00)
#define BT_CONTROLLER_PTA_CONFIG_2_REG_PTA_CONFIG_2_REG_13_TO_10_BITS_ARE_RESERVED_LSB    10
#define BT_CONTROLLER_PTA_CONFIG_2_REG_PTA_CONFIG_2_REG_13_TO_10_BITS_ARE_RESERVED_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_PTA_CONFIG_2_REG_CONN_LT_ADDR_MASK    ((u32)0x000003FF)
#define BT_CONTROLLER_PTA_CONFIG_2_REG_CONN_LT_ADDR_LSB    0
#define BT_CONTROLLER_PTA_CONFIG_2_REG_CONN_LT_ADDR_WIDTH    ((u32)0x0000000A)

#define BT_CONTROLLER_PTA_CONFIG_2_REG_PTA_CONFIG_2_REG_31_16_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_PTA_CONFIG_2_REG_INQUIRY_OPERATION_RST    0x0
#define BT_CONTROLLER_PTA_CONFIG_2_REG_PAGE_OPERATION_RST    0x0
#define BT_CONTROLLER_PTA_CONFIG_2_REG_PTA_CONFIG_2_REG_13_TO_10_BITS_ARE_RESERVED_RST    0x0
#define BT_CONTROLLER_PTA_CONFIG_2_REG_CONN_LT_ADDR_RST    0x0

static inline void bt_controller_pta_config_2_reg_pack(struct cl_chip *chip, u16 pta_config2_reg_31_16_bits_are_reserved, u8 inquiry_operation, u8 page_operation, u8 pta_config2_reg_13_to_10_bits_are_reserved, u16 conn_lt_addr)
{
	ASSERT_ERR_CHIP((((u32)pta_config2_reg_31_16_bits_are_reserved << 16) & ~((u32)0xFFFF0000)) == 0);
	ASSERT_ERR_CHIP((((u32)inquiry_operation << 15) & ~((u32)0x00008000)) == 0);
	ASSERT_ERR_CHIP((((u32)page_operation << 14) & ~((u32)0x00004000)) == 0);
	ASSERT_ERR_CHIP((((u32)pta_config2_reg_13_to_10_bits_are_reserved << 10) & ~((u32)0x00003C00)) == 0);
	ASSERT_ERR_CHIP((((u32)conn_lt_addr << 0) & ~((u32)0x000003FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PTA_CONFIG_2_REG_ADDR, ((u32)pta_config2_reg_31_16_bits_are_reserved << 16) | ((u32)inquiry_operation << 15) | ((u32)page_operation << 14) | ((u32)pta_config2_reg_13_to_10_bits_are_reserved << 10) | ((u32)conn_lt_addr << 0));
}

static inline void bt_controller_pta_config_2_reg_unpack(struct cl_chip *chip, u16 *pta_config2_reg_31_16_bits_are_reserved, u8 *inquiry_operation, u8 *page_operation, u8 *pta_config2_reg_13_to_10_bits_are_reserved, u16 *conn_lt_addr)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PTA_CONFIG_2_REG_ADDR);

	*pta_config2_reg_31_16_bits_are_reserved = (local_val & ((u32)0xFFFF0000)) >> 16;
	*inquiry_operation = (local_val & ((u32)0x00008000)) >> 15;
	*page_operation = (local_val & ((u32)0x00004000)) >> 14;
	*pta_config2_reg_13_to_10_bits_are_reserved = (local_val & ((u32)0x00003C00)) >> 10;
	*conn_lt_addr = (local_val & ((u32)0x000003FF)) >> 0;
}

static inline u16 bt_controller_pta_config_2_reg_pta_config_2_reg_31_16_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PTA_CONFIG_2_REG_ADDR);

	return (u16)((local_val & ((u32)0xFFFF0000)) >> 16);
}

static inline u8 bt_controller_pta_config_2_reg_inquiry_operation_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PTA_CONFIG_2_REG_ADDR);

	return (u8)((local_val & ((u32)0x00008000)) >> 15);
}

static inline void bt_controller_pta_config_2_reg_inquiry_operation_setf(struct cl_chip *chip, u8 inquiryoperation)
{
	ASSERT_ERR_CHIP((((u32)inquiryoperation << 15) & ~((u32)0x00008000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PTA_CONFIG_2_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PTA_CONFIG_2_REG_ADDR) & ~((u32)0x00008000)) | ((u32)inquiryoperation << 15));
}

static inline u8 bt_controller_pta_config_2_reg_page_operation_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PTA_CONFIG_2_REG_ADDR);

	return (u8)((local_val & ((u32)0x00004000)) >> 14);
}

static inline void bt_controller_pta_config_2_reg_page_operation_setf(struct cl_chip *chip, u8 pageoperation)
{
	ASSERT_ERR_CHIP((((u32)pageoperation << 14) & ~((u32)0x00004000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PTA_CONFIG_2_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PTA_CONFIG_2_REG_ADDR) & ~((u32)0x00004000)) | ((u32)pageoperation << 14));
}

static inline u8 bt_controller_pta_config_2_reg_pta_config_2_reg_13_to_10_bits_are_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PTA_CONFIG_2_REG_ADDR);

	return (u8)((local_val & ((u32)0x00003C00)) >> 10);
}

static inline u16 bt_controller_pta_config_2_reg_conn_lt_addr_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PTA_CONFIG_2_REG_ADDR);

	return (u16)((local_val & ((u32)0x000003FF)) >> 0);
}

static inline void bt_controller_pta_config_2_reg_conn_lt_addr_setf(struct cl_chip *chip, u16 connltaddr)
{
	ASSERT_ERR_CHIP((((u32)connltaddr << 0) & ~((u32)0x000003FF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PTA_CONFIG_2_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PTA_CONFIG_2_REG_ADDR) & ~((u32)0x000003FF)) | ((u32)connltaddr << 0));
}

/**
 * @brief PTA_COMMAND_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:02 reserved_bits_31_3_pta_command_reg 0x1
 *    01    Pta_cmd_for_btc_abort     0
 *    00    Pta_cmd_for_sll_abort     0
 * </pre>
 */
#define BT_CONTROLLER_PTA_COMMAND_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00008008)
#define BT_CONTROLLER_PTA_COMMAND_REG_OFFSET      0x00008008
#define BT_CONTROLLER_PTA_COMMAND_REG_INDEX       0x00002002
#define BT_CONTROLLER_PTA_COMMAND_REG_RESET       0x00000004

static inline u32 bt_controller_pta_command_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PTA_COMMAND_REG_ADDR);
}

static inline void bt_controller_pta_command_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_PTA_COMMAND_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_PTA_COMMAND_REG_RESERVED_BITS_31_3_PTA_COMMAND_REG_MASK    ((u32)0xFFFFFFFC)
#define BT_CONTROLLER_PTA_COMMAND_REG_RESERVED_BITS_31_3_PTA_COMMAND_REG_LSB    2
#define BT_CONTROLLER_PTA_COMMAND_REG_RESERVED_BITS_31_3_PTA_COMMAND_REG_WIDTH    ((u32)0x0000001E)
#define BT_CONTROLLER_PTA_COMMAND_REG_PTA_CMD_FOR_BTC_ABORT_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_PTA_COMMAND_REG_PTA_CMD_FOR_BTC_ABORT_POS    1
#define BT_CONTROLLER_PTA_COMMAND_REG_PTA_CMD_FOR_SLL_ABORT_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_PTA_COMMAND_REG_PTA_CMD_FOR_SLL_ABORT_POS    0

#define BT_CONTROLLER_PTA_COMMAND_REG_RESERVED_BITS_31_3_PTA_COMMAND_REG_RST    0x1
#define BT_CONTROLLER_PTA_COMMAND_REG_PTA_CMD_FOR_BTC_ABORT_RST    0x0
#define BT_CONTROLLER_PTA_COMMAND_REG_PTA_CMD_FOR_SLL_ABORT_RST    0x0

static inline void bt_controller_pta_command_reg_pack(struct cl_chip *chip, u32 reserved_bits_31_3_pta_command_reg, u8 pta_cmd_for_btc_abort, u8 pta_cmd_for_sll_abort)
{
	ASSERT_ERR_CHIP((((u32)reserved_bits_31_3_pta_command_reg << 2) & ~((u32)0xFFFFFFFC)) == 0);
	ASSERT_ERR_CHIP((((u32)pta_cmd_for_btc_abort << 1) & ~((u32)0x00000002)) == 0);
	ASSERT_ERR_CHIP((((u32)pta_cmd_for_sll_abort << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PTA_COMMAND_REG_ADDR, ((u32)reserved_bits_31_3_pta_command_reg << 2) | ((u32)pta_cmd_for_btc_abort << 1) | ((u32)pta_cmd_for_sll_abort << 0));
}

static inline void bt_controller_pta_command_reg_unpack(struct cl_chip *chip, u32 *reserved_bits_31_3_pta_command_reg, u8 *pta_cmd_for_btc_abort, u8 *pta_cmd_for_sll_abort)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PTA_COMMAND_REG_ADDR);

	*reserved_bits_31_3_pta_command_reg = (local_val & ((u32)0xFFFFFFFC)) >> 2;
	*pta_cmd_for_btc_abort = (local_val & ((u32)0x00000002)) >> 1;
	*pta_cmd_for_sll_abort = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u32 bt_controller_pta_command_reg_reserved_bits_31_3_pta_command_reg_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PTA_COMMAND_REG_ADDR);

	return (u32)((local_val & ((u32)0xFFFFFFFC)) >> 2);
}

static inline void bt_controller_pta_command_reg_pta_cmd_for_btc_abort_setf(struct cl_chip *chip, u8 ptacmdforbtcabort)
{
	ASSERT_ERR_CHIP((((u32)ptacmdforbtcabort << 1) & ~((u32)0x00000002)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PTA_COMMAND_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PTA_COMMAND_REG_ADDR) & ~((u32)0x00000002)) | ((u32)ptacmdforbtcabort << 1));
}

static inline void bt_controller_pta_command_reg_pta_cmd_for_sll_abort_setf(struct cl_chip *chip, u8 ptacmdforsllabort)
{
	ASSERT_ERR_CHIP((((u32)ptacmdforsllabort << 0) & ~((u32)0x00000001)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_PTA_COMMAND_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_PTA_COMMAND_REG_ADDR) & ~((u32)0x00000001)) | ((u32)ptacmdforsllabort << 0));
}

/**
 * @brief PTA_STATUS_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:15 pta_status_31_15bits_reserved 0x0
 *    14:11 Btc_present_pkt_type      0x0
 *    10:07 Btc_Am_Addr               0x7
 *    06    Btc_conn_op               0
 *    05    Btc_page_op               0
 *    04    Btc_inq_op                0
 *    03    Present_op_btc_rx         0
 *    02    Present_op_btc_tx         0
 *    01    Present_op_sll_rx         0
 *    00    Present_op_sll_tx         0
 * </pre>
 */
#define BT_CONTROLLER_PTA_STATUS_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000800C)
#define BT_CONTROLLER_PTA_STATUS_REG_OFFSET      0x0000800C
#define BT_CONTROLLER_PTA_STATUS_REG_INDEX       0x00002003
#define BT_CONTROLLER_PTA_STATUS_REG_RESET       0x00000380

static inline u32 bt_controller_pta_status_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_PTA_STATUS_REG_ADDR);
}

/* field definitions */
#define BT_CONTROLLER_PTA_STATUS_REG_PTA_STATUS_31_15_BITS_RESERVED_MASK    ((u32)0xFFFF8000)
#define BT_CONTROLLER_PTA_STATUS_REG_PTA_STATUS_31_15_BITS_RESERVED_LSB    15
#define BT_CONTROLLER_PTA_STATUS_REG_PTA_STATUS_31_15_BITS_RESERVED_WIDTH    ((u32)0x00000011)
#define BT_CONTROLLER_PTA_STATUS_REG_BTC_PRESENT_PKT_TYPE_MASK    ((u32)0x00007800)
#define BT_CONTROLLER_PTA_STATUS_REG_BTC_PRESENT_PKT_TYPE_LSB    11
#define BT_CONTROLLER_PTA_STATUS_REG_BTC_PRESENT_PKT_TYPE_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_PTA_STATUS_REG_BTC_AM_ADDR_MASK    ((u32)0x00000780)
#define BT_CONTROLLER_PTA_STATUS_REG_BTC_AM_ADDR_LSB    7
#define BT_CONTROLLER_PTA_STATUS_REG_BTC_AM_ADDR_WIDTH    ((u32)0x00000004)
#define BT_CONTROLLER_PTA_STATUS_REG_BTC_CONN_OP_BIT    ((u32)0x00000040)
#define BT_CONTROLLER_PTA_STATUS_REG_BTC_CONN_OP_POS    6
#define BT_CONTROLLER_PTA_STATUS_REG_BTC_PAGE_OP_BIT    ((u32)0x00000020)
#define BT_CONTROLLER_PTA_STATUS_REG_BTC_PAGE_OP_POS    5
#define BT_CONTROLLER_PTA_STATUS_REG_BTC_INQ_OP_BIT    ((u32)0x00000010)
#define BT_CONTROLLER_PTA_STATUS_REG_BTC_INQ_OP_POS    4
#define BT_CONTROLLER_PTA_STATUS_REG_PRESENT_OP_BTC_RX_BIT    ((u32)0x00000008)
#define BT_CONTROLLER_PTA_STATUS_REG_PRESENT_OP_BTC_RX_POS    3
#define BT_CONTROLLER_PTA_STATUS_REG_PRESENT_OP_BTC_TX_BIT    ((u32)0x00000004)
#define BT_CONTROLLER_PTA_STATUS_REG_PRESENT_OP_BTC_TX_POS    2
#define BT_CONTROLLER_PTA_STATUS_REG_PRESENT_OP_SLL_RX_BIT    ((u32)0x00000002)
#define BT_CONTROLLER_PTA_STATUS_REG_PRESENT_OP_SLL_RX_POS    1
#define BT_CONTROLLER_PTA_STATUS_REG_PRESENT_OP_SLL_TX_BIT    ((u32)0x00000001)
#define BT_CONTROLLER_PTA_STATUS_REG_PRESENT_OP_SLL_TX_POS    0

#define BT_CONTROLLER_PTA_STATUS_REG_PTA_STATUS_31_15_BITS_RESERVED_RST    0x0
#define BT_CONTROLLER_PTA_STATUS_REG_BTC_PRESENT_PKT_TYPE_RST    0x0
#define BT_CONTROLLER_PTA_STATUS_REG_BTC_AM_ADDR_RST    0x7
#define BT_CONTROLLER_PTA_STATUS_REG_BTC_CONN_OP_RST    0x0
#define BT_CONTROLLER_PTA_STATUS_REG_BTC_PAGE_OP_RST    0x0
#define BT_CONTROLLER_PTA_STATUS_REG_BTC_INQ_OP_RST    0x0
#define BT_CONTROLLER_PTA_STATUS_REG_PRESENT_OP_BTC_RX_RST    0x0
#define BT_CONTROLLER_PTA_STATUS_REG_PRESENT_OP_BTC_TX_RST    0x0
#define BT_CONTROLLER_PTA_STATUS_REG_PRESENT_OP_SLL_RX_RST    0x0
#define BT_CONTROLLER_PTA_STATUS_REG_PRESENT_OP_SLL_TX_RST    0x0

static inline void bt_controller_pta_status_reg_unpack(struct cl_chip *chip, u32 *pta_status_31_15bits_reserved, u8 *btc_present_pkt_type, u8 *btc_am_addr, u8 *btc_conn_op, u8 *btc_page_op, u8 *btc_inq_op, u8 *present_op_btc_rx, u8 *present_op_btc_tx, u8 *present_op_sll_rx, u8 *present_op_sll_tx)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PTA_STATUS_REG_ADDR);

	*pta_status_31_15bits_reserved = (local_val & ((u32)0xFFFF8000)) >> 15;
	*btc_present_pkt_type = (local_val & ((u32)0x00007800)) >> 11;
	*btc_am_addr = (local_val & ((u32)0x00000780)) >> 7;
	*btc_conn_op = (local_val & ((u32)0x00000040)) >> 6;
	*btc_page_op = (local_val & ((u32)0x00000020)) >> 5;
	*btc_inq_op = (local_val & ((u32)0x00000010)) >> 4;
	*present_op_btc_rx = (local_val & ((u32)0x00000008)) >> 3;
	*present_op_btc_tx = (local_val & ((u32)0x00000004)) >> 2;
	*present_op_sll_rx = (local_val & ((u32)0x00000002)) >> 1;
	*present_op_sll_tx = (local_val & ((u32)0x00000001)) >> 0;
}

static inline u32 bt_controller_pta_status_reg_pta_status_31_15_bits_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PTA_STATUS_REG_ADDR);

	return (u32)((local_val & ((u32)0xFFFF8000)) >> 15);
}

static inline u8 bt_controller_pta_status_reg_btc_present_pkt_type_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PTA_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00007800)) >> 11);
}

static inline u8 bt_controller_pta_status_reg_btc_am_addr_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PTA_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000780)) >> 7);
}

static inline u8 bt_controller_pta_status_reg_btc_conn_op_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PTA_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000040)) >> 6);
}

static inline u8 bt_controller_pta_status_reg_btc_page_op_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PTA_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000020)) >> 5);
}

static inline u8 bt_controller_pta_status_reg_btc_inq_op_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PTA_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000010)) >> 4);
}

static inline u8 bt_controller_pta_status_reg_present_op_btc_rx_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PTA_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000008)) >> 3);
}

static inline u8 bt_controller_pta_status_reg_present_op_btc_tx_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PTA_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000004)) >> 2);
}

static inline u8 bt_controller_pta_status_reg_present_op_sll_rx_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PTA_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000002)) >> 1);
}

static inline u8 bt_controller_pta_status_reg_present_op_sll_tx_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_PTA_STATUS_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000001)) >> 0);
}

/**
 * @brief CONT_MODEM_SUBCH_EN_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:12 CONT_MODEM_SUBCH_EN_REG_bits_20_12_reserved 0x0
 *    11:06 Modem_LCU_sub_channel_indexes_enable 0x0
 *    05:00 Controller_LCU_sub_channel_indexes_enable 0x0
 * </pre>
 */
#define BT_CONTROLLER_CONT_MODEM_SUBCH_EN_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00008800)
#define BT_CONTROLLER_CONT_MODEM_SUBCH_EN_REG_OFFSET      0x00008800
#define BT_CONTROLLER_CONT_MODEM_SUBCH_EN_REG_INDEX       0x00002200
#define BT_CONTROLLER_CONT_MODEM_SUBCH_EN_REG_RESET       0x00000000

static inline u32 bt_controller_cont_modem_subch_en_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_CONT_MODEM_SUBCH_EN_REG_ADDR);
}

static inline void bt_controller_cont_modem_subch_en_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_CONT_MODEM_SUBCH_EN_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_CONT_MODEM_SUBCH_EN_REG_CONT_MODEM_SUBCH_EN_REG_BITS_20_12_RESERVED_MASK    ((u32)0xFFFFF000)
#define BT_CONTROLLER_CONT_MODEM_SUBCH_EN_REG_CONT_MODEM_SUBCH_EN_REG_BITS_20_12_RESERVED_LSB    12
#define BT_CONTROLLER_CONT_MODEM_SUBCH_EN_REG_CONT_MODEM_SUBCH_EN_REG_BITS_20_12_RESERVED_WIDTH    ((u32)0x00000014)
#define BT_CONTROLLER_CONT_MODEM_SUBCH_EN_REG_MODEM_LCU_SUB_CHANNEL_INDEXES_ENABLE_MASK    ((u32)0x00000FC0)
#define BT_CONTROLLER_CONT_MODEM_SUBCH_EN_REG_MODEM_LCU_SUB_CHANNEL_INDEXES_ENABLE_LSB    6
#define BT_CONTROLLER_CONT_MODEM_SUBCH_EN_REG_MODEM_LCU_SUB_CHANNEL_INDEXES_ENABLE_WIDTH    ((u32)0x00000006)
#define BT_CONTROLLER_CONT_MODEM_SUBCH_EN_REG_CONTROLLER_LCU_SUB_CHANNEL_INDEXES_ENABLE_MASK    ((u32)0x0000003F)
#define BT_CONTROLLER_CONT_MODEM_SUBCH_EN_REG_CONTROLLER_LCU_SUB_CHANNEL_INDEXES_ENABLE_LSB    0
#define BT_CONTROLLER_CONT_MODEM_SUBCH_EN_REG_CONTROLLER_LCU_SUB_CHANNEL_INDEXES_ENABLE_WIDTH    ((u32)0x00000006)

#define BT_CONTROLLER_CONT_MODEM_SUBCH_EN_REG_CONT_MODEM_SUBCH_EN_REG_BITS_20_12_RESERVED_RST    0x0
#define BT_CONTROLLER_CONT_MODEM_SUBCH_EN_REG_MODEM_LCU_SUB_CHANNEL_INDEXES_ENABLE_RST    0x0
#define BT_CONTROLLER_CONT_MODEM_SUBCH_EN_REG_CONTROLLER_LCU_SUB_CHANNEL_INDEXES_ENABLE_RST    0x0

static inline void bt_controller_cont_modem_subch_en_reg_pack(struct cl_chip *chip, u32 cont_modem_subch_en_reg_bits_20_12_reserved, u8 modem_lcu_sub_channel_indexes_enable, u8 controller_lcu_sub_channel_indexes_enable)
{
	ASSERT_ERR_CHIP((((u32)cont_modem_subch_en_reg_bits_20_12_reserved << 12) & ~((u32)0xFFFFF000)) == 0);
	ASSERT_ERR_CHIP((((u32)modem_lcu_sub_channel_indexes_enable << 6) & ~((u32)0x00000FC0)) == 0);
	ASSERT_ERR_CHIP((((u32)controller_lcu_sub_channel_indexes_enable << 0) & ~((u32)0x0000003F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CONT_MODEM_SUBCH_EN_REG_ADDR, ((u32)cont_modem_subch_en_reg_bits_20_12_reserved << 12) | ((u32)modem_lcu_sub_channel_indexes_enable << 6) | ((u32)controller_lcu_sub_channel_indexes_enable << 0));
}

static inline void bt_controller_cont_modem_subch_en_reg_unpack(struct cl_chip *chip, u32 *cont_modem_subch_en_reg_bits_20_12_reserved, u8 *modem_lcu_sub_channel_indexes_enable, u8 *controller_lcu_sub_channel_indexes_enable)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CONT_MODEM_SUBCH_EN_REG_ADDR);

	*cont_modem_subch_en_reg_bits_20_12_reserved = (local_val & ((u32)0xFFFFF000)) >> 12;
	*modem_lcu_sub_channel_indexes_enable = (local_val & ((u32)0x00000FC0)) >> 6;
	*controller_lcu_sub_channel_indexes_enable = (local_val & ((u32)0x0000003F)) >> 0;
}

static inline u32 bt_controller_cont_modem_subch_en_reg_cont_modem_subch_en_reg_bits_20_12_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CONT_MODEM_SUBCH_EN_REG_ADDR);

	return (u32)((local_val & ((u32)0xFFFFF000)) >> 12);
}

static inline u8 bt_controller_cont_modem_subch_en_reg_modem_lcu_sub_channel_indexes_enable_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CONT_MODEM_SUBCH_EN_REG_ADDR);

	return (u8)((local_val & ((u32)0x00000FC0)) >> 6);
}

static inline void bt_controller_cont_modem_subch_en_reg_modem_lcu_sub_channel_indexes_enable_setf(struct cl_chip *chip, u8 modemlcusubchannelindexesenable)
{
	ASSERT_ERR_CHIP((((u32)modemlcusubchannelindexesenable << 6) & ~((u32)0x00000FC0)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CONT_MODEM_SUBCH_EN_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CONT_MODEM_SUBCH_EN_REG_ADDR) & ~((u32)0x00000FC0)) | ((u32)modemlcusubchannelindexesenable << 6));
}

static inline u8 bt_controller_cont_modem_subch_en_reg_controller_lcu_sub_channel_indexes_enable_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CONT_MODEM_SUBCH_EN_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000003F)) >> 0);
}

static inline void bt_controller_cont_modem_subch_en_reg_controller_lcu_sub_channel_indexes_enable_setf(struct cl_chip *chip, u8 controllerlcusubchannelindexesenable)
{
	ASSERT_ERR_CHIP((((u32)controllerlcusubchannelindexesenable << 0) & ~((u32)0x0000003F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CONT_MODEM_SUBCH_EN_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CONT_MODEM_SUBCH_EN_REG_ADDR) & ~((u32)0x0000003F)) | ((u32)controllerlcusubchannelindexesenable << 0));
}

/**
 * @brief CONT_SUBCH_INDEX_REG_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:30 CONT_SUBCH_INDEX_REG0_31downto30_reserved 0x0
 *    29:24 Controller_LCU_sub_channel_indexes_59downto45 0x0
 *    23:22 CONT_SUBCH_INDEX_REG0_24downto22_reserved 0x0
 *    21:16 Controller_LCU_sub_channel_indexes_44downto30 0x0
 *    15:14 CONT_SUBCH_INDEX_REG0_15downto14_reserved 0x0
 *    13:08 Controller_LCU_sub_channel_indexes_29downto15 0x0
 *    07:06 CONT_SUBCH_INDEX_REG0_7downto6_reserved 0x0
 *    05:00 Controller_LCU_sub_channel_indexes_14downto_0 0x0
 * </pre>
 */
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00008804)
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_OFFSET      0x00008804
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_INDEX       0x00002201
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_RESET       0x00000000

static inline u32 bt_controller_cont_subch_index_reg_0_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_ADDR);
}

static inline void bt_controller_cont_subch_index_reg_0_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_CONT_SUBCH_INDEX_REG_0_31_DOWNTO_30_RESERVED_MASK    ((u32)0xC0000000)
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_CONT_SUBCH_INDEX_REG_0_31_DOWNTO_30_RESERVED_LSB    30
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_CONT_SUBCH_INDEX_REG_0_31_DOWNTO_30_RESERVED_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_CONTROLLER_LCU_SUB_CHANNEL_INDEXES_59_DOWNTO_45_MASK    ((u32)0x3F000000)
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_CONTROLLER_LCU_SUB_CHANNEL_INDEXES_59_DOWNTO_45_LSB    24
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_CONTROLLER_LCU_SUB_CHANNEL_INDEXES_59_DOWNTO_45_WIDTH    ((u32)0x00000006)
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_CONT_SUBCH_INDEX_REG_0_24_DOWNTO_22_RESERVED_MASK    ((u32)0x00C00000)
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_CONT_SUBCH_INDEX_REG_0_24_DOWNTO_22_RESERVED_LSB    22
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_CONT_SUBCH_INDEX_REG_0_24_DOWNTO_22_RESERVED_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_CONTROLLER_LCU_SUB_CHANNEL_INDEXES_44_DOWNTO_30_MASK    ((u32)0x003F0000)
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_CONTROLLER_LCU_SUB_CHANNEL_INDEXES_44_DOWNTO_30_LSB    16
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_CONTROLLER_LCU_SUB_CHANNEL_INDEXES_44_DOWNTO_30_WIDTH    ((u32)0x00000006)
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_CONT_SUBCH_INDEX_REG_0_15_DOWNTO_14_RESERVED_MASK    ((u32)0x0000C000)
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_CONT_SUBCH_INDEX_REG_0_15_DOWNTO_14_RESERVED_LSB    14
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_CONT_SUBCH_INDEX_REG_0_15_DOWNTO_14_RESERVED_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_CONTROLLER_LCU_SUB_CHANNEL_INDEXES_29_DOWNTO_15_MASK    ((u32)0x00003F00)
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_CONTROLLER_LCU_SUB_CHANNEL_INDEXES_29_DOWNTO_15_LSB    8
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_CONTROLLER_LCU_SUB_CHANNEL_INDEXES_29_DOWNTO_15_WIDTH    ((u32)0x00000006)
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_CONT_SUBCH_INDEX_REG_0_7_DOWNTO_6_RESERVED_MASK    ((u32)0x000000C0)
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_CONT_SUBCH_INDEX_REG_0_7_DOWNTO_6_RESERVED_LSB    6
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_CONT_SUBCH_INDEX_REG_0_7_DOWNTO_6_RESERVED_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_CONTROLLER_LCU_SUB_CHANNEL_INDEXES_14_DOWNTO_0_MASK    ((u32)0x0000003F)
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_CONTROLLER_LCU_SUB_CHANNEL_INDEXES_14_DOWNTO_0_LSB    0
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_CONTROLLER_LCU_SUB_CHANNEL_INDEXES_14_DOWNTO_0_WIDTH    ((u32)0x00000006)

#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_CONT_SUBCH_INDEX_REG_0_31_DOWNTO_30_RESERVED_RST    0x0
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_CONTROLLER_LCU_SUB_CHANNEL_INDEXES_59_DOWNTO_45_RST    0x0
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_CONT_SUBCH_INDEX_REG_0_24_DOWNTO_22_RESERVED_RST    0x0
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_CONTROLLER_LCU_SUB_CHANNEL_INDEXES_44_DOWNTO_30_RST    0x0
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_CONT_SUBCH_INDEX_REG_0_15_DOWNTO_14_RESERVED_RST    0x0
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_CONTROLLER_LCU_SUB_CHANNEL_INDEXES_29_DOWNTO_15_RST    0x0
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_CONT_SUBCH_INDEX_REG_0_7_DOWNTO_6_RESERVED_RST    0x0
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_CONTROLLER_LCU_SUB_CHANNEL_INDEXES_14_DOWNTO_0_RST    0x0

static inline void bt_controller_cont_subch_index_reg_0_pack(struct cl_chip *chip, u8 cont_subch_index_reg0_31downto30_reserved, u8 controller_lcu_sub_channel_indexes_59downto45, u8 cont_subch_index_reg0_24downto22_reserved, u8 controller_lcu_sub_channel_indexes_44downto30, u8 cont_subch_index_reg0_15downto14_reserved, u8 controller_lcu_sub_channel_indexes_29downto15, u8 cont_subch_index_reg0_7downto6_reserved, u8 controller_lcu_sub_channel_indexes_14downto_0)
{
	ASSERT_ERR_CHIP((((u32)cont_subch_index_reg0_31downto30_reserved << 30) & ~((u32)0xC0000000)) == 0);
	ASSERT_ERR_CHIP((((u32)controller_lcu_sub_channel_indexes_59downto45 << 24) & ~((u32)0x3F000000)) == 0);
	ASSERT_ERR_CHIP((((u32)cont_subch_index_reg0_24downto22_reserved << 22) & ~((u32)0x00C00000)) == 0);
	ASSERT_ERR_CHIP((((u32)controller_lcu_sub_channel_indexes_44downto30 << 16) & ~((u32)0x003F0000)) == 0);
	ASSERT_ERR_CHIP((((u32)cont_subch_index_reg0_15downto14_reserved << 14) & ~((u32)0x0000C000)) == 0);
	ASSERT_ERR_CHIP((((u32)controller_lcu_sub_channel_indexes_29downto15 << 8) & ~((u32)0x00003F00)) == 0);
	ASSERT_ERR_CHIP((((u32)cont_subch_index_reg0_7downto6_reserved << 6) & ~((u32)0x000000C0)) == 0);
	ASSERT_ERR_CHIP((((u32)controller_lcu_sub_channel_indexes_14downto_0 << 0) & ~((u32)0x0000003F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_ADDR, ((u32)cont_subch_index_reg0_31downto30_reserved << 30) | ((u32)controller_lcu_sub_channel_indexes_59downto45 << 24) | ((u32)cont_subch_index_reg0_24downto22_reserved << 22) | ((u32)controller_lcu_sub_channel_indexes_44downto30 << 16) | ((u32)cont_subch_index_reg0_15downto14_reserved << 14) | ((u32)controller_lcu_sub_channel_indexes_29downto15 << 8) | ((u32)cont_subch_index_reg0_7downto6_reserved << 6) | ((u32)controller_lcu_sub_channel_indexes_14downto_0 << 0));
}

static inline void bt_controller_cont_subch_index_reg_0_unpack(struct cl_chip *chip, u8 *cont_subch_index_reg0_31downto30_reserved, u8 *controller_lcu_sub_channel_indexes_59downto45, u8 *cont_subch_index_reg0_24downto22_reserved, u8 *controller_lcu_sub_channel_indexes_44downto30, u8 *cont_subch_index_reg0_15downto14_reserved, u8 *controller_lcu_sub_channel_indexes_29downto15, u8 *cont_subch_index_reg0_7downto6_reserved, u8 *controller_lcu_sub_channel_indexes_14downto_0)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_ADDR);

	*cont_subch_index_reg0_31downto30_reserved = (local_val & ((u32)0xC0000000)) >> 30;
	*controller_lcu_sub_channel_indexes_59downto45 = (local_val & ((u32)0x3F000000)) >> 24;
	*cont_subch_index_reg0_24downto22_reserved = (local_val & ((u32)0x00C00000)) >> 22;
	*controller_lcu_sub_channel_indexes_44downto30 = (local_val & ((u32)0x003F0000)) >> 16;
	*cont_subch_index_reg0_15downto14_reserved = (local_val & ((u32)0x0000C000)) >> 14;
	*controller_lcu_sub_channel_indexes_29downto15 = (local_val & ((u32)0x00003F00)) >> 8;
	*cont_subch_index_reg0_7downto6_reserved = (local_val & ((u32)0x000000C0)) >> 6;
	*controller_lcu_sub_channel_indexes_14downto_0 = (local_val & ((u32)0x0000003F)) >> 0;
}

static inline u8 bt_controller_cont_subch_index_reg_0_cont_subch_index_reg_0_31_downto_30_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_ADDR);

	return (u8)((local_val & ((u32)0xC0000000)) >> 30);
}

static inline u8 bt_controller_cont_subch_index_reg_0_controller_lcu_sub_channel_indexes_59_downto_45_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_ADDR);

	return (u8)((local_val & ((u32)0x3F000000)) >> 24);
}

static inline void bt_controller_cont_subch_index_reg_0_controller_lcu_sub_channel_indexes_59_downto_45_setf(struct cl_chip *chip, u8 controllerlcusubchannelindexes59downto45)
{
	ASSERT_ERR_CHIP((((u32)controllerlcusubchannelindexes59downto45 << 24) & ~((u32)0x3F000000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_ADDR) & ~((u32)0x3F000000)) | ((u32)controllerlcusubchannelindexes59downto45 << 24));
}

static inline u8 bt_controller_cont_subch_index_reg_0_cont_subch_index_reg_0_24_downto_22_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_ADDR);

	return (u8)((local_val & ((u32)0x00C00000)) >> 22);
}

static inline u8 bt_controller_cont_subch_index_reg_0_controller_lcu_sub_channel_indexes_44_downto_30_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_ADDR);

	return (u8)((local_val & ((u32)0x003F0000)) >> 16);
}

static inline void bt_controller_cont_subch_index_reg_0_controller_lcu_sub_channel_indexes_44_downto_30_setf(struct cl_chip *chip, u8 controllerlcusubchannelindexes44downto30)
{
	ASSERT_ERR_CHIP((((u32)controllerlcusubchannelindexes44downto30 << 16) & ~((u32)0x003F0000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_ADDR) & ~((u32)0x003F0000)) | ((u32)controllerlcusubchannelindexes44downto30 << 16));
}

static inline u8 bt_controller_cont_subch_index_reg_0_cont_subch_index_reg_0_15_downto_14_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_ADDR);

	return (u8)((local_val & ((u32)0x0000C000)) >> 14);
}

static inline u8 bt_controller_cont_subch_index_reg_0_controller_lcu_sub_channel_indexes_29_downto_15_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_ADDR);

	return (u8)((local_val & ((u32)0x00003F00)) >> 8);
}

static inline void bt_controller_cont_subch_index_reg_0_controller_lcu_sub_channel_indexes_29_downto_15_setf(struct cl_chip *chip, u8 controllerlcusubchannelindexes29downto15)
{
	ASSERT_ERR_CHIP((((u32)controllerlcusubchannelindexes29downto15 << 8) & ~((u32)0x00003F00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_ADDR) & ~((u32)0x00003F00)) | ((u32)controllerlcusubchannelindexes29downto15 << 8));
}

static inline u8 bt_controller_cont_subch_index_reg_0_cont_subch_index_reg_0_7_downto_6_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_ADDR);

	return (u8)((local_val & ((u32)0x000000C0)) >> 6);
}

static inline u8 bt_controller_cont_subch_index_reg_0_controller_lcu_sub_channel_indexes_14_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_ADDR);

	return (u8)((local_val & ((u32)0x0000003F)) >> 0);
}

static inline void bt_controller_cont_subch_index_reg_0_controller_lcu_sub_channel_indexes_14_downto_0_setf(struct cl_chip *chip, u8 controllerlcusubchannelindexes14downto0)
{
	ASSERT_ERR_CHIP((((u32)controllerlcusubchannelindexes14downto0 << 0) & ~((u32)0x0000003F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CONT_SUBCH_INDEX_REG_0_ADDR) & ~((u32)0x0000003F)) | ((u32)controllerlcusubchannelindexes14downto0 << 0));
}

/**
 * @brief CONT_SUBCH_INDEX_REG_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:14 CONT_SUBCH_INDEX_REG1_31downto14_reserved 0x0
 *    13:08 Controller_LCU_sub_channel_indexes_89downto75 0x0
 *    07:06 CONT_SUBCH_INDEX_REG1_7downto6_reserved 0x0
 *    05:00 Controller_LCU_sub_channel_indexes_74downto_60 0x0
 * </pre>
 */
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00008808)
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_1_OFFSET      0x00008808
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_1_INDEX       0x00002202
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_1_RESET       0x00000000

static inline u32 bt_controller_cont_subch_index_reg_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_CONT_SUBCH_INDEX_REG_1_ADDR);
}

static inline void bt_controller_cont_subch_index_reg_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_CONT_SUBCH_INDEX_REG_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_1_CONT_SUBCH_INDEX_REG_1_31_DOWNTO_14_RESERVED_MASK    ((u32)0xFFFFC000)
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_1_CONT_SUBCH_INDEX_REG_1_31_DOWNTO_14_RESERVED_LSB    14
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_1_CONT_SUBCH_INDEX_REG_1_31_DOWNTO_14_RESERVED_WIDTH    ((u32)0x00000012)
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_1_CONTROLLER_LCU_SUB_CHANNEL_INDEXES_89_DOWNTO_75_MASK    ((u32)0x00003F00)
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_1_CONTROLLER_LCU_SUB_CHANNEL_INDEXES_89_DOWNTO_75_LSB    8
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_1_CONTROLLER_LCU_SUB_CHANNEL_INDEXES_89_DOWNTO_75_WIDTH    ((u32)0x00000006)
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_1_CONT_SUBCH_INDEX_REG_1_7_DOWNTO_6_RESERVED_MASK    ((u32)0x000000C0)
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_1_CONT_SUBCH_INDEX_REG_1_7_DOWNTO_6_RESERVED_LSB    6
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_1_CONT_SUBCH_INDEX_REG_1_7_DOWNTO_6_RESERVED_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_1_CONTROLLER_LCU_SUB_CHANNEL_INDEXES_74_DOWNTO_60_MASK    ((u32)0x0000003F)
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_1_CONTROLLER_LCU_SUB_CHANNEL_INDEXES_74_DOWNTO_60_LSB    0
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_1_CONTROLLER_LCU_SUB_CHANNEL_INDEXES_74_DOWNTO_60_WIDTH    ((u32)0x00000006)

#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_1_CONT_SUBCH_INDEX_REG_1_31_DOWNTO_14_RESERVED_RST    0x0
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_1_CONTROLLER_LCU_SUB_CHANNEL_INDEXES_89_DOWNTO_75_RST    0x0
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_1_CONT_SUBCH_INDEX_REG_1_7_DOWNTO_6_RESERVED_RST    0x0
#define BT_CONTROLLER_CONT_SUBCH_INDEX_REG_1_CONTROLLER_LCU_SUB_CHANNEL_INDEXES_74_DOWNTO_60_RST    0x0

static inline void bt_controller_cont_subch_index_reg_1_pack(struct cl_chip *chip, u32 cont_subch_index_reg1_31downto14_reserved, u8 controller_lcu_sub_channel_indexes_89downto75, u8 cont_subch_index_reg1_7downto6_reserved, u8 controller_lcu_sub_channel_indexes_74downto_60)
{
	ASSERT_ERR_CHIP((((u32)cont_subch_index_reg1_31downto14_reserved << 14) & ~((u32)0xFFFFC000)) == 0);
	ASSERT_ERR_CHIP((((u32)controller_lcu_sub_channel_indexes_89downto75 << 8) & ~((u32)0x00003F00)) == 0);
	ASSERT_ERR_CHIP((((u32)cont_subch_index_reg1_7downto6_reserved << 6) & ~((u32)0x000000C0)) == 0);
	ASSERT_ERR_CHIP((((u32)controller_lcu_sub_channel_indexes_74downto_60 << 0) & ~((u32)0x0000003F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CONT_SUBCH_INDEX_REG_1_ADDR, ((u32)cont_subch_index_reg1_31downto14_reserved << 14) | ((u32)controller_lcu_sub_channel_indexes_89downto75 << 8) | ((u32)cont_subch_index_reg1_7downto6_reserved << 6) | ((u32)controller_lcu_sub_channel_indexes_74downto_60 << 0));
}

static inline void bt_controller_cont_subch_index_reg_1_unpack(struct cl_chip *chip, u32 *cont_subch_index_reg1_31downto14_reserved, u8 *controller_lcu_sub_channel_indexes_89downto75, u8 *cont_subch_index_reg1_7downto6_reserved, u8 *controller_lcu_sub_channel_indexes_74downto_60)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CONT_SUBCH_INDEX_REG_1_ADDR);

	*cont_subch_index_reg1_31downto14_reserved = (local_val & ((u32)0xFFFFC000)) >> 14;
	*controller_lcu_sub_channel_indexes_89downto75 = (local_val & ((u32)0x00003F00)) >> 8;
	*cont_subch_index_reg1_7downto6_reserved = (local_val & ((u32)0x000000C0)) >> 6;
	*controller_lcu_sub_channel_indexes_74downto_60 = (local_val & ((u32)0x0000003F)) >> 0;
}

static inline u32 bt_controller_cont_subch_index_reg_1_cont_subch_index_reg_1_31_downto_14_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CONT_SUBCH_INDEX_REG_1_ADDR);

	return (u32)((local_val & ((u32)0xFFFFC000)) >> 14);
}

static inline u8 bt_controller_cont_subch_index_reg_1_controller_lcu_sub_channel_indexes_89_downto_75_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CONT_SUBCH_INDEX_REG_1_ADDR);

	return (u8)((local_val & ((u32)0x00003F00)) >> 8);
}

static inline void bt_controller_cont_subch_index_reg_1_controller_lcu_sub_channel_indexes_89_downto_75_setf(struct cl_chip *chip, u8 controllerlcusubchannelindexes89downto75)
{
	ASSERT_ERR_CHIP((((u32)controllerlcusubchannelindexes89downto75 << 8) & ~((u32)0x00003F00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CONT_SUBCH_INDEX_REG_1_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CONT_SUBCH_INDEX_REG_1_ADDR) & ~((u32)0x00003F00)) | ((u32)controllerlcusubchannelindexes89downto75 << 8));
}

static inline u8 bt_controller_cont_subch_index_reg_1_cont_subch_index_reg_1_7_downto_6_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CONT_SUBCH_INDEX_REG_1_ADDR);

	return (u8)((local_val & ((u32)0x000000C0)) >> 6);
}

static inline u8 bt_controller_cont_subch_index_reg_1_controller_lcu_sub_channel_indexes_74_downto_60_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CONT_SUBCH_INDEX_REG_1_ADDR);

	return (u8)((local_val & ((u32)0x0000003F)) >> 0);
}

static inline void bt_controller_cont_subch_index_reg_1_controller_lcu_sub_channel_indexes_74_downto_60_setf(struct cl_chip *chip, u8 controllerlcusubchannelindexes74downto60)
{
	ASSERT_ERR_CHIP((((u32)controllerlcusubchannelindexes74downto60 << 0) & ~((u32)0x0000003F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CONT_SUBCH_INDEX_REG_1_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CONT_SUBCH_INDEX_REG_1_ADDR) & ~((u32)0x0000003F)) | ((u32)controllerlcusubchannelindexes74downto60 << 0));
}

/**
 * @brief MOD_SUBCH_INDEX_REG_0 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:30 MOD_SUBCH_INDEX_REG0_31downto30_reserved 0x0
 *    29:24 modem_LCU_sub_channel_indexes_59downto45 0x0
 *    23:22 MOD_SUBCH_INDEX_REG0_24downto22_reserved 0x0
 *    21:16 modem_LCU_sub_channel_indexes_44downto30 0x0
 *    15:14 MOD_SUBCH_INDEX_REG0_15downto14_reserved 0x0
 *    13:08 modem_LCU_sub_channel_indexes_29downto15 0x0
 *    07:06 MOD_SUBCH_INDEX_REG0_7downto6_reserved 0x0
 *    05:00 modem_LCU_sub_channel_indexes_14downto_0 0x0
 * </pre>
 */
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000880C)
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_OFFSET      0x0000880C
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_INDEX       0x00002203
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_RESET       0x00000000

static inline u32 bt_controller_mod_subch_index_reg_0_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_ADDR);
}

static inline void bt_controller_mod_subch_index_reg_0_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_MOD_SUBCH_INDEX_REG_0_31_DOWNTO_30_RESERVED_MASK    ((u32)0xC0000000)
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_MOD_SUBCH_INDEX_REG_0_31_DOWNTO_30_RESERVED_LSB    30
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_MOD_SUBCH_INDEX_REG_0_31_DOWNTO_30_RESERVED_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_MODEM_LCU_SUB_CHANNEL_INDEXES_59_DOWNTO_45_MASK    ((u32)0x3F000000)
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_MODEM_LCU_SUB_CHANNEL_INDEXES_59_DOWNTO_45_LSB    24
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_MODEM_LCU_SUB_CHANNEL_INDEXES_59_DOWNTO_45_WIDTH    ((u32)0x00000006)
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_MOD_SUBCH_INDEX_REG_0_24_DOWNTO_22_RESERVED_MASK    ((u32)0x00C00000)
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_MOD_SUBCH_INDEX_REG_0_24_DOWNTO_22_RESERVED_LSB    22
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_MOD_SUBCH_INDEX_REG_0_24_DOWNTO_22_RESERVED_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_MODEM_LCU_SUB_CHANNEL_INDEXES_44_DOWNTO_30_MASK    ((u32)0x003F0000)
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_MODEM_LCU_SUB_CHANNEL_INDEXES_44_DOWNTO_30_LSB    16
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_MODEM_LCU_SUB_CHANNEL_INDEXES_44_DOWNTO_30_WIDTH    ((u32)0x00000006)
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_MOD_SUBCH_INDEX_REG_0_15_DOWNTO_14_RESERVED_MASK    ((u32)0x0000C000)
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_MOD_SUBCH_INDEX_REG_0_15_DOWNTO_14_RESERVED_LSB    14
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_MOD_SUBCH_INDEX_REG_0_15_DOWNTO_14_RESERVED_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_MODEM_LCU_SUB_CHANNEL_INDEXES_29_DOWNTO_15_MASK    ((u32)0x00003F00)
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_MODEM_LCU_SUB_CHANNEL_INDEXES_29_DOWNTO_15_LSB    8
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_MODEM_LCU_SUB_CHANNEL_INDEXES_29_DOWNTO_15_WIDTH    ((u32)0x00000006)
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_MOD_SUBCH_INDEX_REG_0_7_DOWNTO_6_RESERVED_MASK    ((u32)0x000000C0)
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_MOD_SUBCH_INDEX_REG_0_7_DOWNTO_6_RESERVED_LSB    6
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_MOD_SUBCH_INDEX_REG_0_7_DOWNTO_6_RESERVED_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_MODEM_LCU_SUB_CHANNEL_INDEXES_14_DOWNTO_0_MASK    ((u32)0x0000003F)
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_MODEM_LCU_SUB_CHANNEL_INDEXES_14_DOWNTO_0_LSB    0
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_MODEM_LCU_SUB_CHANNEL_INDEXES_14_DOWNTO_0_WIDTH    ((u32)0x00000006)

#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_MOD_SUBCH_INDEX_REG_0_31_DOWNTO_30_RESERVED_RST    0x0
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_MODEM_LCU_SUB_CHANNEL_INDEXES_59_DOWNTO_45_RST    0x0
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_MOD_SUBCH_INDEX_REG_0_24_DOWNTO_22_RESERVED_RST    0x0
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_MODEM_LCU_SUB_CHANNEL_INDEXES_44_DOWNTO_30_RST    0x0
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_MOD_SUBCH_INDEX_REG_0_15_DOWNTO_14_RESERVED_RST    0x0
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_MODEM_LCU_SUB_CHANNEL_INDEXES_29_DOWNTO_15_RST    0x0
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_MOD_SUBCH_INDEX_REG_0_7_DOWNTO_6_RESERVED_RST    0x0
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_MODEM_LCU_SUB_CHANNEL_INDEXES_14_DOWNTO_0_RST    0x0

static inline void bt_controller_mod_subch_index_reg_0_pack(struct cl_chip *chip, u8 mod_subch_index_reg0_31downto30_reserved, u8 modem_lcu_sub_channel_indexes_59downto45, u8 mod_subch_index_reg0_24downto22_reserved, u8 modem_lcu_sub_channel_indexes_44downto30, u8 mod_subch_index_reg0_15downto14_reserved, u8 modem_lcu_sub_channel_indexes_29downto15, u8 mod_subch_index_reg0_7downto6_reserved, u8 modem_lcu_sub_channel_indexes_14downto_0)
{
	ASSERT_ERR_CHIP((((u32)mod_subch_index_reg0_31downto30_reserved << 30) & ~((u32)0xC0000000)) == 0);
	ASSERT_ERR_CHIP((((u32)modem_lcu_sub_channel_indexes_59downto45 << 24) & ~((u32)0x3F000000)) == 0);
	ASSERT_ERR_CHIP((((u32)mod_subch_index_reg0_24downto22_reserved << 22) & ~((u32)0x00C00000)) == 0);
	ASSERT_ERR_CHIP((((u32)modem_lcu_sub_channel_indexes_44downto30 << 16) & ~((u32)0x003F0000)) == 0);
	ASSERT_ERR_CHIP((((u32)mod_subch_index_reg0_15downto14_reserved << 14) & ~((u32)0x0000C000)) == 0);
	ASSERT_ERR_CHIP((((u32)modem_lcu_sub_channel_indexes_29downto15 << 8) & ~((u32)0x00003F00)) == 0);
	ASSERT_ERR_CHIP((((u32)mod_subch_index_reg0_7downto6_reserved << 6) & ~((u32)0x000000C0)) == 0);
	ASSERT_ERR_CHIP((((u32)modem_lcu_sub_channel_indexes_14downto_0 << 0) & ~((u32)0x0000003F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_ADDR, ((u32)mod_subch_index_reg0_31downto30_reserved << 30) | ((u32)modem_lcu_sub_channel_indexes_59downto45 << 24) | ((u32)mod_subch_index_reg0_24downto22_reserved << 22) | ((u32)modem_lcu_sub_channel_indexes_44downto30 << 16) | ((u32)mod_subch_index_reg0_15downto14_reserved << 14) | ((u32)modem_lcu_sub_channel_indexes_29downto15 << 8) | ((u32)mod_subch_index_reg0_7downto6_reserved << 6) | ((u32)modem_lcu_sub_channel_indexes_14downto_0 << 0));
}

static inline void bt_controller_mod_subch_index_reg_0_unpack(struct cl_chip *chip, u8 *mod_subch_index_reg0_31downto30_reserved, u8 *modem_lcu_sub_channel_indexes_59downto45, u8 *mod_subch_index_reg0_24downto22_reserved, u8 *modem_lcu_sub_channel_indexes_44downto30, u8 *mod_subch_index_reg0_15downto14_reserved, u8 *modem_lcu_sub_channel_indexes_29downto15, u8 *mod_subch_index_reg0_7downto6_reserved, u8 *modem_lcu_sub_channel_indexes_14downto_0)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_ADDR);

	*mod_subch_index_reg0_31downto30_reserved = (local_val & ((u32)0xC0000000)) >> 30;
	*modem_lcu_sub_channel_indexes_59downto45 = (local_val & ((u32)0x3F000000)) >> 24;
	*mod_subch_index_reg0_24downto22_reserved = (local_val & ((u32)0x00C00000)) >> 22;
	*modem_lcu_sub_channel_indexes_44downto30 = (local_val & ((u32)0x003F0000)) >> 16;
	*mod_subch_index_reg0_15downto14_reserved = (local_val & ((u32)0x0000C000)) >> 14;
	*modem_lcu_sub_channel_indexes_29downto15 = (local_val & ((u32)0x00003F00)) >> 8;
	*mod_subch_index_reg0_7downto6_reserved = (local_val & ((u32)0x000000C0)) >> 6;
	*modem_lcu_sub_channel_indexes_14downto_0 = (local_val & ((u32)0x0000003F)) >> 0;
}

static inline u8 bt_controller_mod_subch_index_reg_0_mod_subch_index_reg_0_31_downto_30_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_ADDR);

	return (u8)((local_val & ((u32)0xC0000000)) >> 30);
}

static inline u8 bt_controller_mod_subch_index_reg_0_modem_lcu_sub_channel_indexes_59_downto_45_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_ADDR);

	return (u8)((local_val & ((u32)0x3F000000)) >> 24);
}

static inline void bt_controller_mod_subch_index_reg_0_modem_lcu_sub_channel_indexes_59_downto_45_setf(struct cl_chip *chip, u8 modemlcusubchannelindexes59downto45)
{
	ASSERT_ERR_CHIP((((u32)modemlcusubchannelindexes59downto45 << 24) & ~((u32)0x3F000000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_ADDR, (cl_reg_read(chip, BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_ADDR) & ~((u32)0x3F000000)) | ((u32)modemlcusubchannelindexes59downto45 << 24));
}

static inline u8 bt_controller_mod_subch_index_reg_0_mod_subch_index_reg_0_24_downto_22_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_ADDR);

	return (u8)((local_val & ((u32)0x00C00000)) >> 22);
}

static inline u8 bt_controller_mod_subch_index_reg_0_modem_lcu_sub_channel_indexes_44_downto_30_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_ADDR);

	return (u8)((local_val & ((u32)0x003F0000)) >> 16);
}

static inline void bt_controller_mod_subch_index_reg_0_modem_lcu_sub_channel_indexes_44_downto_30_setf(struct cl_chip *chip, u8 modemlcusubchannelindexes44downto30)
{
	ASSERT_ERR_CHIP((((u32)modemlcusubchannelindexes44downto30 << 16) & ~((u32)0x003F0000)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_ADDR, (cl_reg_read(chip, BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_ADDR) & ~((u32)0x003F0000)) | ((u32)modemlcusubchannelindexes44downto30 << 16));
}

static inline u8 bt_controller_mod_subch_index_reg_0_mod_subch_index_reg_0_15_downto_14_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_ADDR);

	return (u8)((local_val & ((u32)0x0000C000)) >> 14);
}

static inline u8 bt_controller_mod_subch_index_reg_0_modem_lcu_sub_channel_indexes_29_downto_15_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_ADDR);

	return (u8)((local_val & ((u32)0x00003F00)) >> 8);
}

static inline void bt_controller_mod_subch_index_reg_0_modem_lcu_sub_channel_indexes_29_downto_15_setf(struct cl_chip *chip, u8 modemlcusubchannelindexes29downto15)
{
	ASSERT_ERR_CHIP((((u32)modemlcusubchannelindexes29downto15 << 8) & ~((u32)0x00003F00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_ADDR, (cl_reg_read(chip, BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_ADDR) & ~((u32)0x00003F00)) | ((u32)modemlcusubchannelindexes29downto15 << 8));
}

static inline u8 bt_controller_mod_subch_index_reg_0_mod_subch_index_reg_0_7_downto_6_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_ADDR);

	return (u8)((local_val & ((u32)0x000000C0)) >> 6);
}

static inline u8 bt_controller_mod_subch_index_reg_0_modem_lcu_sub_channel_indexes_14_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_ADDR);

	return (u8)((local_val & ((u32)0x0000003F)) >> 0);
}

static inline void bt_controller_mod_subch_index_reg_0_modem_lcu_sub_channel_indexes_14_downto_0_setf(struct cl_chip *chip, u8 modemlcusubchannelindexes14downto0)
{
	ASSERT_ERR_CHIP((((u32)modemlcusubchannelindexes14downto0 << 0) & ~((u32)0x0000003F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_ADDR, (cl_reg_read(chip, BT_CONTROLLER_MOD_SUBCH_INDEX_REG_0_ADDR) & ~((u32)0x0000003F)) | ((u32)modemlcusubchannelindexes14downto0 << 0));
}

/**
 * @brief MOD_SUBCH_INDEX_REG_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:14 MOD_SUBCH_INDEX_REG1_31downto14_reserved 0x0
 *    13:08 modem_LCU_sub_channel_indexes_89downto75 0x0
 *    07:06 MOD_SUBCH_INDEX_REG1_7downto6_reserved 0x0
 *    05:00 modem_LCU_sub_channel_indexes_74downto_60 0x0
 * </pre>
 */
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00008810)
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_1_OFFSET      0x00008810
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_1_INDEX       0x00002204
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_1_RESET       0x00000000

static inline u32 bt_controller_mod_subch_index_reg_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_MOD_SUBCH_INDEX_REG_1_ADDR);
}

static inline void bt_controller_mod_subch_index_reg_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_MOD_SUBCH_INDEX_REG_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_1_MOD_SUBCH_INDEX_REG_1_31_DOWNTO_14_RESERVED_MASK    ((u32)0xFFFFC000)
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_1_MOD_SUBCH_INDEX_REG_1_31_DOWNTO_14_RESERVED_LSB    14
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_1_MOD_SUBCH_INDEX_REG_1_31_DOWNTO_14_RESERVED_WIDTH    ((u32)0x00000012)
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_1_MODEM_LCU_SUB_CHANNEL_INDEXES_89_DOWNTO_75_MASK    ((u32)0x00003F00)
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_1_MODEM_LCU_SUB_CHANNEL_INDEXES_89_DOWNTO_75_LSB    8
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_1_MODEM_LCU_SUB_CHANNEL_INDEXES_89_DOWNTO_75_WIDTH    ((u32)0x00000006)
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_1_MOD_SUBCH_INDEX_REG_1_7_DOWNTO_6_RESERVED_MASK    ((u32)0x000000C0)
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_1_MOD_SUBCH_INDEX_REG_1_7_DOWNTO_6_RESERVED_LSB    6
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_1_MOD_SUBCH_INDEX_REG_1_7_DOWNTO_6_RESERVED_WIDTH    ((u32)0x00000002)
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_1_MODEM_LCU_SUB_CHANNEL_INDEXES_74_DOWNTO_60_MASK    ((u32)0x0000003F)
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_1_MODEM_LCU_SUB_CHANNEL_INDEXES_74_DOWNTO_60_LSB    0
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_1_MODEM_LCU_SUB_CHANNEL_INDEXES_74_DOWNTO_60_WIDTH    ((u32)0x00000006)

#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_1_MOD_SUBCH_INDEX_REG_1_31_DOWNTO_14_RESERVED_RST    0x0
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_1_MODEM_LCU_SUB_CHANNEL_INDEXES_89_DOWNTO_75_RST    0x0
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_1_MOD_SUBCH_INDEX_REG_1_7_DOWNTO_6_RESERVED_RST    0x0
#define BT_CONTROLLER_MOD_SUBCH_INDEX_REG_1_MODEM_LCU_SUB_CHANNEL_INDEXES_74_DOWNTO_60_RST    0x0

static inline void bt_controller_mod_subch_index_reg_1_pack(struct cl_chip *chip, u32 mod_subch_index_reg1_31downto14_reserved, u8 modem_lcu_sub_channel_indexes_89downto75, u8 mod_subch_index_reg1_7downto6_reserved, u8 modem_lcu_sub_channel_indexes_74downto_60)
{
	ASSERT_ERR_CHIP((((u32)mod_subch_index_reg1_31downto14_reserved << 14) & ~((u32)0xFFFFC000)) == 0);
	ASSERT_ERR_CHIP((((u32)modem_lcu_sub_channel_indexes_89downto75 << 8) & ~((u32)0x00003F00)) == 0);
	ASSERT_ERR_CHIP((((u32)mod_subch_index_reg1_7downto6_reserved << 6) & ~((u32)0x000000C0)) == 0);
	ASSERT_ERR_CHIP((((u32)modem_lcu_sub_channel_indexes_74downto_60 << 0) & ~((u32)0x0000003F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_MOD_SUBCH_INDEX_REG_1_ADDR, ((u32)mod_subch_index_reg1_31downto14_reserved << 14) | ((u32)modem_lcu_sub_channel_indexes_89downto75 << 8) | ((u32)mod_subch_index_reg1_7downto6_reserved << 6) | ((u32)modem_lcu_sub_channel_indexes_74downto_60 << 0));
}

static inline void bt_controller_mod_subch_index_reg_1_unpack(struct cl_chip *chip, u32 *mod_subch_index_reg1_31downto14_reserved, u8 *modem_lcu_sub_channel_indexes_89downto75, u8 *mod_subch_index_reg1_7downto6_reserved, u8 *modem_lcu_sub_channel_indexes_74downto_60)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MOD_SUBCH_INDEX_REG_1_ADDR);

	*mod_subch_index_reg1_31downto14_reserved = (local_val & ((u32)0xFFFFC000)) >> 14;
	*modem_lcu_sub_channel_indexes_89downto75 = (local_val & ((u32)0x00003F00)) >> 8;
	*mod_subch_index_reg1_7downto6_reserved = (local_val & ((u32)0x000000C0)) >> 6;
	*modem_lcu_sub_channel_indexes_74downto_60 = (local_val & ((u32)0x0000003F)) >> 0;
}

static inline u32 bt_controller_mod_subch_index_reg_1_mod_subch_index_reg_1_31_downto_14_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MOD_SUBCH_INDEX_REG_1_ADDR);

	return (u32)((local_val & ((u32)0xFFFFC000)) >> 14);
}

static inline u8 bt_controller_mod_subch_index_reg_1_modem_lcu_sub_channel_indexes_89_downto_75_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MOD_SUBCH_INDEX_REG_1_ADDR);

	return (u8)((local_val & ((u32)0x00003F00)) >> 8);
}

static inline void bt_controller_mod_subch_index_reg_1_modem_lcu_sub_channel_indexes_89_downto_75_setf(struct cl_chip *chip, u8 modemlcusubchannelindexes89downto75)
{
	ASSERT_ERR_CHIP((((u32)modemlcusubchannelindexes89downto75 << 8) & ~((u32)0x00003F00)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_MOD_SUBCH_INDEX_REG_1_ADDR, (cl_reg_read(chip, BT_CONTROLLER_MOD_SUBCH_INDEX_REG_1_ADDR) & ~((u32)0x00003F00)) | ((u32)modemlcusubchannelindexes89downto75 << 8));
}

static inline u8 bt_controller_mod_subch_index_reg_1_mod_subch_index_reg_1_7_downto_6_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MOD_SUBCH_INDEX_REG_1_ADDR);

	return (u8)((local_val & ((u32)0x000000C0)) >> 6);
}

static inline u8 bt_controller_mod_subch_index_reg_1_modem_lcu_sub_channel_indexes_74_downto_60_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_MOD_SUBCH_INDEX_REG_1_ADDR);

	return (u8)((local_val & ((u32)0x0000003F)) >> 0);
}

static inline void bt_controller_mod_subch_index_reg_1_modem_lcu_sub_channel_indexes_74_downto_60_setf(struct cl_chip *chip, u8 modemlcusubchannelindexes74downto60)
{
	ASSERT_ERR_CHIP((((u32)modemlcusubchannelindexes74downto60 << 0) & ~((u32)0x0000003F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_MOD_SUBCH_INDEX_REG_1_ADDR, (cl_reg_read(chip, BT_CONTROLLER_MOD_SUBCH_INDEX_REG_1_ADDR) & ~((u32)0x0000003F)) | ((u32)modemlcusubchannelindexes74downto60 << 0));
}

/**
 * @brief CH_MASK_INDEX_REG register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:04 CH_MASK_INDEX_REG_31_downto_4_reserved 0x0
 *    03:00 Controller_LCU_sub_channel_indexes_to_be_masked 0x0
 * </pre>
 */
#define BT_CONTROLLER_CH_MASK_INDEX_REG_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00008814)
#define BT_CONTROLLER_CH_MASK_INDEX_REG_OFFSET      0x00008814
#define BT_CONTROLLER_CH_MASK_INDEX_REG_INDEX       0x00002205
#define BT_CONTROLLER_CH_MASK_INDEX_REG_RESET       0x00000000

static inline u32 bt_controller_ch_mask_index_reg_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_CH_MASK_INDEX_REG_ADDR);
}

static inline void bt_controller_ch_mask_index_reg_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_CH_MASK_INDEX_REG_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_CH_MASK_INDEX_REG_CH_MASK_INDEX_REG_31_DOWNTO_4_RESERVED_MASK    ((u32)0xFFFFFFF0)
#define BT_CONTROLLER_CH_MASK_INDEX_REG_CH_MASK_INDEX_REG_31_DOWNTO_4_RESERVED_LSB    4
#define BT_CONTROLLER_CH_MASK_INDEX_REG_CH_MASK_INDEX_REG_31_DOWNTO_4_RESERVED_WIDTH    ((u32)0x0000001C)
#define BT_CONTROLLER_CH_MASK_INDEX_REG_CONTROLLER_LCU_SUB_CHANNEL_INDEXES_TO_BE_MASKED_MASK    ((u32)0x0000000F)
#define BT_CONTROLLER_CH_MASK_INDEX_REG_CONTROLLER_LCU_SUB_CHANNEL_INDEXES_TO_BE_MASKED_LSB    0
#define BT_CONTROLLER_CH_MASK_INDEX_REG_CONTROLLER_LCU_SUB_CHANNEL_INDEXES_TO_BE_MASKED_WIDTH    ((u32)0x00000004)

#define BT_CONTROLLER_CH_MASK_INDEX_REG_CH_MASK_INDEX_REG_31_DOWNTO_4_RESERVED_RST    0x0
#define BT_CONTROLLER_CH_MASK_INDEX_REG_CONTROLLER_LCU_SUB_CHANNEL_INDEXES_TO_BE_MASKED_RST    0x0

static inline void bt_controller_ch_mask_index_reg_pack(struct cl_chip *chip, u32 ch_mask_index_reg_31_downto_4_reserved, u8 controller_lcu_sub_channel_indexes_to_be_masked)
{
	ASSERT_ERR_CHIP((((u32)ch_mask_index_reg_31_downto_4_reserved << 4) & ~((u32)0xFFFFFFF0)) == 0);
	ASSERT_ERR_CHIP((((u32)controller_lcu_sub_channel_indexes_to_be_masked << 0) & ~((u32)0x0000000F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CH_MASK_INDEX_REG_ADDR, ((u32)ch_mask_index_reg_31_downto_4_reserved << 4) | ((u32)controller_lcu_sub_channel_indexes_to_be_masked << 0));
}

static inline void bt_controller_ch_mask_index_reg_unpack(struct cl_chip *chip, u32 *ch_mask_index_reg_31_downto_4_reserved, u8 *controller_lcu_sub_channel_indexes_to_be_masked)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CH_MASK_INDEX_REG_ADDR);

	*ch_mask_index_reg_31_downto_4_reserved = (local_val & ((u32)0xFFFFFFF0)) >> 4;
	*controller_lcu_sub_channel_indexes_to_be_masked = (local_val & ((u32)0x0000000F)) >> 0;
}

static inline u32 bt_controller_ch_mask_index_reg_ch_mask_index_reg_31_downto_4_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CH_MASK_INDEX_REG_ADDR);

	return (u32)((local_val & ((u32)0xFFFFFFF0)) >> 4);
}

static inline u8 bt_controller_ch_mask_index_reg_controller_lcu_sub_channel_indexes_to_be_masked_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CH_MASK_INDEX_REG_ADDR);

	return (u8)((local_val & ((u32)0x0000000F)) >> 0);
}

static inline void bt_controller_ch_mask_index_reg_controller_lcu_sub_channel_indexes_to_be_masked_setf(struct cl_chip *chip, u8 controllerlcusubchannelindexestobemasked)
{
	ASSERT_ERR_CHIP((((u32)controllerlcusubchannelindexestobemasked << 0) & ~((u32)0x0000000F)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CH_MASK_INDEX_REG_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CH_MASK_INDEX_REG_ADDR) & ~((u32)0x0000000F)) | ((u32)controllerlcusubchannelindexestobemasked << 0));
}

/**
 * @brief CH_MASK_REG_1 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 Controller_LCU_sub_channel_mask_bits_31_downto_0 0xffffffff
 * </pre>
 */
#define BT_CONTROLLER_CH_MASK_REG_1_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00008818)
#define BT_CONTROLLER_CH_MASK_REG_1_OFFSET      0x00008818
#define BT_CONTROLLER_CH_MASK_REG_1_INDEX       0x00002206
#define BT_CONTROLLER_CH_MASK_REG_1_RESET       0xFFFFFFFF

static inline u32 bt_controller_ch_mask_reg_1_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_CH_MASK_REG_1_ADDR);
}

static inline void bt_controller_ch_mask_reg_1_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_CH_MASK_REG_1_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_CH_MASK_REG_1_CONTROLLER_LCU_SUB_CHANNEL_MASK_BITS_31_DOWNTO_0_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_CH_MASK_REG_1_CONTROLLER_LCU_SUB_CHANNEL_MASK_BITS_31_DOWNTO_0_LSB    0
#define BT_CONTROLLER_CH_MASK_REG_1_CONTROLLER_LCU_SUB_CHANNEL_MASK_BITS_31_DOWNTO_0_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_CH_MASK_REG_1_CONTROLLER_LCU_SUB_CHANNEL_MASK_BITS_31_DOWNTO_0_RST    0xffffffff

static inline u32 bt_controller_ch_mask_reg_1_controller_lcu_sub_channel_mask_bits_31_downto_0_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CH_MASK_REG_1_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_ch_mask_reg_1_controller_lcu_sub_channel_mask_bits_31_downto_0_setf(struct cl_chip *chip, u32 controllerlcusubchannelmaskbits31downto0)
{
	ASSERT_ERR_CHIP((((u32)controllerlcusubchannelmaskbits31downto0 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CH_MASK_REG_1_ADDR, (u32)controllerlcusubchannelmaskbits31downto0 << 0);
}

/**
 * @brief CH_MASK_REG_2 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:00 Controller_LCU_sub_channel_mask_bits_63_downto32 0xffffffff
 * </pre>
 */
#define BT_CONTROLLER_CH_MASK_REG_2_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x0000881C)
#define BT_CONTROLLER_CH_MASK_REG_2_OFFSET      0x0000881C
#define BT_CONTROLLER_CH_MASK_REG_2_INDEX       0x00002207
#define BT_CONTROLLER_CH_MASK_REG_2_RESET       0xFFFFFFFF

static inline u32 bt_controller_ch_mask_reg_2_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_CH_MASK_REG_2_ADDR);
}

static inline void bt_controller_ch_mask_reg_2_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_CH_MASK_REG_2_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_CH_MASK_REG_2_CONTROLLER_LCU_SUB_CHANNEL_MASK_BITS_63_DOWNTO_32_MASK    ((u32)0xFFFFFFFF)
#define BT_CONTROLLER_CH_MASK_REG_2_CONTROLLER_LCU_SUB_CHANNEL_MASK_BITS_63_DOWNTO_32_LSB    0
#define BT_CONTROLLER_CH_MASK_REG_2_CONTROLLER_LCU_SUB_CHANNEL_MASK_BITS_63_DOWNTO_32_WIDTH    ((u32)0x00000020)

#define BT_CONTROLLER_CH_MASK_REG_2_CONTROLLER_LCU_SUB_CHANNEL_MASK_BITS_63_DOWNTO_32_RST    0xffffffff

static inline u32 bt_controller_ch_mask_reg_2_controller_lcu_sub_channel_mask_bits_63_downto_32_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CH_MASK_REG_2_ADDR);

	return (u32)(local_val >> 0);
}

static inline void bt_controller_ch_mask_reg_2_controller_lcu_sub_channel_mask_bits_63_downto_32_setf(struct cl_chip *chip, u32 controllerlcusubchannelmaskbits63downto32)
{
	ASSERT_ERR_CHIP((((u32)controllerlcusubchannelmaskbits63downto32 << 0) & ~((u32)0xFFFFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CH_MASK_REG_2_ADDR, (u32)controllerlcusubchannelmaskbits63downto32 << 0);
}

/**
 * @brief CH_MASK_REG_3 register definition
 * <pre>
 *   Bits           Field Name   Reset Value
 *  -----   ------------------   -----------
 *    31:26 CH_MASK2_REG_31_downto_26_reserved 0x0
 *    25:00 Controller_LCU_sub_channel_mask_bits_89_downto64 0x3ffffff
 * </pre>
 */
#define BT_CONTROLLER_CH_MASK_REG_3_ADDR        (REG_BT_CONTROLLER_BASE_ADDR + 0x00008820)
#define BT_CONTROLLER_CH_MASK_REG_3_OFFSET      0x00008820
#define BT_CONTROLLER_CH_MASK_REG_3_INDEX       0x00002208
#define BT_CONTROLLER_CH_MASK_REG_3_RESET       0x03FFFFFF

static inline u32 bt_controller_ch_mask_reg_3_get(struct cl_chip *chip)
{
	return cl_reg_read(chip, BT_CONTROLLER_CH_MASK_REG_3_ADDR);
}

static inline void bt_controller_ch_mask_reg_3_set(struct cl_chip *chip, u32 value)
{
	cl_reg_write(chip, BT_CONTROLLER_CH_MASK_REG_3_ADDR, value);
}

/* field definitions */
#define BT_CONTROLLER_CH_MASK_REG_3_CH_MASK_2_REG_31_DOWNTO_26_RESERVED_MASK    ((u32)0xFC000000)
#define BT_CONTROLLER_CH_MASK_REG_3_CH_MASK_2_REG_31_DOWNTO_26_RESERVED_LSB    26
#define BT_CONTROLLER_CH_MASK_REG_3_CH_MASK_2_REG_31_DOWNTO_26_RESERVED_WIDTH    ((u32)0x00000006)
#define BT_CONTROLLER_CH_MASK_REG_3_CONTROLLER_LCU_SUB_CHANNEL_MASK_BITS_89_DOWNTO_64_MASK    ((u32)0x03FFFFFF)
#define BT_CONTROLLER_CH_MASK_REG_3_CONTROLLER_LCU_SUB_CHANNEL_MASK_BITS_89_DOWNTO_64_LSB    0
#define BT_CONTROLLER_CH_MASK_REG_3_CONTROLLER_LCU_SUB_CHANNEL_MASK_BITS_89_DOWNTO_64_WIDTH    ((u32)0x0000001A)

#define BT_CONTROLLER_CH_MASK_REG_3_CH_MASK_2_REG_31_DOWNTO_26_RESERVED_RST    0x0
#define BT_CONTROLLER_CH_MASK_REG_3_CONTROLLER_LCU_SUB_CHANNEL_MASK_BITS_89_DOWNTO_64_RST    0x3ffffff

static inline void bt_controller_ch_mask_reg_3_pack(struct cl_chip *chip, u8 ch_mask2_reg_31_downto_26_reserved, u32 controller_lcu_sub_channel_mask_bits_89_downto64)
{
	ASSERT_ERR_CHIP((((u32)ch_mask2_reg_31_downto_26_reserved << 26) & ~((u32)0xFC000000)) == 0);
	ASSERT_ERR_CHIP((((u32)controller_lcu_sub_channel_mask_bits_89_downto64 << 0) & ~((u32)0x03FFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CH_MASK_REG_3_ADDR, ((u32)ch_mask2_reg_31_downto_26_reserved << 26) | ((u32)controller_lcu_sub_channel_mask_bits_89_downto64 << 0));
}

static inline void bt_controller_ch_mask_reg_3_unpack(struct cl_chip *chip, u8 *ch_mask2_reg_31_downto_26_reserved, u32 *controller_lcu_sub_channel_mask_bits_89_downto64)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CH_MASK_REG_3_ADDR);

	*ch_mask2_reg_31_downto_26_reserved = (local_val & ((u32)0xFC000000)) >> 26;
	*controller_lcu_sub_channel_mask_bits_89_downto64 = (local_val & ((u32)0x03FFFFFF)) >> 0;
}

static inline u8 bt_controller_ch_mask_reg_3_ch_mask_2_reg_31_downto_26_reserved_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CH_MASK_REG_3_ADDR);

	return (u8)((local_val & ((u32)0xFC000000)) >> 26);
}

static inline u32 bt_controller_ch_mask_reg_3_controller_lcu_sub_channel_mask_bits_89_downto_64_getf(struct cl_chip *chip)
{
	u32 local_val = cl_reg_read(chip, BT_CONTROLLER_CH_MASK_REG_3_ADDR);

	return (u32)((local_val & ((u32)0x03FFFFFF)) >> 0);
}

static inline void bt_controller_ch_mask_reg_3_controller_lcu_sub_channel_mask_bits_89_downto_64_setf(struct cl_chip *chip, u32 controllerlcusubchannelmaskbits89downto64)
{
	ASSERT_ERR_CHIP((((u32)controllerlcusubchannelmaskbits89downto64 << 0) & ~((u32)0x03FFFFFF)) == 0);
	cl_reg_write(chip, BT_CONTROLLER_CH_MASK_REG_3_ADDR, (cl_reg_read(chip, BT_CONTROLLER_CH_MASK_REG_3_ADDR) & ~((u32)0x03FFFFFF)) | ((u32)controllerlcusubchannelmaskbits89downto64 << 0));
}

#endif /* REG_BT_CONTROLLER_H */
