Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: ee354_finalproject.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ee354_finalproject.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ee354_finalproject"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ee354_finalproject
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\vlabfs.vlab.usc.edu\home$\monteran\Documents\finalproject\ee354-finalproject\hvsync_generator.v" into library work
Parsing module <hvsync_generator>.
Analyzing Verilog file "\\vlabfs.vlab.usc.edu\home$\monteran\Documents\finalproject\ee354-finalproject\ee354-finalproject.v" into library work
Parsing module <ee354_finalproject>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ee354_finalproject>.
WARNING:HDLCompiler:872 - "\\vlabfs.vlab.usc.edu\home$\monteran\Documents\finalproject\ee354-finalproject\ee354-finalproject.v" Line 48: Using initial value of ymax since it is never assigned

Elaborating module <BUF>.
WARNING:HDLCompiler:1127 - "\\vlabfs.vlab.usc.edu\home$\monteran\Documents\finalproject\ee354-finalproject\ee354-finalproject.v" Line 35: Assignment to button_clk ignored, since the identifier is never used

Elaborating module <hvsync_generator>.
WARNING:HDLCompiler:413 - "\\vlabfs.vlab.usc.edu\home$\monteran\Documents\finalproject\ee354-finalproject\hvsync_generator.v" Line 34: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\vlabfs.vlab.usc.edu\home$\monteran\Documents\finalproject\ee354-finalproject\hvsync_generator.v" Line 44: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:634 - "\\vlabfs.vlab.usc.edu\home$\monteran\Documents\finalproject\ee354-finalproject\ee354-finalproject.v" Line 174: Net <p2_score[3]> does not have a driver.
WARNING:HDLCompiler:634 - "\\vlabfs.vlab.usc.edu\home$\monteran\Documents\finalproject\ee354-finalproject\ee354-finalproject.v" Line 175: Net <p1_score[3]> does not have a driver.
WARNING:HDLCompiler:634 - "\\vlabfs.vlab.usc.edu\home$\monteran\Documents\finalproject\ee354-finalproject\ee354-finalproject.v" Line 176: Net <state[1]> does not have a driver.
WARNING:HDLCompiler:634 - "\\vlabfs.vlab.usc.edu\home$\monteran\Documents\finalproject\ee354-finalproject\ee354-finalproject.v" Line 197: Net <position[3]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ee354_finalproject>.
    Related source file is "\\vlabfs.vlab.usc.edu\home$\monteran\Documents\finalproject\ee354-finalproject\ee354-finalproject.v".
WARNING:Xst:647 - Input <btnU> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btnD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <p2_score> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_score> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <state> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <position> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 28-bit register for signal <DIV_CLK>.
    Found 1-bit register for signal <vga_r>.
    Found 28-bit adder for signal <DIV_CLK[27]_GND_1_o_add_0_OUT> created at line 32.
    Found 16x7-bit Read Only RAM for signal <SSD_CATHODES>
    Found 4x1-bit Read Only RAM for signal <SSD<3>>
    Found 10-bit comparator lessequal for signal <n0069> created at line 78
    Found 10-bit comparator lessequal for signal <n0071> created at line 78
    Found 11-bit comparator lessequal for signal <n0074> created at line 78
    Found 11-bit comparator lessequal for signal <n0077> created at line 78
    Found 10-bit comparator lessequal for signal <n0081> created at line 79
    Found 11-bit comparator lessequal for signal <n0084> created at line 79
    Found 11-bit comparator lessequal for signal <n0087> created at line 79
    Found 10-bit comparator lessequal for signal <n0091> created at line 80
    Found 11-bit comparator lessequal for signal <n0094> created at line 80
    Found 11-bit comparator lessequal for signal <n0097> created at line 80
    Found 10-bit comparator lessequal for signal <n0101> created at line 81
    Found 11-bit comparator lessequal for signal <n0104> created at line 81
    Found 11-bit comparator lessequal for signal <n0107> created at line 81
    Found 10-bit comparator lessequal for signal <n0111> created at line 82
    Found 11-bit comparator lessequal for signal <n0114> created at line 82
    Found 11-bit comparator lessequal for signal <n0117> created at line 82
    Found 10-bit comparator lessequal for signal <n0121> created at line 83
    Found 11-bit comparator lessequal for signal <n0124> created at line 83
    Found 11-bit comparator lessequal for signal <n0127> created at line 83
    Found 10-bit comparator lessequal for signal <n0131> created at line 84
    Found 11-bit comparator lessequal for signal <n0134> created at line 84
    Found 11-bit comparator lessequal for signal <n0137> created at line 84
    Found 10-bit comparator lessequal for signal <n0141> created at line 85
    Found 11-bit comparator lessequal for signal <n0144> created at line 85
    Found 11-bit comparator lessequal for signal <n0147> created at line 85
    Found 10-bit comparator lessequal for signal <n0151> created at line 86
    Found 11-bit comparator lessequal for signal <n0154> created at line 86
    Found 11-bit comparator lessequal for signal <n0157> created at line 86
    Found 10-bit comparator lessequal for signal <n0161> created at line 87
    Found 11-bit comparator lessequal for signal <n0164> created at line 87
    Found 11-bit comparator lessequal for signal <n0167> created at line 87
    Found 10-bit comparator lessequal for signal <n0171> created at line 88
    Found 11-bit comparator lessequal for signal <n0174> created at line 88
    Found 11-bit comparator lessequal for signal <n0177> created at line 88
    Found 10-bit comparator lessequal for signal <n0181> created at line 89
    Found 11-bit comparator lessequal for signal <n0184> created at line 89
    Found 11-bit comparator lessequal for signal <n0187> created at line 89
    Found 10-bit comparator lessequal for signal <n0191> created at line 90
    Found 11-bit comparator lessequal for signal <n0194> created at line 90
    Found 11-bit comparator lessequal for signal <n0197> created at line 90
    Found 10-bit comparator lessequal for signal <n0201> created at line 91
    Found 11-bit comparator lessequal for signal <n0204> created at line 91
    Found 11-bit comparator lessequal for signal <n0207> created at line 91
    Found 10-bit comparator lessequal for signal <n0211> created at line 92
    Found 11-bit comparator lessequal for signal <n0214> created at line 92
    Found 11-bit comparator lessequal for signal <n0217> created at line 92
    Found 10-bit comparator lessequal for signal <n0221> created at line 93
    Found 11-bit comparator lessequal for signal <n0224> created at line 93
    Found 11-bit comparator lessequal for signal <n0227> created at line 93
    Found 10-bit comparator lessequal for signal <n0231> created at line 94
    Found 11-bit comparator lessequal for signal <n0234> created at line 94
    Found 11-bit comparator lessequal for signal <n0237> created at line 94
    Found 10-bit comparator lessequal for signal <n0241> created at line 95
    Found 11-bit comparator lessequal for signal <n0244> created at line 95
    Found 11-bit comparator lessequal for signal <n0247> created at line 95
    Found 10-bit comparator lessequal for signal <n0251> created at line 96
    Found 11-bit comparator lessequal for signal <n0254> created at line 96
    Found 11-bit comparator lessequal for signal <n0257> created at line 96
    Found 10-bit comparator lessequal for signal <n0261> created at line 97
    Found 11-bit comparator lessequal for signal <n0264> created at line 97
    Found 11-bit comparator lessequal for signal <n0267> created at line 97
    Found 10-bit comparator lessequal for signal <n0271> created at line 98
    Found 11-bit comparator lessequal for signal <n0274> created at line 98
    Found 11-bit comparator lessequal for signal <n0277> created at line 98
    Found 10-bit comparator lessequal for signal <n0281> created at line 99
    Found 11-bit comparator lessequal for signal <n0284> created at line 99
    Found 11-bit comparator lessequal for signal <n0287> created at line 99
    Found 10-bit comparator lessequal for signal <n0291> created at line 100
    Found 11-bit comparator lessequal for signal <n0294> created at line 100
    Found 11-bit comparator lessequal for signal <n0297> created at line 100
    Found 10-bit comparator lessequal for signal <n0301> created at line 101
    Found 11-bit comparator lessequal for signal <n0304> created at line 101
    Found 11-bit comparator lessequal for signal <n0307> created at line 101
    Found 10-bit comparator lessequal for signal <n0311> created at line 102
    Found 11-bit comparator lessequal for signal <n0314> created at line 102
    Found 11-bit comparator lessequal for signal <n0317> created at line 102
    Found 10-bit comparator lessequal for signal <n0321> created at line 103
    Found 11-bit comparator lessequal for signal <n0324> created at line 103
    Found 11-bit comparator lessequal for signal <n0327> created at line 103
    Found 10-bit comparator lessequal for signal <n0331> created at line 104
    Found 11-bit comparator lessequal for signal <n0334> created at line 104
    Found 11-bit comparator lessequal for signal <n0337> created at line 104
    Found 10-bit comparator lessequal for signal <n0341> created at line 105
    Found 11-bit comparator lessequal for signal <n0344> created at line 105
    Found 11-bit comparator lessequal for signal <n0347> created at line 105
    Found 10-bit comparator lessequal for signal <n0351> created at line 106
    Found 11-bit comparator lessequal for signal <n0354> created at line 106
    Found 11-bit comparator lessequal for signal <n0357> created at line 106
    Found 10-bit comparator lessequal for signal <n0361> created at line 107
    Found 11-bit comparator lessequal for signal <n0364> created at line 107
    Found 11-bit comparator lessequal for signal <n0367> created at line 107
    Found 10-bit comparator lessequal for signal <n0371> created at line 108
    Found 11-bit comparator lessequal for signal <n0374> created at line 108
    Found 11-bit comparator lessequal for signal <n0377> created at line 108
    Found 10-bit comparator lessequal for signal <n0381> created at line 109
    Found 11-bit comparator lessequal for signal <n0384> created at line 109
    Found 11-bit comparator lessequal for signal <n0387> created at line 109
    WARNING:Xst:2404 -  FFs/Latches <vga_g<0:0>> (without init value) have a constant value of 0 in block <ee354_finalproject>.
    WARNING:Xst:2404 -  FFs/Latches <vga_b<0:0>> (without init value) have a constant value of 0 in block <ee354_finalproject>.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred  97 Comparator(s).
Unit <ee354_finalproject> synthesized.

Synthesizing Unit <hvsync_generator>.
    Related source file is "\\vlabfs.vlab.usc.edu\home$\monteran\Documents\finalproject\ee354-finalproject\hvsync_generator.v".
    Found 10-bit register for signal <CounterY>.
    Found 1-bit register for signal <vga_HS>.
    Found 1-bit register for signal <vga_VS>.
    Found 1-bit register for signal <inDisplayArea>.
    Found 10-bit register for signal <CounterX>.
    Found 10-bit adder for signal <CounterX[9]_GND_3_o_add_2_OUT> created at line 34.
    Found 10-bit adder for signal <CounterY[9]_GND_3_o_add_9_OUT> created at line 44.
    Found 10-bit comparator greater for signal <PWR_3_o_CounterX[9]_LessThan_16_o> created at line 49
    Found 10-bit comparator greater for signal <CounterX[9]_PWR_3_o_LessThan_17_o> created at line 49
    Found 10-bit comparator greater for signal <CounterX[9]_PWR_3_o_LessThan_21_o> created at line 58
    Found 10-bit comparator greater for signal <CounterY[9]_GND_3_o_LessThan_22_o> created at line 58
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <hvsync_generator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x1-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 3
 10-bit adder                                          : 2
 28-bit adder                                          : 1
# Registers                                            : 7
 1-bit register                                        : 4
 10-bit register                                       : 2
 28-bit register                                       : 1
# Comparators                                          : 101
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 33
 11-bit comparator lessequal                           : 64

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ee354_finalproject>.
The following registers are absorbed into counter <DIV_CLK>: 1 register on signal <DIV_CLK>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SSD<3>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <DIV_CLK>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SSD_CATHODES> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(SSD,SSD,SSD,SSD)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Cg>            |          |
    -----------------------------------------------------------------------
Unit <ee354_finalproject> synthesized (advanced).

Synthesizing (advanced) Unit <hvsync_generator>.
The following registers are absorbed into counter <CounterX>: 1 register on signal <CounterX>.
The following registers are absorbed into counter <CounterY>: 1 register on signal <CounterY>.
Unit <hvsync_generator> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x1-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 28-bit up counter                                     : 1
# Registers                                            : 4
 Flip-Flops                                            : 4
# Comparators                                          : 101
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 33
 11-bit comparator lessequal                           : 64

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <DIV_CLK_20> of sequential type is unconnected in block <ee354_finalproject>.
WARNING:Xst:2677 - Node <DIV_CLK_21> of sequential type is unconnected in block <ee354_finalproject>.
WARNING:Xst:2677 - Node <DIV_CLK_22> of sequential type is unconnected in block <ee354_finalproject>.
WARNING:Xst:2677 - Node <DIV_CLK_23> of sequential type is unconnected in block <ee354_finalproject>.
WARNING:Xst:2677 - Node <DIV_CLK_24> of sequential type is unconnected in block <ee354_finalproject>.
WARNING:Xst:2677 - Node <DIV_CLK_25> of sequential type is unconnected in block <ee354_finalproject>.
WARNING:Xst:2677 - Node <DIV_CLK_26> of sequential type is unconnected in block <ee354_finalproject>.
WARNING:Xst:2677 - Node <DIV_CLK_27> of sequential type is unconnected in block <ee354_finalproject>.

Optimizing unit <ee354_finalproject> ...

Optimizing unit <hvsync_generator> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ee354_finalproject, actual ratio is 2.
FlipFlop syncgen/CounterX_0 has been replicated 2 time(s)
FlipFlop syncgen/CounterX_1 has been replicated 2 time(s)
FlipFlop syncgen/CounterX_2 has been replicated 2 time(s)
FlipFlop syncgen/CounterX_3 has been replicated 2 time(s)
FlipFlop syncgen/CounterX_4 has been replicated 2 time(s)
FlipFlop syncgen/CounterX_5 has been replicated 2 time(s)
FlipFlop syncgen/CounterX_6 has been replicated 1 time(s)
FlipFlop syncgen/CounterX_7 has been replicated 1 time(s)
FlipFlop syncgen/CounterX_8 has been replicated 1 time(s)
FlipFlop syncgen/CounterX_9 has been replicated 1 time(s)
FlipFlop syncgen/CounterY_4 has been replicated 2 time(s)
FlipFlop syncgen/CounterY_5 has been replicated 1 time(s)
FlipFlop syncgen/CounterY_6 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 64
 Flip-Flops                                            : 64

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ee354_finalproject.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 282
#      BUF                         : 3
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 37
#      LUT2                        : 21
#      LUT3                        : 16
#      LUT4                        : 20
#      LUT5                        : 21
#      LUT6                        : 77
#      MUXCY                       : 37
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 40
# FlipFlops/Latches                : 64
#      FD                          : 2
#      FDC                         : 20
#      FDR                         : 28
#      FDRE                        : 14
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 2
#      OBUF                        : 30

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              64  out of  18224     0%  
 Number of Slice LUTs:                  197  out of   9112     2%  
    Number used as Logic:               197  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    214
   Number with an unused Flip Flop:     150  out of    214    70%  
   Number with an unused LUT:            17  out of    214     7%  
   Number of fully used LUT-FF pairs:    47  out of    214    21%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          35
 Number of bonded IOBs:                  33  out of    232    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ClkPort                            | BUFGP                  | 20    |
DIV_CLK_1                          | BUFG                   | 44    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.188ns (Maximum Frequency: 161.615MHz)
   Minimum input arrival time before clock: 5.485ns
   Maximum output required time after clock: 4.813ns
   Maximum combinational path delay: 6.112ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ClkPort'
  Clock period: 2.028ns (frequency: 493.133MHz)
  Total number of paths / destination ports: 210 / 20
-------------------------------------------------------------------------
Delay:               2.028ns (Levels of Logic = 21)
  Source:            DIV_CLK_0 (FF)
  Destination:       DIV_CLK_19 (FF)
  Source Clock:      ClkPort rising
  Destination Clock: ClkPort rising

  Data Path: DIV_CLK_0 to DIV_CLK_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  DIV_CLK_0 (DIV_CLK_0)
     INV:I->O              1   0.206   0.000  Mcount_DIV_CLK_lut<0>_INV_0 (Mcount_DIV_CLK_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcount_DIV_CLK_cy<0> (Mcount_DIV_CLK_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<1> (Mcount_DIV_CLK_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<2> (Mcount_DIV_CLK_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<3> (Mcount_DIV_CLK_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<4> (Mcount_DIV_CLK_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<5> (Mcount_DIV_CLK_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<6> (Mcount_DIV_CLK_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<7> (Mcount_DIV_CLK_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<8> (Mcount_DIV_CLK_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<9> (Mcount_DIV_CLK_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<10> (Mcount_DIV_CLK_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<11> (Mcount_DIV_CLK_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<12> (Mcount_DIV_CLK_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<13> (Mcount_DIV_CLK_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<14> (Mcount_DIV_CLK_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<15> (Mcount_DIV_CLK_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<16> (Mcount_DIV_CLK_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_DIV_CLK_cy<17> (Mcount_DIV_CLK_cy<17>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_DIV_CLK_cy<18> (Mcount_DIV_CLK_cy<18>)
     XORCY:CI->O           1   0.180   0.000  Mcount_DIV_CLK_xor<19> (Result<19>)
     FDC:D                     0.102          DIV_CLK_19
    ----------------------------------------
    Total                      2.028ns (1.449ns logic, 0.579ns route)
                                       (71.5% logic, 28.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DIV_CLK_1'
  Clock period: 6.188ns (frequency: 161.615MHz)
  Total number of paths / destination ports: 1564 / 100
-------------------------------------------------------------------------
Delay:               6.188ns (Levels of Logic = 6)
  Source:            syncgen/CounterY_1 (FF)
  Destination:       vga_r (FF)
  Source Clock:      DIV_CLK_1 rising
  Destination Clock: DIV_CLK_1 rising

  Data Path: syncgen/CounterY_1 to vga_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            15   0.447   1.210  syncgen/CounterY_1 (syncgen/CounterY_1)
     LUT6:I3->O            3   0.205   0.651  GND_1_o_CounterY[9]_LessThan_139_o1 (GND_1_o_CounterY[9]_LessThan_139_o1)
     LUT6:I5->O            1   0.205   0.580  R_inv36 (R_inv36)
     LUT6:I5->O            1   0.205   0.808  R_inv37 (R_inv37)
     LUT6:I3->O            1   0.205   0.580  R_inv101_SW0 (N14)
     LUT6:I5->O            1   0.205   0.580  vga_r_rstpot_SW0 (N47)
     LUT6:I5->O            1   0.205   0.000  vga_r_rstpot (vga_r_rstpot)
     FD:D                      0.102          vga_r
    ----------------------------------------
    Total                      6.188ns (1.779ns logic, 4.409ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ClkPort'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              3.971ns (Levels of Logic = 2)
  Source:            Sw0 (PAD)
  Destination:       DIV_CLK_0 (FF)
  Destination Clock: ClkPort rising

  Data Path: Sw0 to DIV_CLK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  Sw0_IBUF (Sw0_IBUF)
     BUF:I->O             24   0.568   1.172  BUF2 (LD4_OBUF)
     FDC:CLR                   0.430          DIV_CLK_0
    ----------------------------------------
    Total                      3.971ns (2.220ns logic, 1.751ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DIV_CLK_1'
  Total number of paths / destination ports: 41 / 41
-------------------------------------------------------------------------
Offset:              5.485ns (Levels of Logic = 3)
  Source:            Sw0 (PAD)
  Destination:       syncgen/CounterX_0 (FF)
  Destination Clock: DIV_CLK_1 rising

  Data Path: Sw0 to syncgen/CounterX_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  Sw0_IBUF (Sw0_IBUF)
     BUF:I->O             24   0.568   1.277  BUF2 (LD4_OBUF)
     LUT2:I0->O           26   0.203   1.206  syncgen/Mcount_CounterX_val1 (syncgen/Mcount_CounterX_val)
     FDR:R                     0.430          syncgen/CounterX_0
    ----------------------------------------
    Total                      5.485ns (2.423ns logic, 3.062ns route)
                                       (44.2% logic, 55.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DIV_CLK_1'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.382ns (Levels of Logic = 2)
  Source:            syncgen/vga_HS (FF)
  Destination:       vga_h_sync (PAD)
  Source Clock:      DIV_CLK_1 rising

  Data Path: syncgen/vga_HS to vga_h_sync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  syncgen/vga_HS (syncgen/vga_HS)
     INV:I->O              1   0.206   0.579  syncgen/vga_h_sync1_INV_0 (vga_h_sync_OBUF)
     OBUF:I->O                 2.571          vga_h_sync_OBUF (vga_h_sync)
    ----------------------------------------
    Total                      4.382ns (3.224ns logic, 1.158ns route)
                                       (73.6% logic, 26.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ClkPort'
  Total number of paths / destination ports: 20 / 10
-------------------------------------------------------------------------
Offset:              4.813ns (Levels of Logic = 2)
  Source:            DIV_CLK_19 (FF)
  Destination:       An0 (PAD)
  Source Clock:      ClkPort rising

  Data Path: DIV_CLK_19 to An0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   0.819  DIV_CLK_19 (DIV_CLK_19)
     LUT2:I0->O            7   0.203   0.773  An01 (An0_OBUF)
     OBUF:I->O                 2.571          An0_OBUF (An0)
    ----------------------------------------
    Total                      4.813ns (3.221ns logic, 1.592ns route)
                                       (66.9% logic, 33.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               6.112ns (Levels of Logic = 3)
  Source:            Sw0 (PAD)
  Destination:       LD4 (PAD)

  Data Path: Sw0 to LD4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  Sw0_IBUF (Sw0_IBUF)
     BUF:I->O             24   0.568   1.172  BUF2 (LD4_OBUF)
     OBUF:I->O                 2.571          LD4_OBUF (LD4)
    ----------------------------------------
    Total                      6.112ns (4.361ns logic, 1.751ns route)
                                       (71.4% logic, 28.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |    2.028|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIV_CLK_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DIV_CLK_1      |    6.188|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.11 secs
 
--> 

Total memory usage is 280968 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   24 (   0 filtered)
Number of infos    :    2 (   0 filtered)

