circuit Core : @[:@2.0]
  module Type_Decode : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_opcode : UInt<7> @[:@6.4]
    output io_r : UInt<1> @[:@6.4]
    output io_load : UInt<1> @[:@6.4]
    output io_store : UInt<1> @[:@6.4]
    output io_branch : UInt<1> @[:@6.4]
    output io_i : UInt<1> @[:@6.4]
    output io_jal : UInt<1> @[:@6.4]
    output io_jalr : UInt<1> @[:@6.4]
    output io_lui : UInt<1> @[:@6.4]
  
    node _T_24 = eq(io_opcode, UInt<6>("h33")) @[Type_Decode.scala 15:18:@8.4]
    node _T_34 = eq(io_opcode, UInt<2>("h3")) @[Type_Decode.scala 24:24:@20.6]
    node _T_44 = eq(io_opcode, UInt<6>("h23")) @[Type_Decode.scala 33:24:@32.8]
    node _T_54 = eq(io_opcode, UInt<7>("h63")) @[Type_Decode.scala 42:24:@44.10]
    node _T_64 = eq(io_opcode, UInt<5>("h13")) @[Type_Decode.scala 51:24:@56.12]
    node _T_74 = eq(io_opcode, UInt<7>("h67")) @[Type_Decode.scala 60:24:@68.14]
    node _T_84 = eq(io_opcode, UInt<7>("h6f")) @[Type_Decode.scala 69:24:@80.16]
    node _T_94 = eq(io_opcode, UInt<6>("h37")) @[Type_Decode.scala 78:24:@92.18]
    node _GEN_0 = mux(_T_94, UInt<1>("h1"), UInt<1>("h0")) @[Type_Decode.scala 78:36:@93.18]
    node _GEN_1 = mux(_T_94, UInt<1>("h0"), UInt<1>("h0")) @[Type_Decode.scala 78:36:@93.18]
    node _GEN_2 = mux(_T_84, UInt<1>("h1"), _GEN_1) @[Type_Decode.scala 69:36:@81.16]
    node _GEN_3 = mux(_T_84, UInt<1>("h0"), _GEN_1) @[Type_Decode.scala 69:36:@81.16]
    node _GEN_4 = mux(_T_84, UInt<1>("h0"), _GEN_0) @[Type_Decode.scala 69:36:@81.16]
    node _GEN_5 = mux(_T_74, UInt<1>("h1"), _GEN_3) @[Type_Decode.scala 60:36:@69.14]
    node _GEN_6 = mux(_T_74, UInt<1>("h0"), _GEN_3) @[Type_Decode.scala 60:36:@69.14]
    node _GEN_7 = mux(_T_74, UInt<1>("h0"), _GEN_2) @[Type_Decode.scala 60:36:@69.14]
    node _GEN_8 = mux(_T_74, UInt<1>("h0"), _GEN_4) @[Type_Decode.scala 60:36:@69.14]
    node _GEN_9 = mux(_T_64, UInt<1>("h1"), _GEN_6) @[Type_Decode.scala 51:36:@57.12]
    node _GEN_10 = mux(_T_64, UInt<1>("h0"), _GEN_6) @[Type_Decode.scala 51:36:@57.12]
    node _GEN_11 = mux(_T_64, UInt<1>("h0"), _GEN_5) @[Type_Decode.scala 51:36:@57.12]
    node _GEN_12 = mux(_T_64, UInt<1>("h0"), _GEN_7) @[Type_Decode.scala 51:36:@57.12]
    node _GEN_13 = mux(_T_64, UInt<1>("h0"), _GEN_8) @[Type_Decode.scala 51:36:@57.12]
    node _GEN_14 = mux(_T_54, UInt<1>("h1"), _GEN_10) @[Type_Decode.scala 42:36:@45.10]
    node _GEN_15 = mux(_T_54, UInt<1>("h0"), _GEN_10) @[Type_Decode.scala 42:36:@45.10]
    node _GEN_16 = mux(_T_54, UInt<1>("h0"), _GEN_9) @[Type_Decode.scala 42:36:@45.10]
    node _GEN_17 = mux(_T_54, UInt<1>("h0"), _GEN_11) @[Type_Decode.scala 42:36:@45.10]
    node _GEN_18 = mux(_T_54, UInt<1>("h0"), _GEN_12) @[Type_Decode.scala 42:36:@45.10]
    node _GEN_19 = mux(_T_54, UInt<1>("h0"), _GEN_13) @[Type_Decode.scala 42:36:@45.10]
    node _GEN_20 = mux(_T_44, UInt<1>("h1"), _GEN_15) @[Type_Decode.scala 33:36:@33.8]
    node _GEN_21 = mux(_T_44, UInt<1>("h0"), _GEN_15) @[Type_Decode.scala 33:36:@33.8]
    node _GEN_22 = mux(_T_44, UInt<1>("h0"), _GEN_14) @[Type_Decode.scala 33:36:@33.8]
    node _GEN_23 = mux(_T_44, UInt<1>("h0"), _GEN_16) @[Type_Decode.scala 33:36:@33.8]
    node _GEN_24 = mux(_T_44, UInt<1>("h0"), _GEN_17) @[Type_Decode.scala 33:36:@33.8]
    node _GEN_25 = mux(_T_44, UInt<1>("h0"), _GEN_18) @[Type_Decode.scala 33:36:@33.8]
    node _GEN_26 = mux(_T_44, UInt<1>("h0"), _GEN_19) @[Type_Decode.scala 33:36:@33.8]
    node _GEN_27 = mux(_T_34, UInt<1>("h1"), _GEN_21) @[Type_Decode.scala 24:35:@21.6]
    node _GEN_28 = mux(_T_34, UInt<1>("h0"), _GEN_21) @[Type_Decode.scala 24:35:@21.6]
    node _GEN_29 = mux(_T_34, UInt<1>("h0"), _GEN_20) @[Type_Decode.scala 24:35:@21.6]
    node _GEN_30 = mux(_T_34, UInt<1>("h0"), _GEN_22) @[Type_Decode.scala 24:35:@21.6]
    node _GEN_31 = mux(_T_34, UInt<1>("h0"), _GEN_23) @[Type_Decode.scala 24:35:@21.6]
    node _GEN_32 = mux(_T_34, UInt<1>("h0"), _GEN_24) @[Type_Decode.scala 24:35:@21.6]
    node _GEN_33 = mux(_T_34, UInt<1>("h0"), _GEN_25) @[Type_Decode.scala 24:35:@21.6]
    node _GEN_34 = mux(_T_34, UInt<1>("h0"), _GEN_26) @[Type_Decode.scala 24:35:@21.6]
    node _GEN_35 = mux(_T_24, UInt<1>("h1"), _GEN_28) @[Type_Decode.scala 15:30:@9.4]
    node _GEN_36 = mux(_T_24, UInt<1>("h0"), _GEN_27) @[Type_Decode.scala 15:30:@9.4]
    node _GEN_37 = mux(_T_24, UInt<1>("h0"), _GEN_29) @[Type_Decode.scala 15:30:@9.4]
    node _GEN_38 = mux(_T_24, UInt<1>("h0"), _GEN_30) @[Type_Decode.scala 15:30:@9.4]
    node _GEN_39 = mux(_T_24, UInt<1>("h0"), _GEN_31) @[Type_Decode.scala 15:30:@9.4]
    node _GEN_40 = mux(_T_24, UInt<1>("h0"), _GEN_32) @[Type_Decode.scala 15:30:@9.4]
    node _GEN_41 = mux(_T_24, UInt<1>("h0"), _GEN_33) @[Type_Decode.scala 15:30:@9.4]
    node _GEN_42 = mux(_T_24, UInt<1>("h0"), _GEN_34) @[Type_Decode.scala 15:30:@9.4]
    io_r <= _GEN_35 @[Type_Decode.scala 16:10:@10.6 Type_Decode.scala 26:10:@23.8 Type_Decode.scala 35:10:@35.10 Type_Decode.scala 44:10:@47.12 Type_Decode.scala 53:10:@59.14 Type_Decode.scala 62:10:@71.16 Type_Decode.scala 71:10:@83.18 Type_Decode.scala 80:10:@95.20 Type_Decode.scala 88:10:@104.20]
    io_load <= _GEN_36 @[Type_Decode.scala 17:13:@11.6 Type_Decode.scala 25:13:@22.8 Type_Decode.scala 36:13:@36.10 Type_Decode.scala 45:13:@48.12 Type_Decode.scala 54:13:@60.14 Type_Decode.scala 63:13:@72.16 Type_Decode.scala 72:13:@84.18 Type_Decode.scala 81:13:@96.20 Type_Decode.scala 89:13:@105.20]
    io_store <= _GEN_37 @[Type_Decode.scala 18:14:@12.6 Type_Decode.scala 27:14:@24.8 Type_Decode.scala 34:14:@34.10 Type_Decode.scala 46:14:@49.12 Type_Decode.scala 55:14:@61.14 Type_Decode.scala 64:14:@73.16 Type_Decode.scala 73:14:@85.18 Type_Decode.scala 82:14:@97.20 Type_Decode.scala 90:14:@106.20]
    io_branch <= _GEN_38 @[Type_Decode.scala 19:15:@13.6 Type_Decode.scala 28:15:@25.8 Type_Decode.scala 37:15:@37.10 Type_Decode.scala 43:15:@46.12 Type_Decode.scala 56:15:@62.14 Type_Decode.scala 65:15:@74.16 Type_Decode.scala 74:15:@86.18 Type_Decode.scala 83:15:@98.20 Type_Decode.scala 91:15:@107.20]
    io_i <= _GEN_39 @[Type_Decode.scala 20:10:@14.6 Type_Decode.scala 29:10:@26.8 Type_Decode.scala 38:10:@38.10 Type_Decode.scala 47:10:@50.12 Type_Decode.scala 52:10:@58.14 Type_Decode.scala 66:10:@75.16 Type_Decode.scala 75:10:@87.18 Type_Decode.scala 84:10:@99.20 Type_Decode.scala 92:10:@108.20]
    io_jal <= _GEN_41 @[Type_Decode.scala 22:12:@16.6 Type_Decode.scala 31:12:@28.8 Type_Decode.scala 40:12:@40.10 Type_Decode.scala 49:12:@52.12 Type_Decode.scala 58:12:@64.14 Type_Decode.scala 67:12:@76.16 Type_Decode.scala 70:12:@82.18 Type_Decode.scala 86:12:@101.20 Type_Decode.scala 94:12:@110.20]
    io_jalr <= _GEN_40 @[Type_Decode.scala 21:13:@15.6 Type_Decode.scala 30:13:@27.8 Type_Decode.scala 39:13:@39.10 Type_Decode.scala 48:13:@51.12 Type_Decode.scala 57:13:@63.14 Type_Decode.scala 61:13:@70.16 Type_Decode.scala 76:13:@88.18 Type_Decode.scala 85:13:@100.20 Type_Decode.scala 93:13:@109.20]
    io_lui <= _GEN_42 @[Type_Decode.scala 23:12:@17.6 Type_Decode.scala 32:12:@29.8 Type_Decode.scala 41:12:@41.10 Type_Decode.scala 50:12:@53.12 Type_Decode.scala 59:12:@65.14 Type_Decode.scala 68:12:@77.16 Type_Decode.scala 77:12:@89.18 Type_Decode.scala 79:12:@94.20 Type_Decode.scala 95:12:@111.20]

  module ControlDecode : @[:@114.2]
    input clock : Clock @[:@115.4]
    input reset : UInt<1> @[:@116.4]
    input io_r : UInt<1> @[:@117.4]
    input io_load : UInt<1> @[:@117.4]
    input io_store : UInt<1> @[:@117.4]
    input io_br : UInt<1> @[:@117.4]
    input io_i : UInt<1> @[:@117.4]
    input io_jal : UInt<1> @[:@117.4]
    input io_jalr : UInt<1> @[:@117.4]
    input io_lui : UInt<1> @[:@117.4]
    output io_memWrite : UInt<1> @[:@117.4]
    output io_branch : UInt<1> @[:@117.4]
    output io_memRead : UInt<1> @[:@117.4]
    output io_regWrite : UInt<1> @[:@117.4]
    output io_memToReg : UInt<1> @[:@117.4]
    output io_aluOp : UInt<3> @[:@117.4]
    output io_oprA : UInt<2> @[:@117.4]
    output io_oprB : UInt<1> @[:@117.4]
    output io_extendSel : UInt<2> @[:@117.4]
    output io_nextPcSel : UInt<2> @[:@117.4]
  
    node _T_42 = eq(io_r, UInt<1>("h1")) @[ControlDecode.scala 24:13:@119.4]
    node _T_54 = eq(io_load, UInt<1>("h1")) @[ControlDecode.scala 35:22:@133.6]
    node _T_66 = eq(io_store, UInt<1>("h1")) @[ControlDecode.scala 46:23:@147.8]
    node _T_78 = eq(io_br, UInt<1>("h1")) @[ControlDecode.scala 57:20:@161.10]
    node _T_90 = eq(io_jalr, UInt<1>("h1")) @[ControlDecode.scala 68:22:@175.12]
    node _T_102 = eq(io_i, UInt<1>("h1")) @[ControlDecode.scala 79:19:@189.14]
    node _T_114 = eq(io_jal, UInt<1>("h1")) @[ControlDecode.scala 90:21:@203.16]
    node _T_126 = eq(io_lui, UInt<1>("h1")) @[ControlDecode.scala 101:21:@217.18]
    node _GEN_0 = mux(_T_126, UInt<1>("h0"), UInt<1>("h0")) @[ControlDecode.scala 101:29:@218.18]
    node _GEN_1 = mux(_T_126, UInt<1>("h1"), UInt<1>("h0")) @[ControlDecode.scala 101:29:@218.18]
    node _GEN_2 = mux(_T_126, UInt<3>("h6"), UInt<3>("h7")) @[ControlDecode.scala 101:29:@218.18]
    node _GEN_3 = mux(_T_126, UInt<2>("h3"), UInt<1>("h0")) @[ControlDecode.scala 101:29:@218.18]
    node _GEN_4 = mux(_T_114, UInt<1>("h0"), _GEN_0) @[ControlDecode.scala 90:29:@204.16]
    node _GEN_5 = mux(_T_114, UInt<1>("h1"), _GEN_1) @[ControlDecode.scala 90:29:@204.16]
    node _GEN_6 = mux(_T_114, UInt<2>("h3"), _GEN_2) @[ControlDecode.scala 90:29:@204.16]
    node _GEN_7 = mux(_T_114, UInt<2>("h2"), _GEN_3) @[ControlDecode.scala 90:29:@204.16]
    node _GEN_8 = mux(_T_114, UInt<1>("h0"), _GEN_1) @[ControlDecode.scala 90:29:@204.16]
    node _GEN_9 = mux(_T_114, UInt<2>("h2"), _GEN_0) @[ControlDecode.scala 90:29:@204.16]
    node _GEN_10 = mux(_T_102, UInt<1>("h0"), _GEN_4) @[ControlDecode.scala 79:27:@190.14]
    node _GEN_11 = mux(_T_102, UInt<1>("h1"), _GEN_5) @[ControlDecode.scala 79:27:@190.14]
    node _GEN_12 = mux(_T_102, UInt<1>("h1"), _GEN_6) @[ControlDecode.scala 79:27:@190.14]
    node _GEN_13 = mux(_T_102, UInt<1>("h0"), _GEN_7) @[ControlDecode.scala 79:27:@190.14]
    node _GEN_14 = mux(_T_102, UInt<1>("h1"), _GEN_8) @[ControlDecode.scala 79:27:@190.14]
    node _GEN_15 = mux(_T_102, UInt<1>("h0"), _GEN_8) @[ControlDecode.scala 79:27:@190.14]
    node _GEN_16 = mux(_T_102, UInt<1>("h0"), _GEN_9) @[ControlDecode.scala 79:27:@190.14]
    node _GEN_17 = mux(_T_90, UInt<1>("h0"), _GEN_10) @[ControlDecode.scala 68:30:@176.12]
    node _GEN_18 = mux(_T_90, UInt<1>("h1"), _GEN_11) @[ControlDecode.scala 68:30:@176.12]
    node _GEN_19 = mux(_T_90, UInt<2>("h3"), _GEN_12) @[ControlDecode.scala 68:30:@176.12]
    node _GEN_20 = mux(_T_90, UInt<2>("h2"), _GEN_13) @[ControlDecode.scala 68:30:@176.12]
    node _GEN_21 = mux(_T_90, UInt<1>("h0"), _GEN_14) @[ControlDecode.scala 68:30:@176.12]
    node _GEN_22 = mux(_T_90, UInt<1>("h0"), _GEN_15) @[ControlDecode.scala 68:30:@176.12]
    node _GEN_23 = mux(_T_90, UInt<2>("h3"), _GEN_16) @[ControlDecode.scala 68:30:@176.12]
    node _GEN_24 = mux(_T_78, UInt<1>("h0"), _GEN_17) @[ControlDecode.scala 57:28:@162.10]
    node _GEN_25 = mux(_T_78, UInt<1>("h1"), _GEN_17) @[ControlDecode.scala 57:28:@162.10]
    node _GEN_26 = mux(_T_78, UInt<1>("h0"), _GEN_18) @[ControlDecode.scala 57:28:@162.10]
    node _GEN_27 = mux(_T_78, UInt<2>("h2"), _GEN_19) @[ControlDecode.scala 57:28:@162.10]
    node _GEN_28 = mux(_T_78, UInt<1>("h0"), _GEN_20) @[ControlDecode.scala 57:28:@162.10]
    node _GEN_29 = mux(_T_78, UInt<1>("h0"), _GEN_21) @[ControlDecode.scala 57:28:@162.10]
    node _GEN_30 = mux(_T_78, UInt<1>("h0"), _GEN_22) @[ControlDecode.scala 57:28:@162.10]
    node _GEN_31 = mux(_T_78, UInt<1>("h1"), _GEN_23) @[ControlDecode.scala 57:28:@162.10]
    node _GEN_32 = mux(_T_66, UInt<1>("h1"), _GEN_24) @[ControlDecode.scala 46:31:@148.8]
    node _GEN_33 = mux(_T_66, UInt<1>("h0"), _GEN_25) @[ControlDecode.scala 46:31:@148.8]
    node _GEN_34 = mux(_T_66, UInt<1>("h0"), _GEN_24) @[ControlDecode.scala 46:31:@148.8]
    node _GEN_35 = mux(_T_66, UInt<1>("h0"), _GEN_26) @[ControlDecode.scala 46:31:@148.8]
    node _GEN_36 = mux(_T_66, UInt<3>("h5"), _GEN_27) @[ControlDecode.scala 46:31:@148.8]
    node _GEN_37 = mux(_T_66, UInt<1>("h0"), _GEN_28) @[ControlDecode.scala 46:31:@148.8]
    node _GEN_38 = mux(_T_66, UInt<1>("h1"), _GEN_29) @[ControlDecode.scala 46:31:@148.8]
    node _GEN_39 = mux(_T_66, UInt<2>("h2"), _GEN_30) @[ControlDecode.scala 46:31:@148.8]
    node _GEN_40 = mux(_T_66, UInt<1>("h0"), _GEN_31) @[ControlDecode.scala 46:31:@148.8]
    node _GEN_41 = mux(_T_54, UInt<1>("h0"), _GEN_32) @[ControlDecode.scala 35:30:@134.6]
    node _GEN_42 = mux(_T_54, UInt<1>("h0"), _GEN_33) @[ControlDecode.scala 35:30:@134.6]
    node _GEN_43 = mux(_T_54, UInt<1>("h1"), _GEN_34) @[ControlDecode.scala 35:30:@134.6]
    node _GEN_44 = mux(_T_54, UInt<1>("h1"), _GEN_35) @[ControlDecode.scala 35:30:@134.6]
    node _GEN_45 = mux(_T_54, UInt<3>("h4"), _GEN_36) @[ControlDecode.scala 35:30:@134.6]
    node _GEN_46 = mux(_T_54, UInt<1>("h0"), _GEN_37) @[ControlDecode.scala 35:30:@134.6]
    node _GEN_47 = mux(_T_54, UInt<1>("h1"), _GEN_38) @[ControlDecode.scala 35:30:@134.6]
    node _GEN_48 = mux(_T_54, UInt<1>("h0"), _GEN_39) @[ControlDecode.scala 35:30:@134.6]
    node _GEN_49 = mux(_T_54, UInt<1>("h0"), _GEN_40) @[ControlDecode.scala 35:30:@134.6]
    node _GEN_50 = mux(_T_42, UInt<1>("h0"), _GEN_41) @[ControlDecode.scala 24:21:@120.4]
    node _GEN_51 = mux(_T_42, UInt<1>("h0"), _GEN_42) @[ControlDecode.scala 24:21:@120.4]
    node _GEN_52 = mux(_T_42, UInt<1>("h0"), _GEN_43) @[ControlDecode.scala 24:21:@120.4]
    node _GEN_53 = mux(_T_42, UInt<1>("h1"), _GEN_44) @[ControlDecode.scala 24:21:@120.4]
    node _GEN_54 = mux(_T_42, UInt<1>("h0"), _GEN_45) @[ControlDecode.scala 24:21:@120.4]
    node _GEN_55 = mux(_T_42, UInt<1>("h0"), _GEN_46) @[ControlDecode.scala 24:21:@120.4]
    node _GEN_56 = mux(_T_42, UInt<1>("h0"), _GEN_47) @[ControlDecode.scala 24:21:@120.4]
    node _GEN_57 = mux(_T_42, UInt<1>("h0"), _GEN_48) @[ControlDecode.scala 24:21:@120.4]
    node _GEN_58 = mux(_T_42, UInt<1>("h0"), _GEN_49) @[ControlDecode.scala 24:21:@120.4]
    io_memWrite <= _GEN_50 @[ControlDecode.scala 25:17:@121.6 ControlDecode.scala 36:17:@135.8 ControlDecode.scala 47:17:@149.10 ControlDecode.scala 58:17:@163.12 ControlDecode.scala 69:17:@177.14 ControlDecode.scala 80:17:@191.16 ControlDecode.scala 91:17:@205.18 ControlDecode.scala 102:17:@219.20 ControlDecode.scala 113:17:@231.20]
    io_branch <= _GEN_51 @[ControlDecode.scala 26:15:@122.6 ControlDecode.scala 37:15:@136.8 ControlDecode.scala 48:15:@150.10 ControlDecode.scala 59:15:@164.12 ControlDecode.scala 70:15:@178.14 ControlDecode.scala 81:15:@192.16 ControlDecode.scala 92:15:@206.18 ControlDecode.scala 103:15:@220.20 ControlDecode.scala 114:15:@232.20]
    io_memRead <= _GEN_52 @[ControlDecode.scala 27:16:@123.6 ControlDecode.scala 38:16:@137.8 ControlDecode.scala 49:16:@151.10 ControlDecode.scala 60:16:@165.12 ControlDecode.scala 71:16:@179.14 ControlDecode.scala 82:16:@193.16 ControlDecode.scala 93:16:@207.18 ControlDecode.scala 104:16:@221.20 ControlDecode.scala 115:16:@233.20]
    io_regWrite <= _GEN_53 @[ControlDecode.scala 28:17:@124.6 ControlDecode.scala 39:17:@138.8 ControlDecode.scala 50:17:@152.10 ControlDecode.scala 61:17:@166.12 ControlDecode.scala 72:17:@180.14 ControlDecode.scala 83:17:@194.16 ControlDecode.scala 94:17:@208.18 ControlDecode.scala 105:17:@222.20 ControlDecode.scala 116:17:@234.20]
    io_memToReg <= _GEN_52 @[ControlDecode.scala 29:17:@125.6 ControlDecode.scala 40:17:@139.8 ControlDecode.scala 51:17:@153.10 ControlDecode.scala 62:17:@167.12 ControlDecode.scala 73:17:@181.14 ControlDecode.scala 84:17:@195.16 ControlDecode.scala 95:17:@209.18 ControlDecode.scala 106:17:@223.20 ControlDecode.scala 117:17:@235.20]
    io_aluOp <= _GEN_54 @[ControlDecode.scala 30:14:@126.6 ControlDecode.scala 41:14:@140.8 ControlDecode.scala 52:14:@154.10 ControlDecode.scala 63:14:@168.12 ControlDecode.scala 74:14:@182.14 ControlDecode.scala 85:14:@196.16 ControlDecode.scala 96:14:@210.18 ControlDecode.scala 107:14:@224.20 ControlDecode.scala 118:14:@236.20]
    io_oprA <= _GEN_55 @[ControlDecode.scala 31:13:@127.6 ControlDecode.scala 42:13:@141.8 ControlDecode.scala 53:13:@155.10 ControlDecode.scala 64:13:@169.12 ControlDecode.scala 75:13:@183.14 ControlDecode.scala 86:13:@197.16 ControlDecode.scala 97:13:@211.18 ControlDecode.scala 108:13:@225.20 ControlDecode.scala 119:13:@237.20]
    io_oprB <= _GEN_56 @[ControlDecode.scala 32:13:@128.6 ControlDecode.scala 43:13:@142.8 ControlDecode.scala 54:13:@156.10 ControlDecode.scala 65:13:@170.12 ControlDecode.scala 76:13:@184.14 ControlDecode.scala 87:13:@198.16 ControlDecode.scala 98:13:@212.18 ControlDecode.scala 109:13:@226.20 ControlDecode.scala 120:13:@238.20]
    io_extendSel <= _GEN_57 @[ControlDecode.scala 33:18:@129.6 ControlDecode.scala 44:18:@143.8 ControlDecode.scala 55:18:@157.10 ControlDecode.scala 66:18:@171.12 ControlDecode.scala 77:18:@185.14 ControlDecode.scala 88:18:@199.16 ControlDecode.scala 99:18:@213.18 ControlDecode.scala 110:18:@227.20 ControlDecode.scala 121:18:@239.20]
    io_nextPcSel <= _GEN_58 @[ControlDecode.scala 34:18:@130.6 ControlDecode.scala 45:18:@144.8 ControlDecode.scala 56:18:@158.10 ControlDecode.scala 67:18:@172.12 ControlDecode.scala 78:18:@186.14 ControlDecode.scala 89:18:@200.16 ControlDecode.scala 100:18:@214.18 ControlDecode.scala 111:18:@228.20 ControlDecode.scala 122:18:@240.20]

  module Control : @[:@243.2]
    input clock : Clock @[:@244.4]
    input reset : UInt<1> @[:@245.4]
    input io_opcode : UInt<7> @[:@246.4]
    output io_memWrite : UInt<1> @[:@246.4]
    output io_branch : UInt<1> @[:@246.4]
    output io_memRead : UInt<1> @[:@246.4]
    output io_regWrite : UInt<1> @[:@246.4]
    output io_memToReg : UInt<1> @[:@246.4]
    output io_aluOp : UInt<3> @[:@246.4]
    output io_oprA : UInt<2> @[:@246.4]
    output io_oprB : UInt<1> @[:@246.4]
    output io_extendSel : UInt<2> @[:@246.4]
    output io_nextPcSel : UInt<2> @[:@246.4]
  
    inst typeDecode of Type_Decode @[Control.scala 17:26:@248.4]
    inst CtrlDecode of ControlDecode @[Control.scala 18:26:@251.4]
    io_memWrite <= CtrlDecode.io_memWrite @[Control.scala 29:15:@263.4]
    io_branch <= CtrlDecode.io_branch @[Control.scala 30:13:@264.4]
    io_memRead <= CtrlDecode.io_memRead @[Control.scala 31:14:@265.4]
    io_regWrite <= CtrlDecode.io_regWrite @[Control.scala 32:15:@266.4]
    io_memToReg <= CtrlDecode.io_memToReg @[Control.scala 33:15:@267.4]
    io_aluOp <= CtrlDecode.io_aluOp @[Control.scala 34:12:@268.4]
    io_oprA <= CtrlDecode.io_oprA @[Control.scala 35:11:@269.4]
    io_oprB <= CtrlDecode.io_oprB @[Control.scala 36:11:@270.4]
    io_extendSel <= CtrlDecode.io_extendSel @[Control.scala 37:16:@271.4]
    io_nextPcSel <= CtrlDecode.io_nextPcSel @[Control.scala 38:16:@272.4]
    typeDecode.clock <= clock @[:@249.4]
    typeDecode.reset <= reset @[:@250.4]
    typeDecode.io_opcode <= io_opcode @[Control.scala 20:24:@254.4]
    CtrlDecode.clock <= clock @[:@252.4]
    CtrlDecode.reset <= reset @[:@253.4]
    CtrlDecode.io_r <= typeDecode.io_r @[Control.scala 21:19:@255.4]
    CtrlDecode.io_load <= typeDecode.io_load @[Control.scala 22:22:@256.4]
    CtrlDecode.io_store <= typeDecode.io_store @[Control.scala 23:23:@257.4]
    CtrlDecode.io_br <= typeDecode.io_branch @[Control.scala 24:20:@258.4]
    CtrlDecode.io_i <= typeDecode.io_i @[Control.scala 25:19:@259.4]
    CtrlDecode.io_jal <= typeDecode.io_jal @[Control.scala 26:21:@260.4]
    CtrlDecode.io_jalr <= typeDecode.io_jalr @[Control.scala 27:22:@261.4]
    CtrlDecode.io_lui <= typeDecode.io_lui @[Control.scala 28:21:@262.4]

  module immGen : @[:@274.2]
    input clock : Clock @[:@275.4]
    input reset : UInt<1> @[:@276.4]
    input io_ins : UInt<32> @[:@277.4]
    input io_pc : UInt<32> @[:@277.4]
    output io_S : SInt<32> @[:@277.4]
    output io_sb : SInt<32> @[:@277.4]
    output io_i : SInt<32> @[:@277.4]
    output io_uj : SInt<32> @[:@277.4]
    output io_u : SInt<32> @[:@277.4]
  
    node imm31 = bits(io_ins, 31, 31) @[immGen.scala 15:21:@279.4]
    node imm30 = bits(io_ins, 30, 25) @[immGen.scala 16:21:@280.4]
    node imm24 = bits(io_ins, 24, 21) @[immGen.scala 17:21:@281.4]
    node imm20 = bits(io_ins, 20, 20) @[immGen.scala 18:21:@282.4]
    node imm19 = bits(io_ins, 19, 12) @[immGen.scala 19:21:@283.4]
    node imm11 = bits(io_ins, 11, 8) @[immGen.scala 20:21:@284.4]
    node imm7 = bits(io_ins, 7, 7) @[immGen.scala 21:20:@285.4]
    node _T_19 = bits(imm31, 0, 0) @[Bitwise.scala 72:15:@286.4]
    node _T_22 = mux(_T_19, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 72:12:@287.4]
    node _T_23 = cat(imm11, imm7) @[Cat.scala 30:58:@288.4]
    node _T_24 = cat(_T_22, imm31) @[Cat.scala 30:58:@289.4]
    node _T_25 = cat(_T_24, imm30) @[Cat.scala 30:58:@290.4]
    node _T_26 = cat(_T_25, _T_23) @[Cat.scala 30:58:@291.4]
    node _T_27 = asSInt(_T_26) @[immGen.scala 23:54:@292.4]
    node _T_28 = bits(imm31, 0, 0) @[Bitwise.scala 72:15:@294.4]
    node _T_31 = mux(_T_28, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 72:12:@295.4]
    node _T_32 = cat(imm24, imm20) @[Cat.scala 30:58:@296.4]
    node _T_33 = cat(_T_31, imm31) @[Cat.scala 30:58:@297.4]
    node _T_34 = cat(_T_33, imm30) @[Cat.scala 30:58:@298.4]
    node _T_35 = cat(_T_34, _T_32) @[Cat.scala 30:58:@299.4]
    node _T_36 = asSInt(_T_35) @[immGen.scala 24:55:@300.4]
    node _T_37 = bits(imm31, 0, 0) @[Bitwise.scala 72:15:@302.4]
    node _T_40 = mux(_T_37, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 72:12:@303.4]
    node _T_42 = cat(imm30, imm11) @[Cat.scala 30:58:@304.4]
    node _T_43 = cat(_T_42, UInt<1>("h0")) @[Cat.scala 30:58:@305.4]
    node _T_44 = cat(_T_40, imm31) @[Cat.scala 30:58:@306.4]
    node _T_45 = cat(_T_44, imm7) @[Cat.scala 30:58:@307.4]
    node _T_46 = cat(_T_45, _T_43) @[Cat.scala 30:58:@308.4]
    node _T_47 = add(_T_46, io_pc) @[immGen.scala 25:60:@309.4]
    node _T_48 = tail(_T_47, 1) @[immGen.scala 25:60:@310.4]
    node _T_49 = asSInt(_T_48) @[immGen.scala 25:69:@311.4]
    node _T_54 = mux(UInt<1>("h0"), UInt<12>("hfff"), UInt<12>("h0")) @[Bitwise.scala 72:12:@313.4]
    node _T_55 = cat(imm24, imm20) @[Cat.scala 30:58:@314.4]
    node _T_56 = cat(_T_55, imm19) @[Cat.scala 30:58:@315.4]
    node _T_57 = cat(_T_54, imm31) @[Cat.scala 30:58:@316.4]
    node _T_58 = cat(_T_57, imm30) @[Cat.scala 30:58:@317.4]
    node _T_59 = cat(_T_58, _T_56) @[Cat.scala 30:58:@318.4]
    node _T_61 = dshl(_T_59, UInt<4>("hc")) @[immGen.scala 26:60:@319.4]
    node _T_62 = asSInt(_T_61) @[immGen.scala 26:69:@320.4]
    node _T_63 = bits(imm31, 0, 0) @[Bitwise.scala 72:15:@322.4]
    node _T_66 = mux(_T_63, UInt<11>("h7ff"), UInt<11>("h0")) @[Bitwise.scala 72:12:@323.4]
    node _T_68 = cat(imm30, imm24) @[Cat.scala 30:58:@324.4]
    node _T_69 = cat(_T_68, UInt<1>("h0")) @[Cat.scala 30:58:@325.4]
    node _T_70 = cat(imm19, imm20) @[Cat.scala 30:58:@326.4]
    node _T_71 = cat(_T_66, imm31) @[Cat.scala 30:58:@327.4]
    node _T_72 = cat(_T_71, _T_70) @[Cat.scala 30:58:@328.4]
    node _T_73 = cat(_T_72, _T_69) @[Cat.scala 30:58:@329.4]
    node _T_74 = add(_T_73, io_pc) @[immGen.scala 27:67:@330.4]
    node _T_75 = tail(_T_74, 1) @[immGen.scala 27:67:@331.4]
    node _T_76 = asSInt(_T_75) @[immGen.scala 27:76:@332.4]
    io_S <= _T_27 @[immGen.scala 23:8:@293.4]
    io_sb <= _T_49 @[immGen.scala 25:9:@312.4]
    io_i <= _T_36 @[immGen.scala 24:8:@301.4]
    io_uj <= _T_76 @[immGen.scala 27:9:@333.4]
    io_u <= asSInt(bits(_T_62, 31, 0)) @[immGen.scala 26:8:@321.4]

  module AluControl : @[:@335.2]
    input clock : Clock @[:@336.4]
    input reset : UInt<1> @[:@337.4]
    input io_ALUop : UInt<3> @[:@338.4]
    input io_func3 : UInt<3> @[:@338.4]
    input io_func7 : UInt<1> @[:@338.4]
    output io_out : UInt<5> @[:@338.4]
  
    node _T_14 = eq(io_ALUop, UInt<1>("h0")) @[AluControl.scala 11:17:@340.4]
    node _T_16 = cat(UInt<1>("h0"), io_func7) @[Cat.scala 30:58:@342.6]
    node _T_17 = cat(_T_16, io_func3) @[Cat.scala 30:58:@343.6]
    node _T_19 = eq(io_ALUop, UInt<2>("h3")) @[AluControl.scala 13:23:@347.6]
    node _T_22 = eq(io_ALUop, UInt<3>("h4")) @[AluControl.scala 15:23:@352.8]
    node _T_25 = eq(io_ALUop, UInt<1>("h1")) @[AluControl.scala 17:23:@357.10]
    node _T_27 = eq(io_func3, UInt<3>("h5")) @[AluControl.scala 19:19:@359.12]
    node _T_29 = cat(UInt<1>("h0"), io_func7) @[Cat.scala 30:58:@361.14]
    node _T_30 = cat(_T_29, io_func3) @[Cat.scala 30:58:@362.14]
    node _T_32 = cat(UInt<1>("h0"), io_func3) @[Cat.scala 30:58:@366.14]
    node _GEN_0 = mux(_T_27, _T_30, _T_32) @[AluControl.scala 19:32:@360.12]
    node _T_34 = eq(io_ALUop, UInt<3>("h5")) @[AluControl.scala 24:23:@371.12]
    node _T_37 = eq(io_ALUop, UInt<2>("h2")) @[AluControl.scala 26:23:@376.14]
    node _T_39 = eq(io_func3, UInt<1>("h0")) @[AluControl.scala 26:48:@377.14]
    node _T_40 = and(_T_37, _T_39) @[AluControl.scala 26:36:@378.14]
    node _T_42 = cat(UInt<2>("h2"), io_func3) @[Cat.scala 30:58:@380.16]
    node _GEN_1 = validif(_T_40, _T_42) @[AluControl.scala 26:62:@379.14]
    node _GEN_2 = mux(_T_34, UInt<1>("h0"), _GEN_1) @[AluControl.scala 24:36:@372.12]
    node _GEN_3 = mux(_T_25, _GEN_0, _GEN_2) @[AluControl.scala 17:37:@358.10]
    node _GEN_4 = mux(_T_22, UInt<1>("h0"), _GEN_3) @[AluControl.scala 15:36:@353.8]
    node _GEN_5 = mux(_T_19, UInt<5>("h1f"), _GEN_4) @[AluControl.scala 13:36:@348.6]
    node _GEN_6 = mux(_T_14, _T_17, _GEN_5) @[AluControl.scala 11:30:@341.4]
    io_out <= _GEN_6 @[AluControl.scala 12:12:@344.6 AluControl.scala 14:12:@349.8 AluControl.scala 16:12:@354.10 AluControl.scala 20:14:@363.14 AluControl.scala 22:14:@367.14 AluControl.scala 25:12:@373.14 AluControl.scala 27:12:@381.16]

  module Alu : @[:@387.2]
    input clock : Clock @[:@388.4]
    input reset : UInt<1> @[:@389.4]
    input io_a : SInt<32> @[:@390.4]
    input io_b : SInt<32> @[:@390.4]
    input io_aluControl : UInt<5> @[:@390.4]
    output io_branch : UInt<1> @[:@390.4]
    output io_aluOut : SInt<32> @[:@390.4]
  
    node _T_16 = eq(io_aluControl, UInt<1>("h0")) @[Alu.scala 11:22:@392.4]
    node _T_17 = add(io_a, io_b) @[Alu.scala 12:24:@394.6]
    node _T_18 = tail(_T_17, 1) @[Alu.scala 12:24:@395.6]
    node _T_19 = asSInt(_T_18) @[Alu.scala 12:24:@396.6]
    node _T_21 = eq(io_aluControl, UInt<1>("h1")) @[Alu.scala 13:28:@400.6]
    node _T_22 = bits(io_b, 4, 0) @[Alu.scala 14:30:@402.8]
    node _T_23 = dshl(io_a, _T_22) @[Alu.scala 15:23:@403.8]
    node _T_25 = eq(io_aluControl, UInt<2>("h2")) @[Alu.scala 16:28:@407.8]
    node _T_26 = lt(io_a, io_b) @[Alu.scala 17:15:@409.10]
    node _GEN_0 = mux(_T_26, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[Alu.scala 17:22:@410.10]
    node _T_30 = eq(io_aluControl, UInt<3>("h4")) @[Alu.scala 22:28:@418.10]
    node _T_31 = xor(io_a, io_b) @[Alu.scala 23:23:@420.12]
    node _T_32 = asSInt(_T_31) @[Alu.scala 23:23:@421.12]
    node _T_34 = eq(io_aluControl, UInt<2>("h3")) @[Alu.scala 24:28:@425.12]
    node _T_36 = eq(io_aluControl, UInt<5>("h16")) @[Alu.scala 24:60:@426.12]
    node _T_37 = or(_T_34, _T_36) @[Alu.scala 24:43:@427.12]
    node _T_38 = asUInt(io_a) @[Alu.scala 25:15:@429.14]
    node _T_39 = asUInt(io_b) @[Alu.scala 25:29:@430.14]
    node _T_40 = lt(_T_38, _T_39) @[Alu.scala 25:22:@431.14]
    node _GEN_1 = mux(_T_40, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[Alu.scala 25:36:@432.14]
    node _T_44 = eq(io_aluControl, UInt<3>("h5")) @[Alu.scala 30:28:@440.14]
    node _T_45 = bits(io_b, 4, 0) @[Alu.scala 31:30:@442.16]
    node _T_46 = dshr(io_a, _T_45) @[Alu.scala 32:23:@443.16]
    node _T_48 = eq(io_aluControl, UInt<3>("h6")) @[Alu.scala 33:28:@447.16]
    node _T_49 = or(io_a, io_b) @[Alu.scala 34:23:@449.18]
    node _T_50 = asSInt(_T_49) @[Alu.scala 34:23:@450.18]
    node _T_52 = eq(io_aluControl, UInt<3>("h7")) @[Alu.scala 35:28:@454.18]
    node _T_53 = and(io_a, io_b) @[Alu.scala 36:23:@456.20]
    node _T_54 = asSInt(_T_53) @[Alu.scala 36:23:@457.20]
    node _T_56 = eq(io_aluControl, UInt<4>("h8")) @[Alu.scala 37:28:@461.20]
    node _T_57 = sub(io_a, io_b) @[Alu.scala 38:23:@463.22]
    node _T_58 = tail(_T_57, 1) @[Alu.scala 38:23:@464.22]
    node _T_59 = asSInt(_T_58) @[Alu.scala 38:23:@465.22]
    node _T_61 = eq(io_aluControl, UInt<4>("hd")) @[Alu.scala 39:28:@469.22]
    node _T_62 = bits(io_b, 4, 0) @[Alu.scala 40:38:@471.24]
    node _T_63 = dshr(io_a, _T_62) @[Alu.scala 41:23:@472.24]
    node _T_65 = eq(io_aluControl, UInt<5>("h10")) @[Alu.scala 42:28:@476.24]
    node _T_66 = eq(io_a, io_b) @[Alu.scala 43:15:@478.26]
    node _GEN_2 = mux(_T_66, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[Alu.scala 43:24:@479.26]
    node _T_70 = eq(io_aluControl, UInt<5>("h11")) @[Alu.scala 48:28:@487.26]
    node _T_71 = neq(io_a, io_b) @[Alu.scala 49:15:@489.28]
    node _GEN_3 = mux(_T_71, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[Alu.scala 49:24:@490.28]
    node _T_75 = eq(io_aluControl, UInt<5>("h14")) @[Alu.scala 54:28:@498.28]
    node _T_76 = lt(io_a, io_b) @[Alu.scala 55:15:@500.30]
    node _GEN_4 = mux(_T_76, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[Alu.scala 55:22:@501.30]
    node _T_80 = eq(io_aluControl, UInt<5>("h15")) @[Alu.scala 60:28:@509.30]
    node _T_81 = gt(io_a, io_b) @[Alu.scala 61:15:@511.32]
    node _GEN_5 = mux(_T_81, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[Alu.scala 61:22:@512.32]
    node _T_85 = eq(io_aluControl, UInt<5>("h17")) @[Alu.scala 66:28:@520.32]
    node _T_86 = geq(io_a, io_b) @[Alu.scala 67:15:@522.34]
    node _GEN_6 = mux(_T_86, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[Alu.scala 67:23:@523.34]
    node _T_90 = eq(io_aluControl, UInt<5>("h1f")) @[Alu.scala 72:28:@531.34]
    node _GEN_7 = validif(_T_90, io_a) @[Alu.scala 72:43:@532.34]
    node _GEN_8 = mux(_T_85, _GEN_6, _GEN_7) @[Alu.scala 66:43:@521.32]
    node _GEN_9 = mux(_T_80, _GEN_5, _GEN_8) @[Alu.scala 60:43:@510.30]
    node _GEN_10 = mux(_T_75, _GEN_4, _GEN_9) @[Alu.scala 54:43:@499.28]
    node _GEN_11 = mux(_T_70, _GEN_3, _GEN_10) @[Alu.scala 48:43:@488.26]
    node _GEN_12 = mux(_T_65, _GEN_2, _GEN_11) @[Alu.scala 42:43:@477.24]
    node _GEN_13 = mux(_T_61, _T_63, _GEN_12) @[Alu.scala 39:43:@470.22]
    node _GEN_14 = mux(_T_56, _T_59, _GEN_13) @[Alu.scala 37:43:@462.20]
    node _GEN_15 = mux(_T_52, _T_54, _GEN_14) @[Alu.scala 35:43:@455.18]
    node _GEN_16 = mux(_T_48, _T_50, _GEN_15) @[Alu.scala 33:43:@448.16]
    node _GEN_17 = mux(_T_44, _T_46, _GEN_16) @[Alu.scala 30:43:@441.14]
    node _GEN_18 = mux(_T_37, _GEN_1, _GEN_17) @[Alu.scala 24:75:@428.12]
    node _GEN_19 = mux(_T_30, _T_32, _GEN_18) @[Alu.scala 22:43:@419.10]
    node _GEN_20 = mux(_T_25, _GEN_0, _GEN_19) @[Alu.scala 16:43:@408.8]
    node _GEN_21 = mux(_T_21, _T_23, _GEN_20) @[Alu.scala 13:43:@401.6]
    node _GEN_22 = mux(_T_16, _T_19, _GEN_21) @[Alu.scala 11:37:@393.4]
    node _T_92 = eq(io_aluOut, asSInt(UInt<2>("h1"))) @[Alu.scala 78:18:@538.4]
    node _T_93 = bits(io_aluControl, 4, 3) @[Alu.scala 78:42:@539.4]
    node _T_95 = eq(_T_93, UInt<2>("h2")) @[Alu.scala 78:48:@540.4]
    node _T_96 = and(_T_92, _T_95) @[Alu.scala 78:26:@541.4]
    node _GEN_23 = mux(_T_96, UInt<1>("h1"), UInt<1>("h0")) @[Alu.scala 78:60:@542.4]
    io_branch <= _GEN_23 @[Alu.scala 79:17:@543.6 Alu.scala 81:15:@546.6]
    io_aluOut <= asSInt(bits(_GEN_22, 31, 0)) @[Alu.scala 12:15:@397.6 Alu.scala 15:15:@404.8 Alu.scala 18:17:@411.12 Alu.scala 20:17:@414.12 Alu.scala 23:15:@422.12 Alu.scala 26:17:@433.16 Alu.scala 28:17:@436.16 Alu.scala 32:15:@444.16 Alu.scala 34:15:@451.18 Alu.scala 36:15:@458.20 Alu.scala 38:15:@466.22 Alu.scala 41:15:@473.24 Alu.scala 44:17:@480.28 Alu.scala 46:17:@483.28 Alu.scala 50:17:@491.30 Alu.scala 52:17:@494.30 Alu.scala 56:17:@502.32 Alu.scala 58:17:@505.32 Alu.scala 62:17:@513.34 Alu.scala 64:17:@516.34 Alu.scala 68:17:@524.36 Alu.scala 70:17:@527.36 Alu.scala 73:15:@533.36]

  module registerFile : @[:@549.2]
    input clock : Clock @[:@550.4]
    input reset : UInt<1> @[:@551.4]
    input io_regWrite : UInt<1> @[:@552.4]
    input io_rs1_sel : UInt<5> @[:@552.4]
    input io_rs2_sel : UInt<5> @[:@552.4]
    input io_rd_sel : UInt<5> @[:@552.4]
    input io_writeData : SInt<32> @[:@552.4]
    output io_rs1 : SInt<32> @[:@552.4]
    output io_rs2 : SInt<32> @[:@552.4]
  
    reg registers_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_0) @[registerFile.scala 15:22:@554.4]
    reg registers_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_1) @[registerFile.scala 15:22:@554.4]
    reg registers_2 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_2) @[registerFile.scala 15:22:@554.4]
    reg registers_3 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_3) @[registerFile.scala 15:22:@554.4]
    reg registers_4 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_4) @[registerFile.scala 15:22:@554.4]
    reg registers_5 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_5) @[registerFile.scala 15:22:@554.4]
    reg registers_6 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_6) @[registerFile.scala 15:22:@554.4]
    reg registers_7 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_7) @[registerFile.scala 15:22:@554.4]
    reg registers_8 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_8) @[registerFile.scala 15:22:@554.4]
    reg registers_9 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_9) @[registerFile.scala 15:22:@554.4]
    reg registers_10 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_10) @[registerFile.scala 15:22:@554.4]
    reg registers_11 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_11) @[registerFile.scala 15:22:@554.4]
    reg registers_12 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_12) @[registerFile.scala 15:22:@554.4]
    reg registers_13 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_13) @[registerFile.scala 15:22:@554.4]
    reg registers_14 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_14) @[registerFile.scala 15:22:@554.4]
    reg registers_15 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_15) @[registerFile.scala 15:22:@554.4]
    reg registers_16 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_16) @[registerFile.scala 15:22:@554.4]
    reg registers_17 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_17) @[registerFile.scala 15:22:@554.4]
    reg registers_18 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_18) @[registerFile.scala 15:22:@554.4]
    reg registers_19 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_19) @[registerFile.scala 15:22:@554.4]
    reg registers_20 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_20) @[registerFile.scala 15:22:@554.4]
    reg registers_21 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_21) @[registerFile.scala 15:22:@554.4]
    reg registers_22 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_22) @[registerFile.scala 15:22:@554.4]
    reg registers_23 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_23) @[registerFile.scala 15:22:@554.4]
    reg registers_24 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_24) @[registerFile.scala 15:22:@554.4]
    reg registers_25 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_25) @[registerFile.scala 15:22:@554.4]
    reg registers_26 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_26) @[registerFile.scala 15:22:@554.4]
    reg registers_27 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_27) @[registerFile.scala 15:22:@554.4]
    reg registers_28 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_28) @[registerFile.scala 15:22:@554.4]
    reg registers_29 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_29) @[registerFile.scala 15:22:@554.4]
    reg registers_30 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_30) @[registerFile.scala 15:22:@554.4]
    reg registers_31 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_31) @[registerFile.scala 15:22:@554.4]
    node _GEN_0 = validif(eq(UInt<1>("h0"), io_rs1_sel), registers_0) @[registerFile.scala 17:10:@556.4]
    node _GEN_1 = mux(eq(UInt<1>("h1"), io_rs1_sel), registers_1, _GEN_0) @[registerFile.scala 17:10:@556.4]
    node _GEN_2 = mux(eq(UInt<2>("h2"), io_rs1_sel), registers_2, _GEN_1) @[registerFile.scala 17:10:@556.4]
    node _GEN_3 = mux(eq(UInt<2>("h3"), io_rs1_sel), registers_3, _GEN_2) @[registerFile.scala 17:10:@556.4]
    node _GEN_4 = mux(eq(UInt<3>("h4"), io_rs1_sel), registers_4, _GEN_3) @[registerFile.scala 17:10:@556.4]
    node _GEN_5 = mux(eq(UInt<3>("h5"), io_rs1_sel), registers_5, _GEN_4) @[registerFile.scala 17:10:@556.4]
    node _GEN_6 = mux(eq(UInt<3>("h6"), io_rs1_sel), registers_6, _GEN_5) @[registerFile.scala 17:10:@556.4]
    node _GEN_7 = mux(eq(UInt<3>("h7"), io_rs1_sel), registers_7, _GEN_6) @[registerFile.scala 17:10:@556.4]
    node _GEN_8 = mux(eq(UInt<4>("h8"), io_rs1_sel), registers_8, _GEN_7) @[registerFile.scala 17:10:@556.4]
    node _GEN_9 = mux(eq(UInt<4>("h9"), io_rs1_sel), registers_9, _GEN_8) @[registerFile.scala 17:10:@556.4]
    node _GEN_10 = mux(eq(UInt<4>("ha"), io_rs1_sel), registers_10, _GEN_9) @[registerFile.scala 17:10:@556.4]
    node _GEN_11 = mux(eq(UInt<4>("hb"), io_rs1_sel), registers_11, _GEN_10) @[registerFile.scala 17:10:@556.4]
    node _GEN_12 = mux(eq(UInt<4>("hc"), io_rs1_sel), registers_12, _GEN_11) @[registerFile.scala 17:10:@556.4]
    node _GEN_13 = mux(eq(UInt<4>("hd"), io_rs1_sel), registers_13, _GEN_12) @[registerFile.scala 17:10:@556.4]
    node _GEN_14 = mux(eq(UInt<4>("he"), io_rs1_sel), registers_14, _GEN_13) @[registerFile.scala 17:10:@556.4]
    node _GEN_15 = mux(eq(UInt<4>("hf"), io_rs1_sel), registers_15, _GEN_14) @[registerFile.scala 17:10:@556.4]
    node _GEN_16 = mux(eq(UInt<5>("h10"), io_rs1_sel), registers_16, _GEN_15) @[registerFile.scala 17:10:@556.4]
    node _GEN_17 = mux(eq(UInt<5>("h11"), io_rs1_sel), registers_17, _GEN_16) @[registerFile.scala 17:10:@556.4]
    node _GEN_18 = mux(eq(UInt<5>("h12"), io_rs1_sel), registers_18, _GEN_17) @[registerFile.scala 17:10:@556.4]
    node _GEN_19 = mux(eq(UInt<5>("h13"), io_rs1_sel), registers_19, _GEN_18) @[registerFile.scala 17:10:@556.4]
    node _GEN_20 = mux(eq(UInt<5>("h14"), io_rs1_sel), registers_20, _GEN_19) @[registerFile.scala 17:10:@556.4]
    node _GEN_21 = mux(eq(UInt<5>("h15"), io_rs1_sel), registers_21, _GEN_20) @[registerFile.scala 17:10:@556.4]
    node _GEN_22 = mux(eq(UInt<5>("h16"), io_rs1_sel), registers_22, _GEN_21) @[registerFile.scala 17:10:@556.4]
    node _GEN_23 = mux(eq(UInt<5>("h17"), io_rs1_sel), registers_23, _GEN_22) @[registerFile.scala 17:10:@556.4]
    node _GEN_24 = mux(eq(UInt<5>("h18"), io_rs1_sel), registers_24, _GEN_23) @[registerFile.scala 17:10:@556.4]
    node _GEN_25 = mux(eq(UInt<5>("h19"), io_rs1_sel), registers_25, _GEN_24) @[registerFile.scala 17:10:@556.4]
    node _GEN_26 = mux(eq(UInt<5>("h1a"), io_rs1_sel), registers_26, _GEN_25) @[registerFile.scala 17:10:@556.4]
    node _GEN_27 = mux(eq(UInt<5>("h1b"), io_rs1_sel), registers_27, _GEN_26) @[registerFile.scala 17:10:@556.4]
    node _GEN_28 = mux(eq(UInt<5>("h1c"), io_rs1_sel), registers_28, _GEN_27) @[registerFile.scala 17:10:@556.4]
    node _GEN_29 = mux(eq(UInt<5>("h1d"), io_rs1_sel), registers_29, _GEN_28) @[registerFile.scala 17:10:@556.4]
    node _GEN_30 = mux(eq(UInt<5>("h1e"), io_rs1_sel), registers_30, _GEN_29) @[registerFile.scala 17:10:@556.4]
    node _GEN_31 = mux(eq(UInt<5>("h1f"), io_rs1_sel), registers_31, _GEN_30) @[registerFile.scala 17:10:@556.4]
    node _GEN_32 = validif(eq(UInt<1>("h0"), io_rs2_sel), registers_0) @[registerFile.scala 18:10:@557.4]
    node _GEN_33 = mux(eq(UInt<1>("h1"), io_rs2_sel), registers_1, _GEN_32) @[registerFile.scala 18:10:@557.4]
    node _GEN_34 = mux(eq(UInt<2>("h2"), io_rs2_sel), registers_2, _GEN_33) @[registerFile.scala 18:10:@557.4]
    node _GEN_35 = mux(eq(UInt<2>("h3"), io_rs2_sel), registers_3, _GEN_34) @[registerFile.scala 18:10:@557.4]
    node _GEN_36 = mux(eq(UInt<3>("h4"), io_rs2_sel), registers_4, _GEN_35) @[registerFile.scala 18:10:@557.4]
    node _GEN_37 = mux(eq(UInt<3>("h5"), io_rs2_sel), registers_5, _GEN_36) @[registerFile.scala 18:10:@557.4]
    node _GEN_38 = mux(eq(UInt<3>("h6"), io_rs2_sel), registers_6, _GEN_37) @[registerFile.scala 18:10:@557.4]
    node _GEN_39 = mux(eq(UInt<3>("h7"), io_rs2_sel), registers_7, _GEN_38) @[registerFile.scala 18:10:@557.4]
    node _GEN_40 = mux(eq(UInt<4>("h8"), io_rs2_sel), registers_8, _GEN_39) @[registerFile.scala 18:10:@557.4]
    node _GEN_41 = mux(eq(UInt<4>("h9"), io_rs2_sel), registers_9, _GEN_40) @[registerFile.scala 18:10:@557.4]
    node _GEN_42 = mux(eq(UInt<4>("ha"), io_rs2_sel), registers_10, _GEN_41) @[registerFile.scala 18:10:@557.4]
    node _GEN_43 = mux(eq(UInt<4>("hb"), io_rs2_sel), registers_11, _GEN_42) @[registerFile.scala 18:10:@557.4]
    node _GEN_44 = mux(eq(UInt<4>("hc"), io_rs2_sel), registers_12, _GEN_43) @[registerFile.scala 18:10:@557.4]
    node _GEN_45 = mux(eq(UInt<4>("hd"), io_rs2_sel), registers_13, _GEN_44) @[registerFile.scala 18:10:@557.4]
    node _GEN_46 = mux(eq(UInt<4>("he"), io_rs2_sel), registers_14, _GEN_45) @[registerFile.scala 18:10:@557.4]
    node _GEN_47 = mux(eq(UInt<4>("hf"), io_rs2_sel), registers_15, _GEN_46) @[registerFile.scala 18:10:@557.4]
    node _GEN_48 = mux(eq(UInt<5>("h10"), io_rs2_sel), registers_16, _GEN_47) @[registerFile.scala 18:10:@557.4]
    node _GEN_49 = mux(eq(UInt<5>("h11"), io_rs2_sel), registers_17, _GEN_48) @[registerFile.scala 18:10:@557.4]
    node _GEN_50 = mux(eq(UInt<5>("h12"), io_rs2_sel), registers_18, _GEN_49) @[registerFile.scala 18:10:@557.4]
    node _GEN_51 = mux(eq(UInt<5>("h13"), io_rs2_sel), registers_19, _GEN_50) @[registerFile.scala 18:10:@557.4]
    node _GEN_52 = mux(eq(UInt<5>("h14"), io_rs2_sel), registers_20, _GEN_51) @[registerFile.scala 18:10:@557.4]
    node _GEN_53 = mux(eq(UInt<5>("h15"), io_rs2_sel), registers_21, _GEN_52) @[registerFile.scala 18:10:@557.4]
    node _GEN_54 = mux(eq(UInt<5>("h16"), io_rs2_sel), registers_22, _GEN_53) @[registerFile.scala 18:10:@557.4]
    node _GEN_55 = mux(eq(UInt<5>("h17"), io_rs2_sel), registers_23, _GEN_54) @[registerFile.scala 18:10:@557.4]
    node _GEN_56 = mux(eq(UInt<5>("h18"), io_rs2_sel), registers_24, _GEN_55) @[registerFile.scala 18:10:@557.4]
    node _GEN_57 = mux(eq(UInt<5>("h19"), io_rs2_sel), registers_25, _GEN_56) @[registerFile.scala 18:10:@557.4]
    node _GEN_58 = mux(eq(UInt<5>("h1a"), io_rs2_sel), registers_26, _GEN_57) @[registerFile.scala 18:10:@557.4]
    node _GEN_59 = mux(eq(UInt<5>("h1b"), io_rs2_sel), registers_27, _GEN_58) @[registerFile.scala 18:10:@557.4]
    node _GEN_60 = mux(eq(UInt<5>("h1c"), io_rs2_sel), registers_28, _GEN_59) @[registerFile.scala 18:10:@557.4]
    node _GEN_61 = mux(eq(UInt<5>("h1d"), io_rs2_sel), registers_29, _GEN_60) @[registerFile.scala 18:10:@557.4]
    node _GEN_62 = mux(eq(UInt<5>("h1e"), io_rs2_sel), registers_30, _GEN_61) @[registerFile.scala 18:10:@557.4]
    node _GEN_63 = mux(eq(UInt<5>("h1f"), io_rs2_sel), registers_31, _GEN_62) @[registerFile.scala 18:10:@557.4]
    node _T_60 = eq(io_regWrite, UInt<1>("h1")) @[registerFile.scala 19:20:@558.4]
    node _registers_io_rd_sel = io_writeData @[registerFile.scala 20:26:@560.6 registerFile.scala 20:26:@560.6]
    node _GEN_64 = mux(eq(UInt<1>("h0"), io_rd_sel), _registers_io_rd_sel, asSInt(UInt<1>("h0"))) @[registerFile.scala 20:26:@560.6]
    node _GEN_65 = mux(eq(UInt<1>("h1"), io_rd_sel), _registers_io_rd_sel, registers_1) @[registerFile.scala 20:26:@560.6]
    node _GEN_66 = mux(eq(UInt<2>("h2"), io_rd_sel), _registers_io_rd_sel, registers_2) @[registerFile.scala 20:26:@560.6]
    node _GEN_67 = mux(eq(UInt<2>("h3"), io_rd_sel), _registers_io_rd_sel, registers_3) @[registerFile.scala 20:26:@560.6]
    node _GEN_68 = mux(eq(UInt<3>("h4"), io_rd_sel), _registers_io_rd_sel, registers_4) @[registerFile.scala 20:26:@560.6]
    node _GEN_69 = mux(eq(UInt<3>("h5"), io_rd_sel), _registers_io_rd_sel, registers_5) @[registerFile.scala 20:26:@560.6]
    node _GEN_70 = mux(eq(UInt<3>("h6"), io_rd_sel), _registers_io_rd_sel, registers_6) @[registerFile.scala 20:26:@560.6]
    node _GEN_71 = mux(eq(UInt<3>("h7"), io_rd_sel), _registers_io_rd_sel, registers_7) @[registerFile.scala 20:26:@560.6]
    node _GEN_72 = mux(eq(UInt<4>("h8"), io_rd_sel), _registers_io_rd_sel, registers_8) @[registerFile.scala 20:26:@560.6]
    node _GEN_73 = mux(eq(UInt<4>("h9"), io_rd_sel), _registers_io_rd_sel, registers_9) @[registerFile.scala 20:26:@560.6]
    node _GEN_74 = mux(eq(UInt<4>("ha"), io_rd_sel), _registers_io_rd_sel, registers_10) @[registerFile.scala 20:26:@560.6]
    node _GEN_75 = mux(eq(UInt<4>("hb"), io_rd_sel), _registers_io_rd_sel, registers_11) @[registerFile.scala 20:26:@560.6]
    node _GEN_76 = mux(eq(UInt<4>("hc"), io_rd_sel), _registers_io_rd_sel, registers_12) @[registerFile.scala 20:26:@560.6]
    node _GEN_77 = mux(eq(UInt<4>("hd"), io_rd_sel), _registers_io_rd_sel, registers_13) @[registerFile.scala 20:26:@560.6]
    node _GEN_78 = mux(eq(UInt<4>("he"), io_rd_sel), _registers_io_rd_sel, registers_14) @[registerFile.scala 20:26:@560.6]
    node _GEN_79 = mux(eq(UInt<4>("hf"), io_rd_sel), _registers_io_rd_sel, registers_15) @[registerFile.scala 20:26:@560.6]
    node _GEN_80 = mux(eq(UInt<5>("h10"), io_rd_sel), _registers_io_rd_sel, registers_16) @[registerFile.scala 20:26:@560.6]
    node _GEN_81 = mux(eq(UInt<5>("h11"), io_rd_sel), _registers_io_rd_sel, registers_17) @[registerFile.scala 20:26:@560.6]
    node _GEN_82 = mux(eq(UInt<5>("h12"), io_rd_sel), _registers_io_rd_sel, registers_18) @[registerFile.scala 20:26:@560.6]
    node _GEN_83 = mux(eq(UInt<5>("h13"), io_rd_sel), _registers_io_rd_sel, registers_19) @[registerFile.scala 20:26:@560.6]
    node _GEN_84 = mux(eq(UInt<5>("h14"), io_rd_sel), _registers_io_rd_sel, registers_20) @[registerFile.scala 20:26:@560.6]
    node _GEN_85 = mux(eq(UInt<5>("h15"), io_rd_sel), _registers_io_rd_sel, registers_21) @[registerFile.scala 20:26:@560.6]
    node _GEN_86 = mux(eq(UInt<5>("h16"), io_rd_sel), _registers_io_rd_sel, registers_22) @[registerFile.scala 20:26:@560.6]
    node _GEN_87 = mux(eq(UInt<5>("h17"), io_rd_sel), _registers_io_rd_sel, registers_23) @[registerFile.scala 20:26:@560.6]
    node _GEN_88 = mux(eq(UInt<5>("h18"), io_rd_sel), _registers_io_rd_sel, registers_24) @[registerFile.scala 20:26:@560.6]
    node _GEN_89 = mux(eq(UInt<5>("h19"), io_rd_sel), _registers_io_rd_sel, registers_25) @[registerFile.scala 20:26:@560.6]
    node _GEN_90 = mux(eq(UInt<5>("h1a"), io_rd_sel), _registers_io_rd_sel, registers_26) @[registerFile.scala 20:26:@560.6]
    node _GEN_91 = mux(eq(UInt<5>("h1b"), io_rd_sel), _registers_io_rd_sel, registers_27) @[registerFile.scala 20:26:@560.6]
    node _GEN_92 = mux(eq(UInt<5>("h1c"), io_rd_sel), _registers_io_rd_sel, registers_28) @[registerFile.scala 20:26:@560.6]
    node _GEN_93 = mux(eq(UInt<5>("h1d"), io_rd_sel), _registers_io_rd_sel, registers_29) @[registerFile.scala 20:26:@560.6]
    node _GEN_94 = mux(eq(UInt<5>("h1e"), io_rd_sel), _registers_io_rd_sel, registers_30) @[registerFile.scala 20:26:@560.6]
    node _GEN_95 = mux(eq(UInt<5>("h1f"), io_rd_sel), _registers_io_rd_sel, registers_31) @[registerFile.scala 20:26:@560.6]
    node _GEN_96 = mux(_T_60, _GEN_64, asSInt(UInt<1>("h0"))) @[registerFile.scala 19:28:@559.4]
    node _GEN_97 = mux(_T_60, _GEN_65, registers_1) @[registerFile.scala 19:28:@559.4]
    node _GEN_98 = mux(_T_60, _GEN_66, registers_2) @[registerFile.scala 19:28:@559.4]
    node _GEN_99 = mux(_T_60, _GEN_67, registers_3) @[registerFile.scala 19:28:@559.4]
    node _GEN_100 = mux(_T_60, _GEN_68, registers_4) @[registerFile.scala 19:28:@559.4]
    node _GEN_101 = mux(_T_60, _GEN_69, registers_5) @[registerFile.scala 19:28:@559.4]
    node _GEN_102 = mux(_T_60, _GEN_70, registers_6) @[registerFile.scala 19:28:@559.4]
    node _GEN_103 = mux(_T_60, _GEN_71, registers_7) @[registerFile.scala 19:28:@559.4]
    node _GEN_104 = mux(_T_60, _GEN_72, registers_8) @[registerFile.scala 19:28:@559.4]
    node _GEN_105 = mux(_T_60, _GEN_73, registers_9) @[registerFile.scala 19:28:@559.4]
    node _GEN_106 = mux(_T_60, _GEN_74, registers_10) @[registerFile.scala 19:28:@559.4]
    node _GEN_107 = mux(_T_60, _GEN_75, registers_11) @[registerFile.scala 19:28:@559.4]
    node _GEN_108 = mux(_T_60, _GEN_76, registers_12) @[registerFile.scala 19:28:@559.4]
    node _GEN_109 = mux(_T_60, _GEN_77, registers_13) @[registerFile.scala 19:28:@559.4]
    node _GEN_110 = mux(_T_60, _GEN_78, registers_14) @[registerFile.scala 19:28:@559.4]
    node _GEN_111 = mux(_T_60, _GEN_79, registers_15) @[registerFile.scala 19:28:@559.4]
    node _GEN_112 = mux(_T_60, _GEN_80, registers_16) @[registerFile.scala 19:28:@559.4]
    node _GEN_113 = mux(_T_60, _GEN_81, registers_17) @[registerFile.scala 19:28:@559.4]
    node _GEN_114 = mux(_T_60, _GEN_82, registers_18) @[registerFile.scala 19:28:@559.4]
    node _GEN_115 = mux(_T_60, _GEN_83, registers_19) @[registerFile.scala 19:28:@559.4]
    node _GEN_116 = mux(_T_60, _GEN_84, registers_20) @[registerFile.scala 19:28:@559.4]
    node _GEN_117 = mux(_T_60, _GEN_85, registers_21) @[registerFile.scala 19:28:@559.4]
    node _GEN_118 = mux(_T_60, _GEN_86, registers_22) @[registerFile.scala 19:28:@559.4]
    node _GEN_119 = mux(_T_60, _GEN_87, registers_23) @[registerFile.scala 19:28:@559.4]
    node _GEN_120 = mux(_T_60, _GEN_88, registers_24) @[registerFile.scala 19:28:@559.4]
    node _GEN_121 = mux(_T_60, _GEN_89, registers_25) @[registerFile.scala 19:28:@559.4]
    node _GEN_122 = mux(_T_60, _GEN_90, registers_26) @[registerFile.scala 19:28:@559.4]
    node _GEN_123 = mux(_T_60, _GEN_91, registers_27) @[registerFile.scala 19:28:@559.4]
    node _GEN_124 = mux(_T_60, _GEN_92, registers_28) @[registerFile.scala 19:28:@559.4]
    node _GEN_125 = mux(_T_60, _GEN_93, registers_29) @[registerFile.scala 19:28:@559.4]
    node _GEN_126 = mux(_T_60, _GEN_94, registers_30) @[registerFile.scala 19:28:@559.4]
    node _GEN_127 = mux(_T_60, _GEN_95, registers_31) @[registerFile.scala 19:28:@559.4]
    node _registers_io_rs1_sel = _GEN_31 @[registerFile.scala 17:10:@556.4 registerFile.scala 17:10:@556.4 registerFile.scala 17:10:@556.4 registerFile.scala 17:10:@556.4 registerFile.scala 17:10:@556.4 registerFile.scala 17:10:@556.4 registerFile.scala 17:10:@556.4 registerFile.scala 17:10:@556.4 registerFile.scala 17:10:@556.4 registerFile.scala 17:10:@556.4 registerFile.scala 17:10:@556.4 registerFile.scala 17:10:@556.4 registerFile.scala 17:10:@556.4 registerFile.scala 17:10:@556.4 registerFile.scala 17:10:@556.4 registerFile.scala 17:10:@556.4 registerFile.scala 17:10:@556.4 registerFile.scala 17:10:@556.4 registerFile.scala 17:10:@556.4 registerFile.scala 17:10:@556.4 registerFile.scala 17:10:@556.4 registerFile.scala 17:10:@556.4 registerFile.scala 17:10:@556.4 registerFile.scala 17:10:@556.4 registerFile.scala 17:10:@556.4 registerFile.scala 17:10:@556.4 registerFile.scala 17:10:@556.4 registerFile.scala 17:10:@556.4 registerFile.scala 17:10:@556.4 registerFile.scala 17:10:@556.4 registerFile.scala 17:10:@556.4 registerFile.scala 17:10:@556.4 registerFile.scala 17:10:@556.4]
    node _registers_io_rs2_sel = _GEN_63 @[registerFile.scala 18:10:@557.4 registerFile.scala 18:10:@557.4 registerFile.scala 18:10:@557.4 registerFile.scala 18:10:@557.4 registerFile.scala 18:10:@557.4 registerFile.scala 18:10:@557.4 registerFile.scala 18:10:@557.4 registerFile.scala 18:10:@557.4 registerFile.scala 18:10:@557.4 registerFile.scala 18:10:@557.4 registerFile.scala 18:10:@557.4 registerFile.scala 18:10:@557.4 registerFile.scala 18:10:@557.4 registerFile.scala 18:10:@557.4 registerFile.scala 18:10:@557.4 registerFile.scala 18:10:@557.4 registerFile.scala 18:10:@557.4 registerFile.scala 18:10:@557.4 registerFile.scala 18:10:@557.4 registerFile.scala 18:10:@557.4 registerFile.scala 18:10:@557.4 registerFile.scala 18:10:@557.4 registerFile.scala 18:10:@557.4 registerFile.scala 18:10:@557.4 registerFile.scala 18:10:@557.4 registerFile.scala 18:10:@557.4 registerFile.scala 18:10:@557.4 registerFile.scala 18:10:@557.4 registerFile.scala 18:10:@557.4 registerFile.scala 18:10:@557.4 registerFile.scala 18:10:@557.4 registerFile.scala 18:10:@557.4 registerFile.scala 18:10:@557.4]
    io_rs1 <= _registers_io_rs1_sel @[registerFile.scala 17:10:@556.4]
    io_rs2 <= _registers_io_rs2_sel @[registerFile.scala 18:10:@557.4]
    registers_0 <= _GEN_96 @[registerFile.scala 16:16:@555.4 registerFile.scala 20:26:@560.6]
    registers_1 <= _GEN_97 @[registerFile.scala 20:26:@560.6]
    registers_2 <= _GEN_98 @[registerFile.scala 20:26:@560.6]
    registers_3 <= _GEN_99 @[registerFile.scala 20:26:@560.6]
    registers_4 <= _GEN_100 @[registerFile.scala 20:26:@560.6]
    registers_5 <= _GEN_101 @[registerFile.scala 20:26:@560.6]
    registers_6 <= _GEN_102 @[registerFile.scala 20:26:@560.6]
    registers_7 <= _GEN_103 @[registerFile.scala 20:26:@560.6]
    registers_8 <= _GEN_104 @[registerFile.scala 20:26:@560.6]
    registers_9 <= _GEN_105 @[registerFile.scala 20:26:@560.6]
    registers_10 <= _GEN_106 @[registerFile.scala 20:26:@560.6]
    registers_11 <= _GEN_107 @[registerFile.scala 20:26:@560.6]
    registers_12 <= _GEN_108 @[registerFile.scala 20:26:@560.6]
    registers_13 <= _GEN_109 @[registerFile.scala 20:26:@560.6]
    registers_14 <= _GEN_110 @[registerFile.scala 20:26:@560.6]
    registers_15 <= _GEN_111 @[registerFile.scala 20:26:@560.6]
    registers_16 <= _GEN_112 @[registerFile.scala 20:26:@560.6]
    registers_17 <= _GEN_113 @[registerFile.scala 20:26:@560.6]
    registers_18 <= _GEN_114 @[registerFile.scala 20:26:@560.6]
    registers_19 <= _GEN_115 @[registerFile.scala 20:26:@560.6]
    registers_20 <= _GEN_116 @[registerFile.scala 20:26:@560.6]
    registers_21 <= _GEN_117 @[registerFile.scala 20:26:@560.6]
    registers_22 <= _GEN_118 @[registerFile.scala 20:26:@560.6]
    registers_23 <= _GEN_119 @[registerFile.scala 20:26:@560.6]
    registers_24 <= _GEN_120 @[registerFile.scala 20:26:@560.6]
    registers_25 <= _GEN_121 @[registerFile.scala 20:26:@560.6]
    registers_26 <= _GEN_122 @[registerFile.scala 20:26:@560.6]
    registers_27 <= _GEN_123 @[registerFile.scala 20:26:@560.6]
    registers_28 <= _GEN_124 @[registerFile.scala 20:26:@560.6]
    registers_29 <= _GEN_125 @[registerFile.scala 20:26:@560.6]
    registers_30 <= _GEN_126 @[registerFile.scala 20:26:@560.6]
    registers_31 <= _GEN_127 @[registerFile.scala 20:26:@560.6]

  module InsMem : @[:@563.2]
    input clock : Clock @[:@564.4]
    input reset : UInt<1> @[:@565.4]
    input io_wrAddr : UInt<32> @[:@566.4]
    output io_rdData : UInt<32> @[:@566.4]
  
    mem mem : @[InsMem.scala 9:16:@568.4]
      data-type => UInt<32>
      depth => 1024
      read-latency => 0
      write-latency => 1
      reader => _T_12
      read-under-write => undefined
    node _T_11 = bits(io_wrAddr, 9, 0) @[InsMem.scala 10:19:@569.4]
    io_rdData <= mem._T_12.data @[InsMem.scala 10:13:@571.4]
    mem._T_12.addr <= _T_11 @[InsMem.scala 10:19:@570.4]
    mem._T_12.en <= UInt<1>("h1") @[InsMem.scala 9:16:@568.4 InsMem.scala 10:19:@570.4]
    mem._T_12.clk <= clock @[InsMem.scala 10:19:@570.4]

  module PC : @[:@573.2]
    input clock : Clock @[:@574.4]
    input reset : UInt<1> @[:@575.4]
    input io_input : UInt<32> @[:@576.4]
    output io_pc4 : UInt<32> @[:@576.4]
    output io_pc : UInt<32> @[:@576.4]
  
    reg reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reg) @[PC.scala 10:20:@578.4]
    node _T_14 = add(reg, UInt<3>("h4")) @[PC.scala 12:17:@581.4]
    node _T_15 = tail(_T_14, 1) @[PC.scala 12:17:@582.4]
    io_pc4 <= _T_15 @[PC.scala 12:10:@583.4]
    io_pc <= reg @[PC.scala 13:9:@584.4]
    reg <= io_input @[PC.scala 10:20:@579.4 PC.scala 11:7:@580.4]

  module JalrTarget : @[:@586.2]
    input clock : Clock @[:@587.4]
    input reset : UInt<1> @[:@588.4]
    input io_imm : SInt<32> @[:@589.4]
    input io_rs1 : SInt<32> @[:@589.4]
    output io_out : SInt<32> @[:@589.4]
  
    node _T_11 = add(io_imm, io_rs1) @[JalrTarget.scala 9:22:@591.4]
    node _T_12 = tail(_T_11, 1) @[JalrTarget.scala 9:22:@592.4]
    node _T_13 = asSInt(_T_12) @[JalrTarget.scala 9:22:@593.4]
    node _T_15 = and(_T_13, asSInt(UInt<33>("hfffffffe"))) @[JalrTarget.scala 9:32:@594.4]
    node _T_16 = asSInt(_T_15) @[JalrTarget.scala 9:32:@595.4]
    io_out <= asSInt(bits(_T_16, 31, 0)) @[JalrTarget.scala 9:10:@596.4]

  module DataMem : @[:@598.2]
    input clock : Clock @[:@599.4]
    input reset : UInt<1> @[:@600.4]
    input io_load : UInt<1> @[:@601.4]
    input io_store : UInt<1> @[:@601.4]
    input io_addrr : UInt<8> @[:@601.4]
    input io_storedata : SInt<32> @[:@601.4]
    output io_dataOut : SInt<32> @[:@601.4]
  
    mem mem : @[DataMem.scala 12:24:@603.4]
      data-type => SInt<32>
      depth => 1024
      read-latency => 1
      write-latency => 1
      reader => _T_19
      writer => _T_22
      read-under-write => undefined
    node _T_18 = eq(io_load, UInt<1>("h1")) @[DataMem.scala 13:16:@604.4]
    node _GEN_0 = validif(_T_18, io_addrr) @[DataMem.scala 13:24:@605.4]
    node _GEN_1 = validif(_T_18, clock) @[DataMem.scala 13:24:@605.4]
    node _GEN_2 = mux(_T_18, UInt<1>("h1"), UInt<1>("h0")) @[DataMem.scala 13:24:@605.4]
    node _GEN_3 = validif(_T_18, mem._T_19.data) @[DataMem.scala 13:24:@605.4]
    node _T_21 = eq(io_store, UInt<1>("h1")) @[DataMem.scala 18:17:@612.4]
    node _GEN_4 = validif(_T_21, io_addrr) @[DataMem.scala 18:25:@613.4]
    node _GEN_5 = validif(_T_21, clock) @[DataMem.scala 18:25:@613.4]
    node _GEN_6 = mux(_T_21, UInt<1>("h1"), UInt<1>("h0")) @[DataMem.scala 18:25:@613.4]
    node _GEN_7 = validif(_T_21, UInt<1>("h1")) @[DataMem.scala 18:25:@613.4]
    node _GEN_8 = validif(_T_21, io_storedata) @[DataMem.scala 18:25:@613.4]
    node _GEN_9 = validif(_T_21, _GEN_3) @[DataMem.scala 18:25:@613.4]
    io_dataOut <= _GEN_9 @[DataMem.scala 14:16:@607.6]
    mem._T_19.addr <= _GEN_0 @[DataMem.scala 14:27:@606.6]
    mem._T_19.en <= _GEN_2 @[DataMem.scala 12:24:@603.4 DataMem.scala 14:27:@606.6]
    mem._T_19.clk <= _GEN_1 @[DataMem.scala 14:27:@606.6]
    mem._T_22.addr <= _GEN_4 @[:@614.6]
    mem._T_22.en <= _GEN_6 @[DataMem.scala 12:24:@603.4 :@614.6]
    mem._T_22.clk <= _GEN_5 @[:@614.6]
    mem._T_22.data <= _GEN_8 @[:@615.6]
    mem._T_22.mask <= _GEN_7 @[:@614.6 :@615.6]

  module Core : @[:@621.2]
    input clock : Clock @[:@622.4]
    input reset : UInt<1> @[:@623.4]
    output io_instruction : UInt<32> @[:@624.4]
    output io_AluOut : SInt<32> @[:@624.4]
    output io_branchCheck : UInt<1> @[:@624.4]
  
    inst control of Control @[Core.scala 11:23:@626.4]
    inst imm of immGen @[Core.scala 12:19:@629.4]
    inst aluCtrl of AluControl @[Core.scala 13:23:@632.4]
    inst alu of Alu @[Core.scala 14:19:@635.4]
    inst reg of registerFile @[Core.scala 15:19:@638.4]
    inst InsMem of InsMem @[Core.scala 16:22:@641.4]
    inst PC of PC @[Core.scala 17:18:@644.4]
    inst jalr of JalrTarget @[Core.scala 18:20:@647.4]
    inst dataMem of DataMem @[Core.scala 19:23:@650.4]
    node _T_12 = eq(control.io_extendSel, UInt<1>("h0")) @[Core.scala 22:29:@653.4]
    node _T_14 = eq(control.io_extendSel, UInt<1>("h1")) @[Core.scala 24:35:@658.6]
    node _T_16 = eq(control.io_extendSel, UInt<2>("h2")) @[Core.scala 26:35:@663.8]
    node _GEN_0 = validif(_T_16, imm.io_u) @[Core.scala 26:43:@664.8]
    node _GEN_1 = mux(_T_14, imm.io_S, _GEN_0) @[Core.scala 24:43:@659.6]
    node _GEN_2 = mux(_T_12, imm.io_i, _GEN_1) @[Core.scala 22:37:@654.4]
    node _T_17 = bits(PC.io_pc, 11, 2) @[Core.scala 38:31:@672.4]
    node _T_18 = bits(io_instruction, 6, 0) @[Core.scala 42:38:@675.4]
    node _T_19 = bits(io_instruction, 19, 15) @[Core.scala 49:35:@679.4]
    node _T_20 = bits(io_instruction, 24, 20) @[Core.scala 50:35:@681.4]
    node _T_21 = bits(io_instruction, 11, 7) @[Core.scala 51:34:@683.4]
    node _T_22 = bits(io_instruction, 14, 12) @[Core.scala 56:37:@687.4]
    node _T_23 = bits(io_instruction, 30, 30) @[Core.scala 57:37:@689.4]
    node _T_25 = eq(control.io_oprA, UInt<1>("h0")) @[Core.scala 60:24:@691.4]
    node _T_27 = eq(control.io_oprA, UInt<2>("h3")) @[Core.scala 60:51:@692.4]
    node _T_28 = or(_T_25, _T_27) @[Core.scala 60:32:@693.4]
    node _T_30 = eq(control.io_oprA, UInt<2>("h2")) @[Core.scala 62:30:@698.6]
    node _T_31 = asSInt(PC.io_pc4) @[Core.scala 63:27:@700.8]
    node _GEN_3 = validif(_T_30, _T_31) @[Core.scala 62:38:@699.6]
    node _GEN_4 = mux(_T_28, reg.io_rs1, _GEN_3) @[Core.scala 60:59:@694.4]
    node _T_33 = eq(control.io_oprB, UInt<1>("h0")) @[Core.scala 68:24:@706.4]
    node _T_35 = eq(control.io_oprB, UInt<1>("h1")) @[Core.scala 70:30:@711.6]
    node _T_37 = eq(control.io_extendSel, UInt<1>("h0")) @[Core.scala 71:31:@713.8]
    node _T_39 = eq(control.io_extendSel, UInt<1>("h1")) @[Core.scala 73:37:@718.10]
    node _T_41 = eq(control.io_extendSel, UInt<2>("h2")) @[Core.scala 75:37:@723.12]
    node _GEN_5 = validif(_T_41, imm.io_u) @[Core.scala 75:45:@724.12]
    node _GEN_6 = mux(_T_39, imm.io_S, _GEN_5) @[Core.scala 73:45:@719.10]
    node _GEN_7 = mux(_T_37, imm.io_i, _GEN_6) @[Core.scala 71:39:@714.8]
    node _GEN_8 = validif(_T_35, _GEN_7) @[Core.scala 70:38:@712.6]
    node _GEN_9 = mux(_T_33, reg.io_rs2, _GEN_8) @[Core.scala 68:32:@707.4]
    node _T_42 = bits(alu.io_aluOut, 9, 2) @[Core.scala 91:36:@739.4]
    node _T_44 = eq(control.io_memToReg, UInt<1>("h0")) @[Core.scala 93:28:@742.4]
    node _T_46 = eq(control.io_memToReg, UInt<1>("h1")) @[Core.scala 95:34:@747.6]
    node _GEN_10 = mux(_T_46, dataMem.io_dataOut, dataMem.io_dataOut) @[Core.scala 95:42:@748.6]
    node _GEN_11 = mux(_T_44, io_AluOut, _GEN_10) @[Core.scala 93:36:@743.4]
    node _T_47 = and(io_branchCheck, control.io_branch) @[Core.scala 107:25:@754.4]
    node _T_49 = eq(_T_47, UInt<1>("h1")) @[Core.scala 107:46:@755.4]
    node _T_51 = eq(control.io_nextPcSel, UInt<1>("h1")) @[Core.scala 107:78:@756.4]
    node _T_52 = and(_T_49, _T_51) @[Core.scala 107:54:@757.4]
    node _T_53 = asUInt(imm.io_sb) @[Core.scala 108:30:@759.6]
    node _T_54 = and(io_branchCheck, control.io_branch) @[Core.scala 109:31:@763.6]
    node _T_56 = eq(_T_54, UInt<1>("h0")) @[Core.scala 109:52:@764.6]
    node _T_58 = eq(control.io_nextPcSel, UInt<1>("h1")) @[Core.scala 109:84:@765.6]
    node _T_59 = and(_T_56, _T_58) @[Core.scala 109:60:@766.6]
    node _T_61 = eq(control.io_nextPcSel, UInt<1>("h0")) @[Core.scala 111:35:@771.8]
    node _T_63 = eq(control.io_nextPcSel, UInt<2>("h2")) @[Core.scala 113:35:@776.10]
    node _T_64 = asUInt(imm.io_uj) @[Core.scala 114:30:@778.12]
    node _T_66 = eq(control.io_nextPcSel, UInt<2>("h3")) @[Core.scala 115:35:@782.12]
    node _T_67 = asUInt(jalr.io_out) @[Core.scala 116:32:@784.14]
    node _GEN_12 = validif(_T_66, _T_67) @[Core.scala 115:43:@783.12]
    node _GEN_13 = mux(_T_63, _T_64, _GEN_12) @[Core.scala 113:43:@777.10]
    node _GEN_14 = mux(_T_61, PC.io_pc4, _GEN_13) @[Core.scala 111:43:@772.8]
    node _GEN_15 = mux(_T_59, PC.io_pc4, _GEN_14) @[Core.scala 109:92:@767.6]
    node _GEN_16 = mux(_T_52, _T_53, _GEN_15) @[Core.scala 107:86:@758.4]
    io_instruction <= InsMem.io_rdData @[Core.scala 39:18:@674.4]
    io_AluOut <= alu.io_aluOut @[Core.scala 85:13:@735.4]
    io_branchCheck <= alu.io_branch @[Core.scala 86:18:@736.4]
    control.clock <= clock @[:@627.4]
    control.reset <= reset @[:@628.4]
    control.io_opcode <= _T_18 @[Core.scala 42:21:@676.4]
    imm.clock <= clock @[:@630.4]
    imm.reset <= reset @[:@631.4]
    imm.io_ins <= io_instruction @[Core.scala 45:14:@677.4]
    imm.io_pc <= PC.io_pc @[Core.scala 46:13:@678.4]
    aluCtrl.clock <= clock @[:@633.4]
    aluCtrl.reset <= reset @[:@634.4]
    aluCtrl.io_ALUop <= control.io_aluOp @[Core.scala 55:20:@686.4]
    aluCtrl.io_func3 <= _T_22 @[Core.scala 56:20:@688.4]
    aluCtrl.io_func7 <= _T_23 @[Core.scala 57:20:@690.4]
    alu.clock <= clock @[:@636.4]
    alu.reset <= reset @[:@637.4]
    alu.io_a <= _GEN_4 @[Core.scala 61:14:@695.6 Core.scala 63:14:@701.8]
    alu.io_b <= _GEN_9 @[Core.scala 69:14:@708.6 Core.scala 72:16:@715.10 Core.scala 74:16:@720.12 Core.scala 76:16:@725.14]
    alu.io_aluControl <= aluCtrl.io_out @[Core.scala 84:21:@734.4]
    reg.clock <= clock @[:@639.4]
    reg.reset <= reset @[:@640.4]
    reg.io_regWrite <= control.io_regWrite @[Core.scala 52:19:@685.4]
    reg.io_rs1_sel <= _T_19 @[Core.scala 49:18:@680.4]
    reg.io_rs2_sel <= _T_20 @[Core.scala 50:18:@682.4]
    reg.io_rd_sel <= _T_21 @[Core.scala 51:17:@684.4]
    reg.io_writeData <= _GEN_11 @[Core.scala 94:22:@744.6 Core.scala 96:22:@749.8 Core.scala 98:22:@752.8]
    InsMem.clock <= clock @[:@642.4]
    InsMem.reset <= reset @[:@643.4]
    InsMem.io_wrAddr <= _T_17 @[Core.scala 38:20:@673.4]
    PC.clock <= clock @[:@645.4]
    PC.reset <= reset @[:@646.4]
    PC.io_input <= _GEN_16 @[Core.scala 34:15:@671.4 Core.scala 108:17:@760.6 Core.scala 110:17:@768.8 Core.scala 112:17:@773.10 Core.scala 114:17:@779.12 Core.scala 116:17:@785.14]
    jalr.clock <= clock @[:@648.4]
    jalr.reset <= reset @[:@649.4]
    jalr.io_imm <= _GEN_2 @[Core.scala 23:17:@655.6 Core.scala 25:17:@660.8 Core.scala 27:17:@665.10]
    jalr.io_rs1 <= reg.io_rs1 @[Core.scala 31:15:@670.4]
    dataMem.clock <= clock @[:@651.4]
    dataMem.reset <= reset @[:@652.4]
    dataMem.io_load <= control.io_memRead @[Core.scala 90:19:@738.4]
    dataMem.io_store <= control.io_memWrite @[Core.scala 89:20:@737.4]
    dataMem.io_addrr <= _T_42 @[Core.scala 91:20:@740.4]
    dataMem.io_storedata <= reg.io_rs2 @[Core.scala 92:24:@741.4]
