Simulation started at 17:27:58-08/24/17
Testing output ports reset value...
Output ports reset value has been passed.
Testing the discrete inputs edge detection level...
Testing the commanded level for discrete outputs...
Commanded level for discrete outputs test has been passed.
Simulation finished at 17:27:58-08/24/17
