

================================================================
== Vitis HLS Report for 'system_top'
================================================================
* Date:           Wed Jun 26 22:50:44 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        ParticleCoverHLS
* Solution:       solutionOpt01 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.674 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%patch_buffer_0_0 = alloca i64 1"   --->   Operation 4 'alloca' 'patch_buffer_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%patch_buffer_0_1 = alloca i64 1"   --->   Operation 5 'alloca' 'patch_buffer_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%patch_buffer_0_2 = alloca i64 1"   --->   Operation 6 'alloca' 'patch_buffer_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%patch_buffer_0_3 = alloca i64 1"   --->   Operation 7 'alloca' 'patch_buffer_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%patch_buffer_0_4 = alloca i64 1"   --->   Operation 8 'alloca' 'patch_buffer_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%patch_buffer_0_5 = alloca i64 1"   --->   Operation 9 'alloca' 'patch_buffer_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%patch_buffer_0_6 = alloca i64 1"   --->   Operation 10 'alloca' 'patch_buffer_0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%patch_buffer_0_7 = alloca i64 1"   --->   Operation 11 'alloca' 'patch_buffer_0_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%patch_buffer_0_8 = alloca i64 1"   --->   Operation 12 'alloca' 'patch_buffer_0_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%patch_buffer_0_9 = alloca i64 1"   --->   Operation 13 'alloca' 'patch_buffer_0_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%patch_buffer_0_10 = alloca i64 1"   --->   Operation 14 'alloca' 'patch_buffer_0_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%patch_buffer_0_11 = alloca i64 1"   --->   Operation 15 'alloca' 'patch_buffer_0_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%patch_buffer_0_12 = alloca i64 1"   --->   Operation 16 'alloca' 'patch_buffer_0_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%patch_buffer_0_13 = alloca i64 1"   --->   Operation 17 'alloca' 'patch_buffer_0_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%patch_buffer_0_14 = alloca i64 1"   --->   Operation 18 'alloca' 'patch_buffer_0_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%patch_buffer_0_15 = alloca i64 1"   --->   Operation 19 'alloca' 'patch_buffer_0_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%patch_buffer_1_0 = alloca i64 1"   --->   Operation 20 'alloca' 'patch_buffer_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%patch_buffer_1_1 = alloca i64 1"   --->   Operation 21 'alloca' 'patch_buffer_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%patch_buffer_1_2 = alloca i64 1"   --->   Operation 22 'alloca' 'patch_buffer_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%patch_buffer_1_3 = alloca i64 1"   --->   Operation 23 'alloca' 'patch_buffer_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%patch_buffer_1_4 = alloca i64 1"   --->   Operation 24 'alloca' 'patch_buffer_1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%patch_buffer_1_5 = alloca i64 1"   --->   Operation 25 'alloca' 'patch_buffer_1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%patch_buffer_1_6 = alloca i64 1"   --->   Operation 26 'alloca' 'patch_buffer_1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%patch_buffer_1_7 = alloca i64 1"   --->   Operation 27 'alloca' 'patch_buffer_1_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%patch_buffer_1_8 = alloca i64 1"   --->   Operation 28 'alloca' 'patch_buffer_1_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%patch_buffer_1_9 = alloca i64 1"   --->   Operation 29 'alloca' 'patch_buffer_1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%patch_buffer_1_10 = alloca i64 1"   --->   Operation 30 'alloca' 'patch_buffer_1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%patch_buffer_1_11 = alloca i64 1"   --->   Operation 31 'alloca' 'patch_buffer_1_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%patch_buffer_1_12 = alloca i64 1"   --->   Operation 32 'alloca' 'patch_buffer_1_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%patch_buffer_1_13 = alloca i64 1"   --->   Operation 33 'alloca' 'patch_buffer_1_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%patch_buffer_1_14 = alloca i64 1"   --->   Operation 34 'alloca' 'patch_buffer_1_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%patch_buffer_1_15 = alloca i64 1"   --->   Operation 35 'alloca' 'patch_buffer_1_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%patch_buffer_2_0 = alloca i64 1"   --->   Operation 36 'alloca' 'patch_buffer_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%patch_buffer_2_1 = alloca i64 1"   --->   Operation 37 'alloca' 'patch_buffer_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%patch_buffer_2_2 = alloca i64 1"   --->   Operation 38 'alloca' 'patch_buffer_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%patch_buffer_2_3 = alloca i64 1"   --->   Operation 39 'alloca' 'patch_buffer_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%patch_buffer_2_4 = alloca i64 1"   --->   Operation 40 'alloca' 'patch_buffer_2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%patch_buffer_2_5 = alloca i64 1"   --->   Operation 41 'alloca' 'patch_buffer_2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%patch_buffer_2_6 = alloca i64 1"   --->   Operation 42 'alloca' 'patch_buffer_2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%patch_buffer_2_7 = alloca i64 1"   --->   Operation 43 'alloca' 'patch_buffer_2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%patch_buffer_2_8 = alloca i64 1"   --->   Operation 44 'alloca' 'patch_buffer_2_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%patch_buffer_2_9 = alloca i64 1"   --->   Operation 45 'alloca' 'patch_buffer_2_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%patch_buffer_2_10 = alloca i64 1"   --->   Operation 46 'alloca' 'patch_buffer_2_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%patch_buffer_2_11 = alloca i64 1"   --->   Operation 47 'alloca' 'patch_buffer_2_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%patch_buffer_2_12 = alloca i64 1"   --->   Operation 48 'alloca' 'patch_buffer_2_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%patch_buffer_2_13 = alloca i64 1"   --->   Operation 49 'alloca' 'patch_buffer_2_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%patch_buffer_2_14 = alloca i64 1"   --->   Operation 50 'alloca' 'patch_buffer_2_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%patch_buffer_2_15 = alloca i64 1"   --->   Operation 51 'alloca' 'patch_buffer_2_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%patch_buffer_3_0 = alloca i64 1"   --->   Operation 52 'alloca' 'patch_buffer_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%patch_buffer_3_1 = alloca i64 1"   --->   Operation 53 'alloca' 'patch_buffer_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%patch_buffer_3_2 = alloca i64 1"   --->   Operation 54 'alloca' 'patch_buffer_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%patch_buffer_3_3 = alloca i64 1"   --->   Operation 55 'alloca' 'patch_buffer_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%patch_buffer_3_4 = alloca i64 1"   --->   Operation 56 'alloca' 'patch_buffer_3_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%patch_buffer_3_5 = alloca i64 1"   --->   Operation 57 'alloca' 'patch_buffer_3_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%patch_buffer_3_6 = alloca i64 1"   --->   Operation 58 'alloca' 'patch_buffer_3_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%patch_buffer_3_7 = alloca i64 1"   --->   Operation 59 'alloca' 'patch_buffer_3_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%patch_buffer_3_8 = alloca i64 1"   --->   Operation 60 'alloca' 'patch_buffer_3_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%patch_buffer_3_9 = alloca i64 1"   --->   Operation 61 'alloca' 'patch_buffer_3_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%patch_buffer_3_10 = alloca i64 1"   --->   Operation 62 'alloca' 'patch_buffer_3_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%patch_buffer_3_11 = alloca i64 1"   --->   Operation 63 'alloca' 'patch_buffer_3_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%patch_buffer_3_12 = alloca i64 1"   --->   Operation 64 'alloca' 'patch_buffer_3_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%patch_buffer_3_13 = alloca i64 1"   --->   Operation 65 'alloca' 'patch_buffer_3_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%patch_buffer_3_14 = alloca i64 1"   --->   Operation 66 'alloca' 'patch_buffer_3_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%patch_buffer_3_15 = alloca i64 1"   --->   Operation 67 'alloca' 'patch_buffer_3_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%patch_buffer_4_0 = alloca i64 1"   --->   Operation 68 'alloca' 'patch_buffer_4_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%patch_buffer_4_1 = alloca i64 1"   --->   Operation 69 'alloca' 'patch_buffer_4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%patch_buffer_4_2 = alloca i64 1"   --->   Operation 70 'alloca' 'patch_buffer_4_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%patch_buffer_4_3 = alloca i64 1"   --->   Operation 71 'alloca' 'patch_buffer_4_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%patch_buffer_4_4 = alloca i64 1"   --->   Operation 72 'alloca' 'patch_buffer_4_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%patch_buffer_4_5 = alloca i64 1"   --->   Operation 73 'alloca' 'patch_buffer_4_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%patch_buffer_4_6 = alloca i64 1"   --->   Operation 74 'alloca' 'patch_buffer_4_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%patch_buffer_4_7 = alloca i64 1"   --->   Operation 75 'alloca' 'patch_buffer_4_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%patch_buffer_4_8 = alloca i64 1"   --->   Operation 76 'alloca' 'patch_buffer_4_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%patch_buffer_4_9 = alloca i64 1"   --->   Operation 77 'alloca' 'patch_buffer_4_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%patch_buffer_4_10 = alloca i64 1"   --->   Operation 78 'alloca' 'patch_buffer_4_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%patch_buffer_4_11 = alloca i64 1"   --->   Operation 79 'alloca' 'patch_buffer_4_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%patch_buffer_4_12 = alloca i64 1"   --->   Operation 80 'alloca' 'patch_buffer_4_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%patch_buffer_4_13 = alloca i64 1"   --->   Operation 81 'alloca' 'patch_buffer_4_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%patch_buffer_4_14 = alloca i64 1"   --->   Operation 82 'alloca' 'patch_buffer_4_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%patch_buffer_4_15 = alloca i64 1"   --->   Operation 83 'alloca' 'patch_buffer_4_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln365 = store i2 0, i2 %latest_patch_index_constprop" [ParticleCoverHLS/src/system.cpp:365]   --->   Operation 84 'store' 'store_ln365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln366 = store i32 0, i32 %num_patches_constprop" [ParticleCoverHLS/src/system.cpp:366]   --->   Operation 85 'store' 'store_ln366' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (0.00ns)   --->   "%call_ln376 = call void @makePatches_ShadowQuilt_fromEdges, i128 %points, i32 %num_points, i96 %patch_stream_V, i96 %patch_buffer_0_0, i96 %patch_buffer_0_1, i96 %patch_buffer_0_2, i96 %patch_buffer_0_3, i96 %patch_buffer_0_4, i96 %patch_buffer_0_5, i96 %patch_buffer_0_6, i96 %patch_buffer_0_7, i96 %patch_buffer_0_8, i96 %patch_buffer_0_9, i96 %patch_buffer_0_10, i96 %patch_buffer_0_11, i96 %patch_buffer_0_12, i96 %patch_buffer_0_13, i96 %patch_buffer_0_14, i96 %patch_buffer_0_15, i96 %patch_buffer_1_0, i96 %patch_buffer_1_1, i96 %patch_buffer_1_2, i96 %patch_buffer_1_3, i96 %patch_buffer_1_4, i96 %patch_buffer_1_5, i96 %patch_buffer_1_6, i96 %patch_buffer_1_7, i96 %patch_buffer_1_8, i96 %patch_buffer_1_9, i96 %patch_buffer_1_10, i96 %patch_buffer_1_11, i96 %patch_buffer_1_12, i96 %patch_buffer_1_13, i96 %patch_buffer_1_14, i96 %patch_buffer_1_15, i96 %patch_buffer_2_0, i96 %patch_buffer_2_1, i96 %patch_buffer_2_2, i96 %patch_buffer_2_3, i96 %patch_buffer_2_4, i96 %patch_buffer_2_5, i96 %patch_buffer_2_6, i96 %patch_buffer_2_7, i96 %patch_buffer_2_8, i96 %patch_buffer_2_9, i96 %patch_buffer_2_10, i96 %patch_buffer_2_11, i96 %patch_buffer_2_12, i96 %patch_buffer_2_13, i96 %patch_buffer_2_14, i96 %patch_buffer_2_15, i96 %patch_buffer_3_0, i96 %patch_buffer_3_1, i96 %patch_buffer_3_2, i96 %patch_buffer_3_3, i96 %patch_buffer_3_4, i96 %patch_buffer_3_5, i96 %patch_buffer_3_6, i96 %patch_buffer_3_7, i96 %patch_buffer_3_8, i96 %patch_buffer_3_9, i96 %patch_buffer_3_10, i96 %patch_buffer_3_11, i96 %patch_buffer_3_12, i96 %patch_buffer_3_13, i96 %patch_buffer_3_14, i96 %patch_buffer_3_15, i96 %patch_buffer_4_0, i96 %patch_buffer_4_1, i96 %patch_buffer_4_2, i96 %patch_buffer_4_3, i96 %patch_buffer_4_4, i96 %patch_buffer_4_5, i96 %patch_buffer_4_6, i96 %patch_buffer_4_7, i96 %patch_buffer_4_8, i96 %patch_buffer_4_9, i96 %patch_buffer_4_10, i96 %patch_buffer_4_11, i96 %patch_buffer_4_12, i96 %patch_buffer_4_13, i96 %patch_buffer_4_14, i96 %patch_buffer_4_15, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges, i2 %latest_patch_index_constprop, i32 %num_patches_constprop" [ParticleCoverHLS/src/system.cpp:376]   --->   Operation 86 'call' 'call_ln376' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 87 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %points, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %points"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_points, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num_points"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %patch_stream_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %patch_stream_V"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln376 = call void @makePatches_ShadowQuilt_fromEdges, i128 %points, i32 %num_points, i96 %patch_stream_V, i96 %patch_buffer_0_0, i96 %patch_buffer_0_1, i96 %patch_buffer_0_2, i96 %patch_buffer_0_3, i96 %patch_buffer_0_4, i96 %patch_buffer_0_5, i96 %patch_buffer_0_6, i96 %patch_buffer_0_7, i96 %patch_buffer_0_8, i96 %patch_buffer_0_9, i96 %patch_buffer_0_10, i96 %patch_buffer_0_11, i96 %patch_buffer_0_12, i96 %patch_buffer_0_13, i96 %patch_buffer_0_14, i96 %patch_buffer_0_15, i96 %patch_buffer_1_0, i96 %patch_buffer_1_1, i96 %patch_buffer_1_2, i96 %patch_buffer_1_3, i96 %patch_buffer_1_4, i96 %patch_buffer_1_5, i96 %patch_buffer_1_6, i96 %patch_buffer_1_7, i96 %patch_buffer_1_8, i96 %patch_buffer_1_9, i96 %patch_buffer_1_10, i96 %patch_buffer_1_11, i96 %patch_buffer_1_12, i96 %patch_buffer_1_13, i96 %patch_buffer_1_14, i96 %patch_buffer_1_15, i96 %patch_buffer_2_0, i96 %patch_buffer_2_1, i96 %patch_buffer_2_2, i96 %patch_buffer_2_3, i96 %patch_buffer_2_4, i96 %patch_buffer_2_5, i96 %patch_buffer_2_6, i96 %patch_buffer_2_7, i96 %patch_buffer_2_8, i96 %patch_buffer_2_9, i96 %patch_buffer_2_10, i96 %patch_buffer_2_11, i96 %patch_buffer_2_12, i96 %patch_buffer_2_13, i96 %patch_buffer_2_14, i96 %patch_buffer_2_15, i96 %patch_buffer_3_0, i96 %patch_buffer_3_1, i96 %patch_buffer_3_2, i96 %patch_buffer_3_3, i96 %patch_buffer_3_4, i96 %patch_buffer_3_5, i96 %patch_buffer_3_6, i96 %patch_buffer_3_7, i96 %patch_buffer_3_8, i96 %patch_buffer_3_9, i96 %patch_buffer_3_10, i96 %patch_buffer_3_11, i96 %patch_buffer_3_12, i96 %patch_buffer_3_13, i96 %patch_buffer_3_14, i96 %patch_buffer_3_15, i96 %patch_buffer_4_0, i96 %patch_buffer_4_1, i96 %patch_buffer_4_2, i96 %patch_buffer_4_3, i96 %patch_buffer_4_4, i96 %patch_buffer_4_5, i96 %patch_buffer_4_6, i96 %patch_buffer_4_7, i96 %patch_buffer_4_8, i96 %patch_buffer_4_9, i96 %patch_buffer_4_10, i96 %patch_buffer_4_11, i96 %patch_buffer_4_12, i96 %patch_buffer_4_13, i96 %patch_buffer_4_14, i96 %patch_buffer_4_15, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges, i2 %latest_patch_index_constprop, i32 %num_patches_constprop" [ParticleCoverHLS/src/system.cpp:376]   --->   Operation 94 'call' 'call_ln376' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%ret_ln380 = ret" [ParticleCoverHLS/src/system.cpp:380]   --->   Operation 95 'ret' 'ret_ln380' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
