

================================================================
== Vitis HLS Report for 'B_IO_L2_in_1_x0'
================================================================
* Date:           Sun Sep 18 14:02:38 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+-------+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |    max   |    min   |    max    |  min  |    max   |   Type  |
    +---------+----------+----------+-----------+-------+----------+---------+
    |    83976|  25345032|  0.280 ms|  84.475 ms|  83976|  25345032|     none|
    +---------+----------+----------+-----------+-------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------+---------+----------+-----------+-----------+-----------+-------+----------+
        |                                                                           |  Latency (cycles)  | Iteration |  Initiation Interval  |  Trip |          |
        |                                 Loop Name                                 |   min   |    max   |  Latency  |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------------------------------+---------+----------+-----------+-----------+-----------+-------+----------+
        |- B_IO_L2_in_1_x0_loop_1_B_IO_L2_in_1_x0_loop_2_B_IO_L2_in_1_x0_loop_3     |    43008|  25304064|  14 ~ 8237|          -|          -|   3072|        no|
        | + B_IO_L2_in_1_x0_loop_4                                                  |       10|        40|          5|          -|          -|  2 ~ 8|        no|
        |  ++ B_IO_L2_in_1_x0_loop_5                                                |        2|         2|          2|          1|          1|      2|       yes|
        |  ++ B_IO_L2_in_1_x0_loop_6                                                |        2|         2|          2|          1|          1|      2|       yes|
        | + B_IO_L2_in_1_x0_loop_7_B_IO_L2_in_1_x0_loop_8                           |     8192|      8192|        129|        128|        128|     64|       yes|
        | + B_IO_L2_in_1_x0_loop_12                                                 |       10|        40|          5|          -|          -|  2 ~ 8|        no|
        |  ++ B_IO_L2_in_1_x0_loop_13                                               |        2|         2|          2|          1|          1|      2|       yes|
        |  ++ B_IO_L2_in_1_x0_loop_14                                               |        2|         2|          2|          1|          1|      2|       yes|
        | + B_IO_L2_in_1_x0_loop_15_B_IO_L2_in_1_x0_loop_16                         |     8192|      8192|        129|        128|        128|     64|       yes|
        |- B_IO_L2_in_1_x0_loop_20_B_IO_L2_in_1_x0_loop_21_B_IO_L2_in_1_x0_loop_22  |    40965|     40965|         82|         80|         80|    512|       yes|
        +---------------------------------------------------------------------------+---------+----------+-----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      607|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |       16|      -|       32|       33|     -|
|Multiplexer          |        -|      -|        -|     2594|     -|
|Register             |        -|      -|     1113|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       16|      0|     1145|     3234|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        1|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------+--------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |             Module             | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+--------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |data_split_V_U    |B_IO_L2_in_0_x0_data_split_V    |        0|  32|  33|    0|     8|   32|     1|          256|
    |local_B_ping_V_U  |B_IO_L2_in_0_x0_local_B_ping_V  |        8|   0|   0|    0|     2|  256|     1|          512|
    |local_B_pong_V_U  |B_IO_L2_in_0_x0_local_B_ping_V  |        8|   0|   0|    0|     2|  256|     1|          512|
    +------------------+--------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                                |       16|  32|  33|    0|    12|  544|     3|         1280|
    +------------------+--------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_1466_fu_1205_p2            |         +|   0|  0|   9|           2|           1|
    |add_ln691_1467_fu_1288_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln691_1468_fu_1079_p2            |         +|   0|  0|   9|           2|           1|
    |add_ln691_1469_fu_1104_p2            |         +|   0|  0|  13|           6|           1|
    |add_ln691_1470_fu_929_p2             |         +|   0|  0|   9|           2|           1|
    |add_ln691_1471_fu_954_p2             |         +|   0|  0|  13|           6|           1|
    |add_ln691_1472_fu_1050_p2            |         +|   0|  0|   9|           2|           1|
    |add_ln691_1473_fu_1032_p2            |         +|   0|  0|   9|           2|           1|
    |add_ln691_1474_fu_978_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln691_1475_fu_900_p2             |         +|   0|  0|   9|           2|           1|
    |add_ln691_1476_fu_882_p2             |         +|   0|  0|   9|           2|           1|
    |add_ln691_fu_800_p2                  |         +|   0|  0|  10|           3|           1|
    |add_ln890_253_fu_1193_p2             |         +|   0|  0|  17|          10|           1|
    |add_ln890_254_fu_1067_p2             |         +|   0|  0|  14|           7|           1|
    |add_ln890_255_fu_917_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln890_256_fu_996_p2              |         +|   0|  0|  18|          11|           1|
    |add_ln890_257_fu_727_p2              |         +|   0|  0|  19|          12|           1|
    |add_ln890_fu_1230_p2                 |         +|   0|  0|  17|          10|           1|
    |c3_95_fu_1044_p2                     |         +|   0|  0|  12|           4|           1|
    |c3_96_fu_894_p2                      |         +|   0|  0|  12|           4|           1|
    |add_i_i611_cast_fu_741_p2            |         -|   0|  0|  13|           6|           6|
    |add_i_i611_cast_mid1_fu_837_p2       |         -|   0|  0|  13|           6|           6|
    |and_ln1319_1_fu_794_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln1319_fu_776_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln1320_fu_823_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln890_fu_1260_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage100_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_11001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp5_stage0_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp5_stage100_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp6_stage11_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp6_stage1_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_state100_pp2_stage90_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state145_pp4_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_block_state147_pp5_stage1_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state281_pp6_stage6_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state356_pp6_stage1_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp1_stage0_iter1     |       and|   0|  0|   2|           1|           1|
    |icmp_ln1321_fu_788_p2                |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln1332_fu_876_p2                |      icmp|   0|  0|   9|           4|           1|
    |icmp_ln1399_fu_1026_p2               |      icmp|   0|  0|   9|           4|           1|
    |icmp_ln886_26_fu_871_p2              |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln886_fu_1021_p2                |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln890162_fu_753_p2              |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln890_1456_fu_1199_p2           |      icmp|   0|  0|  11|          10|          11|
    |icmp_ln890_1457_fu_1211_p2           |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln890_1458_fu_1254_p2           |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1459_fu_1073_p2           |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln890_1460_fu_1056_p2           |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_1461_fu_1038_p2           |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_1462_fu_923_p2            |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln890_1463_fu_906_p2            |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_1464_fu_888_p2            |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_1465_fu_1085_p2           |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_1466_fu_935_p2            |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_fu_747_p2                 |      icmp|   0|  0|  12|          12|          12|
    |ap_block_state1                      |        or|   0|  0|   2|           1|           1|
    |ap_block_state142_pp3_stage0_iter1   |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter1     |        or|   0|  0|   2|           1|           1|
    |or_ln1319_fu_766_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln1320_1_fu_818_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln1320_fu_806_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln1473_fu_1266_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln691_fu_984_p2                   |        or|   0|  0|   2|           1|           1|
    |c2_V_80_fu_988_p3                    |    select|   0|  0|   8|           1|           1|
    |select_ln1319_1_fu_782_p3            |    select|   0|  0|   6|           1|           6|
    |select_ln1319_fu_759_p3              |    select|   0|  0|   3|           1|           1|
    |select_ln1320_fu_843_p3              |    select|   0|  0|   6|           1|           6|
    |select_ln1473_fu_1271_p3             |    select|   0|  0|   4|           1|           1|
    |select_ln691_39_fu_960_p3            |    select|   0|  0|   6|           1|           1|
    |select_ln691_fu_1110_p3              |    select|   0|  0|   6|           1|           1|
    |select_ln890_292_fu_1217_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln890_293_fu_1236_p3          |    select|   0|  0|  10|           1|           1|
    |select_ln890_294_fu_1091_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln890_295_fu_941_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln890_296_fu_1002_p3          |    select|   0|  0|  11|           1|           1|
    |select_ln890_fu_851_p3               |    select|   0|  0|   3|           1|           3|
    |ap_enable_pp0                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp5                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp6                        |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1              |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1              |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1              |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1              |       xor|   0|  0|   2|           2|           1|
    |arb_fu_973_p2                        |       xor|   0|  0|   2|           2|           1|
    |xor_ln1319_fu_771_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln1320_fu_812_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln890_fu_1249_p2                 |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0| 607|         288|         225|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+------+-----------+-----+-----------+
    |                    Name                   |  LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                                  |  1850|        350|    1|        350|
    |ap_done                                    |     9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |    14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                    |    14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1                    |     9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                    |    14|          3|    1|          3|
    |ap_enable_reg_pp4_iter1                    |    14|          3|    1|          3|
    |ap_enable_reg_pp5_iter1                    |     9|          2|    1|          2|
    |ap_enable_reg_pp6_iter1                    |     9|          2|    1|          2|
    |ap_phi_mux_c4_V_81_phi_fu_454_p4           |     9|          2|    2|          4|
    |ap_phi_mux_c4_V_phi_fu_522_p4              |     9|          2|    2|          4|
    |ap_phi_mux_c5_V_119_phi_fu_545_p4          |     9|          2|    2|          4|
    |ap_phi_mux_c5_V_120_phi_fu_477_p4          |     9|          2|    2|          4|
    |ap_phi_mux_c5_V_phi_fu_578_p4              |     9|          2|    2|          4|
    |ap_phi_mux_c6_V_135_phi_fu_488_p4          |     9|          2|    6|         12|
    |ap_phi_mux_c6_V_phi_fu_556_p4              |     9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten45_phi_fu_589_p4  |     9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten58_phi_fu_567_p4  |     9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten9_phi_fu_534_p4   |     9|          2|    7|         14|
    |ap_phi_mux_indvar_flatten_phi_fu_466_p4    |     9|          2|    7|         14|
    |arb_30_reg_403                             |     9|          2|    1|          2|
    |c1_V_reg_377                               |     9|          2|    3|          6|
    |c2_V_reg_415                               |     9|          2|    8|         16|
    |c3_94_reg_427                              |     9|          2|    4|          8|
    |c3_reg_495                                 |     9|          2|    4|          8|
    |c4_V_80_reg_507                            |     9|          2|    2|          4|
    |c4_V_81_reg_450                            |     9|          2|    2|          4|
    |c4_V_82_reg_439                            |     9|          2|    2|          4|
    |c4_V_reg_518                               |     9|          2|    2|          4|
    |c5_V_119_reg_541                           |     9|          2|    2|          4|
    |c5_V_120_reg_473                           |     9|          2|    2|          4|
    |c5_V_reg_574                               |     9|          2|    2|          4|
    |c6_V_135_reg_484                           |     9|          2|    6|         12|
    |c6_V_reg_552                               |     9|          2|    6|         12|
    |c7_V_reg_596                               |     9|          2|    4|          8|
    |data_split_V_address0                      |    59|         11|    3|         33|
    |data_split_V_address1                      |    54|         10|    3|         30|
    |data_split_V_d0                            |    54|         10|   32|        320|
    |data_split_V_d1                            |    54|         10|   32|        320|
    |fifo_B_B_IO_L2_in_1_x010_blk_n             |     9|          2|    1|          2|
    |fifo_B_B_IO_L2_in_2_x011_blk_n             |     9|          2|    1|          2|
    |fifo_B_PE_0_1_x066_blk_n                   |     9|          2|    1|          2|
    |fifo_B_PE_0_1_x066_din                     |   102|         21|   32|        672|
    |indvar_flatten17_reg_365                   |     9|          2|   11|         22|
    |indvar_flatten37_reg_354                   |     9|          2|   12|         24|
    |indvar_flatten45_reg_585                   |     9|          2|   10|         20|
    |indvar_flatten58_reg_563                   |     9|          2|   10|         20|
    |indvar_flatten9_reg_530                    |     9|          2|    7|         14|
    |indvar_flatten_reg_462                     |     9|          2|    7|         14|
    |local_B_ping_V_address0                    |    14|          3|    1|          3|
    +-------------------------------------------+------+-----------+-----+-----------+
    |Total                                      |  2594|        505|  278|       2080|
    +-------------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+-----+----+-----+-----------+
    |                  Name                  |  FF | LUT| Bits| Const Bits|
    +----------------------------------------+-----+----+-----+-----------+
    |add_i_i611_cast_reg_1298                |    3|   0|    6|          3|
    |add_ln691_1472_reg_1496                 |    2|   0|    2|          0|
    |add_ln691_1475_reg_1417                 |    2|   0|    2|          0|
    |add_ln890_253_reg_1569                  |   10|   0|   10|          0|
    |add_ln890_254_reg_1505                  |    7|   0|    7|          0|
    |add_ln890_255_reg_1426                  |    7|   0|    7|          0|
    |add_ln890_257_reg_1293                  |   12|   0|   12|          0|
    |and_ln1319_1_reg_1366                   |    1|   0|    1|          0|
    |and_ln1320_reg_1375                     |    1|   0|    1|          0|
    |ap_CS_fsm                               |  349|   0|  349|          0|
    |ap_done_reg                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1                 |    1|   0|    1|          0|
    |arb_30_reg_403                          |    1|   0|    1|          0|
    |c1_V_reg_377                            |    3|   0|    3|          0|
    |c2_V_reg_415                            |    8|   0|    8|          0|
    |c3_94_reg_427                           |    4|   0|    4|          0|
    |c3_reg_495                              |    4|   0|    4|          0|
    |c4_V_80_reg_507                         |    2|   0|    2|          0|
    |c4_V_81_reg_450                         |    2|   0|    2|          0|
    |c4_V_82_reg_439                         |    2|   0|    2|          0|
    |c4_V_reg_518                            |    2|   0|    2|          0|
    |c5_V_119_reg_541                        |    2|   0|    2|          0|
    |c5_V_120_reg_473                        |    2|   0|    2|          0|
    |c5_V_reg_574                            |    2|   0|    2|          0|
    |c6_V_135_reg_484                        |    6|   0|    6|          0|
    |c6_V_reg_552                            |    6|   0|    6|          0|
    |c7_V_reg_596                            |    4|   0|    4|          0|
    |data_split_V_addr_reg_1610              |    3|   0|    3|          0|
    |icmp_ln890162_reg_1307                  |    1|   0|    1|          0|
    |icmp_ln890_1456_reg_1574                |    1|   0|    1|          0|
    |icmp_ln890_1456_reg_1574_pp6_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln890_1457_reg_1578                |    1|   0|    1|          0|
    |icmp_ln890_1459_reg_1510                |    1|   0|    1|          0|
    |icmp_ln890_1460_reg_1501                |    1|   0|    1|          0|
    |icmp_ln890_1461_reg_1487                |    1|   0|    1|          0|
    |icmp_ln890_1462_reg_1431                |    1|   0|    1|          0|
    |icmp_ln890_1463_reg_1422                |    1|   0|    1|          0|
    |icmp_ln890_1464_reg_1408                |    1|   0|    1|          0|
    |indvar_flatten17_reg_365                |   11|   0|   11|          0|
    |indvar_flatten37_reg_354                |   12|   0|   12|          0|
    |indvar_flatten45_reg_585                |   10|   0|   10|          0|
    |indvar_flatten58_reg_563                |   10|   0|   10|          0|
    |indvar_flatten9_reg_530                 |    7|   0|    7|          0|
    |indvar_flatten_reg_462                  |    7|   0|    7|          0|
    |intra_trans_en_reg_389                  |    1|   0|    1|          0|
    |or_ln1320_reg_1371                      |    1|   0|    1|          0|
    |p_Result_4584_0_0_1_reg_1534            |   32|   0|   32|          0|
    |p_Result_4584_0_0_2_reg_1539            |   32|   0|   32|          0|
    |p_Result_4584_0_0_3_reg_1544            |   32|   0|   32|          0|
    |p_Result_4584_0_0_4_reg_1549            |   32|   0|   32|          0|
    |p_Result_4584_0_0_5_reg_1554            |   32|   0|   32|          0|
    |p_Result_4584_0_0_6_reg_1559            |   32|   0|   32|          0|
    |p_Result_4584_0_0_7_reg_1564            |   32|   0|   32|          0|
    |reg_678                                 |   32|   0|   32|          0|
    |reg_685                                 |   32|   0|   32|          0|
    |reg_692                                 |   32|   0|   32|          0|
    |reg_699                                 |   32|   0|   32|          0|
    |reg_706                                 |   32|   0|   32|          0|
    |reg_713                                 |   32|   0|   32|          0|
    |reg_720                                 |   32|   0|   32|          0|
    |select_ln1320_reg_1380                  |    3|   0|    6|          3|
    |select_ln1473_reg_1605                  |    4|   0|    4|          0|
    |select_ln691_39_reg_1445                |    6|   0|    6|          0|
    |select_ln691_reg_1524                   |    6|   0|    6|          0|
    |select_ln890_292_reg_1584               |    2|   0|    2|          0|
    |select_ln890_293_reg_1594               |   10|   0|   10|          0|
    |select_ln890_294_reg_1514               |    2|   0|    2|          0|
    |select_ln890_295_reg_1435               |    2|   0|    2|          0|
    |select_ln890_reg_1386                   |    3|   0|    3|          0|
    |trunc_ln674_80_reg_1529                 |   32|   0|   32|          0|
    |trunc_ln674_81_reg_1450                 |   32|   0|   32|          0|
    |trunc_ln674_reg_1599                    |   32|   0|   32|          0|
    +----------------------------------------+-----+----+-----+-----------+
    |Total                                   | 1113|   0| 1119|          6|
    +----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|           B_IO_L2_in_1_x0|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|           B_IO_L2_in_1_x0|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|           B_IO_L2_in_1_x0|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|           B_IO_L2_in_1_x0|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|           B_IO_L2_in_1_x0|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|           B_IO_L2_in_1_x0|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|           B_IO_L2_in_1_x0|  return value|
|fifo_B_B_IO_L2_in_1_x010_dout     |   in|  256|     ap_fifo|  fifo_B_B_IO_L2_in_1_x010|       pointer|
|fifo_B_B_IO_L2_in_1_x010_empty_n  |   in|    1|     ap_fifo|  fifo_B_B_IO_L2_in_1_x010|       pointer|
|fifo_B_B_IO_L2_in_1_x010_read     |  out|    1|     ap_fifo|  fifo_B_B_IO_L2_in_1_x010|       pointer|
|fifo_B_B_IO_L2_in_2_x011_din      |  out|  256|     ap_fifo|  fifo_B_B_IO_L2_in_2_x011|       pointer|
|fifo_B_B_IO_L2_in_2_x011_full_n   |   in|    1|     ap_fifo|  fifo_B_B_IO_L2_in_2_x011|       pointer|
|fifo_B_B_IO_L2_in_2_x011_write    |  out|    1|     ap_fifo|  fifo_B_B_IO_L2_in_2_x011|       pointer|
|fifo_B_PE_0_1_x066_din            |  out|   32|     ap_fifo|        fifo_B_PE_0_1_x066|       pointer|
|fifo_B_PE_0_1_x066_full_n         |   in|    1|     ap_fifo|        fifo_B_PE_0_1_x066|       pointer|
|fifo_B_PE_0_1_x066_write          |  out|    1|     ap_fifo|        fifo_B_PE_0_1_x066|       pointer|
+----------------------------------+-----+-----+------------+--------------------------+--------------+

