Timing Analyzer report for Microcomputer
Tue Sep 10 11:02:10 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'T80s:cpu1|IORQ_n'
 13. Slow 1200mV 85C Model Setup: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'T80s:cpu1|IORQ_n'
 15. Slow 1200mV 85C Model Hold: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Recovery: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Removal: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'T80s:cpu1|IORQ_n'
 26. Slow 1200mV 0C Model Setup: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Hold: 'T80s:cpu1|IORQ_n'
 28. Slow 1200mV 0C Model Hold: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Recovery: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Removal: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'T80s:cpu1|IORQ_n'
 38. Fast 1200mV 0C Model Setup: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 39. Fast 1200mV 0C Model Hold: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 40. Fast 1200mV 0C Model Hold: 'T80s:cpu1|IORQ_n'
 41. Fast 1200mV 0C Model Recovery: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Removal: 'clocks|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Recovery Transfers
 53. Removal Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths Summary
 57. Clock Status Summary
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Unconstrained Input Ports
 61. Unconstrained Output Ports
 62. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Microcomputer                                       ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6F17C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.23        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  10.9%      ;
;     Processor 3            ;   6.8%      ;
;     Processor 4            ;   5.7%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; Clock Name                                         ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                               ; Targets                                                ;
+----------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 135.625 ; 7.37 MHz   ; 0.000 ; 67.812 ; 50.00      ; 217       ; 32          ;       ;        ;           ;            ; false    ; i_clk  ; clocks|altpll_component|auto_generated|pll1|inclk[0] ; { clocks|altpll_component|auto_generated|pll1|clk[0] } ;
; i_clk                                              ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { i_clk }                                              ;
; T80s:cpu1|IORQ_n                                   ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { T80s:cpu1|IORQ_n }                                   ;
+----------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+-----------+-----------------+----------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                         ; Note ;
+-----------+-----------------+----------------------------------------------------+------+
; 38.25 MHz ; 38.25 MHz       ; clocks|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 81.94 MHz ; 81.94 MHz       ; T80s:cpu1|IORQ_n                                   ;      ;
+-----------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; T80s:cpu1|IORQ_n                                   ; -9.907 ; -177.486      ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; -7.655 ; -318.863      ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; T80s:cpu1|IORQ_n                                   ; 0.045 ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.435 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                      ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; -3.210 ; -82.210       ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                      ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; 2.034 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; T80s:cpu1|IORQ_n                                   ; -3.201 ; -155.601      ;
; i_clk                                              ; 9.934  ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.510 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'T80s:cpu1|IORQ_n'                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; -9.907 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.909     ; 9.046      ;
; -9.776 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.909     ; 8.915      ;
; -9.697 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.234     ; 8.464      ;
; -9.587 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.909     ; 8.726      ;
; -9.575 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 8.347      ;
; -9.575 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 8.347      ;
; -9.573 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 8.345      ;
; -9.573 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 8.345      ;
; -9.570 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 8.342      ;
; -9.570 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.909     ; 8.709      ;
; -9.566 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 8.338      ;
; -9.566 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.234     ; 8.333      ;
; -9.523 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 8.295      ;
; -9.463 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.909     ; 8.602      ;
; -9.444 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 8.216      ;
; -9.444 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 8.216      ;
; -9.442 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 8.214      ;
; -9.442 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 8.214      ;
; -9.439 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 8.211      ;
; -9.435 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 8.207      ;
; -9.392 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 8.164      ;
; -9.261 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.234     ; 8.028      ;
; -9.255 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 8.027      ;
; -9.255 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 8.027      ;
; -9.253 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 8.025      ;
; -9.253 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 8.025      ;
; -9.250 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 8.022      ;
; -9.246 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 8.018      ;
; -9.238 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 8.010      ;
; -9.238 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 8.010      ;
; -9.236 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 8.008      ;
; -9.236 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 8.008      ;
; -9.233 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 8.005      ;
; -9.229 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 8.001      ;
; -9.195 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.909     ; 8.334      ;
; -9.131 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 7.903      ;
; -9.131 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 7.903      ;
; -9.129 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 7.901      ;
; -9.129 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 7.901      ;
; -9.126 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 7.898      ;
; -9.122 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 7.894      ;
; -9.087 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 7.859      ;
; -9.015 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.234     ; 7.782      ;
; -8.891 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.234     ; 7.658      ;
; -8.886 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.234     ; 7.653      ;
; -8.863 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 7.635      ;
; -8.863 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 7.635      ;
; -8.861 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 7.633      ;
; -8.861 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 7.633      ;
; -8.858 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 7.630      ;
; -8.854 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 7.626      ;
; -8.841 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 7.613      ;
; -8.717 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 7.489      ;
; -8.712 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.229     ; 7.484      ;
; -6.939 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[1]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.547     ; 5.393      ;
; -6.621 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[5]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.547     ; 5.075      ;
; -6.620 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[4]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.547     ; 5.074      ;
; -6.536 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[6]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.547     ; 4.990      ;
; -6.391 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.548     ; 4.844      ;
; -6.383 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.485      ; 9.914      ;
; -6.316 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.480      ; 9.842      ;
; -6.235 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[3]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.548     ; 4.688      ;
; -6.220 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[2]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.548     ; 4.673      ;
; -6.165 ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.820      ; 10.016     ;
; -6.149 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[6]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.481      ; 9.676      ;
; -6.148 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[5]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.481      ; 9.675      ;
; -6.147 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[4]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.481      ; 9.674      ;
; -6.133 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[3]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.480      ; 9.659      ;
; -6.132 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[2]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.480      ; 9.658      ;
; -6.116 ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.820      ; 9.967      ;
; -6.111 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.820      ; 9.962      ;
; -6.089 ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.820      ; 9.940      ;
; -6.044 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.820      ; 9.895      ;
; -6.044 ; bufferedUART:io1|rxInPointer[2]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.820      ; 9.895      ;
; -6.003 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[1]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.481      ; 9.530      ;
; -5.911 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.805      ; 9.809      ;
; -5.906 ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.495      ; 9.385      ;
; -5.884 ; bufferedUART:io1|txByteSent                                                                               ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.498      ; 9.366      ;
; -5.851 ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.495      ; 9.330      ;
; -5.834 ; bufferedUART:io1|rxInPointer[2]                                                                           ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.495      ; 9.313      ;
; -5.834 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.543     ; 4.292      ;
; -5.828 ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.500      ; 9.312      ;
; -5.828 ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.500      ; 9.312      ;
; -5.826 ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.500      ; 9.310      ;
; -5.826 ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.500      ; 9.310      ;
; -5.823 ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.500      ; 9.307      ;
; -5.819 ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.500      ; 9.303      ;
; -5.784 ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.500      ; 9.268      ;
; -5.784 ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.500      ; 9.268      ;
; -5.782 ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.500      ; 9.266      ;
; -5.782 ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.500      ; 9.266      ;
; -5.779 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.500      ; 9.263      ;
; -5.779 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.500      ; 9.263      ;
; -5.779 ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.500      ; 9.263      ;
; -5.777 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.500      ; 9.261      ;
; -5.777 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.500      ; 9.261      ;
; -5.775 ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.500      ; 9.259      ;
; -5.774 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.500      ; 9.258      ;
; -5.770 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.500      ; 9.254      ;
; -5.757 ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.500      ; 9.241      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                              ;
+--------+-----------------------------------+----------------------------------+------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                          ; Launch Clock     ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------+------------------+----------------------------------------------------+--------------+------------+------------+
; -7.655 ; bufferedUART:io1|dataOut[7]       ; T80s:cpu1|T80:u0|IR[7]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.705     ; 2.026      ;
; -7.622 ; bufferedUART:io1|dataOut[7]       ; T80s:cpu1|DI_Reg[7]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -6.213     ; 1.485      ;
; -7.587 ; bufferedUART:io1|dataOut[6]       ; T80s:cpu1|T80:u0|IR[6]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.726     ; 1.937      ;
; -7.393 ; bufferedUART:io1|dataOut[6]       ; T80s:cpu1|DI_Reg[6]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.740     ; 1.729      ;
; -7.306 ; bufferedUART:io1|dataOut[4]       ; T80s:cpu1|T80:u0|IR[4]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.726     ; 1.656      ;
; -7.273 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[0]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.459     ; 2.827      ;
; -7.273 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[1]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.459     ; 2.827      ;
; -7.273 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[2]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.459     ; 2.827      ;
; -7.273 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[3]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.459     ; 2.827      ;
; -7.273 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[4]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.459     ; 2.827      ;
; -7.273 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[5]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.459     ; 2.827      ;
; -7.273 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[6]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.459     ; 2.827      ;
; -7.228 ; bufferedUART:io1|dataOut[3]       ; T80s:cpu1|DI_Reg[3]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.746     ; 1.558      ;
; -7.187 ; bufferedUART:io1|dataOut[3]       ; T80s:cpu1|T80:u0|IR[3]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.705     ; 1.558      ;
; -7.186 ; bufferedUART:io1|dataOut[0]       ; T80s:cpu1|DI_Reg[0]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.780     ; 1.482      ;
; -7.147 ; bufferedUART:io1|dataOut[5]       ; T80s:cpu1|T80:u0|IR[5]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.726     ; 1.497      ;
; -6.950 ; bufferedUART:io1|dataOut[4]       ; T80s:cpu1|DI_Reg[4]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.765     ; 1.261      ;
; -6.947 ; bufferedUART:io1|dataOut[1]       ; T80s:cpu1|T80:u0|IR[1]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.726     ; 1.297      ;
; -6.938 ; bufferedUART:io1|dataOut[2]       ; T80s:cpu1|DI_Reg[2]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.746     ; 1.268      ;
; -6.902 ; bufferedUART:io1|dataOut[2]       ; T80s:cpu1|T80:u0|IR[2]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.705     ; 1.273      ;
; -6.862 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[7]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.457     ; 2.418      ;
; -6.817 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.457     ; 2.373      ;
; -6.817 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.457     ; 2.373      ;
; -6.817 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.457     ; 2.373      ;
; -6.817 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.457     ; 2.373      ;
; -6.817 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.457     ; 2.373      ;
; -6.817 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.457     ; 2.373      ;
; -6.779 ; bufferedUART:io1|dataOut[0]       ; T80s:cpu1|T80:u0|IR[0]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.780     ; 1.075      ;
; -6.771 ; bufferedUART:io1|dataOut[5]       ; T80s:cpu1|DI_Reg[5]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.765     ; 1.082      ;
; -6.756 ; bufferedUART:io1|dataOut[1]       ; T80s:cpu1|DI_Reg[1]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.740     ; 1.092      ;
; -6.458 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txd             ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -3.997     ; 2.474      ;
; -6.452 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.457     ; 2.008      ;
; -6.446 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.457     ; 2.002      ;
; -6.382 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.459     ; 1.936      ;
; -6.382 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.459     ; 1.936      ;
; -6.168 ; bufferedUART:io1|txByteLatch[7]   ; bufferedUART:io1|txBuffer[7]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.454     ; 1.727      ;
; -5.847 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.454     ; 1.406      ;
; -5.845 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.454     ; 1.404      ;
; -5.837 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.454     ; 1.396      ;
; -5.784 ; bufferedUART:io1|txByteLatch[6]   ; bufferedUART:io1|txBuffer[6]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.452     ; 1.345      ;
; -5.775 ; bufferedUART:io1|txByteLatch[5]   ; bufferedUART:io1|txBuffer[5]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.452     ; 1.336      ;
; -5.522 ; bufferedUART:io1|txByteLatch[4]   ; bufferedUART:io1|txBuffer[4]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.456     ; 1.079      ;
; -5.521 ; bufferedUART:io1|txByteLatch[0]   ; bufferedUART:io1|txBuffer[0]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.456     ; 1.078      ;
; -5.494 ; bufferedUART:io1|txByteLatch[3]   ; bufferedUART:io1|txBuffer[3]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.456     ; 1.051      ;
; -5.491 ; bufferedUART:io1|txByteLatch[2]   ; bufferedUART:io1|txBuffer[2]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.456     ; 1.048      ;
; -5.489 ; bufferedUART:io1|txByteLatch[1]   ; bufferedUART:io1|txBuffer[1]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.456     ; 1.046      ;
; -5.399 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.454     ; 0.958      ;
; -5.098 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[0]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.697     ; 3.477      ;
; -4.906 ; sd_controller:sd1|host_write_flag ; T80s:cpu1|T80:u0|IR[7]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.186     ; 2.796      ;
; -4.903 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[1]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.647     ; 3.332      ;
; -4.881 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[5]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.647     ; 3.310      ;
; -4.856 ; sd_controller:sd1|host_write_flag ; T80s:cpu1|DI_Reg[7]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.694     ; 2.238      ;
; -4.828 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[7]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.472      ; 5.637      ;
; -4.816 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[7]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.472      ; 5.625      ;
; -4.778 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[7]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.036     ; 5.079      ;
; -4.772 ; n_RomActive                       ; T80s:cpu1|DI_Reg[0]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.697     ; 3.151      ;
; -4.766 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[7]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.036     ; 5.067      ;
; -4.710 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[2]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.627     ; 3.159      ;
; -4.708 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[3]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.627     ; 3.157      ;
; -4.692 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[4]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.647     ; 3.121      ;
; -4.625 ; n_RomActive                       ; T80s:cpu1|DI_Reg[7]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.135     ; 2.566      ;
; -4.507 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[0]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.402      ; 5.246      ;
; -4.505 ; n_RomActive                       ; T80s:cpu1|DI_Reg[5]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.686     ; 2.895      ;
; -4.441 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[0]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.402      ; 5.180      ;
; -4.419 ; n_RomActive                       ; T80s:cpu1|DI_Reg[6]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.661     ; 2.834      ;
; -4.354 ; n_RomActive                       ; T80s:cpu1|DI_Reg[3]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.668     ; 2.762      ;
; -4.353 ; n_RomActive                       ; T80s:cpu1|DI_Reg[2]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.668     ; 2.761      ;
; -4.336 ; n_RomActive                       ; T80s:cpu1|DI_Reg[4]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.686     ; 2.726      ;
; -4.317 ; n_RomActive                       ; T80s:cpu1|DI_Reg[1]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.661     ; 2.732      ;
; -4.312 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[1]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.452      ; 5.101      ;
; -4.312 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[1]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.452      ; 5.101      ;
; -4.290 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[5]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.452      ; 5.079      ;
; -4.214 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[5]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.452      ; 5.003      ;
; -4.181 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[0]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.402      ; 4.920      ;
; -4.151 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[3]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.472      ; 4.960      ;
; -4.151 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[2]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.472      ; 4.960      ;
; -4.135 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[4]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.452      ; 4.924      ;
; -4.119 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[2]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.472      ; 4.928      ;
; -4.117 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[3]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.472      ; 4.926      ;
; -4.101 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[4]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.452      ; 4.890      ;
; -4.053 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[0]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.402      ; 4.792      ;
; -3.955 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[6]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.452      ; 4.744      ;
; -3.934 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[6]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.647     ; 2.363      ;
; -3.914 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[5]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.413      ; 4.664      ;
; -3.911 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[7]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.627     ; 2.360      ;
; -3.867 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[6]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.452      ; 4.656      ;
; -3.858 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[5]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.413      ; 4.608      ;
; -3.797 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[3]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.431      ; 4.565      ;
; -3.796 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[2]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.431      ; 4.564      ;
; -3.779 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[4]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.413      ; 4.529      ;
; -3.761 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[6]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.438      ; 4.536      ;
; -3.760 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[1]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.438      ; 4.535      ;
; -3.744 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[3]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.431      ; 4.512      ;
; -3.744 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[2]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.431      ; 4.512      ;
; -3.726 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[4]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.413      ; 4.476      ;
; -3.701 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[1]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.438      ; 4.476      ;
; -3.673 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[6]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.438      ; 4.448      ;
; -3.266 ; T80s:cpu1|IORQ_n                  ; bufferedUART:io1|rxInPointer[5]  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.045     ; 3.495      ;
; -3.266 ; T80s:cpu1|IORQ_n                  ; bufferedUART:io1|rxInPointer[4]  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.045     ; 3.495      ;
; -3.266 ; T80s:cpu1|IORQ_n                  ; bufferedUART:io1|rxInPointer[2]  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.045     ; 3.495      ;
+--------+-----------------------------------+----------------------------------+------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'T80s:cpu1|IORQ_n'                                                                                                                                                                                                                         ;
+-------+-----------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; 0.045 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|dataOut[1]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; -0.500       ; 1.969      ; 1.746      ;
; 0.404 ; bufferedUART:io1|controlReg[7]    ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; -0.500       ; 1.971      ; 2.107      ;
; 0.453 ; bufferedUART:io1|rxReadPointer[0] ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:io1|rxReadPointer[1] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:io1|rxReadPointer[2] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 0.746      ;
; 0.485 ; n_RomActive                       ; n_RomActive                                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|host_write_flag                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.049      ; 0.746      ;
; 0.967 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.395      ; 1.616      ;
; 1.216 ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.395      ; 1.865      ;
; 1.353 ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.227      ; 7.800      ;
; 1.383 ; bufferedUART:io1|rxReadPointer[2] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.395      ; 2.032      ;
; 1.413 ; bufferedUART:io1|rxReadPointer[0] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.395      ; 2.062      ;
; 1.422 ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.227      ; 7.869      ;
; 1.449 ; bufferedUART:io1|rxReadPointer[1] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.395      ; 2.098      ;
; 1.456 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 1.749      ;
; 1.456 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 1.749      ;
; 1.456 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 1.749      ;
; 1.499 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.395      ; 2.148      ;
; 1.514 ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.222      ; 7.956      ;
; 1.514 ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.227      ; 7.961      ;
; 1.537 ; bufferedUART:io1|txByteSent       ; bufferedUART:io1|txByteWritten                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 4.454      ; 6.211      ;
; 1.574 ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.227      ; 8.021      ;
; 1.583 ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.222      ; 8.025      ;
; 1.598 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 1.891      ;
; 1.598 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 1.891      ;
; 1.598 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 1.891      ;
; 1.607 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 1.900      ;
; 1.609 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 1.902      ;
; 1.630 ; bufferedUART:io1|rxInPointer[2]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.227      ; 8.077      ;
; 1.675 ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.222      ; 8.117      ;
; 1.686 ; bufferedUART:io1|txByteSent       ; bufferedUART:io1|dataOut[1]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.226      ; 8.132      ;
; 1.694 ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.227      ; 8.141      ;
; 1.694 ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 1.987      ;
; 1.694 ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 1.987      ;
; 1.694 ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 1.987      ;
; 1.714 ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.162      ;
; 1.719 ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.167      ;
; 1.722 ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.170      ;
; 1.722 ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.170      ;
; 1.724 ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.172      ;
; 1.724 ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.172      ;
; 1.725 ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.173      ;
; 1.730 ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.178      ;
; 1.733 ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.181      ;
; 1.733 ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.181      ;
; 1.734 ; bufferedUART:io1|rxInPointer[2]   ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.182      ;
; 1.735 ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.222      ; 8.177      ;
; 1.735 ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.183      ;
; 1.735 ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.183      ;
; 1.739 ; bufferedUART:io1|rxInPointer[2]   ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.187      ;
; 1.742 ; bufferedUART:io1|rxInPointer[2]   ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.190      ;
; 1.742 ; bufferedUART:io1|rxInPointer[2]   ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.190      ;
; 1.744 ; bufferedUART:io1|rxInPointer[2]   ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.192      ;
; 1.744 ; bufferedUART:io1|rxInPointer[2]   ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.192      ;
; 1.749 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 2.042      ;
; 1.751 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 2.044      ;
; 1.768 ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 6.214      ; 8.264      ;
; 1.773 ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 6.214      ; 8.269      ;
; 1.774 ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.222      ;
; 1.776 ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 6.214      ; 8.272      ;
; 1.776 ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 6.214      ; 8.272      ;
; 1.778 ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 6.214      ; 8.274      ;
; 1.778 ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 6.214      ; 8.274      ;
; 1.779 ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.227      ;
; 1.782 ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.230      ;
; 1.782 ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.230      ;
; 1.784 ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.232      ;
; 1.784 ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.232      ;
; 1.791 ; bufferedUART:io1|rxInPointer[2]   ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.222      ; 8.233      ;
; 1.793 ; T80s:cpu1|T80:u0|DO[0]            ; bufferedUART:io1|txByteLatch[0]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.415      ; 6.490      ;
; 1.794 ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.242      ;
; 1.798 ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.246      ;
; 1.799 ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.247      ;
; 1.802 ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.250      ;
; 1.802 ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.250      ;
; 1.803 ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.251      ;
; 1.804 ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.252      ;
; 1.804 ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.252      ;
; 1.806 ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.254      ;
; 1.806 ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.254      ;
; 1.808 ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.256      ;
; 1.808 ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.228      ; 8.256      ;
; 1.823 ; bufferedUART:io1|txByteSent       ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.225      ; 8.268      ;
; 1.828 ; T80s:cpu1|T80:u0|A[7]             ; n_RomActive                                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.134      ; 4.244      ;
; 1.834 ; bufferedUART:io1|rxReadPointer[1] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 2.127      ;
; 1.845 ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 2.138      ;
; 1.847 ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 2.140      ;
; 1.855 ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 6.222      ; 8.297      ;
; 1.855 ; bufferedUART:io1|rxReadPointer[0] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 2.148      ;
; 1.855 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|host_write_flag                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.692      ; 4.829      ;
; 1.856 ; bufferedUART:io1|rxReadPointer[0] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 2.149      ;
; 1.861 ; bufferedUART:io1|rxReadPointer[2] ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 2.154      ;
; 1.861 ; bufferedUART:io1|rxReadPointer[2] ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 2.154      ;
; 1.861 ; bufferedUART:io1|rxReadPointer[2] ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.081      ; 2.154      ;
; 1.873 ; T80s:cpu1|T80:u0|DO[6]            ; bufferedUART:io1|txByteLatch[6]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.412      ; 6.567      ;
; 1.873 ; T80s:cpu1|T80:u0|DO[6]            ; bufferedUART:io1|controlReg[6]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 4.412      ; 6.567      ;
; 1.877 ; T80s:cpu1|T80:u0|A[6]             ; n_RomActive                                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.133      ; 4.292      ;
+-------+-----------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.435 ; bufferedUART:io1|txd                                                                     ; bufferedUART:io1|txd                                                                                      ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.451 ; bufferedUART:io1|rxInPointer[0]                                                          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.202      ;
; 0.452 ; T80s:cpu1|T80:u0|MCycle[0]                                                               ; T80s:cpu1|T80:u0|MCycle[0]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; T80s:cpu1|T80:u0|TState[1]                                                               ; T80s:cpu1|T80:u0|TState[1]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; T80s:cpu1|T80:u0|TState[2]                                                               ; T80s:cpu1|T80:u0|TState[2]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; T80s:cpu1|T80:u0|PC[0]                                                                   ; T80s:cpu1|T80:u0|PC[0]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; T80s:cpu1|T80:u0|Halt_FF                                                                 ; T80s:cpu1|T80:u0|Halt_FF                                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; T80s:cpu1|T80:u0|BTR_r                                                                   ; T80s:cpu1|T80:u0|BTR_r                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; T80s:cpu1|T80:u0|R[7]                                                                    ; T80s:cpu1|T80:u0|R[7]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; T80s:cpu1|T80:u0|Alternate                                                               ; T80s:cpu1|T80:u0|Alternate                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; bufferedUART:io1|txBuffer[7]                                                             ; bufferedUART:io1|txBuffer[7]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|rxState.dataBit                                                         ; bufferedUART:io1|rxState.dataBit                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|rxState.stopBit                                                         ; bufferedUART:io1|rxState.stopBit                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|rxState.idle                                                            ; bufferedUART:io1|rxState.idle                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|rxBitCount[2]                                                           ; bufferedUART:io1|rxBitCount[2]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|rxBitCount[1]                                                           ; bufferedUART:io1|rxBitCount[1]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|rxBitCount[3]                                                           ; bufferedUART:io1|rxBitCount[3]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|txState.idle                                                            ; bufferedUART:io1|txState.idle                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|txBitCount[1]                                                           ; bufferedUART:io1|txBitCount[1]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|txBitCount[0]                                                           ; bufferedUART:io1|txBitCount[0]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|txBitCount[3]                                                           ; bufferedUART:io1|txBitCount[3]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|txBitCount[2]                                                           ; bufferedUART:io1|txBitCount[2]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|txState.dataBit                                                         ; bufferedUART:io1|txState.dataBit                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|txState.stopBit                                                         ; bufferedUART:io1|txState.stopBit                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:io1|txByteSent                                                              ; bufferedUART:io1|txByteSent                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; T80s:cpu1|T80:u0|TState[0]                                                               ; T80s:cpu1|T80:u0|TState[0]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; bufferedUART:io1|rxBitCount[0]                                                           ; bufferedUART:io1|rxBitCount[0]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.500 ; bufferedUART:io1|rxBitCount[0]                                                           ; bufferedUART:io1|rxBitCount[1]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.792      ;
; 0.508 ; T80s:cpu1|T80:u0|A[12]                                                                   ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a13~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.506      ; 1.268      ;
; 0.510 ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                  ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.819      ;
; 0.511 ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                  ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.820      ;
; 0.511 ; bufferedUART:io1|rxCurrentByteBuffer[7]                                                  ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.820      ;
; 0.526 ; T80s:cpu1|T80:u0|ACC[4]                                                                  ; T80s:cpu1|T80:u0|Ap[4]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; T80s:cpu1|T80:u0|ACC[7]                                                                  ; T80s:cpu1|T80:u0|Ap[7]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.533 ; bufferedUART:io1|rxState.dataBit                                                         ; bufferedUART:io1|rxBitCount[3]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.825      ;
; 0.535 ; bufferedUART:io1|rxState.dataBit                                                         ; bufferedUART:io1|rxBitCount[2]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.827      ;
; 0.535 ; bufferedUART:io1|rxState.dataBit                                                         ; bufferedUART:io1|rxBitCount[0]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.827      ;
; 0.546 ; T80s:cpu1|T80:u0|A[3]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a6~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.275      ;
; 0.547 ; T80s:cpu1|T80:u0|A[1]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a12~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.275      ;
; 0.549 ; T80s:cpu1|T80:u0|MCycle[0]                                                               ; T80s:cpu1|T80:u0|Pre_XY_F_M[0]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.843      ;
; 0.550 ; T80s:cpu1|T80:u0|ACC[5]                                                                  ; T80s:cpu1|T80:u0|Ap[5]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.843      ;
; 0.554 ; T80s:cpu1|T80:u0|A[3]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a12~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.282      ;
; 0.557 ; T80s:cpu1|T80:u0|A[4]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a15~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.285      ;
; 0.557 ; T80s:cpu1|T80:u0|A[2]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a12~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.285      ;
; 0.569 ; T80s:cpu1|T80:u0|A[1]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a15~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.297      ;
; 0.581 ; T80s:cpu1|T80:u0|A[2]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a6~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.310      ;
; 0.588 ; T80s:cpu1|T80:u0|A[1]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a14~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.316      ;
; 0.603 ; T80s:cpu1|T80:u0|A[2]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a0~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 1.349      ;
; 0.604 ; T80s:cpu1|T80:u0|A[2]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a8~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 1.350      ;
; 0.609 ; T80s:cpu1|T80:u0|A[2]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a14~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.337      ;
; 0.622 ; T80s:cpu1|T80:u0|A[2]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a15~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.350      ;
; 0.626 ; T80s:cpu1|T80:u0|A[1]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a0~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 1.372      ;
; 0.627 ; T80s:cpu1|T80:u0|A[1]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a8~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 1.373      ;
; 0.642 ; bufferedUART:io1|txBuffer[3]                                                             ; bufferedUART:io1|txBuffer[2]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.934      ;
; 0.642 ; bufferedUART:io1|txBuffer[6]                                                             ; bufferedUART:io1|txBuffer[5]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.934      ;
; 0.643 ; T80s:cpu1|T80:u0|Ap[7]                                                                   ; T80s:cpu1|T80:u0|ACC[7]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.936      ;
; 0.644 ; T80s:cpu1|T80:u0|Ap[0]                                                                   ; T80s:cpu1|T80:u0|ACC[0]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; T80s:cpu1|T80:u0|Ap[3]                                                                   ; T80s:cpu1|T80:u0|ACC[3]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; bufferedUART:io1|txBuffer[4]                                                             ; bufferedUART:io1|txBuffer[3]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.936      ;
; 0.645 ; T80s:cpu1|T80:u0|Ap[5]                                                                   ; T80s:cpu1|T80:u0|ACC[5]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.938      ;
; 0.645 ; bufferedUART:io1|txBuffer[2]                                                             ; bufferedUART:io1|txBuffer[1]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.937      ;
; 0.661 ; T80s:cpu1|T80:u0|A[8]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a2~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.413      ;
; 0.674 ; T80s:cpu1|T80:u0|A[9]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a8~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.409      ;
; 0.699 ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|address_reg_a[0] ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|out_address_reg_a[0]              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.707 ; T80s:cpu1|T80:u0|ACC[0]                                                                  ; T80s:cpu1|T80:u0|Ap[0]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.000      ;
; 0.711 ; T80s:cpu1|T80:u0|ACC[2]                                                                  ; T80s:cpu1|T80:u0|Ap[2]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.004      ;
; 0.731 ; T80s:cpu1|T80:u0|F[6]                                                                    ; T80s:cpu1|T80:u0|Fp[6]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.024      ;
; 0.731 ; T80s:cpu1|T80:u0|ACC[6]                                                                  ; T80s:cpu1|T80:u0|Ap[6]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.024      ;
; 0.734 ; T80s:cpu1|T80:u0|I[4]                                                                    ; T80s:cpu1|T80:u0|A[12]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.025      ;
; 0.736 ; T80s:cpu1|T80:u0|MCycle[1]                                                               ; T80s:cpu1|T80:u0|MCycle[1]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.736 ; T80s:cpu1|T80:u0|A[3]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a3~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.467      ;
; 0.739 ; T80s:cpu1|T80:u0|MCycle[2]                                                               ; T80s:cpu1|T80:u0|MCycle[2]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.744 ; bufferedUART:io1|txBuffer[1]                                                             ; bufferedUART:io1|txBuffer[0]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.036      ;
; 0.744 ; bufferedUART:io1|txBuffer[5]                                                             ; bufferedUART:io1|txBuffer[4]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.036      ;
; 0.745 ; bufferedUART:io1|txClockCount[1]                                                         ; bufferedUART:io1|txClockCount[1]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; bufferedUART:io1|txClockCount[3]                                                         ; bufferedUART:io1|txClockCount[3]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.748 ; bufferedUART:io1|txClockCount[2]                                                         ; bufferedUART:io1|txClockCount[2]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; bufferedUART:io1|rxBitCount[1]                                                           ; bufferedUART:io1|rxBitCount[2]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.041      ;
; 0.756 ; bufferedUART:io1|rxBitCount[0]                                                           ; bufferedUART:io1|rxBitCount[2]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.048      ;
; 0.757 ; bufferedUART:io1|txClockCount[4]                                                         ; bufferedUART:io1|txClockCount[4]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.049      ;
; 0.758 ; bufferedUART:io1|txClockCount[5]                                                         ; bufferedUART:io1|txClockCount[5]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.050      ;
; 0.761 ; T80s:cpu1|T80:u0|Ap[4]                                                                   ; T80s:cpu1|T80:u0|ACC[4]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.763 ; T80s:cpu1|T80:u0|R[1]                                                                    ; T80s:cpu1|T80:u0|R[1]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.765 ; T80s:cpu1|T80:u0|R[3]                                                                    ; T80s:cpu1|T80:u0|R[3]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; T80s:cpu1|T80:u0|R[5]                                                                    ; T80s:cpu1|T80:u0|R[5]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; bufferedUART:io1|rxClockCount[1]                                                         ; bufferedUART:io1|rxClockCount[1]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; bufferedUART:io1|rxClockCount[2]                                                         ; bufferedUART:io1|rxClockCount[2]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.767 ; T80s:cpu1|T80:u0|R[4]                                                                    ; T80s:cpu1|T80:u0|R[4]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; T80s:cpu1|T80:u0|R[2]                                                                    ; T80s:cpu1|T80:u0|R[2]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.768 ; bufferedUART:io1|rxClockCount[4]                                                         ; bufferedUART:io1|rxClockCount[4]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.060      ;
; 0.768 ; bufferedUART:io1|rxClockCount[5]                                                         ; bufferedUART:io1|rxClockCount[5]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.060      ;
; 0.770 ; bufferedUART:io1|txClockCount[0]                                                         ; bufferedUART:io1|txClockCount[0]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.062      ;
; 0.776 ; bufferedUART:io1|rxState.dataBit                                                         ; bufferedUART:io1|rxBitCount[1]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.068      ;
; 0.782 ; T80s:cpu1|T80:u0|R[0]                                                                    ; T80s:cpu1|T80:u0|R[0]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.074      ;
; 0.782 ; bufferedUART:io1|rxClockCount[0]                                                         ; bufferedUART:io1|rxClockCount[0]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.074      ;
; 0.787 ; bufferedUART:io1|rxInPointer[4]                                                          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.538      ;
; 0.790 ; T80s:cpu1|T80:u0|Ap[1]                                                                   ; T80s:cpu1|T80:u0|ACC[1]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.083      ;
; 0.790 ; T80s:cpu1|T80:u0|Ap[6]                                                                   ; T80s:cpu1|T80:u0|ACC[6]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.083      ;
; 0.804 ; bufferedUART:io1|txState.idle                                                            ; bufferedUART:io1|txByteSent                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.096      ;
; 0.811 ; T80s:cpu1|T80:u0|A[1]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a3~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.542      ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                 ;
+--------+-----------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                          ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -3.210 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.050     ; 3.434      ;
; -3.210 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.050     ; 3.434      ;
; -3.210 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.050     ; 3.434      ;
; -3.210 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.050     ; 3.434      ;
; -3.210 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.050     ; 3.434      ;
; -3.188 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.050     ; 3.412      ;
; -3.188 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.050     ; 3.412      ;
; -3.188 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.050     ; 3.412      ;
; -3.188 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.050     ; 3.412      ;
; -3.188 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.050     ; 3.412      ;
; -3.168 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.053     ; 3.389      ;
; -3.168 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.053     ; 3.389      ;
; -3.162 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.053     ; 3.383      ;
; -3.162 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.053     ; 3.383      ;
; -3.149 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.051     ; 3.372      ;
; -3.149 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.051     ; 3.372      ;
; -3.149 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.051     ; 3.372      ;
; -3.149 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.051     ; 3.372      ;
; -3.149 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.051     ; 3.372      ;
; -3.149 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.051     ; 3.372      ;
; -3.149 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.051     ; 3.372      ;
; -3.149 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.051     ; 3.372      ;
; -3.125 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.051     ; 3.348      ;
; -3.125 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.051     ; 3.348      ;
; -3.125 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.051     ; 3.348      ;
; -3.125 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.051     ; 3.348      ;
; -3.125 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.051     ; 3.348      ;
; -3.125 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.051     ; 3.348      ;
; -3.125 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.051     ; 3.348      ;
; -3.125 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.051     ; 3.348      ;
; -2.886 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.048     ; 3.112      ;
; -2.886 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.048     ; 3.112      ;
; -2.886 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.048     ; 3.112      ;
; -2.886 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.048     ; 3.112      ;
; -2.886 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.048     ; 3.112      ;
; -2.886 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.048     ; 3.112      ;
; -2.886 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.048     ; 3.112      ;
; -2.886 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.048     ; 3.112      ;
; -2.886 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.048     ; 3.112      ;
; -2.886 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.048     ; 3.112      ;
; -2.886 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.048     ; 3.112      ;
; -2.886 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.048     ; 3.112      ;
; -2.815 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.048     ; 3.041      ;
; -2.815 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.048     ; 3.041      ;
; -2.815 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.048     ; 3.041      ;
; -2.815 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.048     ; 3.041      ;
; -2.815 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.048     ; 3.041      ;
; -2.815 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.048     ; 3.041      ;
; -2.815 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.048     ; 3.041      ;
; -2.815 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.048     ; 3.041      ;
; -2.815 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.048     ; 3.041      ;
; -2.815 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.048     ; 3.041      ;
; -2.815 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.048     ; 3.041      ;
; -2.815 ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.048     ; 3.041      ;
; 58.496 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.100     ; 9.217      ;
; 58.496 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.100     ; 9.217      ;
; 58.496 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.100     ; 9.217      ;
; 58.496 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.100     ; 9.217      ;
; 58.496 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.100     ; 9.217      ;
; 58.538 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.103     ; 9.172      ;
; 58.538 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.103     ; 9.172      ;
; 58.557 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.101     ; 9.155      ;
; 58.557 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.101     ; 9.155      ;
; 58.557 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.101     ; 9.155      ;
; 58.557 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.101     ; 9.155      ;
; 58.557 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.101     ; 9.155      ;
; 58.557 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.101     ; 9.155      ;
; 58.557 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.101     ; 9.155      ;
; 58.557 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.101     ; 9.155      ;
; 58.820 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.098     ; 8.895      ;
; 58.820 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.098     ; 8.895      ;
; 58.820 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.098     ; 8.895      ;
; 58.820 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|txByteSent      ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.098     ; 8.895      ;
; 58.820 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.098     ; 8.895      ;
; 58.820 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.098     ; 8.895      ;
; 58.820 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.098     ; 8.895      ;
; 58.820 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.098     ; 8.895      ;
; 58.820 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.098     ; 8.895      ;
; 58.820 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.098     ; 8.895      ;
; 58.820 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.098     ; 8.895      ;
; 58.820 ; T80s:cpu1|T80:u0|A[0] ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.098     ; 8.895      ;
; 62.925 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.791      ;
; 62.925 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|rxBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.791      ;
; 62.925 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|rxBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.791      ;
; 62.925 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|rxBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.791      ;
; 62.925 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|rxBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.791      ;
; 62.951 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.100     ; 4.762      ;
; 62.951 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.100     ; 4.762      ;
; 62.988 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.098     ; 4.727      ;
; 62.988 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.098     ; 4.727      ;
; 62.988 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.098     ; 4.727      ;
; 62.988 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.098     ; 4.727      ;
; 62.988 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.098     ; 4.727      ;
; 62.988 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.098     ; 4.727      ;
; 62.988 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.098     ; 4.727      ;
; 62.988 ; T80s:cpu1|T80:u0|A[2] ; bufferedUART:io1|txState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.098     ; 4.727      ;
; 63.163 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.553      ;
; 63.163 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|rxBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.553      ;
; 63.163 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|rxBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.553      ;
; 63.163 ; T80s:cpu1|T80:u0|A[1] ; bufferedUART:io1|rxBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.097     ; 4.553      ;
+--------+-----------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                  ;
+--------+-----------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                          ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 2.034  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.377      ; 2.921      ;
; 2.034  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.377      ; 2.921      ;
; 2.034  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.377      ; 2.921      ;
; 2.034  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.377      ; 2.921      ;
; 2.034  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.377      ; 2.921      ;
; 2.034  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.377      ; 2.921      ;
; 2.034  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.377      ; 2.921      ;
; 2.034  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.377      ; 2.921      ;
; 2.034  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.377      ; 2.921      ;
; 2.034  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.377      ; 2.921      ;
; 2.034  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.377      ; 2.921      ;
; 2.034  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.377      ; 2.921      ;
; 2.099  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.377      ; 2.986      ;
; 2.099  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.377      ; 2.986      ;
; 2.099  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.377      ; 2.986      ;
; 2.099  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.377      ; 2.986      ;
; 2.099  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.377      ; 2.986      ;
; 2.099  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.377      ; 2.986      ;
; 2.099  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.377      ; 2.986      ;
; 2.099  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.377      ; 2.986      ;
; 2.099  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.377      ; 2.986      ;
; 2.099  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.377      ; 2.986      ;
; 2.099  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.377      ; 2.986      ;
; 2.099  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.377      ; 2.986      ;
; 2.331  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.374      ; 3.215      ;
; 2.331  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.374      ; 3.215      ;
; 2.331  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.374      ; 3.215      ;
; 2.331  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.374      ; 3.215      ;
; 2.331  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.374      ; 3.215      ;
; 2.331  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.374      ; 3.215      ;
; 2.331  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.374      ; 3.215      ;
; 2.331  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.374      ; 3.215      ;
; 2.352  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.374      ; 3.236      ;
; 2.352  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.374      ; 3.236      ;
; 2.352  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.374      ; 3.236      ;
; 2.352  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.374      ; 3.236      ;
; 2.352  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.374      ; 3.236      ;
; 2.352  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.374      ; 3.236      ;
; 2.352  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.374      ; 3.236      ;
; 2.352  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.374      ; 3.236      ;
; 2.368  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.372      ; 3.250      ;
; 2.368  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.372      ; 3.250      ;
; 2.371  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.372      ; 3.253      ;
; 2.371  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.372      ; 3.253      ;
; 2.393  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.375      ; 3.278      ;
; 2.393  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.375      ; 3.278      ;
; 2.393  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.375      ; 3.278      ;
; 2.393  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.375      ; 3.278      ;
; 2.393  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.375      ; 3.278      ;
; 2.411  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.375      ; 3.296      ;
; 2.411  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.375      ; 3.296      ;
; 2.411  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.375      ; 3.296      ;
; 2.411  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.375      ; 3.296      ;
; 2.411  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.375      ; 3.296      ;
; 70.552 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.068      ; 3.039      ;
; 70.552 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.068      ; 3.039      ;
; 70.552 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.068      ; 3.039      ;
; 70.552 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txByteSent      ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.068      ; 3.039      ;
; 70.552 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.068      ; 3.039      ;
; 70.552 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.068      ; 3.039      ;
; 70.552 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.068      ; 3.039      ;
; 70.552 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.068      ; 3.039      ;
; 70.552 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.068      ; 3.039      ;
; 70.552 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.068      ; 3.039      ;
; 70.552 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.068      ; 3.039      ;
; 70.552 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.068      ; 3.039      ;
; 70.575 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.067      ; 3.061      ;
; 70.575 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.067      ; 3.061      ;
; 70.575 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.067      ; 3.061      ;
; 70.575 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txByteSent      ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.067      ; 3.061      ;
; 70.575 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.067      ; 3.061      ;
; 70.575 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.067      ; 3.061      ;
; 70.575 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.067      ; 3.061      ;
; 70.575 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.067      ; 3.061      ;
; 70.575 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.067      ; 3.061      ;
; 70.575 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.067      ; 3.061      ;
; 70.575 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.067      ; 3.061      ;
; 70.575 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.067      ; 3.061      ;
; 70.828 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.064      ; 3.311      ;
; 70.828 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.064      ; 3.311      ;
; 70.828 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.064      ; 3.311      ;
; 70.828 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.064      ; 3.311      ;
; 70.828 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.064      ; 3.311      ;
; 70.828 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.064      ; 3.311      ;
; 70.828 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.064      ; 3.311      ;
; 70.828 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.064      ; 3.311      ;
; 70.847 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.062      ; 3.328      ;
; 70.847 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.062      ; 3.328      ;
; 70.849 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.065      ; 3.333      ;
; 70.849 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.065      ; 3.333      ;
; 70.849 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.065      ; 3.333      ;
; 70.849 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.065      ; 3.333      ;
; 70.849 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.065      ; 3.333      ;
; 70.849 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.065      ; 3.333      ;
; 70.849 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.065      ; 3.333      ;
; 70.849 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.065      ; 3.333      ;
; 70.870 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.063      ; 3.352      ;
; 70.870 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.063      ; 3.352      ;
; 70.887 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.065      ; 3.371      ;
; 70.887 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.065      ; 3.371      ;
+--------+-----------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+-----------+-----------------+----------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                         ; Note ;
+-----------+-----------------+----------------------------------------------------+------+
; 40.57 MHz ; 40.57 MHz       ; clocks|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 86.1 MHz  ; 86.1 MHz        ; T80s:cpu1|IORQ_n                                   ;      ;
+-----------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; T80s:cpu1|IORQ_n                                   ; -9.353 ; -173.179      ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; -7.047 ; -290.820      ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                           ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; T80s:cpu1|IORQ_n                                   ; -0.059 ; -0.059        ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.388  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                       ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; -2.836 ; -72.318       ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                       ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; 1.774 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; T80s:cpu1|IORQ_n                                   ; -3.201 ; -146.959      ;
; i_clk                                              ; 9.943  ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.483 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'T80s:cpu1|IORQ_n'                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; -9.353 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.857     ; 8.535      ;
; -9.335 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.145     ; 8.192      ;
; -9.179 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.857     ; 8.361      ;
; -9.171 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 8.034      ;
; -9.171 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 8.034      ;
; -9.169 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 8.032      ;
; -9.169 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 8.032      ;
; -9.166 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 8.029      ;
; -9.162 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 8.025      ;
; -9.161 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.145     ; 8.018      ;
; -9.145 ; bufferedUART:io1|rxReadPointer[2]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.140     ; 8.007      ;
; -9.026 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.857     ; 8.208      ;
; -8.997 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 7.860      ;
; -8.997 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 7.860      ;
; -8.995 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 7.858      ;
; -8.995 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 7.858      ;
; -8.993 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.857     ; 8.175      ;
; -8.992 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 7.855      ;
; -8.988 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 7.851      ;
; -8.971 ; bufferedUART:io1|rxReadPointer[3]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.140     ; 7.833      ;
; -8.935 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.857     ; 8.117      ;
; -8.888 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.145     ; 7.745      ;
; -8.844 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 7.707      ;
; -8.844 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 7.707      ;
; -8.842 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 7.705      ;
; -8.842 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 7.705      ;
; -8.839 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 7.702      ;
; -8.835 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 7.698      ;
; -8.811 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 7.674      ;
; -8.811 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 7.674      ;
; -8.809 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 7.672      ;
; -8.809 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 7.672      ;
; -8.806 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 7.669      ;
; -8.802 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 7.665      ;
; -8.753 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 7.616      ;
; -8.753 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 7.616      ;
; -8.751 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 7.614      ;
; -8.751 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 7.614      ;
; -8.748 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 7.611      ;
; -8.744 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 7.607      ;
; -8.698 ; bufferedUART:io1|rxReadPointer[1]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.140     ; 7.560      ;
; -8.642 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.145     ; 7.499      ;
; -8.635 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -1.857     ; 7.817      ;
; -8.551 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.145     ; 7.408      ;
; -8.530 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.145     ; 7.387      ;
; -8.453 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 7.316      ;
; -8.453 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 7.316      ;
; -8.452 ; bufferedUART:io1|rxReadPointer[5]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.140     ; 7.314      ;
; -8.451 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 7.314      ;
; -8.451 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 7.314      ;
; -8.448 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 7.311      ;
; -8.444 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.139     ; 7.307      ;
; -8.361 ; bufferedUART:io1|rxReadPointer[4]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.140     ; 7.223      ;
; -8.340 ; bufferedUART:io1|rxReadPointer[0]                                                                         ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.140     ; 7.202      ;
; -6.415 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[1]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.419     ; 4.998      ;
; -6.378 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.120      ; 9.545      ;
; -6.297 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.115      ; 9.459      ;
; -6.164 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[6]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.115      ; 9.326      ;
; -6.162 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[5]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.115      ; 9.324      ;
; -6.161 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[4]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.115      ; 9.323      ;
; -6.153 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[3]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.115      ; 9.315      ;
; -6.151 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[2]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.115      ; 9.313      ;
; -6.112 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[5]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.419     ; 4.695      ;
; -6.109 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[4]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.419     ; 4.692      ;
; -6.030 ; T80s:cpu1|T80:u0|A[0]                                                                                     ; bufferedUART:io1|dataOut[1]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 3.115      ; 9.192      ;
; -6.027 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[6]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.419     ; 4.610      ;
; -5.997 ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.434      ; 9.453      ;
; -5.964 ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.434      ; 9.420      ;
; -5.957 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.434      ; 9.413      ;
; -5.949 ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.434      ; 9.405      ;
; -5.946 ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.146      ; 9.077      ;
; -5.892 ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.146      ; 9.023      ;
; -5.887 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.434      ; 9.343      ;
; -5.887 ; bufferedUART:io1|rxInPointer[2]                                                                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.434      ; 9.343      ;
; -5.885 ; bufferedUART:io1|txByteSent                                                                               ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.150      ; 9.020      ;
; -5.874 ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -2.419     ; 4.457      ;
; -5.869 ; bufferedUART:io1|rxInPointer[2]                                                                           ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.146      ; 9.000      ;
; -5.815 ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.152      ; 8.952      ;
; -5.815 ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.152      ; 8.952      ;
; -5.813 ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.152      ; 8.950      ;
; -5.813 ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.152      ; 8.950      ;
; -5.810 ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.152      ; 8.947      ;
; -5.806 ; bufferedUART:io1|rxInPointer[0]                                                                           ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.152      ; 8.943      ;
; -5.782 ; bufferedUART:io1|rxInPointer[1]                                                                           ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.146      ; 8.913      ;
; -5.782 ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.152      ; 8.919      ;
; -5.782 ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.152      ; 8.919      ;
; -5.780 ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.152      ; 8.917      ;
; -5.780 ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.152      ; 8.917      ;
; -5.777 ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.152      ; 8.914      ;
; -5.775 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.152      ; 8.912      ;
; -5.775 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.152      ; 8.912      ;
; -5.773 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.152      ; 8.910      ;
; -5.773 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.152      ; 8.910      ;
; -5.773 ; bufferedUART:io1|rxInPointer[3]                                                                           ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.152      ; 8.910      ;
; -5.770 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.152      ; 8.907      ;
; -5.767 ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.152      ; 8.904      ;
; -5.767 ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.152      ; 8.904      ;
; -5.766 ; bufferedUART:io1|rxInPointer[4]                                                                           ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.152      ; 8.903      ;
; -5.765 ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.152      ; 8.902      ;
; -5.765 ; bufferedUART:io1|rxInPointer[5]                                                                           ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 3.152      ; 8.902      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                               ;
+--------+-----------------------------------+----------------------------------+------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                          ; Launch Clock     ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------+------------------+----------------------------------------------------+--------------+------------+------------+
; -7.047 ; bufferedUART:io1|dataOut[7]       ; T80s:cpu1|T80:u0|IR[7]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.226     ; 1.898      ;
; -6.982 ; bufferedUART:io1|dataOut[7]       ; T80s:cpu1|DI_Reg[7]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.704     ; 1.355      ;
; -6.965 ; bufferedUART:io1|dataOut[6]       ; T80s:cpu1|T80:u0|IR[6]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.245     ; 1.797      ;
; -6.768 ; bufferedUART:io1|dataOut[6]       ; T80s:cpu1|DI_Reg[6]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.260     ; 1.585      ;
; -6.736 ; bufferedUART:io1|dataOut[4]       ; T80s:cpu1|T80:u0|IR[4]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.245     ; 1.568      ;
; -6.668 ; bufferedUART:io1|dataOut[3]       ; T80s:cpu1|DI_Reg[3]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.268     ; 1.477      ;
; -6.633 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[0]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.001     ; 2.646      ;
; -6.633 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[1]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.001     ; 2.646      ;
; -6.633 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[2]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.001     ; 2.646      ;
; -6.633 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[3]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.001     ; 2.646      ;
; -6.633 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[4]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.001     ; 2.646      ;
; -6.633 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[5]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.001     ; 2.646      ;
; -6.633 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[6]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.001     ; 2.646      ;
; -6.626 ; bufferedUART:io1|dataOut[3]       ; T80s:cpu1|T80:u0|IR[3]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.226     ; 1.477      ;
; -6.590 ; bufferedUART:io1|dataOut[5]       ; T80s:cpu1|T80:u0|IR[5]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.245     ; 1.422      ;
; -6.574 ; bufferedUART:io1|dataOut[0]       ; T80s:cpu1|DI_Reg[0]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.300     ; 1.351      ;
; -6.384 ; bufferedUART:io1|dataOut[4]       ; T80s:cpu1|DI_Reg[4]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.287     ; 1.174      ;
; -6.368 ; bufferedUART:io1|dataOut[1]       ; T80s:cpu1|T80:u0|IR[1]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.245     ; 1.200      ;
; -6.365 ; bufferedUART:io1|dataOut[2]       ; T80s:cpu1|DI_Reg[2]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.268     ; 1.174      ;
; -6.327 ; bufferedUART:io1|dataOut[2]       ; T80s:cpu1|T80:u0|IR[2]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.226     ; 1.178      ;
; -6.270 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[7]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.000     ; 2.284      ;
; -6.238 ; bufferedUART:io1|dataOut[5]       ; T80s:cpu1|DI_Reg[5]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.287     ; 1.028      ;
; -6.237 ; bufferedUART:io1|dataOut[0]       ; T80s:cpu1|T80:u0|IR[0]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.300     ; 1.014      ;
; -6.213 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.000     ; 2.227      ;
; -6.213 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.000     ; 2.227      ;
; -6.213 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.000     ; 2.227      ;
; -6.213 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.000     ; 2.227      ;
; -6.213 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.000     ; 2.227      ;
; -6.213 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.000     ; 2.227      ;
; -6.172 ; bufferedUART:io1|dataOut[1]       ; T80s:cpu1|DI_Reg[1]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -5.260     ; 0.989      ;
; -5.900 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txd             ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -3.596     ; 2.318      ;
; -5.899 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.000     ; 1.913      ;
; -5.887 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.000     ; 1.901      ;
; -5.811 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.001     ; 1.824      ;
; -5.810 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -4.001     ; 1.823      ;
; -5.617 ; bufferedUART:io1|txByteLatch[7]   ; bufferedUART:io1|txBuffer[7]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -3.997     ; 1.634      ;
; -5.319 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -3.997     ; 1.336      ;
; -5.276 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -3.997     ; 1.293      ;
; -5.273 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -3.997     ; 1.290      ;
; -5.264 ; bufferedUART:io1|txByteLatch[6]   ; bufferedUART:io1|txBuffer[6]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -3.994     ; 1.284      ;
; -5.257 ; bufferedUART:io1|txByteLatch[5]   ; bufferedUART:io1|txBuffer[5]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -3.994     ; 1.277      ;
; -5.009 ; bufferedUART:io1|txByteLatch[0]   ; bufferedUART:io1|txBuffer[0]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -3.998     ; 1.025      ;
; -5.009 ; bufferedUART:io1|txByteLatch[4]   ; bufferedUART:io1|txBuffer[4]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -3.998     ; 1.025      ;
; -4.976 ; bufferedUART:io1|txByteLatch[2]   ; bufferedUART:io1|txBuffer[2]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -3.998     ; 0.992      ;
; -4.976 ; bufferedUART:io1|txByteLatch[3]   ; bufferedUART:io1|txBuffer[3]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -3.998     ; 0.992      ;
; -4.973 ; bufferedUART:io1|txByteLatch[1]   ; bufferedUART:io1|txBuffer[1]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -3.998     ; 0.989      ;
; -4.854 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -3.997     ; 0.871      ;
; -4.599 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[0]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.452     ; 3.224      ;
; -4.470 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[7]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.572      ; 5.359      ;
; -4.405 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[7]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.094      ; 4.816      ;
; -4.405 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[5]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.403     ; 3.079      ;
; -4.394 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[1]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.403     ; 3.068      ;
; -4.378 ; sd_controller:sd1|host_write_flag ; T80s:cpu1|T80:u0|IR[7]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.857     ; 2.598      ;
; -4.363 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[7]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.572      ; 5.252      ;
; -4.313 ; sd_controller:sd1|host_write_flag ; T80s:cpu1|DI_Reg[7]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.335     ; 2.055      ;
; -4.310 ; n_RomActive                       ; T80s:cpu1|DI_Reg[0]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.452     ; 2.935      ;
; -4.298 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[7]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.094      ; 4.709      ;
; -4.285 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[2]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.384     ; 2.978      ;
; -4.285 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[3]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.384     ; 2.978      ;
; -4.280 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[4]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.403     ; 2.954      ;
; -4.215 ; n_RomActive                       ; T80s:cpu1|DI_Reg[7]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.862     ; 2.430      ;
; -4.053 ; n_RomActive                       ; T80s:cpu1|DI_Reg[5]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.445     ; 2.685      ;
; -4.024 ; n_RomActive                       ; T80s:cpu1|DI_Reg[6]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.418     ; 2.683      ;
; -4.009 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[0]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.504      ; 4.830      ;
; -3.996 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[0]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.504      ; 4.817      ;
; -3.944 ; n_RomActive                       ; T80s:cpu1|DI_Reg[3]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.426     ; 2.595      ;
; -3.943 ; n_RomActive                       ; T80s:cpu1|DI_Reg[2]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.426     ; 2.594      ;
; -3.929 ; n_RomActive                       ; T80s:cpu1|DI_Reg[4]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.445     ; 2.561      ;
; -3.918 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[1]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.553      ; 4.788      ;
; -3.908 ; n_RomActive                       ; T80s:cpu1|DI_Reg[1]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.418     ; 2.567      ;
; -3.815 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[5]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.553      ; 4.685      ;
; -3.801 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[1]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.553      ; 4.671      ;
; -3.783 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[5]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.553      ; 4.653      ;
; -3.781 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[3]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.572      ; 4.670      ;
; -3.781 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[2]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.572      ; 4.670      ;
; -3.766 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[4]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.553      ; 4.636      ;
; -3.720 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[0]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.504      ; 4.541      ;
; -3.645 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[2]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.572      ; 4.534      ;
; -3.645 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[3]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.572      ; 4.534      ;
; -3.640 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[4]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.553      ; 4.510      ;
; -3.637 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[0]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.504      ; 4.458      ;
; -3.568 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[6]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.553      ; 4.438      ;
; -3.556 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[6]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.403     ; 2.230      ;
; -3.547 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[6]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.553      ; 4.417      ;
; -3.537 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[7]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.384     ; 2.230      ;
; -3.469 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[5]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.511      ; 4.297      ;
; -3.468 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[3]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.530      ; 4.315      ;
; -3.467 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[2]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.530      ; 4.314      ;
; -3.463 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[5]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.511      ; 4.291      ;
; -3.453 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[4]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.511      ; 4.281      ;
; -3.432 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[1]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.538      ; 4.287      ;
; -3.371 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[6]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.538      ; 4.226      ;
; -3.350 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[6]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.538      ; 4.205      ;
; -3.295 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[2]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.530      ; 4.142      ;
; -3.294 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[3]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.530      ; 4.141      ;
; -3.288 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[4]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.511      ; 4.116      ;
; -3.262 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[1]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.538      ; 4.117      ;
; -2.951 ; T80s:cpu1|IORQ_n                  ; bufferedUART:io1|rxInPointer[5]  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.072      ; 3.277      ;
; -2.951 ; T80s:cpu1|IORQ_n                  ; bufferedUART:io1|rxInPointer[4]  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.072      ; 3.277      ;
; -2.951 ; T80s:cpu1|IORQ_n                  ; bufferedUART:io1|rxInPointer[2]  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.072      ; 3.277      ;
+--------+-----------------------------------+----------------------------------+------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'T80s:cpu1|IORQ_n'                                                                                                                                                                                                                           ;
+--------+-----------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; -0.059 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|dataOut[1]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; -0.500       ; 1.914      ; 1.570      ;
; 0.249  ; bufferedUART:io1|controlReg[7]    ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; -0.500       ; 1.917      ; 1.881      ;
; 0.402  ; bufferedUART:io1|rxReadPointer[0] ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; bufferedUART:io1|rxReadPointer[1] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; bufferedUART:io1|rxReadPointer[2] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 0.669      ;
; 0.430  ; n_RomActive                       ; n_RomActive                                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|host_write_flag                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.044      ; 0.669      ;
; 0.935  ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.346      ; 1.511      ;
; 1.034  ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.732      ; 6.969      ;
; 1.114  ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.732      ; 7.049      ;
; 1.121  ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.346      ; 1.697      ;
; 1.172  ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.726      ; 7.101      ;
; 1.204  ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.732      ; 7.139      ;
; 1.252  ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.726      ; 7.181      ;
; 1.254  ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.732      ; 7.189      ;
; 1.276  ; bufferedUART:io1|rxReadPointer[2] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.346      ; 1.852      ;
; 1.295  ; bufferedUART:io1|rxInPointer[2]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.732      ; 7.230      ;
; 1.317  ; bufferedUART:io1|rxReadPointer[0] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.346      ; 1.893      ;
; 1.326  ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 1.593      ;
; 1.326  ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 1.593      ;
; 1.326  ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 1.593      ;
; 1.342  ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.726      ; 7.271      ;
; 1.344  ; bufferedUART:io1|rxReadPointer[1] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.346      ; 1.920      ;
; 1.349  ; bufferedUART:io1|txByteSent       ; bufferedUART:io1|dataOut[1]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.730      ; 7.282      ;
; 1.356  ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.292      ;
; 1.361  ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.297      ;
; 1.361  ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.732      ; 7.296      ;
; 1.364  ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.300      ;
; 1.364  ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.300      ;
; 1.365  ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.301      ;
; 1.366  ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.302      ;
; 1.376  ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.312      ;
; 1.377  ; bufferedUART:io1|rxInPointer[2]   ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.313      ;
; 1.381  ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.317      ;
; 1.382  ; bufferedUART:io1|rxInPointer[2]   ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.318      ;
; 1.384  ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.320      ;
; 1.384  ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.320      ;
; 1.385  ; bufferedUART:io1|rxInPointer[2]   ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.321      ;
; 1.385  ; bufferedUART:io1|rxInPointer[2]   ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.321      ;
; 1.385  ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.321      ;
; 1.386  ; bufferedUART:io1|rxInPointer[2]   ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.322      ;
; 1.386  ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.322      ;
; 1.387  ; bufferedUART:io1|rxInPointer[2]   ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.323      ;
; 1.392  ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.726      ; 7.321      ;
; 1.393  ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.346      ; 1.969      ;
; 1.426  ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.362      ;
; 1.431  ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.367      ;
; 1.433  ; bufferedUART:io1|rxInPointer[2]   ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.726      ; 7.362      ;
; 1.434  ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.370      ;
; 1.434  ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.370      ;
; 1.435  ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.371      ;
; 1.436  ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.372      ;
; 1.436  ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.372      ;
; 1.441  ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.377      ;
; 1.443  ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.379      ;
; 1.444  ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.380      ;
; 1.444  ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.380      ;
; 1.445  ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.381      ;
; 1.446  ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.382      ;
; 1.448  ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.384      ;
; 1.451  ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.387      ;
; 1.451  ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.387      ;
; 1.452  ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.388      ;
; 1.453  ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.733      ; 7.389      ;
; 1.460  ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 1.727      ;
; 1.463  ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 1.730      ;
; 1.463  ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 1.730      ;
; 1.463  ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 1.730      ;
; 1.463  ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 1.730      ;
; 1.478  ; bufferedUART:io1|txByteSent       ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.730      ; 7.411      ;
; 1.499  ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 5.726      ; 7.428      ;
; 1.535  ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 1.802      ;
; 1.535  ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 1.802      ;
; 1.535  ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 1.802      ;
; 1.554  ; bufferedUART:io1|txByteSent       ; bufferedUART:io1|txByteWritten                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 3.997      ; 5.754      ;
; 1.589  ; T80s:cpu1|T80:u0|DO[0]            ; bufferedUART:io1|txByteLatch[0]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.945      ; 5.799      ;
; 1.597  ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 1.864      ;
; 1.600  ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 1.867      ;
; 1.642  ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|dataOut[1]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.698      ; 7.605      ;
; 1.665  ; T80s:cpu1|T80:u0|DO[6]            ; bufferedUART:io1|txByteLatch[6]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.942      ; 5.872      ;
; 1.665  ; T80s:cpu1|T80:u0|DO[6]            ; bufferedUART:io1|controlReg[6]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.942      ; 5.872      ;
; 1.669  ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 1.936      ;
; 1.672  ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 1.939      ;
; 1.685  ; T80s:cpu1|T80:u0|A[7]             ; n_RomActive                                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 1.861      ; 3.811      ;
; 1.690  ; bufferedUART:io1|rxReadPointer[2] ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 1.957      ;
; 1.690  ; bufferedUART:io1|rxReadPointer[2] ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 1.957      ;
; 1.690  ; bufferedUART:io1|rxReadPointer[2] ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 1.957      ;
; 1.693  ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.705      ; 7.663      ;
; 1.697  ; T80s:cpu1|T80:u0|DO[4]            ; bufferedUART:io1|txByteLatch[4]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 3.946      ; 5.908      ;
; 1.698  ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.705      ; 7.668      ;
; 1.699  ; bufferedUART:io1|rxReadPointer[0] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 1.966      ;
; 1.701  ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.705      ; 7.671      ;
; 1.701  ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.705      ; 7.671      ;
; 1.701  ; bufferedUART:io1|rxReadPointer[1] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 1.968      ;
; 1.702  ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.705      ; 7.672      ;
; 1.703  ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 5.705      ; 7.673      ;
; 1.715  ; bufferedUART:io1|rxReadPointer[0] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.072      ; 1.982      ;
+--------+-----------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.388 ; bufferedUART:io1|txd                                                                     ; bufferedUART:io1|txd                                                                                      ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.669      ;
; 0.401 ; T80s:cpu1|T80:u0|TState[1]                                                               ; T80s:cpu1|T80:u0|TState[1]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; T80s:cpu1|T80:u0|TState[2]                                                               ; T80s:cpu1|T80:u0|TState[2]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; T80s:cpu1|T80:u0|Halt_FF                                                                 ; T80s:cpu1|T80:u0|Halt_FF                                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; T80s:cpu1|T80:u0|MCycle[0]                                                               ; T80s:cpu1|T80:u0|MCycle[0]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; T80s:cpu1|T80:u0|R[7]                                                                    ; T80s:cpu1|T80:u0|R[7]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; T80s:cpu1|T80:u0|PC[0]                                                                   ; T80s:cpu1|T80:u0|PC[0]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; T80s:cpu1|T80:u0|BTR_r                                                                   ; T80s:cpu1|T80:u0|BTR_r                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; T80s:cpu1|T80:u0|Alternate                                                               ; T80s:cpu1|T80:u0|Alternate                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.404 ; bufferedUART:io1|txBuffer[7]                                                             ; bufferedUART:io1|txBuffer[7]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:io1|rxState.dataBit                                                         ; bufferedUART:io1|rxState.dataBit                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:io1|rxState.stopBit                                                         ; bufferedUART:io1|rxState.stopBit                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:io1|rxState.idle                                                            ; bufferedUART:io1|rxState.idle                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:io1|rxBitCount[2]                                                           ; bufferedUART:io1|rxBitCount[2]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:io1|rxBitCount[1]                                                           ; bufferedUART:io1|rxBitCount[1]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:io1|rxBitCount[3]                                                           ; bufferedUART:io1|rxBitCount[3]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:io1|txState.idle                                                            ; bufferedUART:io1|txState.idle                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:io1|txBitCount[1]                                                           ; bufferedUART:io1|txBitCount[1]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:io1|txBitCount[0]                                                           ; bufferedUART:io1|txBitCount[0]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:io1|txState.dataBit                                                         ; bufferedUART:io1|txState.dataBit                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:io1|txState.stopBit                                                         ; bufferedUART:io1|txState.stopBit                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; bufferedUART:io1|txByteSent                                                              ; bufferedUART:io1|txByteSent                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.405 ; bufferedUART:io1|txBitCount[3]                                                           ; bufferedUART:io1|txBitCount[3]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; bufferedUART:io1|txBitCount[2]                                                           ; bufferedUART:io1|txBitCount[2]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.412 ; bufferedUART:io1|rxInPointer[0]                                                          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.094      ;
; 0.416 ; T80s:cpu1|T80:u0|TState[0]                                                               ; T80s:cpu1|T80:u0|TState[0]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.419 ; bufferedUART:io1|rxBitCount[0]                                                           ; bufferedUART:io1|rxBitCount[0]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.684      ;
; 0.468 ; bufferedUART:io1|rxBitCount[0]                                                           ; bufferedUART:io1|rxBitCount[1]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.733      ;
; 0.479 ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                  ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.759      ;
; 0.480 ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                  ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.760      ;
; 0.480 ; bufferedUART:io1|rxCurrentByteBuffer[7]                                                  ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.760      ;
; 0.491 ; T80s:cpu1|T80:u0|ACC[4]                                                                  ; T80s:cpu1|T80:u0|Ap[4]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; T80s:cpu1|T80:u0|ACC[7]                                                                  ; T80s:cpu1|T80:u0|Ap[7]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.495 ; T80s:cpu1|T80:u0|A[12]                                                                   ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a13~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.173      ;
; 0.502 ; bufferedUART:io1|rxState.dataBit                                                         ; bufferedUART:io1|rxBitCount[3]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.767      ;
; 0.504 ; bufferedUART:io1|rxState.dataBit                                                         ; bufferedUART:io1|rxBitCount[2]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.769      ;
; 0.504 ; bufferedUART:io1|rxState.dataBit                                                         ; bufferedUART:io1|rxBitCount[0]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.769      ;
; 0.506 ; T80s:cpu1|T80:u0|MCycle[0]                                                               ; T80s:cpu1|T80:u0|Pre_XY_F_M[0]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.774      ;
; 0.511 ; T80s:cpu1|T80:u0|A[3]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a6~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.161      ;
; 0.514 ; T80s:cpu1|T80:u0|ACC[5]                                                                  ; T80s:cpu1|T80:u0|Ap[5]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.782      ;
; 0.516 ; T80s:cpu1|T80:u0|A[1]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a12~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.165      ;
; 0.517 ; T80s:cpu1|T80:u0|A[4]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a15~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.170      ;
; 0.519 ; T80s:cpu1|T80:u0|A[3]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a12~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.168      ;
; 0.525 ; T80s:cpu1|T80:u0|A[2]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a12~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.174      ;
; 0.537 ; T80s:cpu1|T80:u0|A[1]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a15~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.190      ;
; 0.542 ; T80s:cpu1|T80:u0|A[2]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a6~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.192      ;
; 0.560 ; T80s:cpu1|T80:u0|A[1]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a14~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.213      ;
; 0.576 ; T80s:cpu1|T80:u0|A[2]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a14~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.229      ;
; 0.578 ; T80s:cpu1|T80:u0|A[2]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a0~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.244      ;
; 0.578 ; T80s:cpu1|T80:u0|A[2]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a8~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.244      ;
; 0.580 ; T80s:cpu1|T80:u0|A[2]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a15~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.233      ;
; 0.587 ; T80s:cpu1|T80:u0|A[1]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a0~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.253      ;
; 0.588 ; T80s:cpu1|T80:u0|A[1]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a8~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.254      ;
; 0.599 ; T80s:cpu1|T80:u0|Ap[7]                                                                   ; T80s:cpu1|T80:u0|ACC[7]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.600 ; T80s:cpu1|T80:u0|Ap[0]                                                                   ; T80s:cpu1|T80:u0|ACC[0]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; T80s:cpu1|T80:u0|Ap[3]                                                                   ; T80s:cpu1|T80:u0|ACC[3]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; T80s:cpu1|T80:u0|Ap[5]                                                                   ; T80s:cpu1|T80:u0|ACC[5]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.602 ; bufferedUART:io1|txBuffer[3]                                                             ; bufferedUART:io1|txBuffer[2]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.866      ;
; 0.602 ; bufferedUART:io1|txBuffer[6]                                                             ; bufferedUART:io1|txBuffer[5]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.866      ;
; 0.604 ; bufferedUART:io1|txBuffer[4]                                                             ; bufferedUART:io1|txBuffer[3]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.868      ;
; 0.605 ; bufferedUART:io1|txBuffer[2]                                                             ; bufferedUART:io1|txBuffer[1]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.869      ;
; 0.614 ; T80s:cpu1|T80:u0|A[8]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a2~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.283      ;
; 0.621 ; T80s:cpu1|T80:u0|A[9]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a8~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.278      ;
; 0.628 ; T80s:cpu1|T80:u0|ACC[0]                                                                  ; T80s:cpu1|T80:u0|Ap[0]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.896      ;
; 0.632 ; T80s:cpu1|T80:u0|ACC[2]                                                                  ; T80s:cpu1|T80:u0|Ap[2]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.900      ;
; 0.646 ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|address_reg_a[0] ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|out_address_reg_a[0]              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.653 ; T80s:cpu1|T80:u0|I[4]                                                                    ; T80s:cpu1|T80:u0|A[12]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.918      ;
; 0.673 ; T80s:cpu1|T80:u0|A[3]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a3~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.325      ;
; 0.674 ; T80s:cpu1|T80:u0|ACC[6]                                                                  ; T80s:cpu1|T80:u0|Ap[6]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.942      ;
; 0.675 ; T80s:cpu1|T80:u0|F[6]                                                                    ; T80s:cpu1|T80:u0|Fp[6]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.942      ;
; 0.680 ; T80s:cpu1|T80:u0|MCycle[1]                                                               ; T80s:cpu1|T80:u0|MCycle[1]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.947      ;
; 0.683 ; T80s:cpu1|T80:u0|MCycle[2]                                                               ; T80s:cpu1|T80:u0|MCycle[2]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.950      ;
; 0.693 ; bufferedUART:io1|txClockCount[1]                                                         ; bufferedUART:io1|txClockCount[1]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.958      ;
; 0.696 ; bufferedUART:io1|txBuffer[1]                                                             ; bufferedUART:io1|txBuffer[0]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.960      ;
; 0.696 ; bufferedUART:io1|txBuffer[5]                                                             ; bufferedUART:io1|txBuffer[4]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.960      ;
; 0.696 ; bufferedUART:io1|txClockCount[3]                                                         ; bufferedUART:io1|txClockCount[3]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.961      ;
; 0.699 ; bufferedUART:io1|rxBitCount[1]                                                           ; bufferedUART:io1|rxBitCount[2]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.964      ;
; 0.700 ; bufferedUART:io1|txClockCount[2]                                                         ; bufferedUART:io1|txClockCount[2]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.965      ;
; 0.705 ; bufferedUART:io1|rxBitCount[0]                                                           ; bufferedUART:io1|rxBitCount[2]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.970      ;
; 0.706 ; bufferedUART:io1|txClockCount[4]                                                         ; bufferedUART:io1|txClockCount[4]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.971      ;
; 0.707 ; T80s:cpu1|T80:u0|R[1]                                                                    ; T80s:cpu1|T80:u0|R[1]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.709 ; bufferedUART:io1|rxInPointer[4]                                                          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.391      ;
; 0.709 ; bufferedUART:io1|txClockCount[5]                                                         ; bufferedUART:io1|txClockCount[5]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.974      ;
; 0.710 ; T80s:cpu1|T80:u0|R[3]                                                                    ; T80s:cpu1|T80:u0|R[3]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; T80s:cpu1|T80:u0|R[5]                                                                    ; T80s:cpu1|T80:u0|R[5]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; bufferedUART:io1|rxClockCount[1]                                                         ; bufferedUART:io1|rxClockCount[1]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.976      ;
; 0.711 ; bufferedUART:io1|rxClockCount[2]                                                         ; bufferedUART:io1|rxClockCount[2]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.976      ;
; 0.712 ; T80s:cpu1|T80:u0|Ap[4]                                                                   ; T80s:cpu1|T80:u0|ACC[4]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; T80s:cpu1|T80:u0|R[4]                                                                    ; T80s:cpu1|T80:u0|R[4]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; T80s:cpu1|T80:u0|R[2]                                                                    ; T80s:cpu1|T80:u0|R[2]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.714 ; bufferedUART:io1|rxClockCount[5]                                                         ; bufferedUART:io1|rxClockCount[5]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.979      ;
; 0.715 ; bufferedUART:io1|rxClockCount[4]                                                         ; bufferedUART:io1|rxClockCount[4]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.980      ;
; 0.723 ; bufferedUART:io1|txClockCount[0]                                                         ; bufferedUART:io1|txClockCount[0]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.988      ;
; 0.723 ; bufferedUART:io1|rxState.dataBit                                                         ; bufferedUART:io1|rxBitCount[1]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.988      ;
; 0.730 ; T80s:cpu1|T80:u0|R[0]                                                                    ; T80s:cpu1|T80:u0|R[0]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.997      ;
; 0.731 ; bufferedUART:io1|rxClockCount[0]                                                         ; bufferedUART:io1|rxClockCount[0]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.996      ;
; 0.734 ; T80s:cpu1|T80:u0|Ap[1]                                                                   ; T80s:cpu1|T80:u0|ACC[1]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.002      ;
; 0.735 ; T80s:cpu1|T80:u0|Ap[6]                                                                   ; T80s:cpu1|T80:u0|ACC[6]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.003      ;
; 0.739 ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][1]                                                ; T80s:cpu1|T80:u0|RegBusA_r[9]                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.008      ;
; 0.750 ; bufferedUART:io1|txState.idle                                                            ; bufferedUART:io1|txByteSent                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.015      ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+--------+------------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                          ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -2.836 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.067      ; 3.157      ;
; -2.836 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.067      ; 3.157      ;
; -2.836 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.067      ; 3.157      ;
; -2.836 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.067      ; 3.157      ;
; -2.836 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.067      ; 3.157      ;
; -2.823 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.064      ; 3.141      ;
; -2.823 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.064      ; 3.141      ;
; -2.808 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.067      ; 3.129      ;
; -2.808 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.067      ; 3.129      ;
; -2.808 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.067      ; 3.129      ;
; -2.808 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.067      ; 3.129      ;
; -2.808 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.067      ; 3.129      ;
; -2.789 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.065      ; 3.108      ;
; -2.789 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.065      ; 3.108      ;
; -2.789 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.065      ; 3.108      ;
; -2.789 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.065      ; 3.108      ;
; -2.789 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.065      ; 3.108      ;
; -2.789 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.065      ; 3.108      ;
; -2.789 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.065      ; 3.108      ;
; -2.789 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.065      ; 3.108      ;
; -2.766 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.064      ; 3.084      ;
; -2.766 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.064      ; 3.084      ;
; -2.748 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.065      ; 3.067      ;
; -2.748 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.065      ; 3.067      ;
; -2.748 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.065      ; 3.067      ;
; -2.748 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.065      ; 3.067      ;
; -2.748 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.065      ; 3.067      ;
; -2.748 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.065      ; 3.067      ;
; -2.748 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.065      ; 3.067      ;
; -2.748 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.065      ; 3.067      ;
; -2.515 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.068      ; 2.837      ;
; -2.515 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.068      ; 2.837      ;
; -2.515 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.068      ; 2.837      ;
; -2.515 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.068      ; 2.837      ;
; -2.515 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.068      ; 2.837      ;
; -2.515 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.068      ; 2.837      ;
; -2.515 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.068      ; 2.837      ;
; -2.515 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.068      ; 2.837      ;
; -2.515 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.068      ; 2.837      ;
; -2.515 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.068      ; 2.837      ;
; -2.515 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.068      ; 2.837      ;
; -2.515 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.068      ; 2.837      ;
; -2.475 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.068      ; 2.797      ;
; -2.475 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.068      ; 2.797      ;
; -2.475 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.068      ; 2.797      ;
; -2.475 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.068      ; 2.797      ;
; -2.475 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.068      ; 2.797      ;
; -2.475 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.068      ; 2.797      ;
; -2.475 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.068      ; 2.797      ;
; -2.475 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.068      ; 2.797      ;
; -2.475 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.068      ; 2.797      ;
; -2.475 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.068      ; 2.797      ;
; -2.475 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.068      ; 2.797      ;
; -2.475 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; 0.068      ; 2.797      ;
; 58.972 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.106     ; 8.736      ;
; 58.972 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.106     ; 8.736      ;
; 58.972 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.106     ; 8.736      ;
; 58.972 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.106     ; 8.736      ;
; 58.972 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.106     ; 8.736      ;
; 59.014 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.109     ; 8.691      ;
; 59.014 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.109     ; 8.691      ;
; 59.032 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.108     ; 8.674      ;
; 59.032 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.108     ; 8.674      ;
; 59.032 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.108     ; 8.674      ;
; 59.032 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.108     ; 8.674      ;
; 59.032 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.108     ; 8.674      ;
; 59.032 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.108     ; 8.674      ;
; 59.032 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.108     ; 8.674      ;
; 59.032 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.108     ; 8.674      ;
; 59.265 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.105     ; 8.444      ;
; 59.265 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.105     ; 8.444      ;
; 59.265 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.105     ; 8.444      ;
; 59.265 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txByteSent      ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.105     ; 8.444      ;
; 59.265 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.105     ; 8.444      ;
; 59.265 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.105     ; 8.444      ;
; 59.265 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.105     ; 8.444      ;
; 59.265 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.105     ; 8.444      ;
; 59.265 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.105     ; 8.444      ;
; 59.265 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.105     ; 8.444      ;
; 59.265 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.105     ; 8.444      ;
; 59.265 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.105     ; 8.444      ;
; 63.257 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.101     ; 4.456      ;
; 63.257 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|rxBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.101     ; 4.456      ;
; 63.257 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|rxBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.101     ; 4.456      ;
; 63.257 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|rxBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.101     ; 4.456      ;
; 63.257 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|rxBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.101     ; 4.456      ;
; 63.270 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.104     ; 4.440      ;
; 63.270 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|txBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.104     ; 4.440      ;
; 63.304 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.103     ; 4.407      ;
; 63.304 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.103     ; 4.407      ;
; 63.304 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.103     ; 4.407      ;
; 63.304 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|txClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.103     ; 4.407      ;
; 63.304 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|txClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.103     ; 4.407      ;
; 63.304 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|txClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.103     ; 4.407      ;
; 63.304 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|txClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.103     ; 4.407      ;
; 63.304 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|txState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.103     ; 4.407      ;
; 63.436 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.122     ; 4.256      ;
; 63.436 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.122     ; 4.256      ;
; 63.436 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.122     ; 4.256      ;
; 63.436 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.122     ; 4.256      ;
+--------+------------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+--------+-----------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                          ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 1.774  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.440      ; 2.686      ;
; 1.774  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.440      ; 2.686      ;
; 1.774  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.440      ; 2.686      ;
; 1.774  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.440      ; 2.686      ;
; 1.774  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.440      ; 2.686      ;
; 1.774  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.440      ; 2.686      ;
; 1.774  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.440      ; 2.686      ;
; 1.774  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.440      ; 2.686      ;
; 1.774  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.440      ; 2.686      ;
; 1.774  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.440      ; 2.686      ;
; 1.774  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.440      ; 2.686      ;
; 1.774  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.440      ; 2.686      ;
; 1.812  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.440      ; 2.724      ;
; 1.812  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.440      ; 2.724      ;
; 1.812  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.440      ; 2.724      ;
; 1.812  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.440      ; 2.724      ;
; 1.812  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.440      ; 2.724      ;
; 1.812  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.440      ; 2.724      ;
; 1.812  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.440      ; 2.724      ;
; 1.812  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.440      ; 2.724      ;
; 1.812  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.440      ; 2.724      ;
; 1.812  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.440      ; 2.724      ;
; 1.812  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.440      ; 2.724      ;
; 1.812  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.440      ; 2.724      ;
; 2.036  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.437      ; 2.945      ;
; 2.036  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.437      ; 2.945      ;
; 2.036  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.437      ; 2.945      ;
; 2.036  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.437      ; 2.945      ;
; 2.036  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.437      ; 2.945      ;
; 2.036  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.437      ; 2.945      ;
; 2.036  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.437      ; 2.945      ;
; 2.036  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.437      ; 2.945      ;
; 2.054  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.435      ; 2.961      ;
; 2.054  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.435      ; 2.961      ;
; 2.075  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.437      ; 2.984      ;
; 2.075  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.437      ; 2.984      ;
; 2.075  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.437      ; 2.984      ;
; 2.075  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.437      ; 2.984      ;
; 2.075  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.437      ; 2.984      ;
; 2.075  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.437      ; 2.984      ;
; 2.075  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.437      ; 2.984      ;
; 2.075  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.437      ; 2.984      ;
; 2.094  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.439      ; 3.005      ;
; 2.094  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.439      ; 3.005      ;
; 2.094  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.439      ; 3.005      ;
; 2.094  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.439      ; 3.005      ;
; 2.094  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.439      ; 3.005      ;
; 2.109  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.435      ; 3.016      ;
; 2.109  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.435      ; 3.016      ;
; 2.120  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.439      ; 3.031      ;
; 2.120  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.439      ; 3.031      ;
; 2.120  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.439      ; 3.031      ;
; 2.120  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.439      ; 3.031      ;
; 2.120  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.439      ; 3.031      ;
; 70.319 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.043      ; 2.764      ;
; 70.319 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.043      ; 2.764      ;
; 70.319 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.043      ; 2.764      ;
; 70.319 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txByteSent      ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.043      ; 2.764      ;
; 70.319 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.043      ; 2.764      ;
; 70.319 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.043      ; 2.764      ;
; 70.319 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.043      ; 2.764      ;
; 70.319 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.043      ; 2.764      ;
; 70.319 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.043      ; 2.764      ;
; 70.319 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.043      ; 2.764      ;
; 70.319 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.043      ; 2.764      ;
; 70.319 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.043      ; 2.764      ;
; 70.351 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.044      ; 2.797      ;
; 70.351 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.044      ; 2.797      ;
; 70.351 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.044      ; 2.797      ;
; 70.351 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txByteSent      ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.044      ; 2.797      ;
; 70.351 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.044      ; 2.797      ;
; 70.351 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.044      ; 2.797      ;
; 70.351 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.044      ; 2.797      ;
; 70.351 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.044      ; 2.797      ;
; 70.351 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.044      ; 2.797      ;
; 70.351 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.044      ; 2.797      ;
; 70.351 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.044      ; 2.797      ;
; 70.351 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.044      ; 2.797      ;
; 70.543 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.040      ; 2.985      ;
; 70.543 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.040      ; 2.985      ;
; 70.543 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.040      ; 2.985      ;
; 70.543 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.040      ; 2.985      ;
; 70.543 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.040      ; 2.985      ;
; 70.543 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.040      ; 2.985      ;
; 70.543 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.040      ; 2.985      ;
; 70.543 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.040      ; 2.985      ;
; 70.561 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.038      ; 3.001      ;
; 70.561 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.038      ; 3.001      ;
; 70.599 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.041      ; 3.042      ;
; 70.599 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.041      ; 3.042      ;
; 70.599 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.041      ; 3.042      ;
; 70.599 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.041      ; 3.042      ;
; 70.599 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.041      ; 3.042      ;
; 70.599 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.041      ; 3.042      ;
; 70.599 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.041      ; 3.042      ;
; 70.599 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.041      ; 3.042      ;
; 70.601 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.042      ; 3.045      ;
; 70.601 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.042      ; 3.045      ;
; 70.601 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.042      ; 3.045      ;
; 70.601 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.042      ; 3.045      ;
+--------+-----------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; T80s:cpu1|IORQ_n                                   ; -3.814 ; -75.116       ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; -3.348 ; -140.418      ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.173 ; 0.000         ;
; T80s:cpu1|IORQ_n                                   ; 0.187 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                       ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; -1.504 ; -38.244       ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                       ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.911 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; T80s:cpu1|IORQ_n                                   ; -1.000 ; -60.489       ;
; i_clk                                              ; 9.594  ; 0.000         ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.546 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'T80s:cpu1|IORQ_n'                                                                                                                                                                                                                          ;
+--------+-----------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; -3.814 ; bufferedUART:io1|rxReadPointer[2] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.738     ; 4.085      ;
; -3.767 ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.738     ; 4.038      ;
; -3.728 ; bufferedUART:io1|rxReadPointer[1] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.738     ; 3.999      ;
; -3.720 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.738     ; 3.991      ;
; -3.652 ; bufferedUART:io1|rxReadPointer[2] ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.885     ; 3.754      ;
; -3.640 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.738     ; 3.911      ;
; -3.635 ; bufferedUART:io1|rxReadPointer[2] ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.742      ;
; -3.635 ; bufferedUART:io1|rxReadPointer[2] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.742      ;
; -3.633 ; bufferedUART:io1|rxReadPointer[2] ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.740      ;
; -3.633 ; bufferedUART:io1|rxReadPointer[2] ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.740      ;
; -3.630 ; bufferedUART:io1|rxReadPointer[2] ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.737      ;
; -3.625 ; bufferedUART:io1|rxReadPointer[2] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.732      ;
; -3.605 ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.885     ; 3.707      ;
; -3.588 ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.695      ;
; -3.588 ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.695      ;
; -3.586 ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.693      ;
; -3.586 ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.693      ;
; -3.583 ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.690      ;
; -3.578 ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.685      ;
; -3.567 ; bufferedUART:io1|rxReadPointer[0] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.738     ; 3.838      ;
; -3.549 ; bufferedUART:io1|rxReadPointer[1] ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.656      ;
; -3.549 ; bufferedUART:io1|rxReadPointer[1] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.656      ;
; -3.547 ; bufferedUART:io1|rxReadPointer[1] ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.654      ;
; -3.547 ; bufferedUART:io1|rxReadPointer[1] ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.654      ;
; -3.544 ; bufferedUART:io1|rxReadPointer[1] ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.651      ;
; -3.541 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.648      ;
; -3.541 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.648      ;
; -3.539 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.646      ;
; -3.539 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.646      ;
; -3.539 ; bufferedUART:io1|rxReadPointer[1] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.646      ;
; -3.537 ; bufferedUART:io1|rxReadPointer[2] ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.644      ;
; -3.536 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.643      ;
; -3.531 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.638      ;
; -3.506 ; bufferedUART:io1|rxReadPointer[1] ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.885     ; 3.608      ;
; -3.490 ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.597      ;
; -3.461 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.568      ;
; -3.461 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.568      ;
; -3.459 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.566      ;
; -3.459 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.566      ;
; -3.456 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.563      ;
; -3.451 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.558      ;
; -3.408 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.885     ; 3.510      ;
; -3.391 ; bufferedUART:io1|rxReadPointer[1] ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.498      ;
; -3.388 ; bufferedUART:io1|rxReadPointer[0] ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.495      ;
; -3.388 ; bufferedUART:io1|rxReadPointer[0] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.495      ;
; -3.386 ; bufferedUART:io1|rxReadPointer[0] ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.493      ;
; -3.386 ; bufferedUART:io1|rxReadPointer[0] ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.493      ;
; -3.383 ; bufferedUART:io1|rxReadPointer[0] ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.490      ;
; -3.378 ; bufferedUART:io1|rxReadPointer[0] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.485      ;
; -3.345 ; bufferedUART:io1|rxReadPointer[0] ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.885     ; 3.447      ;
; -3.328 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.885     ; 3.430      ;
; -3.293 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.400      ;
; -3.230 ; bufferedUART:io1|rxReadPointer[0] ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.337      ;
; -3.213 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|dataOut[0]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 1.000        ; -0.880     ; 3.320      ;
; -3.036 ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.617      ; 4.685      ;
; -2.985 ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.612      ; 4.629      ;
; -2.948 ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|dataOut[5]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.612      ; 4.592      ;
; -2.948 ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|dataOut[3]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.612      ; 4.592      ;
; -2.947 ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|dataOut[4]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.612      ; 4.591      ;
; -2.947 ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|dataOut[2]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.612      ; 4.591      ;
; -2.946 ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|dataOut[6]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.612      ; 4.590      ;
; -2.893 ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.721      ; 4.606      ;
; -2.887 ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.721      ; 4.600      ;
; -2.865 ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|dataOut[1]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.612      ; 4.509      ;
; -2.862 ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.721      ; 4.575      ;
; -2.857 ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.721      ; 4.570      ;
; -2.823 ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.721      ; 4.536      ;
; -2.809 ; bufferedUART:io1|rxInPointer[2]   ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.721      ; 4.522      ;
; -2.794 ; bufferedUART:io1|txByteSent       ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.579      ; 4.343      ;
; -2.743 ; bufferedUART:io1|txByteSent       ; bufferedUART:io1|dataOut[1]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.579      ; 4.292      ;
; -2.725 ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.574      ; 4.269      ;
; -2.721 ; T80s:cpu1|T80:u0|A[0]             ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.125        ; 1.759      ; 4.534      ;
; -2.714 ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.579      ; 4.263      ;
; -2.714 ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.579      ; 4.263      ;
; -2.712 ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.579      ; 4.261      ;
; -2.712 ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.579      ; 4.261      ;
; -2.709 ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.579      ; 4.258      ;
; -2.708 ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.579      ; 4.257      ;
; -2.708 ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.579      ; 4.257      ;
; -2.706 ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.579      ; 4.255      ;
; -2.706 ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.579      ; 4.255      ;
; -2.704 ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.579      ; 4.253      ;
; -2.703 ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.579      ; 4.252      ;
; -2.698 ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.579      ; 4.247      ;
; -2.683 ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.579      ; 4.232      ;
; -2.683 ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.579      ; 4.232      ;
; -2.681 ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.579      ; 4.230      ;
; -2.681 ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.579      ; 4.230      ;
; -2.678 ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.579      ; 4.227      ;
; -2.678 ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.579      ; 4.227      ;
; -2.678 ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.579      ; 4.227      ;
; -2.676 ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.579      ; 4.225      ;
; -2.676 ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.579      ; 4.225      ;
; -2.673 ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.579      ; 4.222      ;
; -2.673 ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.579      ; 4.222      ;
; -2.671 ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.574      ; 4.215      ;
; -2.668 ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.579      ; 4.217      ;
; -2.647 ; bufferedUART:io1|rxInPointer[2]   ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.574      ; 4.191      ;
; -2.644 ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.579      ; 4.193      ;
; -2.644 ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.063        ; 1.579      ; 4.193      ;
+--------+-----------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                               ;
+--------+-----------------------------------+----------------------------------+------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                          ; Launch Clock     ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+----------------------------------+------------------+----------------------------------------------------+--------------+------------+------------+
; -3.348 ; bufferedUART:io1|dataOut[7]       ; T80s:cpu1|T80:u0|IR[7]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.535     ; 0.875      ;
; -3.304 ; bufferedUART:io1|dataOut[7]       ; T80s:cpu1|DI_Reg[7]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.736     ; 0.630      ;
; -3.283 ; bufferedUART:io1|dataOut[6]       ; T80s:cpu1|T80:u0|IR[6]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.537     ; 0.808      ;
; -3.220 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[0]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.021     ; 1.198      ;
; -3.220 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[1]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.021     ; 1.198      ;
; -3.220 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[2]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.021     ; 1.198      ;
; -3.220 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[3]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.021     ; 1.198      ;
; -3.220 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[4]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.021     ; 1.198      ;
; -3.220 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[5]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.021     ; 1.198      ;
; -3.220 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[6]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.021     ; 1.198      ;
; -3.210 ; bufferedUART:io1|dataOut[6]       ; T80s:cpu1|DI_Reg[6]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.544     ; 0.728      ;
; -3.188 ; bufferedUART:io1|dataOut[4]       ; T80s:cpu1|T80:u0|IR[4]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.537     ; 0.713      ;
; -3.182 ; bufferedUART:io1|dataOut[3]       ; T80s:cpu1|DI_Reg[3]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.549     ; 0.695      ;
; -3.168 ; bufferedUART:io1|dataOut[3]       ; T80s:cpu1|T80:u0|IR[3]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.535     ; 0.695      ;
; -3.141 ; bufferedUART:io1|dataOut[0]       ; T80s:cpu1|DI_Reg[0]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.559     ; 0.644      ;
; -3.116 ; bufferedUART:io1|dataOut[5]       ; T80s:cpu1|T80:u0|IR[5]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.537     ; 0.641      ;
; -3.056 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBuffer[7]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.020     ; 1.035      ;
; -3.034 ; bufferedUART:io1|dataOut[2]       ; T80s:cpu1|DI_Reg[2]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.549     ; 0.547      ;
; -3.034 ; bufferedUART:io1|dataOut[1]       ; T80s:cpu1|T80:u0|IR[1]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.537     ; 0.559      ;
; -3.032 ; bufferedUART:io1|dataOut[4]       ; T80s:cpu1|DI_Reg[4]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.551     ; 0.543      ;
; -3.025 ; bufferedUART:io1|dataOut[2]       ; T80s:cpu1|T80:u0|IR[2]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.535     ; 0.552      ;
; -2.995 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.020     ; 0.974      ;
; -2.995 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.020     ; 0.974      ;
; -2.995 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.020     ; 0.974      ;
; -2.995 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.020     ; 0.974      ;
; -2.995 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.020     ; 0.974      ;
; -2.995 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.020     ; 0.974      ;
; -2.961 ; bufferedUART:io1|dataOut[0]       ; T80s:cpu1|T80:u0|IR[0]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.558     ; 0.465      ;
; -2.958 ; bufferedUART:io1|dataOut[5]       ; T80s:cpu1|DI_Reg[5]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.551     ; 0.469      ;
; -2.941 ; bufferedUART:io1|dataOut[1]       ; T80s:cpu1|DI_Reg[1]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -2.544     ; 0.459      ;
; -2.910 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txd             ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -1.803     ; 1.106      ;
; -2.888 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.020     ; 0.867      ;
; -2.883 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.020     ; 0.862      ;
; -2.834 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.021     ; 0.812      ;
; -2.833 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.021     ; 0.811      ;
; -2.763 ; bufferedUART:io1|txByteLatch[7]   ; bufferedUART:io1|txBuffer[7]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.017     ; 0.745      ;
; -2.614 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.017     ; 0.596      ;
; -2.609 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.017     ; 0.591      ;
; -2.607 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.017     ; 0.589      ;
; -2.592 ; bufferedUART:io1|txByteLatch[6]   ; bufferedUART:io1|txBuffer[6]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.013     ; 0.578      ;
; -2.589 ; bufferedUART:io1|txByteLatch[5]   ; bufferedUART:io1|txBuffer[5]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.013     ; 0.575      ;
; -2.486 ; bufferedUART:io1|txByteLatch[0]   ; bufferedUART:io1|txBuffer[0]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.018     ; 0.467      ;
; -2.486 ; bufferedUART:io1|txByteLatch[4]   ; bufferedUART:io1|txBuffer[4]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.018     ; 0.467      ;
; -2.476 ; bufferedUART:io1|txByteLatch[3]   ; bufferedUART:io1|txBuffer[3]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.018     ; 0.457      ;
; -2.473 ; bufferedUART:io1|txByteLatch[1]   ; bufferedUART:io1|txBuffer[1]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.018     ; 0.454      ;
; -2.473 ; bufferedUART:io1|txByteLatch[2]   ; bufferedUART:io1|txBuffer[2]     ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.018     ; 0.454      ;
; -2.422 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -2.017     ; 0.404      ;
; -2.214 ; sd_controller:sd1|host_write_flag ; T80s:cpu1|T80:u0|IR[7]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.100     ; 1.176      ;
; -2.207 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[0]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.836     ; 1.433      ;
; -2.206 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[7]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.058      ; 2.431      ;
; -2.170 ; sd_controller:sd1|host_write_flag ; T80s:cpu1|DI_Reg[7]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.301     ; 0.931      ;
; -2.164 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[1]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.820     ; 1.406      ;
; -2.162 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[7]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.143     ; 2.186      ;
; -2.146 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[3]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.818     ; 1.390      ;
; -2.145 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[2]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.818     ; 1.389      ;
; -2.121 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[5]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.820     ; 1.363      ;
; -2.113 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[4]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.820     ; 1.355      ;
; -2.099 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[7]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.058      ; 2.324      ;
; -2.080 ; n_RomActive                       ; T80s:cpu1|DI_Reg[0]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.837     ; 1.305      ;
; -2.075 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[0]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.040      ; 2.282      ;
; -2.055 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[7]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.143     ; 2.079      ;
; -2.039 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[1]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.056      ; 2.262      ;
; -1.989 ; n_RomActive                       ; T80s:cpu1|DI_Reg[7]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -1.019     ; 1.032      ;
; -1.989 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[5]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.056      ; 2.212      ;
; -1.986 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[0]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.040      ; 2.193      ;
; -1.983 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[3]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.058      ; 2.208      ;
; -1.982 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[2]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.058      ; 2.207      ;
; -1.975 ; n_RomActive                       ; T80s:cpu1|DI_Reg[2]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.832     ; 1.205      ;
; -1.974 ; n_RomActive                       ; T80s:cpu1|DI_Reg[3]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.832     ; 1.204      ;
; -1.969 ; n_RomActive                       ; T80s:cpu1|DI_Reg[5]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.834     ; 1.197      ;
; -1.969 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[4]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.056      ; 2.192      ;
; -1.957 ; n_RomActive                       ; T80s:cpu1|DI_Reg[4]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.834     ; 1.185      ;
; -1.954 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[0]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.039      ; 2.160      ;
; -1.950 ; n_RomActive                       ; T80s:cpu1|DI_Reg[1]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.827     ; 1.185      ;
; -1.928 ; n_RomActive                       ; T80s:cpu1|DI_Reg[6]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.827     ; 1.163      ;
; -1.900 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[5]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.056      ; 2.123      ;
; -1.889 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[1]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.056      ; 2.112      ;
; -1.876 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[3]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.058      ; 2.101      ;
; -1.875 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[2]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.058      ; 2.100      ;
; -1.859 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[0]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.039      ; 2.065      ;
; -1.844 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[5]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.042      ; 2.053      ;
; -1.843 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[4]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.056      ; 2.066      ;
; -1.837 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[3]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.044      ; 2.048      ;
; -1.837 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[2]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.044      ; 2.048      ;
; -1.825 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[4]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.042      ; 2.034      ;
; -1.817 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[1]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.049      ; 2.033      ;
; -1.767 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[6]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.056      ; 1.990      ;
; -1.760 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|T80:u0|IR[6]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.056      ; 1.983      ;
; -1.742 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[5]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.042      ; 1.951      ;
; -1.721 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[7]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.818     ; 0.965      ;
; -1.714 ; n_RomActive                       ; T80s:cpu1|T80:u0|IR[6]           ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; -0.820     ; 0.956      ;
; -1.705 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[2]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.044      ; 1.916      ;
; -1.704 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[3]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.044      ; 1.915      ;
; -1.694 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[6]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.049      ; 1.910      ;
; -1.687 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[4]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.042      ; 1.896      ;
; -1.687 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[6]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.049      ; 1.903      ;
; -1.680 ; T80s:cpu1|IORQ_n                  ; T80s:cpu1|DI_Reg[1]              ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.125        ; 0.049      ; 1.896      ;
; -1.444 ; T80s:cpu1|IORQ_n                  ; bufferedUART:io1|rxInPointer[5]  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.102     ; 1.446      ;
; -1.444 ; T80s:cpu1|IORQ_n                  ; bufferedUART:io1|rxInPointer[4]  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.102     ; 1.446      ;
; -1.444 ; T80s:cpu1|IORQ_n                  ; bufferedUART:io1|rxInPointer[2]  ; T80s:cpu1|IORQ_n ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.102     ; 1.446      ;
+--------+-----------------------------------+----------------------------------+------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.173 ; bufferedUART:io1|rxInPointer[0]                                                          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.491      ;
; 0.176 ; bufferedUART:io1|txd                                                                     ; bufferedUART:io1|txd                                                                                      ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.184 ; bufferedUART:io1|txBuffer[7]                                                             ; bufferedUART:io1|txBuffer[7]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; bufferedUART:io1|txState.dataBit                                                         ; bufferedUART:io1|txState.dataBit                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; bufferedUART:io1|txState.stopBit                                                         ; bufferedUART:io1|txState.stopBit                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; bufferedUART:io1|rxState.dataBit                                                         ; bufferedUART:io1|rxState.dataBit                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|rxState.stopBit                                                         ; bufferedUART:io1|rxState.stopBit                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|rxState.idle                                                            ; bufferedUART:io1|rxState.idle                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|rxBitCount[2]                                                           ; bufferedUART:io1|rxBitCount[2]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|rxBitCount[1]                                                           ; bufferedUART:io1|rxBitCount[1]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|rxBitCount[3]                                                           ; bufferedUART:io1|rxBitCount[3]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|txState.idle                                                            ; bufferedUART:io1|txState.idle                                                                             ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|txBitCount[1]                                                           ; bufferedUART:io1|txBitCount[1]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|txBitCount[0]                                                           ; bufferedUART:io1|txBitCount[0]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|txBitCount[3]                                                           ; bufferedUART:io1|txBitCount[3]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|txBitCount[2]                                                           ; bufferedUART:io1|txBitCount[2]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; bufferedUART:io1|txByteSent                                                              ; bufferedUART:io1|txByteSent                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.187 ; T80s:cpu1|T80:u0|TState[1]                                                               ; T80s:cpu1|T80:u0|TState[1]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T80s:cpu1|T80:u0|TState[2]                                                               ; T80s:cpu1|T80:u0|TState[2]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T80s:cpu1|T80:u0|PC[0]                                                                   ; T80s:cpu1|T80:u0|PC[0]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T80s:cpu1|T80:u0|Halt_FF                                                                 ; T80s:cpu1|T80:u0|Halt_FF                                                                                  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T80s:cpu1|T80:u0|BTR_r                                                                   ; T80s:cpu1|T80:u0|BTR_r                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T80s:cpu1|T80:u0|MCycle[0]                                                               ; T80s:cpu1|T80:u0|MCycle[0]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T80s:cpu1|T80:u0|R[7]                                                                    ; T80s:cpu1|T80:u0|R[7]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T80s:cpu1|T80:u0|Alternate                                                               ; T80s:cpu1|T80:u0|Alternate                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; bufferedUART:io1|rxBitCount[0]                                                           ; bufferedUART:io1|rxBitCount[0]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.194 ; T80s:cpu1|T80:u0|TState[0]                                                               ; T80s:cpu1|T80:u0|TState[0]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; T80s:cpu1|T80:u0|A[12]                                                                   ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a13~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.537      ;
; 0.195 ; bufferedUART:io1|rxCurrentByteBuffer[5]                                                  ; bufferedUART:io1|rxCurrentByteBuffer[4]                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.325      ;
; 0.195 ; bufferedUART:io1|rxCurrentByteBuffer[7]                                                  ; bufferedUART:io1|rxCurrentByteBuffer[6]                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.325      ;
; 0.196 ; T80s:cpu1|T80:u0|A[4]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a15~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.523      ;
; 0.196 ; bufferedUART:io1|rxCurrentByteBuffer[2]                                                  ; bufferedUART:io1|rxCurrentByteBuffer[1]                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.326      ;
; 0.197 ; T80s:cpu1|T80:u0|A[3]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a6~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.522      ;
; 0.199 ; T80s:cpu1|T80:u0|A[1]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a15~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.526      ;
; 0.201 ; T80s:cpu1|T80:u0|A[1]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a12~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.525      ;
; 0.201 ; bufferedUART:io1|rxBitCount[0]                                                           ; bufferedUART:io1|rxBitCount[1]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.323      ;
; 0.205 ; T80s:cpu1|T80:u0|ACC[4]                                                                  ; T80s:cpu1|T80:u0|Ap[4]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; T80s:cpu1|T80:u0|ACC[7]                                                                  ; T80s:cpu1|T80:u0|Ap[7]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; T80s:cpu1|T80:u0|A[2]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a12~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.529      ;
; 0.205 ; T80s:cpu1|T80:u0|A[3]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a12~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.529      ;
; 0.207 ; bufferedUART:io1|rxState.dataBit                                                         ; bufferedUART:io1|rxBitCount[3]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.329      ;
; 0.209 ; bufferedUART:io1|rxState.dataBit                                                         ; bufferedUART:io1|rxBitCount[2]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.331      ;
; 0.209 ; bufferedUART:io1|rxState.dataBit                                                         ; bufferedUART:io1|rxBitCount[0]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.331      ;
; 0.214 ; T80s:cpu1|T80:u0|A[2]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a6~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.539      ;
; 0.215 ; T80s:cpu1|T80:u0|A[2]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a15~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.542      ;
; 0.216 ; T80s:cpu1|T80:u0|ACC[5]                                                                  ; T80s:cpu1|T80:u0|Ap[5]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.337      ;
; 0.216 ; T80s:cpu1|T80:u0|A[1]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a14~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.543      ;
; 0.221 ; T80s:cpu1|T80:u0|A[2]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a14~porta_address_reg0  ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.548      ;
; 0.227 ; T80s:cpu1|T80:u0|A[2]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a0~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.561      ;
; 0.228 ; T80s:cpu1|T80:u0|A[2]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a8~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.562      ;
; 0.229 ; T80s:cpu1|T80:u0|MCycle[0]                                                               ; T80s:cpu1|T80:u0|Pre_XY_F_M[0]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.349      ;
; 0.238 ; T80s:cpu1|T80:u0|A[1]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a0~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.572      ;
; 0.239 ; T80s:cpu1|T80:u0|A[1]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a8~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.573      ;
; 0.249 ; T80s:cpu1|T80:u0|A[8]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a2~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.588      ;
; 0.251 ; bufferedUART:io1|txBuffer[3]                                                             ; bufferedUART:io1|txBuffer[2]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.373      ;
; 0.251 ; bufferedUART:io1|txBuffer[6]                                                             ; bufferedUART:io1|txBuffer[5]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.373      ;
; 0.252 ; T80s:cpu1|T80:u0|Ap[0]                                                                   ; T80s:cpu1|T80:u0|ACC[0]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; T80s:cpu1|T80:u0|Ap[3]                                                                   ; T80s:cpu1|T80:u0|ACC[3]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; T80s:cpu1|T80:u0|Ap[7]                                                                   ; T80s:cpu1|T80:u0|ACC[7]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; T80s:cpu1|T80:u0|Ap[5]                                                                   ; T80s:cpu1|T80:u0|ACC[5]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; bufferedUART:io1|txBuffer[4]                                                             ; bufferedUART:io1|txBuffer[3]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.375      ;
; 0.254 ; bufferedUART:io1|txBuffer[2]                                                             ; bufferedUART:io1|txBuffer[1]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.376      ;
; 0.259 ; T80s:cpu1|T80:u0|A[9]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a8~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.590      ;
; 0.266 ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|address_reg_a[0] ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|out_address_reg_a[0]              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; T80s:cpu1|T80:u0|ACC[0]                                                                  ; T80s:cpu1|T80:u0|Ap[0]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.269 ; T80s:cpu1|T80:u0|ACC[2]                                                                  ; T80s:cpu1|T80:u0|Ap[2]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.275 ; T80s:cpu1|T80:u0|I[4]                                                                    ; T80s:cpu1|T80:u0|A[12]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.281 ; T80s:cpu1|T80:u0|A[3]                                                                    ; ROM:rom1|altsyncram:altsyncram_component|altsyncram_fks3:auto_generated|ram_block1a3~porta_address_reg0   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.608      ;
; 0.283 ; T80s:cpu1|T80:u0|F[6]                                                                    ; T80s:cpu1|T80:u0|Fp[6]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; T80s:cpu1|T80:u0|ACC[6]                                                                  ; T80s:cpu1|T80:u0|Ap[6]                                                                                    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.284 ; T80s:cpu1|T80:u0|MCycle[1]                                                               ; T80s:cpu1|T80:u0|MCycle[1]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.404      ;
; 0.287 ; T80s:cpu1|T80:u0|MCycle[2]                                                               ; T80s:cpu1|T80:u0|MCycle[2]                                                                                ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.407      ;
; 0.294 ; bufferedUART:io1|txBuffer[5]                                                             ; bufferedUART:io1|txBuffer[4]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.416      ;
; 0.294 ; bufferedUART:io1|txClockCount[1]                                                         ; bufferedUART:io1|txClockCount[1]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.417      ;
; 0.295 ; bufferedUART:io1|txBuffer[1]                                                             ; bufferedUART:io1|txBuffer[0]                                                                              ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.417      ;
; 0.296 ; bufferedUART:io1|txClockCount[3]                                                         ; bufferedUART:io1|txClockCount[3]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.419      ;
; 0.297 ; bufferedUART:io1|rxBitCount[1]                                                           ; bufferedUART:io1|rxBitCount[2]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.419      ;
; 0.298 ; bufferedUART:io1|txClockCount[2]                                                         ; bufferedUART:io1|txClockCount[2]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.421      ;
; 0.301 ; T80s:cpu1|T80:u0|Ap[4]                                                                   ; T80s:cpu1|T80:u0|ACC[4]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.422      ;
; 0.301 ; bufferedUART:io1|txClockCount[4]                                                         ; bufferedUART:io1|txClockCount[4]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.424      ;
; 0.301 ; bufferedUART:io1|txClockCount[5]                                                         ; bufferedUART:io1|txClockCount[5]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.424      ;
; 0.301 ; bufferedUART:io1|rxBitCount[0]                                                           ; bufferedUART:io1|rxBitCount[2]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.423      ;
; 0.304 ; bufferedUART:io1|rxClockCount[5]                                                         ; bufferedUART:io1|rxClockCount[5]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; bufferedUART:io1|rxClockCount[2]                                                         ; bufferedUART:io1|rxClockCount[2]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; T80s:cpu1|T80:u0|R[1]                                                                    ; T80s:cpu1|T80:u0|R[1]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; bufferedUART:io1|rxClockCount[4]                                                         ; bufferedUART:io1|rxClockCount[4]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; bufferedUART:io1|rxClockCount[1]                                                         ; bufferedUART:io1|rxClockCount[1]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.306 ; T80s:cpu1|T80:u0|R[3]                                                                    ; T80s:cpu1|T80:u0|R[3]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; T80s:cpu1|T80:u0|R[2]                                                                    ; T80s:cpu1|T80:u0|R[2]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; T80s:cpu1|T80:u0|R[5]                                                                    ; T80s:cpu1|T80:u0|R[5]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; T80s:cpu1|T80:u0|R[4]                                                                    ; T80s:cpu1|T80:u0|R[4]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; bufferedUART:io1|txClockCount[0]                                                         ; bufferedUART:io1|txClockCount[0]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.431      ;
; 0.312 ; bufferedUART:io1|rxState.dataBit                                                         ; bufferedUART:io1|rxBitCount[1]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.434      ;
; 0.313 ; bufferedUART:io1|rxClockCount[0]                                                         ; bufferedUART:io1|rxClockCount[0]                                                                          ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.435      ;
; 0.315 ; T80s:cpu1|T80:u0|R[0]                                                                    ; T80s:cpu1|T80:u0|R[0]                                                                                     ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; T80s:cpu1|T80:u0|Ap[1]                                                                   ; T80s:cpu1|T80:u0|ACC[1]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; bufferedUART:io1|rxInPointer[4]                                                          ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~porta_address_reg0 ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.634      ;
; 0.317 ; T80s:cpu1|T80:u0|Ap[6]                                                                   ; T80s:cpu1|T80:u0|ACC[6]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.323 ; T80s:cpu1|T80:u0|Ap[2]                                                                   ; T80s:cpu1|T80:u0|ACC[2]                                                                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.444      ;
; 0.323 ; bufferedUART:io1|txState.idle                                                            ; bufferedUART:io1|txByteSent                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.445      ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'T80s:cpu1|IORQ_n'                                                                                                                                                                                                                          ;
+-------+-----------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+
; 0.187 ; bufferedUART:io1|rxReadPointer[0] ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:io1|rxReadPointer[1] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:io1|rxReadPointer[2] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.307      ;
; 0.201 ; n_RomActive                       ; n_RomActive                                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sd_controller:sd1|host_write_flag ; sd_controller:sd1|host_write_flag                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.022      ; 0.307      ;
; 0.339 ; bufferedUART:io1|txByteWritten    ; bufferedUART:io1|dataOut[1]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; -0.500       ; 0.769      ; 0.712      ;
; 0.401 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.177      ; 0.682      ;
; 0.478 ; bufferedUART:io1|controlReg[7]    ; bufferedUART:io1|dataOut[7]                                                                               ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; -0.500       ; 0.772      ; 0.854      ;
; 0.523 ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.177      ; 0.804      ;
; 0.551 ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.343      ;
; 0.561 ; bufferedUART:io1|rxReadPointer[1] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.177      ; 0.842      ;
; 0.564 ; bufferedUART:io1|rxReadPointer[2] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.177      ; 0.845      ;
; 0.578 ; bufferedUART:io1|rxReadPointer[0] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.177      ; 0.859      ;
; 0.595 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_1ce1:auto_generated|ram_block1a0~portb_address_reg0 ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.177      ; 0.876      ;
; 0.604 ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.396      ;
; 0.613 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.733      ;
; 0.613 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.733      ;
; 0.614 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.734      ;
; 0.630 ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.695      ; 3.417      ;
; 0.666 ; T80s:cpu1|T80:u0|A[0]             ; sd_controller:sd1|host_write_flag                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 1.294      ; 2.114      ;
; 0.671 ; T80s:cpu1|T80:u0|A[5]             ; n_RomActive                                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 1.016      ; 1.841      ;
; 0.672 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.792      ;
; 0.675 ; bufferedUART:io1|rxReadPointer[4] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.795      ;
; 0.676 ; T80s:cpu1|T80:u0|A[4]             ; n_RomActive                                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 1.016      ; 1.846      ;
; 0.677 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.797      ;
; 0.677 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.797      ;
; 0.678 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.798      ;
; 0.678 ; T80s:cpu1|T80:u0|A[2]             ; sd_controller:sd1|host_write_flag                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 1.298      ; 2.130      ;
; 0.683 ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.695      ; 3.470      ;
; 0.692 ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.484      ;
; 0.693 ; T80s:cpu1|T80:u0|DO[0]            ; bufferedUART:io1|txByteLatch[0]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.036      ; 2.883      ;
; 0.697 ; bufferedUART:io1|rxInPointer[2]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.489      ;
; 0.703 ; bufferedUART:io1|txByteSent       ; bufferedUART:io1|txByteWritten                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.017      ; 2.812      ;
; 0.712 ; T80s:cpu1|T80:u0|A[6]             ; n_RomActive                                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 1.016      ; 1.882      ;
; 0.713 ; T80s:cpu1|T80:u0|DO[6]            ; bufferedUART:io1|controlReg[6]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.032      ; 2.899      ;
; 0.714 ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.506      ;
; 0.714 ; T80s:cpu1|T80:u0|DO[6]            ; bufferedUART:io1|txByteLatch[6]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.032      ; 2.900      ;
; 0.715 ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.835      ;
; 0.715 ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.835      ;
; 0.715 ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.835      ;
; 0.724 ; T80s:cpu1|T80:u0|A[7]             ; n_RomActive                                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 1.016      ; 1.894      ;
; 0.729 ; T80s:cpu1|T80:u0|A[3]             ; n_RomActive                                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 1.016      ; 1.899      ;
; 0.730 ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.522      ;
; 0.734 ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.526      ;
; 0.734 ; T80s:cpu1|T80:u0|DO[4]            ; bufferedUART:io1|txByteLatch[4]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.037      ; 2.925      ;
; 0.736 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.856      ;
; 0.737 ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.529      ;
; 0.737 ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.529      ;
; 0.738 ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.530      ;
; 0.739 ; bufferedUART:io1|rxInPointer[5]   ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.531      ;
; 0.739 ; bufferedUART:io1|rxReadPointer[5] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.859      ;
; 0.746 ; bufferedUART:io1|rxReadPointer[1] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.866      ;
; 0.749 ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|dataOut[0]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.541      ;
; 0.750 ; bufferedUART:io1|rxInPointer[2]   ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.542      ;
; 0.752 ; T80s:cpu1|T80:u0|DO[5]            ; bufferedUART:io1|txByteLatch[5]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.032      ; 2.938      ;
; 0.754 ; bufferedUART:io1|rxInPointer[2]   ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.546      ;
; 0.757 ; bufferedUART:io1|rxInPointer[2]   ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.549      ;
; 0.757 ; bufferedUART:io1|rxInPointer[2]   ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.549      ;
; 0.757 ; bufferedUART:io1|rxReadPointer[0] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.877      ;
; 0.758 ; bufferedUART:io1|rxInPointer[2]   ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.550      ;
; 0.759 ; bufferedUART:io1|rxInPointer[2]   ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.551      ;
; 0.762 ; bufferedUART:io1|rxReadPointer[0] ; bufferedUART:io1|rxReadPointer[2]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.882      ;
; 0.767 ; T80s:cpu1|T80:u0|DO[2]            ; bufferedUART:io1|txByteLatch[2]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.035      ; 2.956      ;
; 0.768 ; T80s:cpu1|T80:u0|DO[5]            ; bufferedUART:io1|controlReg[5]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.032      ; 2.954      ;
; 0.771 ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.695      ; 3.558      ;
; 0.771 ; bufferedUART:io1|rxReadPointer[2] ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.891      ;
; 0.774 ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|rxReadPointer[0]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.894      ;
; 0.775 ; bufferedUART:io1|rxReadPointer[2] ; bufferedUART:io1|rxReadPointer[5]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.895      ;
; 0.776 ; bufferedUART:io1|rxInPointer[2]   ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.695      ; 3.563      ;
; 0.776 ; bufferedUART:io1|rxReadPointer[2] ; bufferedUART:io1|rxReadPointer[3]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.896      ;
; 0.776 ; T80s:cpu1|T80:u0|A[1]             ; sd_controller:sd1|host_write_flag                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 1.298      ; 2.228      ;
; 0.777 ; bufferedUART:io1|rxReadPointer[3] ; bufferedUART:io1|rxReadPointer[1]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.897      ;
; 0.783 ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.575      ;
; 0.787 ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.579      ;
; 0.790 ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.582      ;
; 0.790 ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.582      ;
; 0.791 ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.583      ;
; 0.792 ; bufferedUART:io1|rxInPointer[4]   ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.584      ;
; 0.793 ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|dataOut[7]                                                                               ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.695      ; 3.580      ;
; 0.795 ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.587      ;
; 0.796 ; T80s:cpu1|T80:u0|DO[7]            ; bufferedUART:io1|controlReg[7]                                                                            ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.035      ; 2.985      ;
; 0.799 ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.591      ;
; 0.800 ; T80s:cpu1|T80:u0|DO[7]            ; bufferedUART:io1|txByteLatch[7]                                                                           ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; 0.000        ; 2.035      ; 2.989      ;
; 0.802 ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.594      ;
; 0.802 ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.594      ;
; 0.802 ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.594      ;
; 0.803 ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.595      ;
; 0.804 ; bufferedUART:io1|rxInPointer[1]   ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.596      ;
; 0.806 ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.598      ;
; 0.809 ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.601      ;
; 0.809 ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|rxReadPointer[5]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.601      ;
; 0.810 ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|rxReadPointer[2]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.602      ;
; 0.810 ; bufferedUART:io1|rxReadPointer[1] ; bufferedUART:io1|rxReadPointer[4]                                                                         ; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n ; 0.000        ; 0.036      ; 0.930      ;
; 0.811 ; bufferedUART:io1|rxInPointer[3]   ; bufferedUART:io1|rxReadPointer[3]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.603      ;
; 0.817 ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|rxReadPointer[1]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.609      ;
; 0.821 ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|rxReadPointer[4]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.613      ;
; 0.824 ; bufferedUART:io1|rxInPointer[0]   ; bufferedUART:io1|rxReadPointer[0]                                                                         ; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n ; -0.062       ; 2.700      ; 3.616      ;
+-------+-----------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+--------+------------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                          ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.504 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.108     ; 1.500      ;
; -1.504 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.108     ; 1.500      ;
; -1.504 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.108     ; 1.500      ;
; -1.504 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.108     ; 1.500      ;
; -1.504 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.108     ; 1.500      ;
; -1.478 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.110     ; 1.472      ;
; -1.478 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.110     ; 1.472      ;
; -1.467 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.109     ; 1.462      ;
; -1.467 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.109     ; 1.462      ;
; -1.467 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.109     ; 1.462      ;
; -1.467 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.109     ; 1.462      ;
; -1.467 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.109     ; 1.462      ;
; -1.467 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.109     ; 1.462      ;
; -1.467 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.109     ; 1.462      ;
; -1.467 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.109     ; 1.462      ;
; -1.447 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.108     ; 1.443      ;
; -1.447 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.108     ; 1.443      ;
; -1.447 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.108     ; 1.443      ;
; -1.447 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.108     ; 1.443      ;
; -1.447 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.108     ; 1.443      ;
; -1.418 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.110     ; 1.412      ;
; -1.418 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.110     ; 1.412      ;
; -1.410 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.109     ; 1.405      ;
; -1.410 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.109     ; 1.405      ;
; -1.410 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.109     ; 1.405      ;
; -1.410 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.109     ; 1.405      ;
; -1.410 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.109     ; 1.405      ;
; -1.410 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.109     ; 1.405      ;
; -1.410 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.109     ; 1.405      ;
; -1.410 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.109     ; 1.405      ;
; -1.336 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.334      ;
; -1.336 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.334      ;
; -1.336 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.334      ;
; -1.336 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.334      ;
; -1.336 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.334      ;
; -1.336 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.334      ;
; -1.336 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.334      ;
; -1.336 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.334      ;
; -1.336 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.334      ;
; -1.336 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.334      ;
; -1.336 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.334      ;
; -1.336 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.334      ;
; -1.291 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.289      ;
; -1.291 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.289      ;
; -1.291 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.289      ;
; -1.291 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.289      ;
; -1.291 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.289      ;
; -1.291 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.289      ;
; -1.291 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.289      ;
; -1.291 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.289      ;
; -1.291 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.289      ;
; -1.291 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.289      ;
; -1.291 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.289      ;
; -1.291 ; T80s:cpu1|IORQ_n       ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0.062        ; -0.106     ; 1.289      ;
; 63.423 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.008     ; 4.368      ;
; 63.423 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.008     ; 4.368      ;
; 63.423 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.008     ; 4.368      ;
; 63.423 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.008     ; 4.368      ;
; 63.423 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.008     ; 4.368      ;
; 63.452 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.010     ; 4.337      ;
; 63.452 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.010     ; 4.337      ;
; 63.460 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.009     ; 4.330      ;
; 63.460 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.009     ; 4.330      ;
; 63.460 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.009     ; 4.330      ;
; 63.460 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.009     ; 4.330      ;
; 63.460 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.009     ; 4.330      ;
; 63.460 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.009     ; 4.330      ;
; 63.460 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.009     ; 4.330      ;
; 63.460 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.009     ; 4.330      ;
; 63.579 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.006     ; 4.214      ;
; 63.579 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.006     ; 4.214      ;
; 63.579 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.006     ; 4.214      ;
; 63.579 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|txByteSent      ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.006     ; 4.214      ;
; 63.579 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.006     ; 4.214      ;
; 63.579 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.006     ; 4.214      ;
; 63.579 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.006     ; 4.214      ;
; 63.579 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.006     ; 4.214      ;
; 63.579 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.006     ; 4.214      ;
; 63.579 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.006     ; 4.214      ;
; 63.579 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.006     ; 4.214      ;
; 63.579 ; T80s:cpu1|T80:u0|A[0]  ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.006     ; 4.214      ;
; 65.748 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.005     ; 2.046      ;
; 65.748 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|rxBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.005     ; 2.046      ;
; 65.748 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|rxBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.005     ; 2.046      ;
; 65.748 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|rxBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.005     ; 2.046      ;
; 65.748 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|rxBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.005     ; 2.046      ;
; 65.774 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.007     ; 2.018      ;
; 65.774 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|txBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.007     ; 2.018      ;
; 65.785 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.006     ; 2.008      ;
; 65.785 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.006     ; 2.008      ;
; 65.785 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.006     ; 2.008      ;
; 65.785 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|txClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.006     ; 2.008      ;
; 65.785 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|txClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.006     ; 2.008      ;
; 65.785 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|txClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.006     ; 2.008      ;
; 65.785 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|txClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.006     ; 2.008      ;
; 65.785 ; T80s:cpu1|T80:u0|A[2]  ; bufferedUART:io1|txState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.006     ; 2.008      ;
; 65.786 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.016     ; 1.997      ;
; 65.786 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.016     ; 1.997      ;
; 65.786 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.016     ; 1.997      ;
; 65.786 ; T80s:cpu1|T80:u0|DO[1] ; bufferedUART:io1|rxBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 67.812       ; -0.016     ; 1.997      ;
+--------+------------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clocks|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+--------+-----------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                          ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.911  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.102      ; 1.239      ;
; 0.911  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.102      ; 1.239      ;
; 0.911  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.102      ; 1.239      ;
; 0.911  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.102      ; 1.239      ;
; 0.911  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.102      ; 1.239      ;
; 0.911  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.102      ; 1.239      ;
; 0.911  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.102      ; 1.239      ;
; 0.911  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.102      ; 1.239      ;
; 0.911  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.102      ; 1.239      ;
; 0.911  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.102      ; 1.239      ;
; 0.911  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.102      ; 1.239      ;
; 0.911  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.102      ; 1.239      ;
; 0.948  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.102      ; 1.276      ;
; 0.948  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.102      ; 1.276      ;
; 0.948  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.102      ; 1.276      ;
; 0.948  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txByteSent      ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.102      ; 1.276      ;
; 0.948  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.102      ; 1.276      ;
; 0.948  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.102      ; 1.276      ;
; 0.948  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.102      ; 1.276      ;
; 0.948  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.102      ; 1.276      ;
; 0.948  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.102      ; 1.276      ;
; 0.948  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.102      ; 1.276      ;
; 0.948  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.idle    ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.102      ; 1.276      ;
; 0.948  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.102      ; 1.276      ;
; 1.025  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.100      ; 1.351      ;
; 1.025  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.100      ; 1.351      ;
; 1.025  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.100      ; 1.351      ;
; 1.025  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.100      ; 1.351      ;
; 1.025  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.100      ; 1.351      ;
; 1.025  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.100      ; 1.351      ;
; 1.025  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.100      ; 1.351      ;
; 1.025  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.100      ; 1.351      ;
; 1.033  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.098      ; 1.357      ;
; 1.033  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.098      ; 1.357      ;
; 1.061  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.100      ; 1.387      ;
; 1.061  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.100      ; 1.387      ;
; 1.061  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.100      ; 1.387      ;
; 1.061  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.100      ; 1.387      ;
; 1.061  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.100      ; 1.387      ;
; 1.073  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.100      ; 1.399      ;
; 1.073  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[0] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.100      ; 1.399      ;
; 1.073  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[1] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.100      ; 1.399      ;
; 1.073  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[2] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.100      ; 1.399      ;
; 1.073  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[3] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.100      ; 1.399      ;
; 1.073  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[5] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.100      ; 1.399      ;
; 1.073  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txClockCount[4] ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.100      ; 1.399      ;
; 1.073  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txState.stopBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.100      ; 1.399      ;
; 1.085  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.098      ; 1.409      ;
; 1.085  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|txBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.098      ; 1.409      ;
; 1.110  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxState.dataBit ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.100      ; 1.436      ;
; 1.110  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[0]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.100      ; 1.436      ;
; 1.110  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[1]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.100      ; 1.436      ;
; 1.110  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[2]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.100      ; 1.436      ;
; 1.110  ; T80s:cpu1|IORQ_n      ; bufferedUART:io1|rxBitCount[3]   ; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -0.063       ; 0.100      ; 1.436      ;
; 68.916 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.075      ; 1.282      ;
; 68.916 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.075      ; 1.282      ;
; 68.916 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.075      ; 1.282      ;
; 68.916 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txByteSent      ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.075      ; 1.282      ;
; 68.916 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.075      ; 1.282      ;
; 68.916 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.075      ; 1.282      ;
; 68.916 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.075      ; 1.282      ;
; 68.916 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.075      ; 1.282      ;
; 68.916 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.075      ; 1.282      ;
; 68.916 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.075      ; 1.282      ;
; 68.916 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.075      ; 1.282      ;
; 68.916 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.075      ; 1.282      ;
; 68.917 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.073      ; 1.281      ;
; 68.917 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txBitCount[1]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.073      ; 1.281      ;
; 68.917 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.073      ; 1.281      ;
; 68.917 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txByteSent      ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.073      ; 1.281      ;
; 68.917 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.073      ; 1.281      ;
; 68.917 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.073      ; 1.281      ;
; 68.917 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.073      ; 1.281      ;
; 68.917 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.073      ; 1.281      ;
; 68.917 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.073      ; 1.281      ;
; 68.917 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.073      ; 1.281      ;
; 68.917 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxState.idle    ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.073      ; 1.281      ;
; 68.917 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|rxClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.073      ; 1.281      ;
; 69.030 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.073      ; 1.394      ;
; 69.030 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.073      ; 1.394      ;
; 69.030 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.073      ; 1.394      ;
; 69.030 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.073      ; 1.394      ;
; 69.030 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.073      ; 1.394      ;
; 69.030 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.073      ; 1.394      ;
; 69.030 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.073      ; 1.394      ;
; 69.030 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.073      ; 1.394      ;
; 69.031 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.071      ; 1.393      ;
; 69.031 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txClockCount[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.071      ; 1.393      ;
; 69.031 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txClockCount[1] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.071      ; 1.393      ;
; 69.031 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txClockCount[2] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.071      ; 1.393      ;
; 69.031 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txClockCount[3] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.071      ; 1.393      ;
; 69.031 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txClockCount[5] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.071      ; 1.393      ;
; 69.031 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txClockCount[4] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.071      ; 1.393      ;
; 69.031 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txState.stopBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.071      ; 1.393      ;
; 69.038 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.071      ; 1.400      ;
; 69.038 ; T80s:cpu1|WR_n        ; bufferedUART:io1|txBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.071      ; 1.400      ;
; 69.039 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txBitCount[2]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.069      ; 1.399      ;
; 69.039 ; T80s:cpu1|T80:u0|A[7] ; bufferedUART:io1|txBitCount[3]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.069      ; 1.399      ;
; 69.066 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxState.dataBit ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.073      ; 1.430      ;
; 69.066 ; T80s:cpu1|WR_n        ; bufferedUART:io1|rxBitCount[0]   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; -67.813      ; 0.073      ; 1.430      ;
+--------+-----------------------+----------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+-----------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                               ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                    ; -9.907   ; -0.059 ; -3.210   ; 0.911   ; -3.201              ;
;  T80s:cpu1|IORQ_n                                   ; -9.907   ; -0.059 ; N/A      ; N/A     ; -3.201              ;
;  clocks|altpll_component|auto_generated|pll1|clk[0] ; -7.655   ; 0.173  ; -3.210   ; 0.911   ; 67.483              ;
;  i_clk                                              ; N/A      ; N/A    ; N/A      ; N/A     ; 9.594               ;
; Design-wide TNS                                     ; -496.349 ; -0.059 ; -82.21   ; 0.0     ; -155.601            ;
;  T80s:cpu1|IORQ_n                                   ; -177.486 ; -0.059 ; N/A      ; N/A     ; -155.601            ;
;  clocks|altpll_component|auto_generated|pll1|clk[0] ; -318.863 ; 0.000  ; -82.210  ; 0.000   ; 0.000               ;
;  i_clk                                              ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------+----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; txd1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rts1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[16] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[17] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[18] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamWE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamCS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamOE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdCS            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdMOSI          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdSCLK          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; driveLED        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledOut8[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledOut8[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledOut8[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledOut8[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledOut8[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledOut8[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledOut8[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledOut8[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdMISO                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sramData[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sramData[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sramData[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sramData[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sramData[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sramData[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sramData[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sramData[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; n_reset                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_clk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rxd1                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rts1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sramAddress[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sramAddress[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; sramAddress[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sramAddress[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sramAddress[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sramAddress[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamWE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamCS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamOE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdCS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdMOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdSCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; driveLED        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ledOut8[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ledOut8[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ledOut8[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ledOut8[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ledOut8[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ledOut8[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ledOut8[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ledOut8[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sramData[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramData[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramData[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramData[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramData[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramData[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramData[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sramData[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rts1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sramAddress[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; sramAddress[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamWE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamCS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamOE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdCS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdMOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdSCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; driveLED        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ledOut8[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ledOut8[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ledOut8[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ledOut8[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ledOut8[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ledOut8[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ledOut8[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ledOut8[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sramData[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramData[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramData[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramData[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramData[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramData[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramData[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sramData[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rts1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sramAddress[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sramAddress[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sramAddress[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sramAddress[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sramAddress[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sramAddress[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sramAddress[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; sramAddress[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sramAddress[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sramAddress[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sramAddress[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamWE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamCS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamOE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdCS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdMOSI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdSCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; driveLED        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledOut8[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledOut8[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledOut8[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledOut8[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledOut8[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledOut8[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledOut8[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledOut8[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sramData[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramData[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramData[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramData[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramData[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramData[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramData[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sramData[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 7967061  ; 0        ; 297      ; 789      ;
; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 152      ; 166      ; 27       ; 58       ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n                                   ; 15       ; 56       ; 34       ; 1        ;
; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n                                   ; 170      ; 5        ; 0        ; 2        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 7967061  ; 0        ; 297      ; 789      ;
; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 152      ; 166      ; 27       ; 58       ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; T80s:cpu1|IORQ_n                                   ; 15       ; 56       ; 34       ; 1        ;
; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n                                   ; 170      ; 5        ; 0        ; 2        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                  ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 27       ; 27       ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                   ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 297      ; 0        ;
; T80s:cpu1|IORQ_n                                   ; clocks|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 27       ; 27       ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 191   ; 191  ;
; Unconstrained Output Ports      ; 26    ; 26   ;
; Unconstrained Output Port Paths ; 53    ; 53   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                              ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+
; Target                                             ; Clock                                              ; Type      ; Status      ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+
; T80s:cpu1|IORQ_n                                   ; T80s:cpu1|IORQ_n                                   ; Base      ; Constrained ;
; clocks|altpll_component|auto_generated|pll1|clk[0] ; clocks|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; i_clk                                              ; i_clk                                              ; Base      ; Constrained ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; n_reset    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd1       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; rts1            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txd1            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; n_reset    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd1       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; rts1            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramAddress[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sramData[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; txd1            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Sep 10 11:02:07 2019
Info: Command: quartus_sta GS_Z80_CPM_64KRAM -c Microcomputer
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Microcomputer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name i_clk i_clk
    Info (332110): create_generated_clock -source {clocks|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 217 -multiply_by 32 -duty_cycle 50.00 -name {clocks|altpll_component|auto_generated|pll1|clk[0]} {clocks|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name T80s:cpu1|IORQ_n T80s:cpu1|IORQ_n
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.907
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.907            -177.486 T80s:cpu1|IORQ_n 
    Info (332119):    -7.655            -318.863 clocks|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.045
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.045               0.000 T80s:cpu1|IORQ_n 
    Info (332119):     0.435               0.000 clocks|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -3.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.210             -82.210 clocks|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.034
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.034               0.000 clocks|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -155.601 T80s:cpu1|IORQ_n 
    Info (332119):     9.934               0.000 i_clk 
    Info (332119):    67.510               0.000 clocks|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.353            -173.179 T80s:cpu1|IORQ_n 
    Info (332119):    -7.047            -290.820 clocks|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.059
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.059              -0.059 T80s:cpu1|IORQ_n 
    Info (332119):     0.388               0.000 clocks|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.836
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.836             -72.318 clocks|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.774
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.774               0.000 clocks|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -146.959 T80s:cpu1|IORQ_n 
    Info (332119):     9.943               0.000 i_clk 
    Info (332119):    67.483               0.000 clocks|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.814
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.814             -75.116 T80s:cpu1|IORQ_n 
    Info (332119):    -3.348            -140.418 clocks|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.173
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.173               0.000 clocks|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 T80s:cpu1|IORQ_n 
Info (332146): Worst-case recovery slack is -1.504
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.504             -38.244 clocks|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.911
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.911               0.000 clocks|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -60.489 T80s:cpu1|IORQ_n 
    Info (332119):     9.594               0.000 i_clk 
    Info (332119):    67.546               0.000 clocks|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4811 megabytes
    Info: Processing ended: Tue Sep 10 11:02:10 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


