library verilog;
use verilog.vl_types.all;
entity dither_time is
    port(
        clk             : in     vl_logic;
        rst             : in     vl_logic;
        d_n_input       : in     vl_logic_vector(5 downto 0);
        duty_high       : out    vl_logic;
        duty_low        : out    vl_logic;
        count           : out    vl_logic_vector(5 downto 0)
    );
end dither_time;
