<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source to the Rust file `kernel/src/devices/lapic.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>lapic.rs.html -- source</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css"><link rel="stylesheet" type="text/css" href="../../../light.css" id="themeStyle"><script src="../../../storage.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="shortcut icon" href="../../../favicon.ico"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc source"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../../sunrise_kernel/index.html'><div class='logo-container'><img src='../../../rust-logo.png' alt='logo'></div></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><a id="settings-menu" href="../../../settings.html"><img src="../../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
<span id="452">452</span>
<span id="453">453</span>
<span id="454">454</span>
<span id="455">455</span>
<span id="456">456</span>
<span id="457">457</span>
<span id="458">458</span>
<span id="459">459</span>
<span id="460">460</span>
<span id="461">461</span>
<span id="462">462</span>
<span id="463">463</span>
<span id="464">464</span>
<span id="465">465</span>
<span id="466">466</span>
<span id="467">467</span>
<span id="468">468</span>
<span id="469">469</span>
<span id="470">470</span>
<span id="471">471</span>
<span id="472">472</span>
<span id="473">473</span>
<span id="474">474</span>
<span id="475">475</span>
<span id="476">476</span>
<span id="477">477</span>
<span id="478">478</span>
<span id="479">479</span>
<span id="480">480</span>
<span id="481">481</span>
<span id="482">482</span>
<span id="483">483</span>
<span id="484">484</span>
<span id="485">485</span>
<span id="486">486</span>
<span id="487">487</span>
<span id="488">488</span>
<span id="489">489</span>
<span id="490">490</span>
<span id="491">491</span>
<span id="492">492</span>
<span id="493">493</span>
<span id="494">494</span>
<span id="495">495</span>
<span id="496">496</span>
<span id="497">497</span>
<span id="498">498</span>
<span id="499">499</span>
<span id="500">500</span>
<span id="501">501</span>
<span id="502">502</span>
<span id="503">503</span>
<span id="504">504</span>
<span id="505">505</span>
<span id="506">506</span>
<span id="507">507</span>
<span id="508">508</span>
<span id="509">509</span>
<span id="510">510</span>
<span id="511">511</span>
<span id="512">512</span>
<span id="513">513</span>
<span id="514">514</span>
<span id="515">515</span>
<span id="516">516</span>
<span id="517">517</span>
<span id="518">518</span>
<span id="519">519</span>
<span id="520">520</span>
<span id="521">521</span>
<span id="522">522</span>
<span id="523">523</span>
<span id="524">524</span>
<span id="525">525</span>
<span id="526">526</span>
<span id="527">527</span>
<span id="528">528</span>
<span id="529">529</span>
<span id="530">530</span>
<span id="531">531</span>
<span id="532">532</span>
<span id="533">533</span>
<span id="534">534</span>
<span id="535">535</span>
<span id="536">536</span>
<span id="537">537</span>
<span id="538">538</span>
<span id="539">539</span>
<span id="540">540</span>
<span id="541">541</span>
<span id="542">542</span>
<span id="543">543</span>
<span id="544">544</span>
<span id="545">545</span>
<span id="546">546</span>
<span id="547">547</span>
<span id="548">548</span>
<span id="549">549</span>
<span id="550">550</span>
<span id="551">551</span>
<span id="552">552</span>
<span id="553">553</span>
<span id="554">554</span>
<span id="555">555</span>
<span id="556">556</span>
<span id="557">557</span>
<span id="558">558</span>
<span id="559">559</span>
<span id="560">560</span>
<span id="561">561</span>
<span id="562">562</span>
<span id="563">563</span>
<span id="564">564</span>
<span id="565">565</span>
<span id="566">566</span>
<span id="567">567</span>
<span id="568">568</span>
<span id="569">569</span>
<span id="570">570</span>
<span id="571">571</span>
<span id="572">572</span>
<span id="573">573</span>
<span id="574">574</span>
<span id="575">575</span>
<span id="576">576</span>
<span id="577">577</span>
<span id="578">578</span>
<span id="579">579</span>
<span id="580">580</span>
<span id="581">581</span>
<span id="582">582</span>
<span id="583">583</span>
<span id="584">584</span>
<span id="585">585</span>
<span id="586">586</span>
<span id="587">587</span>
<span id="588">588</span>
<span id="589">589</span>
<span id="590">590</span>
<span id="591">591</span>
<span id="592">592</span>
<span id="593">593</span>
<span id="594">594</span>
<span id="595">595</span>
<span id="596">596</span>
<span id="597">597</span>
<span id="598">598</span>
<span id="599">599</span>
<span id="600">600</span>
<span id="601">601</span>
<span id="602">602</span>
<span id="603">603</span>
<span id="604">604</span>
<span id="605">605</span>
<span id="606">606</span>
<span id="607">607</span>
<span id="608">608</span>
<span id="609">609</span>
<span id="610">610</span>
<span id="611">611</span>
<span id="612">612</span>
<span id="613">613</span>
<span id="614">614</span>
<span id="615">615</span>
<span id="616">616</span>
<span id="617">617</span>
<span id="618">618</span>
<span id="619">619</span>
<span id="620">620</span>
<span id="621">621</span>
<span id="622">622</span>
<span id="623">623</span>
<span id="624">624</span>
<span id="625">625</span>
<span id="626">626</span>
<span id="627">627</span>
<span id="628">628</span>
<span id="629">629</span>
<span id="630">630</span>
<span id="631">631</span>
<span id="632">632</span>
<span id="633">633</span>
<span id="634">634</span>
<span id="635">635</span>
<span id="636">636</span>
<span id="637">637</span>
<span id="638">638</span>
<span id="639">639</span>
<span id="640">640</span>
<span id="641">641</span>
<span id="642">642</span>
<span id="643">643</span>
<span id="644">644</span>
<span id="645">645</span>
<span id="646">646</span>
<span id="647">647</span>
<span id="648">648</span>
<span id="649">649</span>
<span id="650">650</span>
<span id="651">651</span>
<span id="652">652</span>
<span id="653">653</span>
<span id="654">654</span>
<span id="655">655</span>
<span id="656">656</span>
<span id="657">657</span>
<span id="658">658</span>
<span id="659">659</span>
<span id="660">660</span>
<span id="661">661</span>
<span id="662">662</span>
<span id="663">663</span>
<span id="664">664</span>
<span id="665">665</span>
<span id="666">666</span>
<span id="667">667</span>
<span id="668">668</span>
<span id="669">669</span>
<span id="670">670</span>
<span id="671">671</span>
<span id="672">672</span>
<span id="673">673</span>
<span id="674">674</span>
<span id="675">675</span>
<span id="676">676</span>
<span id="677">677</span>
<span id="678">678</span>
<span id="679">679</span>
<span id="680">680</span>
<span id="681">681</span>
<span id="682">682</span>
<span id="683">683</span>
<span id="684">684</span>
<span id="685">685</span>
<span id="686">686</span>
<span id="687">687</span>
<span id="688">688</span>
<span id="689">689</span>
<span id="690">690</span>
<span id="691">691</span>
<span id="692">692</span>
<span id="693">693</span>
<span id="694">694</span>
<span id="695">695</span>
<span id="696">696</span>
<span id="697">697</span>
<span id="698">698</span>
<span id="699">699</span>
<span id="700">700</span>
<span id="701">701</span>
<span id="702">702</span>
<span id="703">703</span>
<span id="704">704</span>
<span id="705">705</span>
<span id="706">706</span>
<span id="707">707</span>
<span id="708">708</span>
<span id="709">709</span>
<span id="710">710</span>
<span id="711">711</span>
<span id="712">712</span>
<span id="713">713</span>
<span id="714">714</span>
<span id="715">715</span>
<span id="716">716</span>
<span id="717">717</span>
<span id="718">718</span>
<span id="719">719</span>
<span id="720">720</span>
<span id="721">721</span>
<span id="722">722</span>
<span id="723">723</span>
</pre><div class="example-wrap"><pre class="rust ">
<span class="doccomment">//! Local APIC driver.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! Specification can be found in Intel&#39;s System Programmer&#39;s Guide. The chapters</span>
<span class="doccomment">//! used as reference here will be from [this version] of the guide.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! [this version]: https://web.archive.org/web/20190212230443/https://software.intel.com/sites/default/files/managed/a4/60/325384-sdm-vol-3abcd.pdf</span>

<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">frame_allocator</span>::<span class="ident">PhysicalMemRegion</span>;
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">mem</span>::<span class="ident">PhysicalAddress</span>;
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">paging</span>::<span class="ident">MappingAccessRights</span>;
<span class="kw">use</span> <span class="ident">sunrise_libutils</span>::<span class="ident">io</span>::<span class="ident">Io</span>;
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">paging</span>::<span class="ident">PAGE_SIZE</span>;
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">paging</span>::<span class="ident">kernel_memory</span>::<span class="ident">get_kernel_memory</span>;
<span class="kw">use</span> <span class="ident">core</span>::<span class="ident">cell</span>::<span class="ident">UnsafeCell</span>;
<span class="kw">use</span> <span class="ident">core</span>::<span class="ident">marker</span>::<span class="ident">PhantomData</span>;
<span class="kw">use</span> <span class="ident">core</span>::<span class="ident">fmt</span>;
<span class="kw">use</span> <span class="ident">bit_field</span>::<span class="ident">BitField</span>;

<span class="doccomment">/// Specifies how the APICs listed in the destination field should act upon</span>
<span class="doccomment">/// reception of this signal. Note that certain Delivery Modes only operate as</span>
<span class="doccomment">/// intended when used in conjunction with a specific trigger Mode.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Debug</span>, <span class="ident">Clone</span>, <span class="ident">Copy</span>)]</span>
<span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">DeliveryMode</span> {
    <span class="doccomment">/// Delivers the interrupt specified in the vector field.</span>
    <span class="ident">Fixed</span>,
    <span class="doccomment">/// Delivers an SMI interrupt to the processor core through the processor’s</span>
    <span class="doccomment">/// local SMI signal path. When using this delivery mode, the vector field</span>
    <span class="doccomment">/// should be set to 0x00 for future compatibility.</span>
    <span class="ident">SMI</span>,
    <span class="doccomment">/// Delivers an NMI interrupt to the processor. The vector information is</span>
    <span class="doccomment">/// ignored.</span>
    <span class="ident">NMI</span>,

    <span class="doccomment">/// Delivers an INIT request to the processor core, which causes the</span>
    <span class="doccomment">/// processor to perform an INIT. When using this delivery mode, the vector</span>
    <span class="doccomment">/// field should be set to 0x00 for future compatibility. Not supported for</span>
    <span class="doccomment">/// the LVT CMCI register, the LVT thermal monitor register, or the LVT</span>
    <span class="doccomment">/// performance counter register.</span>
    <span class="ident">INIT</span>,
    <span class="doccomment">/// Causes the processor to respond to the interrupt as if the interrupt</span>
    <span class="doccomment">/// originated in an externally connected (8259A-compatible) interrupt</span>
    <span class="doccomment">/// controller. A special INTA bus cycle corresponding to ExtINT, is routed</span>
    <span class="doccomment">/// to the external controller. The external controller is expected to supply</span>
    <span class="doccomment">/// the vector information. The APIC architecture supports only one ExtINT</span>
    <span class="doccomment">/// source in a system, usually contained in the compatibility bridge. Only</span>
    <span class="doccomment">/// one processor in the system should have an LVT entry configured to use</span>
    <span class="doccomment">/// the ExtINT delivery mode. Not supported for the LVT CMCI register, the</span>
    <span class="doccomment">/// LVT thermal monitor register, or the LVT performance counter register.</span>
    <span class="ident">ExtINT</span>,
    <span class="doccomment">/// Unknown delivery mode encountered.</span>
    <span class="ident">Unknown</span>(<span class="ident">u32</span>)
}

<span class="kw">impl</span> <span class="ident">From</span><span class="op">&lt;</span><span class="ident">DeliveryMode</span><span class="op">&gt;</span> <span class="kw">for</span> <span class="ident">u32</span> {
    <span class="kw">fn</span> <span class="ident">from</span>(<span class="ident">mode</span>: <span class="ident">DeliveryMode</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u32</span> {
        <span class="kw">match</span> <span class="ident">mode</span> {
            <span class="ident">DeliveryMode</span>::<span class="ident">Fixed</span>          <span class="op">=</span><span class="op">&gt;</span> <span class="number">0b000</span>,
            <span class="ident">DeliveryMode</span>::<span class="ident">SMI</span>            <span class="op">=</span><span class="op">&gt;</span> <span class="number">0b010</span>,
            <span class="comment">// RESERVED                  =&gt; 0b011,</span>
            <span class="ident">DeliveryMode</span>::<span class="ident">NMI</span>            <span class="op">=</span><span class="op">&gt;</span> <span class="number">0b100</span>,
            <span class="ident">DeliveryMode</span>::<span class="ident">INIT</span>           <span class="op">=</span><span class="op">&gt;</span> <span class="number">0b101</span>,
            <span class="comment">// RESERVED                  =&gt; 0b110,</span>
            <span class="ident">DeliveryMode</span>::<span class="ident">ExtINT</span>         <span class="op">=</span><span class="op">&gt;</span> <span class="number">0b111</span>,
            <span class="ident">DeliveryMode</span>::<span class="ident">Unknown</span>(<span class="ident">val</span>)   <span class="op">=</span><span class="op">&gt;</span> <span class="ident">val</span>,
        }
    }
}

<span class="kw">impl</span> <span class="ident">From</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span> <span class="kw">for</span> <span class="ident">DeliveryMode</span> {
    <span class="kw">fn</span> <span class="ident">from</span>(<span class="ident">mode</span>: <span class="ident">u32</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">DeliveryMode</span> {
        <span class="kw">match</span> <span class="ident">mode</span> {
            <span class="number">0b000</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">DeliveryMode</span>::<span class="ident">Fixed</span>,
            <span class="number">0b010</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">DeliveryMode</span>::<span class="ident">SMI</span>,
            <span class="comment">// 0b011 RESERVED</span>
            <span class="number">0b100</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">DeliveryMode</span>::<span class="ident">NMI</span>,
            <span class="number">0b101</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">DeliveryMode</span>::<span class="ident">INIT</span>,
            <span class="comment">// 0b110 RESERVED</span>
            <span class="number">0b111</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">DeliveryMode</span>::<span class="ident">ExtINT</span>,
            <span class="ident">val</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">DeliveryMode</span>::<span class="ident">Unknown</span>(<span class="ident">val</span>),
        }
    }
}

<span class="doccomment">/// Selects the Timer Mode of the LVT Timer.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Debug</span>, <span class="ident">Clone</span>, <span class="ident">Copy</span>)]</span>
<span class="kw">enum</span> <span class="ident">TimerMode</span> {
    <span class="doccomment">/// One-shot mode using a count-down value.</span>
    <span class="ident">OneShot</span>,
    <span class="doccomment">/// Periodic mode reloading a count-down value.</span>
    <span class="ident">Periodic</span>,
    <span class="doccomment">/// TSC-Deadline mode using absolute target value in IA32_TSC_DEADLINE MSR.</span>
    <span class="ident">TscDeadline</span>,
    <span class="doccomment">/// Reserved value, might be used in later revision.</span>
    <span class="ident">Reserved</span>
}

<span class="kw">impl</span> <span class="ident">From</span><span class="op">&lt;</span><span class="ident">TimerMode</span><span class="op">&gt;</span> <span class="kw">for</span> <span class="ident">u32</span> {
    <span class="kw">fn</span> <span class="ident">from</span>(<span class="ident">mode</span>: <span class="ident">TimerMode</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u32</span> {
        <span class="kw">match</span> <span class="ident">mode</span> {
            <span class="ident">TimerMode</span>::<span class="ident">OneShot</span>     <span class="op">=</span><span class="op">&gt;</span> <span class="number">0b00</span>,
            <span class="ident">TimerMode</span>::<span class="ident">Periodic</span>    <span class="op">=</span><span class="op">&gt;</span> <span class="number">0b01</span>,
            <span class="ident">TimerMode</span>::<span class="ident">TscDeadline</span> <span class="op">=</span><span class="op">&gt;</span> <span class="number">0b10</span>,
            <span class="ident">TimerMode</span>::<span class="ident">Reserved</span>    <span class="op">=</span><span class="op">&gt;</span> <span class="number">0b11</span>,
        }
    }
}

<span class="kw">impl</span> <span class="ident">From</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span> <span class="kw">for</span> <span class="ident">TimerMode</span> {
    <span class="kw">fn</span> <span class="ident">from</span>(<span class="ident">mode</span>: <span class="ident">u32</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">TimerMode</span> {
        <span class="kw">match</span> <span class="ident">mode</span> {
            <span class="number">0b00</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">TimerMode</span>::<span class="ident">OneShot</span>,
            <span class="number">0b01</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">TimerMode</span>::<span class="ident">Periodic</span>,
            <span class="number">0b10</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">TimerMode</span>::<span class="ident">TscDeadline</span>,
            <span class="number">0b11</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">TimerMode</span>::<span class="ident">Reserved</span>,
            <span class="kw">_</span>    <span class="op">=</span><span class="op">&gt;</span> <span class="macro">unreachable</span><span class="macro">!</span>(),
        }
    }
}

<span class="doccomment">/// Local APIC Registers are 128-bit wide, with the 32 lower bits containing the</span>
<span class="doccomment">/// actual register, and the top bits being reserved for future use.</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">transparent</span>)]</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Debug</span>)]</span>
<span class="kw">struct</span> <span class="ident">LocalApicRegister</span><span class="op">&lt;</span><span class="ident">T</span> <span class="op">=</span> <span class="ident">u32</span><span class="op">&gt;</span>(<span class="ident">u128</span>, <span class="ident">PhantomData</span><span class="op">&lt;</span><span class="ident">T</span><span class="op">&gt;</span>);

<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">T</span>: <span class="ident">Copy</span><span class="op">&gt;</span> <span class="ident">Io</span> <span class="kw">for</span> <span class="ident">LocalApicRegister</span><span class="op">&lt;</span><span class="ident">T</span><span class="op">&gt;</span> {
    <span class="kw">type</span> <span class="ident">Value</span> <span class="op">=</span> <span class="ident">T</span>;

    <span class="kw">fn</span> <span class="ident">read</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="self">Self</span>::<span class="ident">Value</span> {
        <span class="kw">unsafe</span> { (<span class="kw-2">&amp;</span><span class="self">self</span>.<span class="number">0</span> <span class="kw">as</span> <span class="kw-2">*</span><span class="kw">const</span> <span class="ident">u128</span> <span class="kw">as</span> <span class="kw-2">*</span><span class="kw">const</span> <span class="ident">T</span>).<span class="ident">read_volatile</span>() }
    }

    <span class="kw">fn</span> <span class="ident">write</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">value</span>: <span class="self">Self</span>::<span class="ident">Value</span>) {
        <span class="kw">unsafe</span> { (<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>.<span class="number">0</span> <span class="kw">as</span> <span class="kw-2">*</span><span class="kw-2">mut</span> <span class="ident">u128</span> <span class="kw">as</span> <span class="kw-2">*</span><span class="kw-2">mut</span> <span class="ident">T</span>).<span class="ident">write_volatile</span>(<span class="ident">value</span>) }
    }
}

<span class="macro">bitfield</span><span class="macro">!</span> {
    <span class="doccomment">/// The version and associated metadata of a Local APIC are described by this</span>
    <span class="doccomment">/// struct.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See chapter 10.4.8: Local APIC Version Register</span>
    <span class="attribute">#[<span class="ident">repr</span>(<span class="ident">transparent</span>)]</span>
    <span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>)]</span>
    <span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">LocalApicVersion</span>(<span class="ident">u32</span>);
    <span class="kw">impl</span> <span class="ident">Debug</span>;
    <span class="doccomment">/// The version numbers of the local APIC:</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// - 00H - 0FH: 82489DX discrete APIC.</span>
    <span class="doccomment">/// - 10H - 15H: Integrated APIC.</span>
    <span class="ident">version</span>, <span class="kw">_</span>: <span class="number">7</span>, <span class="number">0</span>;
    <span class="doccomment">/// Shows the number of LVT entries minus 1.</span>
    <span class="ident">max_lvt_entry</span>, <span class="kw">_</span>: <span class="number">23</span>, <span class="number">16</span>;
    <span class="doccomment">/// Indicates whether software can inhibit the broadcast of EOI message by</span>
    <span class="doccomment">/// setting bit 12 of the Spurious Interrupt Vector Register.</span>
    <span class="ident">can_suppress_eoi_broadcast</span>, <span class="kw">_</span>: <span class="number">24</span>;
}

<span class="macro">bitfield</span><span class="macro">!</span> {
    <span class="doccomment">/// Allows software to specify the manner in which the local interrupts are</span>
    <span class="doccomment">/// delivered to the processor core.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See chapter 10.5.1: Local Vector Table</span>
    <span class="attribute">#[<span class="ident">repr</span>(<span class="ident">transparent</span>)]</span>
    <span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>)]</span>
    <span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">LocalVector</span>(<span class="ident">u32</span>);
    <span class="kw">impl</span> <span class="ident">Debug</span>;
    <span class="doccomment">/// Interrupt vector number.</span>
    <span class="ident">vector</span>, <span class="ident">set_vector</span>: <span class="number">7</span>, <span class="number">0</span>;
    <span class="doccomment">/// Specifies the type of interrupt to be sent to the processor. Some</span>
    <span class="doccomment">/// delivery modes will only operate as intended when used in conjunction</span>
    <span class="doccomment">/// with a specific trigger mode. See [DeliveryMode] for documentation about</span>
    <span class="doccomment">/// available modes.</span>
    <span class="ident">from</span> <span class="ident">into</span> <span class="ident">DeliveryMode</span>, <span class="ident">delivery_mode</span>, <span class="ident">set_delivery_mode</span>: <span class="number">10</span>, <span class="number">8</span>;
    <span class="doccomment">/// Indicates the interrupt delivery status, as follows:</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// - `false` (Idle): There is currently no activity for this interrupt</span>
    <span class="doccomment">///   source, or the previous in-terrupt from this source was delivered to</span>
    <span class="doccomment">///   the processor core and accepted.</span>
    <span class="doccomment">/// - `true` (Send Pending): Indicates that an interrupt from this source has</span>
    <span class="doccomment">///   been delivered to the pro-cessor core but has not yet been accepted.</span>
    <span class="ident">delivery_status</span>, <span class="kw">_</span>: <span class="number">12</span>;
    <span class="doccomment">/// Specifies the polarity of the corresponding interrupt pin: (`false`)</span>
    <span class="doccomment">/// active high or (`true`) active low. </span>
    <span class="ident">polarity</span>, <span class="ident">set_polarity</span>: <span class="number">13</span>;
    <span class="doccomment">/// For fixed mode, level-triggered interrupts; this flag is set when the</span>
    <span class="doccomment">/// local APIC accepts the interrupt for servicing and is reset when an EOI</span>
    <span class="doccomment">/// command is received from the processor. The meaning of this flag is</span>
    <span class="doccomment">/// undefined for edge-triggered interrupts and other delivery modes. </span>
    <span class="ident">remote_irr</span>, <span class="kw">_</span>: <span class="number">14</span>;
    <span class="doccomment">/// Selects the trigger mode for the local LINT0 and LINT1 pins: (`false`)</span>
    <span class="doccomment">/// edge sensitive and (`true`) level sensitive. This flag is only used when</span>
    <span class="doccomment">/// the delivery mode is Fixed. When the delivery mode is NMI, SMI, or INIT,</span>
    <span class="doccomment">/// the trigger mode is always edge sensitive. When the delivery mode is</span>
    <span class="doccomment">/// ExtINT, the trigger mode is always level sensitive. The timer and error</span>
    <span class="doccomment">/// interrupts are always treated as edge sensitive.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// If the local APIC is not used in conjunction with an I/O APIC and fixed</span>
    <span class="doccomment">/// delivery mode is selected; the Pentium 4, Intel Xeon, and P6 family</span>
    <span class="doccomment">/// processors will always use level-sensitive triggering, regardless if</span>
    <span class="doccomment">/// edge-sensitive triggering is selected.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Software should always set the trigger mode in the LVT LINT1 register to</span>
    <span class="doccomment">/// 0 (edge sensitive). Level-sensitive interrupts are not supported for</span>
    <span class="doccomment">/// LINT1.</span>
    <span class="ident">trigger_mode</span>, <span class="ident">set_trigger_mode</span>: <span class="number">15</span>;
    <span class="doccomment">/// Interrupt mask: (`false`) enables reception of the interrupt and (`true`)</span>
    <span class="doccomment">/// inhibits reception of the interrupt. When the local APIC handles a</span>
    <span class="doccomment">/// performance-monitoring counters interrupt, it automatically sets the mask</span>
    <span class="doccomment">/// flag in the LVT performance counter register. This flag is set to true on</span>
    <span class="doccomment">/// reset. It can be cleared only by software.</span>
    <span class="ident">masked</span>, <span class="ident">set_masked</span>: <span class="number">16</span>;
    <span class="doccomment">/// Selects timer mode. See [TimerMode] for possible values.</span>
    <span class="ident">from</span> <span class="ident">into</span> <span class="ident">TimerMode</span>, <span class="ident">timer_mode</span>, <span class="ident">set_timer_mode</span>: <span class="number">18</span>, <span class="number">17</span>;
}

<span class="macro">bitfield</span><span class="macro">!</span> {
    <span class="doccomment">/// See chapter 10.9: Spurious Interrupt</span>
    <span class="attribute">#[<span class="ident">repr</span>(<span class="ident">transparent</span>)]</span>
    <span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>)]</span>
    <span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">SpuriousInterrupt</span>(<span class="ident">u32</span>);
    <span class="kw">impl</span> <span class="ident">Debug</span>;
    <span class="doccomment">/// Determines the vector number to be delivered to the processor when the</span>
    <span class="doccomment">/// local APIC generates a spurious vector.</span>
    <span class="ident">spurious_vector</span>, <span class="ident">set_spurious_vector</span>: <span class="number">7</span>, <span class="number">0</span>;
    <span class="doccomment">/// Allows software to temporarily enable (1) or disable (0) the local APIC.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See Section 10.4.3, Enabling or Disabling the Local APIC.</span>
    <span class="ident">apic_software_enable</span>, <span class="ident">set_apic_software_enable</span>: <span class="number">8</span>;
    <span class="doccomment">/// Determines if focus processor checking is enabled when using the</span>
    <span class="doccomment">/// lowest-priority delivery mode. In Pentium 4 and Intel Xeon processors,</span>
    <span class="doccomment">/// this bit is reserved and should be cleared to 0.</span>
    <span class="ident">focus_processor_checking</span>, <span class="kw">_</span>: <span class="number">9</span>;
    <span class="doccomment">/// Determines whether an EOI for a level-triggered interrupt causes EOI</span>
    <span class="doccomment">/// messages to be broadcast to the I/O APICs or not. The default value for</span>
    <span class="doccomment">/// this bit is false, indicating that EOI broadcasts are performed. This bit</span>
    <span class="doccomment">/// is reserved to false if the processor does not support EOI-broadcast</span>
    <span class="doccomment">/// suppression.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See chapter 10.8.5 Signaling Interrupt Servicing Completion</span>
    <span class="ident">suppress_eoi_broadcast</span>, <span class="ident">set_suppress_eoi_broadcast</span>: <span class="number">12</span>;
}


<span class="macro">bitflags</span><span class="macro">!</span> {
    <span class="doccomment">/// Contains the set of errors the LAPIC has encountered while running.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See 10.5.3: Error Handling</span>
    <span class="kw">struct</span> <span class="ident">Error</span>: <span class="ident">u32</span> {
        <span class="doccomment">/// Set when the local APIC detects a checksum error for a message that</span>
        <span class="doccomment">/// it sent on the APIC bus. Used only on P6 family and Pentium</span>
        <span class="doccomment">/// processors.</span>
        <span class="kw">const</span> <span class="ident">SEND_CHECKSUM_ERROR</span>      <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">0</span>;
        <span class="doccomment">/// Set when the local APIC detects a checksum error for a message that</span>
        <span class="doccomment">/// it received on the APIC bus. Used only on P6 family and Pentium</span>
        <span class="doccomment">/// processors.</span>
        <span class="kw">const</span> <span class="ident">RECEIVE_CHECKSUM_ERROR</span>   <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>;
        <span class="doccomment">/// Set when the local APIC detects that a message it sent was not</span>
        <span class="doccomment">/// accepted by any APIC on the APIC bus. Used only on P6 family and</span>
        <span class="doccomment">/// Pentium processors.</span>
        <span class="kw">const</span> <span class="ident">SEND_ACCEPT_ERROR</span>        <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">2</span>;
        <span class="doccomment">/// Set when the local APIC detects that the message it received was not</span>
        <span class="doccomment">/// accepted by any APIC on the APIC bus, including itself. Used only on</span>
        <span class="doccomment">/// P6 family and Pentium processors</span>
        <span class="kw">const</span> <span class="ident">RECEIVE_ACCEPT_ERROR</span>     <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>;
        <span class="doccomment">/// Set when the local APIC detects an attempt to send an IPI with the</span>
        <span class="doccomment">/// lowest-priority delivery mode and the local APIC does not support the</span>
        <span class="doccomment">/// sending of such IPIs. This bit is used on some Intel Core and Intel</span>
        <span class="doccomment">/// Xeon processors. As noted in chapter 10.6.2: Determining IPI</span>
        <span class="doccomment">/// Destination, the ability of a processor to send a lowest-priority IPI</span>
        <span class="doccomment">/// is model-specific and should be avoided.</span>
        <span class="kw">const</span> <span class="ident">REDIRECTABLE_IPI</span>         <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">4</span>;
        <span class="doccomment">/// Set when the local APIC detects an illegal vector (one in the range 0</span>
        <span class="doccomment">/// to 15) in the message that it is sending. This occurs as the result</span>
        <span class="doccomment">/// of a write to the ICR (in both xAPIC and x2APIC modes) or to SELF IPI</span>
        <span class="doccomment">/// register (x2APIC mode only) with an illegal vector.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// If the local APIC does not support the sending of lowest-priority</span>
        <span class="doccomment">/// IPIs and software writes the ICR to send a lowest-priority IPI with</span>
        <span class="doccomment">/// an illegal vector, the local APIC sets only the &quot;redirectable IPI&quot;</span>
        <span class="doccomment">/// error bit. The interrupt is not processed and hence the &quot;Send Illegal</span>
        <span class="doccomment">/// Vector&quot; bit is not set in the ESR.</span>
        <span class="kw">const</span> <span class="ident">SEND_ILLEGAL_VECTOR</span>      <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">5</span>;
        <span class="doccomment">/// Set when the local APIC detects an illegal vector (one in the range 0</span>
        <span class="doccomment">/// to 15) in an interrupt message it receives or in an interrupt</span>
        <span class="doccomment">/// generated locally from the local vector table or via a self IPI. Such</span>
        <span class="doccomment">/// interrupts are not delivered to the processor; the local APIC will</span>
        <span class="doccomment">/// never set an IRR bit in the range 0 to 15.</span>
        <span class="kw">const</span> <span class="ident">RECEIVE_ILLEGAL_VECTOR</span>   <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">6</span>;
        <span class="doccomment">/// Set when the local APIC is in xAPIC mode and software attempts to</span>
        <span class="doccomment">/// access a register that is reserved in the processor&#39;s local-APIC</span>
        <span class="doccomment">/// register-address space; The local-APIC register-address space</span>
        <span class="doccomment">/// comprises the 4 KBytes at the physical address specified in the</span>
        <span class="doccomment">/// IA32_APIC_BASE MSR. Used only on Intel Core, Intel Atom™, Pentium 4,</span>
        <span class="doccomment">/// Intel Xeon, and P6 family processors.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// In x2APIC mode, software accesses the APIC registers using the RDMSR</span>
        <span class="doccomment">/// and WRMSR instructions. Use of one of these instructions to access a</span>
        <span class="doccomment">/// reserved register cause a general-protection exception. They do not</span>
        <span class="doccomment">/// set the “Illegal Register Access” bit in the ESR.</span>
        <span class="kw">const</span> <span class="ident">ILLEGAL_REGISTER_ADDRESS</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">7</span>;
    }
}

<span class="doccomment">/// Local APIC Register structure.</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">clippy</span>::<span class="ident">missing_docs_in_private_items</span>)]</span>
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">missing_debug_implementations</span>)]</span> <span class="comment">// Implementation is on LocalApic</span>
<span class="kw">struct</span> <span class="ident">LocalApicInternal</span> {
    <span class="ident">reserved_000</span>: <span class="ident">LocalApicRegister</span>,
    <span class="ident">reserved_010</span>: <span class="ident">LocalApicRegister</span>,

    <span class="doccomment">/// Unique ID of this Local APIC. May also be used as a way to uniquely</span>
    <span class="doccomment">/// identify a CPU.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// On power up, system hardware assigns a unique APIC ID to each local APIC.</span>
    <span class="doccomment">/// The hardware assigned APIC ID is based on system topology and includes</span>
    <span class="doccomment">/// encoding for socket position and cluster information.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See chapter 10.4.6: Local APIC ID.</span>
    <span class="ident">local_apic_id</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// Can be used to identify the APIC version. In addition, the register</span>
    <span class="doccomment">/// specifies the number of entries in the local vector table (LVT) for a</span>
    <span class="doccomment">/// specific implementation.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See chapter 10.4.8: Local APIC Version.</span>
    <span class="ident">local_apic_version</span>: <span class="ident">LocalApicRegister</span><span class="op">&lt;</span><span class="ident">LocalApicVersion</span><span class="op">&gt;</span>,

    <span class="ident">reserved_040</span>: <span class="ident">LocalApicRegister</span>,
    <span class="ident">reserved_050</span>: <span class="ident">LocalApicRegister</span>,
    <span class="ident">reserved_060</span>: <span class="ident">LocalApicRegister</span>,
    <span class="ident">reserved_070</span>: <span class="ident">LocalApicRegister</span>,

    <span class="doccomment">/// The task priority allows software to set a priority threshold for</span>
    <span class="doccomment">/// interrupting the processor. This mechanism enables the operating system</span>
    <span class="doccomment">/// to temporarily block low priority interrupts from disturbing</span>
    <span class="doccomment">/// high-priority work that the processor is doing. The ability to block such</span>
    <span class="doccomment">/// interrupts using task priority results from the way that the TPR controls</span>
    <span class="doccomment">/// the value of the processor-priority register.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See chapter 10.8.3.1: Task and Processor Priorities</span>
    <span class="ident">task_priority</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// Priority used for lowest-priority arbitration.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Only available on Nahalem CPUs.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See chapter 10.6.2.4: Lowest Priority Delivery Mode.</span>
    <span class="ident">arbitration_priority</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// The processor-priority class determines the priority threshold for</span>
    <span class="doccomment">/// interrupting the processor. The processor will deliver only those</span>
    <span class="doccomment">/// interrupts that have an interrupt-priority class higher than the</span>
    <span class="doccomment">/// processor-priority class in the PPR. If the processor-priority class is</span>
    <span class="doccomment">/// 0, the PPR does not inhibit the delivery any interrupt; if it is 15, the</span>
    <span class="doccomment">/// processor inhibits the delivery of all interrupts. (The</span>
    <span class="doccomment">/// processor-priority mechanism does not affect the delivery of interrupts</span>
    <span class="doccomment">/// with the NMI, SMI, INIT, ExtINT, INIT-deassert, and start-up delivery</span>
    <span class="doccomment">/// modes.)</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See chapter 10.8.3.1: Task and Processor Priorities</span>
    <span class="ident">processor_priority</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// For all interrupts except those delivered with the NMI, SMI, INIT,</span>
    <span class="doccomment">/// ExtINT, the start-up, or INIT-Deassert delivery mode, the interrupt</span>
    <span class="doccomment">/// handler must include a write to the end-of-interrupt (EOI) register. This</span>
    <span class="doccomment">/// write must occur at the end of the handler routine, sometime before the</span>
    <span class="doccomment">/// IRET instruction. This action indicates that the servicing of the current</span>
    <span class="doccomment">/// interrupt is complete and the local APIC can issue the next interrupt</span>
    <span class="doccomment">/// from the ISR.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See chapter 10.8.5: Signaling Interrupt Servicing Completion</span>
    <span class="ident">end_of_interrupt</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// Only available on Nahalem CPUs. Undocumented...</span>
    <span class="ident">remote_read</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// Upon receiving an interrupt that was sent using logical destination mode,</span>
    <span class="doccomment">/// a local APIC compares the Message Destination Address with the values in</span>
    <span class="doccomment">/// its Logical Destination Register and Destination Format Register to</span>
    <span class="doccomment">/// determine if it should accept and handle the interrupt request.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See chapter 10.6.2.2: Logical Destination Mode</span>
    <span class="ident">logical_destination</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// See chapter 10.6.2.2: Logical Destination Mode</span>
    <span class="ident">destination_format</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// A special situation may occur when a processor raises its task priority</span>
    <span class="doccomment">/// to be greater than or equal to the level of the interrupt for which the</span>
    <span class="doccomment">/// processor INTR signal is currently being asserted. If at the time the</span>
    <span class="doccomment">/// INTA cycle is issued, the interrupt that was to be dispensed has become</span>
    <span class="doccomment">/// masked (programmed by software), the local APIC will deliver a</span>
    <span class="doccomment">/// spurious-interrupt vector. Dispensing the spurious-interrupt vector does</span>
    <span class="doccomment">/// not affect the ISR, so the handler for this vector should return without</span>
    <span class="doccomment">/// an EOI.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See chapter 10.9: Spurious Interrupt</span>
    <span class="ident">spurious_interrupt_vector</span>: <span class="ident">LocalApicRegister</span><span class="op">&lt;</span><span class="ident">SpuriousInterrupt</span><span class="op">&gt;</span>,
    <span class="doccomment">/// See [LocalApic::in_service()] documentation.</span>
    <span class="ident">in_service0</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// See [LocalApic::in_service()] documentation.</span>
    <span class="ident">in_service1</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// See [LocalApic::in_service()] documentation.</span>
    <span class="ident">in_service2</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// See [LocalApic::in_service()] documentation.</span>
    <span class="ident">in_service3</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// See [LocalApic::in_service()] documentation.</span>
    <span class="ident">in_service4</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// See [LocalApic::in_service()] documentation.</span>
    <span class="ident">in_service5</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// See [LocalApic::in_service()] documentation.</span>
    <span class="ident">in_service6</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// See [LocalApic::in_service()] documentation.</span>
    <span class="ident">in_service7</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// See [LocalApic::trigger_mode()] documentation.</span>
    <span class="ident">trigger_mode0</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// See [LocalApic::trigger_mode()] documentation.</span>
    <span class="ident">trigger_mode1</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// See [LocalApic::trigger_mode()] documentation.</span>
    <span class="ident">trigger_mode2</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// See [LocalApic::trigger_mode()] documentation.</span>
    <span class="ident">trigger_mode3</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// See [LocalApic::trigger_mode()] documentation.</span>
    <span class="ident">trigger_mode4</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// See [LocalApic::trigger_mode()] documentation.</span>
    <span class="ident">trigger_mode5</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// See [LocalApic::trigger_mode()] documentation.</span>
    <span class="ident">trigger_mode6</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// See [LocalApic::trigger_mode()] documentation.</span>
    <span class="ident">trigger_mode7</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// See [LocalApic::interrupt_request_register()] documentation.</span>
    <span class="ident">interrupt_request0</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// See [LocalApic::interrupt_request_register()] documentation.</span>
    <span class="ident">interrupt_request1</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// See [LocalApic::interrupt_request_register()] documentation.</span>
    <span class="ident">interrupt_request2</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// See [LocalApic::interrupt_request_register()] documentation.</span>
    <span class="ident">interrupt_request3</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// See [LocalApic::interrupt_request_register()] documentation.</span>
    <span class="ident">interrupt_request4</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// See [LocalApic::interrupt_request_register()] documentation.</span>
    <span class="ident">interrupt_request5</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// See [LocalApic::interrupt_request_register()] documentation.</span>
    <span class="ident">interrupt_request6</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// See [LocalApic::interrupt_request_register()] documentation.</span>
    <span class="ident">interrupt_request7</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// The local APIC records errors detected during interrupt handling in the</span>
    <span class="doccomment">/// error status register (ESR).</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See chapter 10.5.3: Error Handling.</span>
    <span class="ident">error_status</span>: <span class="ident">LocalApicRegister</span><span class="op">&lt;</span><span class="ident">Error</span><span class="op">&gt;</span>,

    <span class="ident">reserved_290</span>: <span class="ident">LocalApicRegister</span>,
    <span class="ident">reserved_2a0</span>: <span class="ident">LocalApicRegister</span>,
    <span class="ident">reserved_2b0</span>: <span class="ident">LocalApicRegister</span>,
    <span class="ident">reserved_2c0</span>: <span class="ident">LocalApicRegister</span>,
    <span class="ident">reserved_2d0</span>: <span class="ident">LocalApicRegister</span>,
    <span class="ident">reserved_2e0</span>: <span class="ident">LocalApicRegister</span>,

    <span class="doccomment">/// Specifies interrupt delivery when an overflow condition of corrected</span>
    <span class="doccomment">/// machine check error count reaching a threshold value occurred in a</span>
    <span class="doccomment">/// machine check bank supporting CMCI.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See Section 10.5.1, &quot;Local Vector Table&quot;.</span>
    <span class="ident">lvt_corrected_machine_interrupt</span>: <span class="ident">LocalApicRegister</span><span class="op">&lt;</span><span class="ident">LocalVector</span><span class="op">&gt;</span>,
    <span class="doccomment">/// See [LocalApic::send_interrupt_command()] documentation.</span>
    <span class="ident">interrupt_command_register0</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// See [LocalApic::send_interrupt_command()] documentation.</span>
    <span class="ident">interrupt_command_register1</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// Specifies interrupt delivery when the APIC timer signals an interrupt.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See Section 10.5.1, &quot;Local Vector Table&quot;.</span>
    <span class="ident">lvt_timer</span>: <span class="ident">LocalApicRegister</span><span class="op">&lt;</span><span class="ident">LocalVector</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Specifies interrupt delivery when the thermal sensor generates an</span>
    <span class="doccomment">/// interrupt.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See Section 10.5.1, &quot;Local Vector Table&quot;.</span>
    <span class="ident">lvt_thermal_sensor</span>: <span class="ident">LocalApicRegister</span><span class="op">&lt;</span><span class="ident">LocalVector</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Specifies interrupt delivery when a performance counter generates an</span>
    <span class="doccomment">/// interrupt on overflow</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See Section 10.5.1, &quot;Local Vector Table&quot;.</span>
    <span class="ident">lvt_performance_monitoring_counter</span>: <span class="ident">LocalApicRegister</span><span class="op">&lt;</span><span class="ident">LocalVector</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Specifies interrupt delivery when an interrupt is signaled at the LINT0.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See Section 10.5.1, &quot;Local Vector Table&quot;.</span>
    <span class="ident">lvt_lint0</span>: <span class="ident">LocalApicRegister</span><span class="op">&lt;</span><span class="ident">LocalVector</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Specifies interrupt delivery when an interrupt is signaled at the LINT1.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See Section 10.5.1, &quot;Local Vector Table&quot;.</span>
    <span class="ident">lvt_lint1</span>: <span class="ident">LocalApicRegister</span><span class="op">&lt;</span><span class="ident">LocalVector</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Specifies interrupt delivery when the APIC detects an internal error.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See Section 10.5.1, &quot;Local Vector Table&quot;.</span>
    <span class="ident">lvt_error</span>: <span class="ident">LocalApicRegister</span><span class="op">&lt;</span><span class="ident">LocalVector</span><span class="op">&gt;</span>,
    <span class="doccomment">/// Initial count used by the APIC Timer.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See Section 10.5.4: APIC Timer.</span>
    <span class="ident">initial_count</span>: <span class="ident">LocalApicRegister</span>,
    <span class="doccomment">/// Current count used by the APIC Timer.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See Section 10.5.4: APIC Timer.</span>
    <span class="ident">current_count</span>: <span class="ident">LocalApicRegister</span>,

    <span class="ident">reserved_3a0</span>: <span class="ident">LocalApicRegister</span>,
    <span class="ident">reserved_3b0</span>: <span class="ident">LocalApicRegister</span>,
    <span class="ident">reserved_3c0</span>: <span class="ident">LocalApicRegister</span>,
    <span class="ident">reserved_3d0</span>: <span class="ident">LocalApicRegister</span>,

    <span class="doccomment">/// Divide configuration used by the APIC timer.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See Section 10.5.4: APIC Timer.</span>
    <span class="ident">divide_configuration</span>: <span class="ident">LocalApicRegister</span>,

    <span class="ident">reserved_3f0</span>: <span class="ident">LocalApicRegister</span>,
}
<span class="macro">assert_eq_size</span><span class="macro">!</span>(<span class="ident">LocalApicInternal</span>, [<span class="ident">u8</span>; <span class="number">0x400</span>]);

<span class="comment">// LocalApic should be cpu_local.</span>
<span class="doccomment">/// LocalApic driver.</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">LocalApic</span> {
    <span class="doccomment">/// Pointer to the LocalApic registers.</span>
    <span class="ident">internal</span>: <span class="kw-2">&amp;</span><span class="lifetime">&#39;static</span> <span class="ident">UnsafeCell</span><span class="op">&lt;</span><span class="ident">LocalApicInternal</span><span class="op">&gt;</span>,
}

<span class="kw">impl</span> <span class="ident">fmt</span>::<span class="ident">Debug</span> <span class="kw">for</span> <span class="ident">LocalApic</span> {
    <span class="kw">fn</span> <span class="ident">fmt</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">f</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">fmt</span>::<span class="ident">Formatter</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">fmt</span>::<span class="prelude-ty">Result</span> {
        <span class="kw">unsafe</span> {
            <span class="ident">f</span>.<span class="ident">debug_struct</span>(<span class="string">&quot;LocalApic&quot;</span>)
                .<span class="ident">field</span>(<span class="string">&quot;local_apic_id&quot;</span>, <span class="kw-2">&amp;</span>(<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">local_apic_id</span>.<span class="ident">read</span>())
                .<span class="ident">field</span>(<span class="string">&quot;local_apic_version&quot;</span>, <span class="kw-2">&amp;</span>(<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">local_apic_version</span>.<span class="ident">read</span>())
                .<span class="ident">field</span>(<span class="string">&quot;task_priority&quot;</span>, <span class="kw-2">&amp;</span>(<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">task_priority</span>.<span class="ident">read</span>())
                .<span class="ident">field</span>(<span class="string">&quot;arbitration_priority&quot;</span>, <span class="kw-2">&amp;</span>(<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">arbitration_priority</span>.<span class="ident">read</span>())
                .<span class="ident">field</span>(<span class="string">&quot;processor_priority&quot;</span>, <span class="kw-2">&amp;</span>(<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">processor_priority</span>.<span class="ident">read</span>())
                .<span class="ident">field</span>(<span class="string">&quot;end_of_interrupt&quot;</span>, <span class="kw-2">&amp;</span>(<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">end_of_interrupt</span>.<span class="ident">read</span>())
                .<span class="ident">field</span>(<span class="string">&quot;remote_read&quot;</span>, <span class="kw-2">&amp;</span>(<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">remote_read</span>.<span class="ident">read</span>())
                .<span class="ident">field</span>(<span class="string">&quot;logical_destination&quot;</span>, <span class="kw-2">&amp;</span>(<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">logical_destination</span>.<span class="ident">read</span>())
                .<span class="ident">field</span>(<span class="string">&quot;destination_format&quot;</span>, <span class="kw-2">&amp;</span>(<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">destination_format</span>.<span class="ident">read</span>())
                .<span class="ident">field</span>(<span class="string">&quot;spurious_interrupt_vector&quot;</span>, <span class="kw-2">&amp;</span>(<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">spurious_interrupt_vector</span>.<span class="ident">read</span>())
                .<span class="ident">field</span>(<span class="string">&quot;in_service&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">in_service</span>())
                .<span class="ident">field</span>(<span class="string">&quot;trigger_mode&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">trigger_mode</span>())
                .<span class="ident">field</span>(<span class="string">&quot;interrupt_request_register&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">interrupt_request_register</span>())
                .<span class="ident">field</span>(<span class="string">&quot;error_status&quot;</span>, <span class="kw-2">&amp;</span>(<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">error_status</span>.<span class="ident">read</span>())
                .<span class="ident">field</span>(<span class="string">&quot;lvt_corrected_machine_interrupt&quot;</span>, <span class="kw-2">&amp;</span>(<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">lvt_corrected_machine_interrupt</span>.<span class="ident">read</span>())
                <span class="comment">//.field(&quot;interrupt_command_register&quot;, &amp;self.interrupt_command_register())</span>
                .<span class="ident">field</span>(<span class="string">&quot;lvt_timer&quot;</span>, <span class="kw-2">&amp;</span>(<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">lvt_timer</span>.<span class="ident">read</span>())
                .<span class="ident">field</span>(<span class="string">&quot;lvt_thermal_sensor&quot;</span>, <span class="kw-2">&amp;</span>(<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">lvt_thermal_sensor</span>.<span class="ident">read</span>())
                .<span class="ident">field</span>(<span class="string">&quot;lvt_performance_monitoring_counter&quot;</span>, <span class="kw-2">&amp;</span>(<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">lvt_performance_monitoring_counter</span>.<span class="ident">read</span>())
                .<span class="ident">field</span>(<span class="string">&quot;lvt_lint0&quot;</span>, <span class="kw-2">&amp;</span>(<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">lvt_lint0</span>.<span class="ident">read</span>())
                .<span class="ident">field</span>(<span class="string">&quot;lvt_lint1&quot;</span>, <span class="kw-2">&amp;</span>(<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">lvt_lint1</span>.<span class="ident">read</span>())
                .<span class="ident">field</span>(<span class="string">&quot;lvt_error&quot;</span>, <span class="kw-2">&amp;</span>(<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">lvt_error</span>.<span class="ident">read</span>())
                .<span class="ident">field</span>(<span class="string">&quot;initial_count&quot;</span>, <span class="kw-2">&amp;</span>(<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">initial_count</span>.<span class="ident">read</span>())
                .<span class="ident">field</span>(<span class="string">&quot;current_count&quot;</span>, <span class="kw-2">&amp;</span>(<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">current_count</span>.<span class="ident">read</span>())
                .<span class="ident">field</span>(<span class="string">&quot;divide_configuration&quot;</span>, <span class="kw-2">&amp;</span>(<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">divide_configuration</span>.<span class="ident">read</span>())
                .<span class="ident">finish</span>()
        }
    }
}

<span class="comment">// TODO: LocalAPIC should not be Send/Sync.</span>
<span class="comment">// BODY: LocalApic should be stored in a cpu_local, removing the need for Send/</span>
<span class="comment">// BODY: Sync bounds. Problem is, we don&#39;t really have a way to create CPU Locals</span>
<span class="comment">// BODY: yet.</span>
<span class="kw">unsafe</span> <span class="kw">impl</span> <span class="ident">Send</span> <span class="kw">for</span> <span class="ident">LocalApic</span> {}
<span class="kw">unsafe</span> <span class="kw">impl</span> <span class="ident">Sync</span> <span class="kw">for</span> <span class="ident">LocalApic</span> {}

<span class="kw">impl</span> <span class="ident">LocalApic</span> {
    <span class="doccomment">/// Create a new LocalApic at the specified address.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Panics</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Panics if address is not page-aligned.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Safety</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// `address` should be the physical address of a LocalApic device, and</span>
    <span class="doccomment">/// should not be shared.</span>
    <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">new</span>(<span class="ident">address</span>: <span class="ident">PhysicalAddress</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="self">Self</span> {
        <span class="macro">assert</span><span class="macro">!</span>(<span class="ident">address</span>.<span class="ident">addr</span>() <span class="op">%</span> <span class="ident">PAGE_SIZE</span> <span class="op">=</span><span class="op">=</span> <span class="number">0</span>, <span class="string">&quot;Unaligned local APIC address&quot;</span>);

        <span class="kw">let</span> <span class="ident">lapic</span> <span class="op">=</span> <span class="ident">get_kernel_memory</span>().<span class="ident">map_phys_region</span>(<span class="ident">PhysicalMemRegion</span>::<span class="ident">on_fixed_mmio</span>(<span class="ident">address</span>, <span class="number">0x1000</span>).<span class="ident">unwrap</span>(), <span class="ident">MappingAccessRights</span>::<span class="ident">k_rw</span>());

        <span class="kw">let</span> <span class="ident">lapic</span> <span class="op">=</span> <span class="ident">LocalApic</span> {
            <span class="ident">internal</span>: (<span class="ident">lapic</span>.<span class="ident">addr</span>() <span class="kw">as</span> <span class="kw-2">*</span><span class="kw">const</span> <span class="ident">UnsafeCell</span><span class="op">&lt;</span><span class="ident">LocalApicInternal</span><span class="op">&gt;</span>).<span class="ident">as_ref</span>().<span class="ident">unwrap</span>(),
        };

        <span class="comment">// Mask all the interrupt vectors.</span>
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">masked_vector</span> <span class="op">=</span> <span class="ident">LocalVector</span>(<span class="number">0</span>);
        <span class="ident">masked_vector</span>.<span class="ident">set_masked</span>(<span class="bool-val">true</span>);
        (<span class="kw-2">*</span><span class="ident">lapic</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">lvt_corrected_machine_interrupt</span>.<span class="ident">write</span>(<span class="ident">masked_vector</span>);
        (<span class="kw-2">*</span><span class="ident">lapic</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">lvt_thermal_sensor</span>.<span class="ident">write</span>(<span class="ident">masked_vector</span>);
        (<span class="kw-2">*</span><span class="ident">lapic</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">lvt_performance_monitoring_counter</span>.<span class="ident">write</span>(<span class="ident">masked_vector</span>);
        (<span class="kw-2">*</span><span class="ident">lapic</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">lvt_lint0</span>.<span class="ident">write</span>(<span class="ident">masked_vector</span>);
        (<span class="kw-2">*</span><span class="ident">lapic</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">lvt_lint1</span>.<span class="ident">write</span>(<span class="ident">masked_vector</span>);
        (<span class="kw-2">*</span><span class="ident">lapic</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">lvt_error</span>.<span class="ident">write</span>(<span class="ident">masked_vector</span>);

        <span class="ident">lapic</span>
    }

    <span class="doccomment">/// 10.4.3 Enabling or Disabling the Local APIC</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The local APIC can be enabled or disabled in either of two ways:</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// - Using the APIC global enable/disable flag in the IA32_APIC_BASE MSR (MSR address 1BH; see Figure 10-5)</span>
    <span class="doccomment">/// - Using the APIC software enable/disable flag in the spurious-interrupt vector register (see Figure 10-23)</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">enable</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) {
        <span class="comment">// Enable the LAPIC. The MSR should be set by the BIOS, so we&#39;re only</span>
        <span class="comment">// going to set the spurious-interrupt vector register.</span>
        <span class="kw">unsafe</span> {
            <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">val</span> <span class="op">=</span> (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">spurious_interrupt_vector</span>.<span class="ident">read</span>();
            <span class="ident">val</span>.<span class="ident">set_apic_software_enable</span>(<span class="bool-val">true</span>);
            (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">spurious_interrupt_vector</span>.<span class="ident">write</span>(<span class="ident">val</span>);
        }
    }

    <span class="doccomment">/// Acknowledge the last interrupt, signaling an end of interrupt.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See chapter 10.8: Handling Interrupts</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">acknowledge</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) {
        <span class="kw">unsafe</span> { (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">end_of_interrupt</span>.<span class="ident">write</span>(<span class="number">0</span>); }
    }

    <span class="doccomment">/// Unique ID of this Local APIC. May also be used as a way to uniquely</span>
    <span class="doccomment">/// identify a CPU.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">local_apic_id</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u32</span> {
        <span class="kw">unsafe</span> { (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">local_apic_id</span>.<span class="ident">read</span>() }
    }

    <span class="comment">// Sucks that we don&#39;t have an u256 :&#39;).</span>
    <span class="doccomment">/// The ISR contains interrupt requests that have been dispatched to the</span>
    <span class="doccomment">/// processor for servicing, but not yet acknowledged by said processor.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See chapter 10.8.4: Interrupt Acceptance for Fixed Interrupts.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">in_service</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> [<span class="ident">u32</span>; <span class="number">8</span>] {
        <span class="kw">unsafe</span> {
            <span class="kw">let</span> <span class="ident">in_service0</span> <span class="op">=</span> (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">in_service0</span>.<span class="ident">read</span>();
            <span class="kw">let</span> <span class="ident">in_service1</span> <span class="op">=</span> (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">in_service1</span>.<span class="ident">read</span>();
            <span class="kw">let</span> <span class="ident">in_service2</span> <span class="op">=</span> (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">in_service2</span>.<span class="ident">read</span>();
            <span class="kw">let</span> <span class="ident">in_service3</span> <span class="op">=</span> (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">in_service3</span>.<span class="ident">read</span>();
            <span class="kw">let</span> <span class="ident">in_service4</span> <span class="op">=</span> (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">in_service4</span>.<span class="ident">read</span>();
            <span class="kw">let</span> <span class="ident">in_service5</span> <span class="op">=</span> (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">in_service5</span>.<span class="ident">read</span>();
            <span class="kw">let</span> <span class="ident">in_service6</span> <span class="op">=</span> (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">in_service6</span>.<span class="ident">read</span>();
            <span class="kw">let</span> <span class="ident">in_service7</span> <span class="op">=</span> (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">in_service7</span>.<span class="ident">read</span>();

            [
                <span class="ident">in_service0</span>,
                <span class="ident">in_service1</span>,
                <span class="ident">in_service2</span>,
                <span class="ident">in_service3</span>,
                <span class="ident">in_service4</span>,
                <span class="ident">in_service5</span>,
                <span class="ident">in_service6</span>,
                <span class="ident">in_service7</span>
            ]
        }
    }

    <span class="doccomment">/// The trigger mode register (TMR) indicates the trigger mode of the</span>
    <span class="doccomment">/// interrupt. Upon acceptance of an interrupt into the IRR, the</span>
    <span class="doccomment">/// corresponding TMR bit is cleared for edge-triggered interrupts and set</span>
    <span class="doccomment">/// for level-triggered interrupts. If a TMR bit is set when an EOI cycle for</span>
    <span class="doccomment">/// its corresponding interrupt vector is generated, an EOI message is sent</span>
    <span class="doccomment">/// to all I/O APICs.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See chapter 10.8.4: Interrupt Acceptance for Fixed Interrupts.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">trigger_mode</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> [<span class="ident">u32</span>; <span class="number">8</span>] {
        <span class="kw">unsafe</span> {
            <span class="kw">let</span> <span class="ident">trigger_mode0</span> <span class="op">=</span> (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">trigger_mode0</span>.<span class="ident">read</span>();
            <span class="kw">let</span> <span class="ident">trigger_mode1</span> <span class="op">=</span> (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">trigger_mode1</span>.<span class="ident">read</span>();
            <span class="kw">let</span> <span class="ident">trigger_mode2</span> <span class="op">=</span> (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">trigger_mode2</span>.<span class="ident">read</span>();
            <span class="kw">let</span> <span class="ident">trigger_mode3</span> <span class="op">=</span> (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">trigger_mode3</span>.<span class="ident">read</span>();
            <span class="kw">let</span> <span class="ident">trigger_mode4</span> <span class="op">=</span> (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">trigger_mode4</span>.<span class="ident">read</span>();
            <span class="kw">let</span> <span class="ident">trigger_mode5</span> <span class="op">=</span> (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">trigger_mode5</span>.<span class="ident">read</span>();
            <span class="kw">let</span> <span class="ident">trigger_mode6</span> <span class="op">=</span> (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">trigger_mode6</span>.<span class="ident">read</span>();
            <span class="kw">let</span> <span class="ident">trigger_mode7</span> <span class="op">=</span> (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">trigger_mode7</span>.<span class="ident">read</span>();

            [
                <span class="ident">trigger_mode0</span>,
                <span class="ident">trigger_mode1</span>,
                <span class="ident">trigger_mode2</span>,
                <span class="ident">trigger_mode3</span>,
                <span class="ident">trigger_mode4</span>,
                <span class="ident">trigger_mode5</span>,
                <span class="ident">trigger_mode6</span>,
                <span class="ident">trigger_mode7</span>
            ]
        }
    }

    <span class="doccomment">/// The IRR contains the active interrupt requests that have been accepted,</span>
    <span class="doccomment">/// but not yet dispatched to the processor for servicing.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See chapter 10.8.4: Interrupt Acceptance for Fixed Interrupts.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">interrupt_request_register</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> [<span class="ident">u32</span>; <span class="number">8</span>] {
        <span class="kw">unsafe</span> {
            <span class="kw">let</span> <span class="ident">interrupt_request0</span> <span class="op">=</span> (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">interrupt_request0</span>.<span class="ident">read</span>();
            <span class="kw">let</span> <span class="ident">interrupt_request1</span> <span class="op">=</span> (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">interrupt_request1</span>.<span class="ident">read</span>();
            <span class="kw">let</span> <span class="ident">interrupt_request2</span> <span class="op">=</span> (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">interrupt_request2</span>.<span class="ident">read</span>();
            <span class="kw">let</span> <span class="ident">interrupt_request3</span> <span class="op">=</span> (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">interrupt_request3</span>.<span class="ident">read</span>();
            <span class="kw">let</span> <span class="ident">interrupt_request4</span> <span class="op">=</span> (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">interrupt_request4</span>.<span class="ident">read</span>();
            <span class="kw">let</span> <span class="ident">interrupt_request5</span> <span class="op">=</span> (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">interrupt_request5</span>.<span class="ident">read</span>();
            <span class="kw">let</span> <span class="ident">interrupt_request6</span> <span class="op">=</span> (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">interrupt_request6</span>.<span class="ident">read</span>();
            <span class="kw">let</span> <span class="ident">interrupt_request7</span> <span class="op">=</span> (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">interrupt_request7</span>.<span class="ident">read</span>();

            [
                <span class="ident">interrupt_request0</span>,
                <span class="ident">interrupt_request1</span>,
                <span class="ident">interrupt_request2</span>,
                <span class="ident">interrupt_request3</span>,
                <span class="ident">interrupt_request4</span>,
                <span class="ident">interrupt_request5</span>,
                <span class="ident">interrupt_request6</span>,
                <span class="ident">interrupt_request7</span>
            ]
        }
    }

    <span class="doccomment">/// Sends an IPI.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See 10.6 Issuing Interprocessor Interrupts</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">send_interrupt_command</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">val</span>: <span class="ident">u64</span>) {
        <span class="comment">// First write the top bits, since writing to the low bits triggers the</span>
        <span class="comment">// IPI.</span>
        <span class="kw">unsafe</span> {
            (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">interrupt_command_register1</span>.<span class="ident">write</span>(<span class="ident">val</span>.<span class="ident">get_bits</span>(<span class="number">32</span>..<span class="number">64</span>) <span class="kw">as</span> <span class="ident">u32</span>);
            (<span class="kw-2">*</span><span class="self">self</span>.<span class="ident">internal</span>.<span class="ident">get</span>()).<span class="ident">interrupt_command_register0</span>.<span class="ident">write</span>(<span class="ident">val</span>.<span class="ident">get_bits</span>(<span class="number">0</span>..<span class="number">32</span>) <span class="kw">as</span> <span class="ident">u32</span>);
        }
    }
}
</pre></div>
</section><section id="search" class="content hidden"></section><section class="footer"></section><script>window.rootPath = "../../../";window.currentCrate = "sunrise_kernel";</script><script src="../../../main.js"></script><script src="../../../source-script.js"></script><script src="../../../source-files.js"></script><script defer src="../../../search-index.js"></script></body></html>