
\input{setup/preamble.tex}% package inclusion and set up of the document
\input{setup/macro.tex}% my new macros

% \documentclass[12pt,twoside,a4paper,openright]{report}
% \begin{document}
\begin{document}

\raggedright
\input{Formalia/Frontpage}
\input{Formalia/titelblad}
\input{Formalia/preface}

\tableofcontents
\clearpage
%\input{Examples}


% Introduction
\input{Sections/1_Introduction/1_Introduction}

% Problem Analyse
\input{Sections/2_ProblemAnalysis/2_ProblemAnalysis.tex}
\input{Sections/2_ProblemAnalysis/2_1_HowItWorks.tex}
\input{Sections/2_ProblemAnalysis/2_2_CommercialImpedanceMeasurement.tex}
%\input{Sections/2_ProblemAnalysis/2_3_CommImpedanceCapabilities.tex} NOT USED ANYMORE
\input{Sections/2_ProblemAnalysis/2_4_MarketDemand.tex}
\input{Sections/2_ProblemAnalysis/2_5_ProbConclusion.tex}
% Problem statement
\input{Sections/3_ProblemStatement/3_ProblemStatement.tex}
% Technical Analysis
\input{Sections/4_TechnicalAnalysis/4_TechnicalAnalysis.tex}
\input{Sections/4_TechnicalAnalysis/4_1_ImpedanceAnalysis.tex}
\input{Sections/4_TechnicalAnalysis/4_1_1_DerivedQuantities.tex}
\input{Sections/4_TechnicalAnalysis/4_1_2_Reactance.tex}
\input{Sections/4_TechnicalAnalysis/4_1_3_ReactivePower.tex}
\input{Sections/4_TechnicalAnalysis/4_1_4_LossTangent.tex}
\input{Sections/4_TechnicalAnalysis/4_1_5_SeriesToParallel.tex}
\input{Sections/4_TechnicalAnalysis/4_2_TypicalMeasPrin.tex}
\input{Sections/4_TechnicalAnalysis/4_2_1BridgeCircuits.tex}
\input{Sections/4_TechnicalAnalysis/4_2_2IVMethod.tex}
\input{Sections/4_TechnicalAnalysis/4_2_3AutoBalanceBridge.tex}
\input{Sections/4_TechnicalAnalysis/4_3TechAnalSum.tex}
\input{Sections/5_SystemRequirements/5_SystemRequirements.tex}
\input{Sections/5_SystemRequirements/5_1_Binning.tex}
\input{Sections/5_SystemRequirements/5_2_Histogram.tex}

%System Architecture
\input{Sections/6_SystemArchitecture/6_SystemArchitecture.tex}
\input{Sections/6_SystemArchitecture/6_1_AnalogFrontEnd.tex}
\input{Sections/6_SystemArchitecture/6_1_1_ANFESpecifications.tex}
\input{Sections/6_SystemArchitecture/6_1_2_ANFEInterface.tex}
\input{Sections/6_SystemArchitecture/6_1_3_ChoiseOfADCDAC.tex}
\input{Sections/6_SystemArchitecture/6_4_MainProcessor.tex}
\input{Sections/6_SystemArchitecture/6_4_1_MCUSpecifications.tex}
\input{Sections/6_SystemArchitecture/6_4_2_MCUInterface.tex}
\input{Sections/6_SystemArchitecture/6_4_3_ChoiceOfProcessor.tex}
\input{Sections/6_SystemArchitecture/6_3_SampleControl.tex}
\input{Sections/6_SystemArchitecture/6_3_1_SampleControlSpecifications.tex}
\input{Sections/6_SystemArchitecture/6_3_2_SampleControlInterface.tex}
\input{Sections/6_SystemArchitecture/6_3_3_SampleControlChoice.tex}
\input{Sections/6_SystemArchitecture/6_5_UserInterface.tex}
\input{Sections/6_SystemArchitecture/6_5_1_UserInterfaceSpecifications.tex}
\input{Sections/6_SystemArchitecture/6_5_2_UIInterface.tex}
%System design
\input{Sections/7_SystemDesign/7_SystemDesign.tex}
\input{Sections/7_SystemDesign/7_1_AnalogFrontEnd.tex}
\input{Sections/7_SystemDesign/7_1_2_ADCs.tex}
\input{Sections/7_SystemDesign/7_1_3_5VREF.tex}
\input{Sections/7_SystemDesign/7_1_3_DCOffset.tex}
\input{Sections/7_SystemDesign/7_1_4_AntiAliasingFilter.tex}
\input{Sections/7_SystemDesign/7_1_6_DCSupplies.tex}
\input{Sections/7_SystemDesign/7_1_5_InputSupplyFilter.tex}
\input{Sections/7_SystemDesign/7_1_1_DAC_Filter.tex}
\input{Sections/7_SystemDesign/7_2_SampleControl.tex}
\input{Sections/7_SystemDesign/7_2_1_Communication.tex}
\input{Sections/7_SystemDesign/7_2_1.5_IXMUX.tex}
\input{Sections/7_SystemDesign/7_2_2_Memory.tex}
\input{Sections/7_SystemDesign/7_2_3_DACControl.tex}
\input{Sections/7_SystemDesign/7_2_4_IVSA.tex}
\input{Sections/7_SystemDesign/7_2_5_SampleMemory.tex}
\input{Sections/7_SystemDesign/7_2_6_SampleMemoryDistribution.tex}
\input{Sections/7_SystemDesign/7_2_8_ADCControl.tex}
\input{Sections/7_SystemDesign/7_2_7_PulseWidthGenerator.tex}
\input{Sections/7_SystemDesign/7_2_9_PulseGeneratorWidthControl.tex}
\input{Sections/7_SystemDesign/7_2_10_Resampler.tex}
\input{Sections/7_SystemDesign/7_2_11_PSC.tex}
\input{Sections/7_SystemDesign/7_2_12_SampleControlConclusion.tex}



%Bibliography
\printbibliography[heading = bibintoc]

%Appendix
\appendix
\input{Appendix/A_MicrocontrollerConsiderations.tex}
\input{Appendix/DAC_FILTER.tex}
\input{Appendix/FPGA_MCU_PIN_MAP.tex}
\input{Appendix/FPGA_DAC_PIN_MAP.tex}
\input{Appendix/IXMUX_INTERFACE.tex}
\input{Appendix/IVSA_INTERFACE.tex}
\input{Appendix/PSC_INTERFACE.tex}
\input{Appendix/EXT_MEM_RW_CODE.tex}
\input{Appendix/MemoryDistributionCode.tex}
\input{Appendix/PulseGeneratorCode.tex}
\input{Appendix/ADCControl.tex}
\input{Appendix/A_ADCControlMeasurement.tex}
\input{Appendix/A_PulseGen.tex}
\input{Appendix/A_PWMGenCode.tex}
\input{Appendix/A_PWMGenMeasurement.tex}
\input{Appendix/A_PulseWidthGen.tex}
\input{Appendix/A_HighSpeedADCControlTest.tex}
\input{Appendix/A_DDSJitter.tex}
\input{Appendix/MDIST_DIST_TIME.tex}
\input{Appendix/A_ResamplerCode.tex}
\input{Appendix/PSC_CODE.tex}
\input{Appendix/A_AntiAliasingFilterConsiderations.tex}
\input{Appendix/A_Diagrams.tex}
\input{Appendix/A_CurrentDraw.tex}
%input{Appendix/GIT}




\end{document}
