;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 60
	SUB 900, 10
	SUB 1, @0
	SUB @121, 103
	DJN -1, @-20
	SUB @127, 100
	SUB @300, 90
	SUB @0, @2
	SUB -7, <-420
	SUB @121, 103
	SUB -81, 300
	SUB #0, -40
	DJN -1, @-20
	MOV @0, 4
	SUB @121, 103
	ADD -211, 60
	SUB #0, -0
	JMZ 0, 21
	SUB @0, @2
	SUB 0, 210
	SLT @0, 4
	SUB @27, 40
	SUB #0, 0
	ADD 270, 60
	SUB 1, @0
	SUB @121, 103
	SUB 12, @10
	ADD 30, 9
	SLT @0, 4
	JMZ 0, 21
	DAT #30, #9
	SPL 0, <402
	JMP 12, <10
	JMZ 0, 21
	SUB @121, 106
	SPL -0, 4
	JMP @72, #200
	SUB @127, 106
	SUB @27, 40
	JMP @72, #200
	JMP @72, #200
	SUB @127, 106
	CMP -207, <-120
	SPL 0, <402
	MOV -1, <-20
	MOV -7, <-20
	MOV -1, <-20
