#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001647b54dbe0 .scope module, "Reg_file_test" "Reg_file_test" 2 1;
 .timescale 0 0;
v000001647b6ba880_0 .var "Rd", 4 0;
v000001647b6ba060_0 .net "Read_reg1", 31 0, L_000001647b66b590;  1 drivers
v000001647b6bae20_0 .net "Read_reg2", 31 0, L_000001647b66b600;  1 drivers
v000001647b6ba6a0_0 .var "RegWriteE", 0 0;
v000001647b6bab00_0 .var "Rs1", 4 0;
v000001647b6ba100_0 .var "Rs2", 4 0;
v000001647b6baba0_0 .var "Write_data", 31 0;
v000001647b6ba740_0 .var "clk", 0 0;
v000001647b6ba560_0 .var "rst", 0 0;
S_000001647b54dd70 .scope module, "uut" "Reg_file" 2 13, 3 1 0, S_000001647b54dbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "Write_data_i";
    .port_info 3 /INPUT 1 "RegWriteE_i";
    .port_info 4 /INPUT 5 "Rd_i";
    .port_info 5 /INPUT 5 "Rs1_i";
    .port_info 6 /INPUT 5 "Rs2_i";
    .port_info 7 /OUTPUT 32 "Read_reg1_o";
    .port_info 8 /OUTPUT 32 "Read_reg2_o";
L_000001647b66b590 .functor BUFZ 32, L_000001647b6ba240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001647b66b600 .functor BUFZ 32, L_000001647b6ba2e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001647b6327f0_0 .net "Rd_i", 4 0, v000001647b6ba880_0;  1 drivers
v000001647b656210_0 .net "Read_reg1_o", 31 0, L_000001647b66b590;  alias, 1 drivers
v000001647b6562b0_0 .net "Read_reg2_o", 31 0, L_000001647b66b600;  alias, 1 drivers
v000001647b656350_0 .net "RegWriteE_i", 0 0, v000001647b6ba6a0_0;  1 drivers
v000001647b6563f0 .array "Registers", 0 31, 31 0;
v000001647b656490_0 .net "Rs1_i", 4 0, v000001647b6bab00_0;  1 drivers
v000001647b656530_0 .net "Rs2_i", 4 0, v000001647b6ba100_0;  1 drivers
v000001647b6565d0_0 .net "Write_data_i", 31 0, v000001647b6baba0_0;  1 drivers
v000001647b6baf60_0 .net *"_ivl_0", 31 0, L_000001647b6ba240;  1 drivers
v000001647b6baec0_0 .net *"_ivl_10", 6 0, L_000001647b6ba380;  1 drivers
L_000001647b6bb070 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001647b6ba7e0_0 .net *"_ivl_13", 1 0, L_000001647b6bb070;  1 drivers
v000001647b6bace0_0 .net *"_ivl_2", 6 0, L_000001647b6ba920;  1 drivers
L_000001647b6bb028 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001647b6ba9c0_0 .net *"_ivl_5", 1 0, L_000001647b6bb028;  1 drivers
v000001647b6ba600_0 .net *"_ivl_8", 31 0, L_000001647b6ba2e0;  1 drivers
v000001647b6bad80_0 .net "clk_i", 0 0, v000001647b6ba740_0;  1 drivers
v000001647b6baa60_0 .var/i "i", 31 0;
v000001647b6ba1a0_0 .net "rst_i", 0 0, v000001647b6ba560_0;  1 drivers
E_000001647b548030 .event posedge, v000001647b6bad80_0;
E_000001647b5489b0 .event anyedge, v000001647b6ba1a0_0;
L_000001647b6ba240 .array/port v000001647b6563f0, L_000001647b6ba920;
L_000001647b6ba920 .concat [ 5 2 0 0], v000001647b6bab00_0, L_000001647b6bb028;
L_000001647b6ba2e0 .array/port v000001647b6563f0, L_000001647b6ba380;
L_000001647b6ba380 .concat [ 5 2 0 0], v000001647b6ba100_0, L_000001647b6bb070;
    .scope S_000001647b54dd70;
T_0 ;
    %wait E_000001647b5489b0;
    %load/vec4 v000001647b6ba1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001647b6baa60_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001647b6baa60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001647b6baa60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001647b6563f0, 0, 4;
    %load/vec4 v000001647b6baa60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001647b6baa60_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001647b54dd70;
T_1 ;
    %wait E_000001647b548030;
    %load/vec4 v000001647b656350_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v000001647b6327f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001647b6565d0_0;
    %load/vec4 v000001647b6327f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001647b6563f0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001647b54dbe0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001647b6ba740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001647b6ba560_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001647b6baba0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001647b6ba6a0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001647b6ba880_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001647b6bab00_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001647b6ba100_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001647b6ba560_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000001647b6baba0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001647b6ba6a0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001647b6ba880_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001647b6ba6a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001647b6bab00_0, 0, 5;
    %delay 10, 0;
    %load/vec4 v000001647b6ba060_0;
    %cmpi/ne 3735928559, 0, 32;
    %jmp/0xz  T_2.0, 6;
    %vpi_call 2 52 "$display", "Test failed: Read_reg1 = %h, expected %h", v000001647b6ba060_0, 32'b11011110101011011011111011101111 {0 0 0};
T_2.0 ;
    %delay 10, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001647b54dbe0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v000001647b6ba740_0;
    %inv;
    %store/vec4 v000001647b6ba740_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Reg_file_test.sv";
    "Register_file.sv";
