// Seed: 3577931868
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  output id_1;
  type_10(
      id_3, id_3, (1)
  );
  assign id_3 = id_3;
  always begin
    #1 begin
      @(*) id_1 = id_3 < 1'd0;
      @(id_3)
      if (1 & 1) id_2 = id_3;
      else @(posedge 1) #id_4 id_3.id_4 = 1;
      id_3 <= 1;
    end
  end
  assign id_2 = 1;
  assign id_3 = 1 << id_3;
  assign id_1 = id_3;
  reg id_5, id_6;
  assign id_1 = id_6;
  logic id_7, id_8;
  assign id_1 = 1;
  logic id_9;
endmodule
