(S (NP (NP (DT A) (JJ novel) (NML (NN processing) (HYPH -) (IN in) (HYPH -) (NN storage)) (PRN (-LRB- -LRB-) (NP (NN PRinS)) (-RRB- -RRB-)) (NN architecture)) (VP (VBN based) (PP (IN on) (NP (JJ Resistive) (NN CAM))) (PRN (-LRB- -LRB-) (NP (NN ReCAM)) (-RRB- -RRB-)))) (VP (VBZ is) (VP (VBN described) (CC and) (VBN proposed) (PP (IN for) (NP (NML (NML (NNP Smith) (HYPH -) (NNP Waterman)) (-LRB- -LRB-) (NML (NN S) (HYPH -) (NN W)) (-RRB- -RRB-)) (NN sequence) (NN alignment))))) (. .))
(S (NP (NP (DT The) (NNP ReCAM)) (ADJP (ADVP (RB massively)) (HYPH -) (JJ parallel))) (VP (VBP compare) (SBAR (S (NP (NN operation)) (VP (VBZ finds) (NP (NP (JJ matching) (NN base) (HYPH -) (NNS pairs)) (PP (IN in) (NP (NP (DT a) (VBN fixed) (NN number)) (PP (IN of) (NP (NNS cycles))) (, ,) (ADVP (RB regardless) (PP (IN of) (NP (NN sequence) (NN length))))))))))) (. .))
(S (NP (DT The) (NML (NNP ReCAM) (NNP PRinS)) (NML (NNP S) (HYPH -) (NNP W)) (NN algorithm)) (VP (VBZ is) (UCP (ADJP (JJ simulated)) (CC and) (PP (VBN compared) (PP (IN to) (NP (ADJP (NP (NP (NNP FPGA)) (, ,) (NP (NNP Xeon) (NNP Phi) (CC and) (NNP GPU))) (HYPH -) (VBN based)) (NNS implementations))))) (, ,) (S (VP (VBG showing) (NP (NP (NP (QP (ADVP (IN at) (RBS least)) (CD 4.7))) (PP (SYM x) (NP (JJR higher) (NN throughput)))) (CC and) (NP (NP (QP (ADVP (IN at) (RBS least)) (CD 15x))) (NP (JJR lower) (NN power) (NN dissipation))))))) (. .))
