0.6
2019.1
May 24 2019
15:06:07
F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/15_mux_4x1_1bit/15_mux_4x1_1bit.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/15_mux_4x1_1bit/15_mux_4x1_1bit.srcs/sim_1/new/mux_4x1_bit_tb.v,1660048424,verilog,,,,mux_4x1_bit_tb,,,,,,,,
F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/15_mux_4x1_1bit/15_mux_4x1_1bit.srcs/sources_1/new/mux_4x1_1bit.v,1660047968,verilog,,F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/15_mux_4x1_1bit/15_mux_4x1_1bit.srcs/sim_1/new/mux_4x1_bit_tb.v,,mux_4x1_1bit,,,,,,,,
