read -sv run_verilog_mid/adder_32b_10_60_0f0ea91d3b464959acc1dfb2de29262d.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_60_0f0ea91d3b464959acc1dfb2de29262d_yosys.v
