<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE device
[
<!ENTITY VECTOR_TABLE SYSTEM "vectorTables/MK51D10_VectorTable.svd.xml">
<!ENTITY ADC0         SYSTEM "peripherals/ADC0_DIFF_PGA_A.svd.xml">
<!ENTITY AIPS0        SYSTEM "peripherals/AIPS0_5M.svd.xml">
<!ENTITY AXBS         SYSTEM "peripherals/AXBS_5M01245_5S_E.svd.xml">
<!ENTITY CMP0         SYSTEM "peripherals/CMP0_PSTM6.svd.xml">
<!ENTITY CMT          SYSTEM "peripherals/CMT_0.svd.xml">
<!ENTITY CRC          SYSTEM "peripherals/CRC_0x40032000.svd.xml">
<!ENTITY CoreDebug    SYSTEM "peripherals/CoreDebug.svd.xml">
<!ENTITY DAC0         SYSTEM "peripherals/DAC0_16CH_0x400CC000.svd.xml">
<!ENTITY DMA0         SYSTEM "peripherals/DMA0_16CH.svd.xml">
<!ENTITY DMAMUX0      SYSTEM "peripherals/DMAMUX0_16CH_TRIG.svd.xml">
<!ENTITY DWT          SYSTEM "peripherals/DWT_CM4.svd.xml">
<!ENTITY ETB          SYSTEM "peripherals/ETB_0.svd.xml">
<!ENTITY ETF          SYSTEM "peripherals/ETF_0.svd.xml">
<!ENTITY ETM          SYSTEM "peripherals/ETM_0.svd.xml">
<!ENTITY EWM          SYSTEM "peripherals/EWM_0.svd.xml">
<!ENTITY FB           SYSTEM "peripherals/FB_0.svd.xml">
<!ENTITY FMC          SYSTEM "peripherals/FMC_MK10D7.svd.xml">
<!ENTITY FPB          SYSTEM "peripherals/FPB.svd.xml">
<!ENTITY FTFL         SYSTEM "peripherals/FTFL_MK50D10.svd.xml">
<!ENTITY FTM0         SYSTEM "peripherals/FTM0_8CH.svd.xml">
<!ENTITY FTM1         SYSTEM "peripherals/FTM1_2CH.svd.xml">
<!ENTITY GPIOA        SYSTEM "peripherals/GPIOA_0x400FF000.svd.xml">
<!ENTITY I2C0         SYSTEM "peripherals/I2C0_MK10D5.svd.xml">
<!ENTITY I2S0         SYSTEM "peripherals/I2S0_2CH.svd.xml">
<!ENTITY ITM          SYSTEM "peripherals/ITM_0.svd.xml">
<!ENTITY LCD          SYSTEM "peripherals/LCD_MK.svd.xml">
<!ENTITY LLWU         SYSTEM "peripherals/LLWU_PE3_FILT2_RST.svd.xml">
<!ENTITY LPTMR0       SYSTEM "peripherals/LPTMR0_0.svd.xml">
<!ENTITY MCG          SYSTEM "peripherals/MCG_MK.svd.xml">
<!ENTITY MCM          SYSTEM "peripherals/MCM_MK10D10.svd.xml">
<!ENTITY MPU          SYSTEM "peripherals/MPU_MK10D10_12R.svd.xml">
<!ENTITY NV           SYSTEM "peripherals/NV_FTFL.svd.xml">
<!ENTITY NVIC         SYSTEM "peripherals/NVIC_CM4.svd.xml">
<!ENTITY OPAMP0       SYSTEM "peripherals/OPAMP0.svd.xml">
<!ENTITY OSC0         SYSTEM "peripherals/OSC0_MK.svd.xml">
<!ENTITY PDB0         SYSTEM "peripherals/PDB0_2CH_2TRIG_2DAC_3PO.svd.xml">
<!ENTITY PIT          SYSTEM "peripherals/PIT_4CH_CHAIN.svd.xml">
<!ENTITY PMC          SYSTEM "peripherals/PMC_MK.svd.xml">
<!ENTITY PORTA        SYSTEM "peripherals/PORTA_FILT.svd.xml">
<!ENTITY RCM          SYSTEM "peripherals/RCM_MK10D5.svd.xml">
<!ENTITY RFSYS        SYSTEM "peripherals/RFSYS_0.svd.xml">
<!ENTITY RFVBAT       SYSTEM "peripherals/RFVBAT_0.svd.xml">
<!ENTITY RTC          SYSTEM "peripherals/RTC_WAR_RAR_TSIE_WPON.svd.xml">
<!ENTITY SCB          SYSTEM "peripherals/SCB_CM4.svd.xml">
<!ENTITY SDHC0        SYSTEM "peripherals/SDHC0_MK10D10.svd.xml">
<!ENTITY SIM          SYSTEM "peripherals/SIM_MK51D10.svd.xml">
<!ENTITY SMC          SYSTEM "peripherals/SMC_MK10D10.svd.xml">
<!ENTITY SPI0         SYSTEM "peripherals/SPI0_MK_PCSIS6.svd.xml">
<!ENTITY SYST         SYSTEM "peripherals/SYST.svd.xml">
<!ENTITY TPIU         SYSTEM "peripherals/TPIU_0.svd.xml">
<!ENTITY TRIAMP0      SYSTEM "peripherals/TRIAMP0_0.svd.xml">
<!ENTITY TSI0         SYSTEM "peripherals/TSI0_MK10D10.svd.xml">
<!ENTITY UART0        SYSTEM "peripherals/UART0_MK10D10_C7816_CEA709.svd.xml">
<!ENTITY UART1        SYSTEM "peripherals/UART1_MK10D10.svd.xml">
<!ENTITY USB0         SYSTEM "peripherals/USB0_OTG_C.svd.xml">
<!ENTITY USBDCD       SYSTEM "peripherals/USBDCD_V1_1.svd.xml">
<!ENTITY VREF         SYSTEM "peripherals/VREF_C.svd.xml">
<!ENTITY WDOG         SYSTEM "peripherals/WDOG_MK.svd.xml">
]>
<device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd">
   <name>MK51D10</name>
   <version>1.6</version>
   <description>Freescale Kinetis MK51D10</description>
   <cpu>
      <name>CM4</name>
      <revision>r1p0</revision>
      <endian>little</endian>
      <mpuPresent>false</mpuPresent>
      <fpuPresent>false</fpuPresent>
      <vtorPresent>true</vtorPresent>
      <nvicPrioBits>4</nvicPrioBits>
      <vendorSystickConfig>false</vendorSystickConfig>
   </cpu>
   <addressUnitBits>8</addressUnitBits>
   <width>32</width>
   <peripherals>
&ADC0;
<peripheral derivedFrom="ADC0"><name>ADC1</name><prependToName>ADC1</prependToName><baseAddress>0x400BB000</baseAddress></peripheral>
&AIPS0;
<peripheral derivedFrom="AIPS0"><name>AIPS1</name><prependToName>AIPS1</prependToName><baseAddress>0x40080000</baseAddress></peripheral>
&AXBS;
&CMP0;
<peripheral derivedFrom="CMP0"><name>CMP1</name><prependToName>CMP1</prependToName><baseAddress>0x40073008</baseAddress></peripheral>
<peripheral derivedFrom="CMP0"><name>CMP2</name><prependToName>CMP2</prependToName><baseAddress>0x40073010</baseAddress></peripheral>
&CMT;
&CRC;
&CoreDebug;
&DAC0;
<peripheral derivedFrom="DAC0"><name>DAC1</name><prependToName>DAC1</prependToName><baseAddress>0x400CD000</baseAddress></peripheral>
&DMA0;
&DMAMUX0;
&DWT;
&ETB;
&ETF;
&ETM;
&EWM;
&FB;
&FMC;
&FPB;
&FTFL;
&FTM0;
&FTM1;
<peripheral derivedFrom="FTM1"><name>FTM2</name><prependToName>FTM2</prependToName><baseAddress>0x400B8000</baseAddress></peripheral>
&GPIOA;
<peripheral derivedFrom="GPIOA"><name>GPIOB</name><prependToName>GPIOB</prependToName><baseAddress>0x400FF040</baseAddress></peripheral>
<peripheral derivedFrom="GPIOA"><name>GPIOC</name><prependToName>GPIOC</prependToName><baseAddress>0x400FF080</baseAddress></peripheral>
<peripheral derivedFrom="GPIOA"><name>GPIOD</name><prependToName>GPIOD</prependToName><baseAddress>0x400FF0C0</baseAddress></peripheral>
<peripheral derivedFrom="GPIOA"><name>GPIOE</name><prependToName>GPIOE</prependToName><baseAddress>0x400FF100</baseAddress></peripheral>
&I2C0;
<peripheral derivedFrom="I2C0"><name>I2C1</name><prependToName>I2C1</prependToName><baseAddress>0x40067000</baseAddress></peripheral>
&I2S0;
&ITM;
&LCD;
&LLWU;
&LPTMR0;
&MCG;
&MCM;
&MPU;
&NV;
&NVIC;
&OPAMP0;
<peripheral derivedFrom="OPAMP0"><name>OPAMP1</name><prependToName>OPAMP1</prependToName><baseAddress>0x400F5800</baseAddress></peripheral>
&OSC0;
&PDB0;
&PIT;
&PMC;
&PORTA;
<peripheral derivedFrom="PORTA"><name>PORTB</name><prependToName>PORTB</prependToName><baseAddress>0x4004A000</baseAddress></peripheral>
<peripheral derivedFrom="PORTA"><name>PORTC</name><prependToName>PORTC</prependToName><baseAddress>0x4004B000</baseAddress></peripheral>
<peripheral derivedFrom="PORTA"><name>PORTD</name><prependToName>PORTD</prependToName><baseAddress>0x4004C000</baseAddress></peripheral>
<peripheral derivedFrom="PORTA"><name>PORTE</name><prependToName>PORTE</prependToName><baseAddress>0x4004D000</baseAddress></peripheral>
&RCM;
&RFSYS;
&RFVBAT;
&RTC;
&SCB;
&SDHC0;
&SIM;
&SMC;
&SPI0;
<peripheral derivedFrom="SPI0"><name>SPI1</name><prependToName>SPI1</prependToName><baseAddress>0x4002D000</baseAddress></peripheral>
<peripheral derivedFrom="SPI0"><name>SPI2</name><prependToName>SPI2</prependToName><baseAddress>0x400AC000</baseAddress></peripheral>
&SYST;
&TPIU;
&TRIAMP0;
<peripheral derivedFrom="TRIAMP0"><name>TRIAMP1</name><prependToName>TRIAMP1</prependToName><baseAddress>0x400F8800</baseAddress></peripheral>
&TSI0;
&UART0;
&UART1;
<peripheral derivedFrom="UART1"><name>UART2</name><prependToName>UART2</prependToName><baseAddress>0x4006C000</baseAddress></peripheral>
<peripheral derivedFrom="UART1"><name>UART3</name><prependToName>UART3</prependToName><baseAddress>0x4006D000</baseAddress></peripheral>
<peripheral derivedFrom="UART1"><name>UART4</name><prependToName>UART4</prependToName><baseAddress>0x400EA000</baseAddress></peripheral>
<peripheral derivedFrom="UART1"><name>UART5</name><prependToName>UART5</prependToName><baseAddress>0x400EB000</baseAddress></peripheral>
&USB0;
&USBDCD;
&VREF;
&WDOG;
   </peripherals>
   <vendorExtensions>
&VECTOR_TABLE;
   </vendorExtensions>
</device>