

================================================================
== Vivado HLS Report for 'gradient_weight_y'
================================================================
* Date:           Wed Jun 24 04:23:14 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        optical
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.286|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+----------+--------+----------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min  |    max   |   min  |    max   |   Type  |
    +--------+----------+--------+----------+---------+
    |  899951|  29220719|  899951|  29220719|   none  |
    +--------+----------+--------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+--------+----------+--------------+-----------+-----------+------+----------+
        |                 |      Latency      |   Iteration  |  Initiation Interval  | Trip |          |
        |    Loop Name    |   min  |    max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +-----------------+--------+----------+--------------+-----------+-----------+------+----------+
        |- Loop 1         |  899950|  29220718| 2050 ~ 66562 |          -|          -|   439|    no    |
        | + Loop 1.1      |    2048|     66560|    2 ~ 65    |          -|          -|  1024|    no    |
        |  ++ Loop 1.1.1  |      63|        63|             9|          -|          -|     7|    no    |
        +-----------------+--------+----------+--------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 13 [1/1] (1.06ns)   --->   "br label %.loopexit" [optical_flow_sw.cpp:72]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%r_0 = phi i9 [ 0, %0 ], [ %r, %.loopexit.loopexit ]"   --->   Operation 14 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i9 %r_0 to i10" [optical_flow_sw.cpp:72]   --->   Operation 15 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.25ns)   --->   "%icmp_ln72 = icmp eq i9 %r_0, -73" [optical_flow_sw.cpp:72]   --->   Operation 16 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 439, i64 439, i64 439)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.40ns)   --->   "%r = add i9 %r_0, 1" [optical_flow_sw.cpp:72]   --->   Operation 18 'add' 'r' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln72, label %7, label %.preheader1.preheader" [optical_flow_sw.cpp:72]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.25ns)   --->   "%icmp_ln80 = icmp ugt i9 %r_0, 5" [optical_flow_sw.cpp:80]   --->   Operation 20 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln72)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.25ns)   --->   "%icmp_ln80_1 = icmp ult i9 %r_0, -76" [optical_flow_sw.cpp:80]   --->   Operation 21 'icmp' 'icmp_ln80_1' <Predicate = (!icmp_ln72)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.61ns)   --->   "%and_ln80 = and i1 %icmp_ln80, %icmp_ln80_1" [optical_flow_sw.cpp:80]   --->   Operation 22 'and' 'and_ln80' <Predicate = (!icmp_ln72)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.25ns)   --->   "%icmp_ln90 = icmp ugt i9 %r_0, 2" [optical_flow_sw.cpp:90]   --->   Operation 23 'icmp' 'icmp_ln90' <Predicate = (!icmp_ln72)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.40ns)   --->   "%add_ln92 = add i10 %zext_ln72, -3" [optical_flow_sw.cpp:92]   --->   Operation 24 'add' 'add_ln92' <Predicate = (!icmp_ln72)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_3 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %add_ln92, i10 0)" [optical_flow_sw.cpp:88]   --->   Operation 25 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.06ns)   --->   "br label %.preheader1" [optical_flow_sw.cpp:74]   --->   Operation 26 'br' <Predicate = (!icmp_ln72)> <Delay = 1.06>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [optical_flow_sw.cpp:96]   --->   Operation 27 'ret' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.22>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%c_0 = phi i11 [ %c, %6 ], [ 0, %.preheader1.preheader ]"   --->   Operation 28 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.32ns)   --->   "%icmp_ln74 = icmp eq i11 %c_0, -1024" [optical_flow_sw.cpp:74]   --->   Operation 29 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 30 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.42ns)   --->   "%c = add i11 %c_0, 1" [optical_flow_sw.cpp:74]   --->   Operation 31 'add' 'c' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln74, label %.loopexit.loopexit, label %1" [optical_flow_sw.cpp:74]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %and_ln80, label %.preheader.preheader, label %4" [optical_flow_sw.cpp:80]   --->   Operation 33 'br' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln90, label %5, label %._crit_edge" [optical_flow_sw.cpp:90]   --->   Operation 34 'br' <Predicate = (!icmp_ln74 & !and_ln80)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i11 %c_0 to i20" [optical_flow_sw.cpp:92]   --->   Operation 35 'zext' 'zext_ln92' <Predicate = (!icmp_ln74 & !and_ln80 & icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.56ns)   --->   "%add_ln92_1 = add i20 %tmp_3, %zext_ln92" [optical_flow_sw.cpp:92]   --->   Operation 36 'add' 'add_ln92_1' <Predicate = (!icmp_ln74 & !and_ln80 & icmp_ln90)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i20 %add_ln92_1 to i64" [optical_flow_sw.cpp:92]   --->   Operation 37 'sext' 'sext_ln92' <Predicate = (!icmp_ln74 & !and_ln80 & icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%filt_grad_x_addr = getelementptr [446464 x float]* %filt_grad_x, i64 0, i64 %sext_ln92" [optical_flow_sw.cpp:92]   --->   Operation 38 'getelementptr' 'filt_grad_x_addr' <Predicate = (!icmp_ln74 & !and_ln80 & icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%filt_grad_y_addr = getelementptr [446464 x float]* %filt_grad_y, i64 0, i64 %sext_ln92" [optical_flow_sw.cpp:92]   --->   Operation 39 'getelementptr' 'filt_grad_y_addr' <Predicate = (!icmp_ln74 & !and_ln80 & icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%filt_grad_z_addr = getelementptr [446464 x float]* %filt_grad_z, i64 0, i64 %sext_ln92" [optical_flow_sw.cpp:92]   --->   Operation 40 'getelementptr' 'filt_grad_z_addr' <Predicate = (!icmp_ln74 & !and_ln80 & icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.66ns)   --->   "store float 0.000000e+00, float* %filt_grad_x_addr, align 4" [optical_flow_sw.cpp:92]   --->   Operation 41 'store' <Predicate = (!icmp_ln74 & !and_ln80 & icmp_ln90)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_3 : Operation 42 [1/1] (2.66ns)   --->   "store float 0.000000e+00, float* %filt_grad_y_addr, align 4" [optical_flow_sw.cpp:92]   --->   Operation 42 'store' <Predicate = (!icmp_ln74 & !and_ln80 & icmp_ln90)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_3 : Operation 43 [1/1] (2.66ns)   --->   "store float 0.000000e+00, float* %filt_grad_z_addr, align 4" [optical_flow_sw.cpp:92]   --->   Operation 43 'store' <Predicate = (!icmp_ln74 & !and_ln80 & icmp_ln90)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %._crit_edge" [optical_flow_sw.cpp:93]   --->   Operation 44 'br' <Predicate = (!icmp_ln74 & !and_ln80 & icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 45 'br' <Predicate = (!icmp_ln74 & !and_ln80)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i11 %c_0 to i20" [optical_flow_sw.cpp:88]   --->   Operation 46 'zext' 'zext_ln88' <Predicate = (!icmp_ln74 & and_ln80)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.56ns)   --->   "%add_ln88 = add i20 %tmp_3, %zext_ln88" [optical_flow_sw.cpp:88]   --->   Operation 47 'add' 'add_ln88' <Predicate = (!icmp_ln74 & and_ln80)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i20 %add_ln88 to i64" [optical_flow_sw.cpp:88]   --->   Operation 48 'sext' 'sext_ln88' <Predicate = (!icmp_ln74 & and_ln80)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%filt_grad_x_addr_1 = getelementptr [446464 x float]* %filt_grad_x, i64 0, i64 %sext_ln88" [optical_flow_sw.cpp:88]   --->   Operation 49 'getelementptr' 'filt_grad_x_addr_1' <Predicate = (!icmp_ln74 & and_ln80)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%filt_grad_y_addr_1 = getelementptr [446464 x float]* %filt_grad_y, i64 0, i64 %sext_ln88" [optical_flow_sw.cpp:88]   --->   Operation 50 'getelementptr' 'filt_grad_y_addr_1' <Predicate = (!icmp_ln74 & and_ln80)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%filt_grad_z_addr_1 = getelementptr [446464 x float]* %filt_grad_z, i64 0, i64 %sext_ln88" [optical_flow_sw.cpp:88]   --->   Operation 51 'getelementptr' 'filt_grad_z_addr_1' <Predicate = (!icmp_ln74 & and_ln80)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.06ns)   --->   "br label %.preheader" [optical_flow_sw.cpp:82]   --->   Operation 52 'br' <Predicate = (!icmp_ln74 & and_ln80)> <Delay = 1.06>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 53 'br' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.61>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%acc_2_0 = phi float [ %acc_z, %2 ], [ 0.000000e+00, %.preheader.preheader ]"   --->   Operation 54 'phi' 'acc_2_0' <Predicate = (and_ln80)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%acc_1_0 = phi float [ %acc_y, %2 ], [ 0.000000e+00, %.preheader.preheader ]"   --->   Operation 55 'phi' 'acc_1_0' <Predicate = (and_ln80)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%acc_0_0 = phi float [ %acc_x, %2 ], [ 0.000000e+00, %.preheader.preheader ]"   --->   Operation 56 'phi' 'acc_0_0' <Predicate = (and_ln80)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ %i, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 57 'phi' 'i_0' <Predicate = (and_ln80)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i3 %i_0 to i9" [optical_flow_sw.cpp:82]   --->   Operation 58 'zext' 'zext_ln82' <Predicate = (and_ln80)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.86ns)   --->   "%icmp_ln82 = icmp eq i3 %i_0, -1" [optical_flow_sw.cpp:82]   --->   Operation 59 'icmp' 'icmp_ln82' <Predicate = (and_ln80)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)"   --->   Operation 60 'speclooptripcount' 'empty_22' <Predicate = (and_ln80)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.16ns)   --->   "%i = add i3 %i_0, 1" [optical_flow_sw.cpp:82]   --->   Operation 61 'add' 'i' <Predicate = (and_ln80)> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln82, label %3, label %2" [optical_flow_sw.cpp:82]   --->   Operation 62 'br' <Predicate = (and_ln80)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.40ns)   --->   "%sub_ln84 = sub i9 %r_0, %zext_ln82" [optical_flow_sw.cpp:84]   --->   Operation 63 'sub' 'sub_ln84' <Predicate = (and_ln80 & !icmp_ln82)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_4 = call i19 @_ssdm_op_BitConcatenate.i19.i9.i10(i9 %sub_ln84, i10 0)" [optical_flow_sw.cpp:84]   --->   Operation 64 'bitconcatenate' 'tmp_4' <Predicate = (and_ln80 & !icmp_ln82)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i19 %tmp_4 to i20" [optical_flow_sw.cpp:84]   --->   Operation 65 'zext' 'zext_ln84' <Predicate = (and_ln80 & !icmp_ln82)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.54ns)   --->   "%add_ln84 = add i20 %zext_ln88, %zext_ln84" [optical_flow_sw.cpp:84]   --->   Operation 66 'add' 'add_ln84' <Predicate = (and_ln80 & !icmp_ln82)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i20 %add_ln84 to i64" [optical_flow_sw.cpp:84]   --->   Operation 67 'zext' 'zext_ln84_1' <Predicate = (and_ln80 & !icmp_ln82)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%gradient_x_addr = getelementptr [446464 x float]* @gradient_x, i64 0, i64 %zext_ln84_1" [optical_flow_sw.cpp:84]   --->   Operation 68 'getelementptr' 'gradient_x_addr' <Predicate = (and_ln80 & !icmp_ln82)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%gradient_y_addr = getelementptr [446464 x float]* @gradient_y, i64 0, i64 %zext_ln84_1" [optical_flow_sw.cpp:85]   --->   Operation 69 'getelementptr' 'gradient_y_addr' <Predicate = (and_ln80 & !icmp_ln82)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%gradient_z_addr = getelementptr [446464 x float]* @gradient_z, i64 0, i64 %zext_ln84_1" [optical_flow_sw.cpp:86]   --->   Operation 70 'getelementptr' 'gradient_z_addr' <Predicate = (and_ln80 & !icmp_ln82)> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (2.66ns)   --->   "%gradient_x_load = load float* %gradient_x_addr, align 4" [optical_flow_sw.cpp:84]   --->   Operation 71 'load' 'gradient_x_load' <Predicate = (and_ln80 & !icmp_ln82)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln84_2 = zext i3 %i_0 to i64" [optical_flow_sw.cpp:84]   --->   Operation 72 'zext' 'zext_ln84_2' <Predicate = (and_ln80 & !icmp_ln82)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%GRAD_FILTER_addr = getelementptr inbounds [7 x float]* @GRAD_FILTER, i64 0, i64 %zext_ln84_2" [optical_flow_sw.cpp:84]   --->   Operation 73 'getelementptr' 'GRAD_FILTER_addr' <Predicate = (and_ln80 & !icmp_ln82)> <Delay = 0.00>
ST_4 : Operation 74 [2/2] (2.66ns)   --->   "%GRAD_FILTER_load = load float* %GRAD_FILTER_addr, align 4" [optical_flow_sw.cpp:84]   --->   Operation 74 'load' 'GRAD_FILTER_load' <Predicate = (and_ln80 & !icmp_ln82)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7> <ROM>
ST_4 : Operation 75 [2/2] (2.66ns)   --->   "%gradient_y_load = load float* %gradient_y_addr, align 4" [optical_flow_sw.cpp:85]   --->   Operation 75 'load' 'gradient_y_load' <Predicate = (and_ln80 & !icmp_ln82)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_4 : Operation 76 [2/2] (2.66ns)   --->   "%gradient_z_load = load float* %gradient_z_addr, align 4" [optical_flow_sw.cpp:86]   --->   Operation 76 'load' 'gradient_z_load' <Predicate = (and_ln80 & !icmp_ln82)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_4 : Operation 77 [1/1] (2.66ns)   --->   "store float %acc_0_0, float* %filt_grad_x_addr_1, align 4" [optical_flow_sw.cpp:88]   --->   Operation 77 'store' <Predicate = (and_ln80 & icmp_ln82)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_4 : Operation 78 [1/1] (2.66ns)   --->   "store float %acc_1_0, float* %filt_grad_y_addr_1, align 4" [optical_flow_sw.cpp:88]   --->   Operation 78 'store' <Predicate = (and_ln80 & icmp_ln82)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_4 : Operation 79 [1/1] (2.66ns)   --->   "store float %acc_2_0, float* %filt_grad_z_addr_1, align 4" [optical_flow_sw.cpp:88]   --->   Operation 79 'store' <Predicate = (and_ln80 & icmp_ln82)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "br label %6" [optical_flow_sw.cpp:89]   --->   Operation 80 'br' <Predicate = (and_ln80 & icmp_ln82)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "br label %.preheader1" [optical_flow_sw.cpp:74]   --->   Operation 81 'br' <Predicate = (icmp_ln82) | (!and_ln80)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 82 [1/2] (2.66ns)   --->   "%gradient_x_load = load float* %gradient_x_addr, align 4" [optical_flow_sw.cpp:84]   --->   Operation 82 'load' 'gradient_x_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_5 : Operation 83 [1/2] (2.66ns)   --->   "%GRAD_FILTER_load = load float* %GRAD_FILTER_addr, align 4" [optical_flow_sw.cpp:84]   --->   Operation 83 'load' 'GRAD_FILTER_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7> <ROM>
ST_5 : Operation 84 [1/2] (2.66ns)   --->   "%gradient_y_load = load float* %gradient_y_addr, align 4" [optical_flow_sw.cpp:85]   --->   Operation 84 'load' 'gradient_y_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_5 : Operation 85 [1/2] (2.66ns)   --->   "%gradient_z_load = load float* %gradient_z_addr, align 4" [optical_flow_sw.cpp:86]   --->   Operation 85 'load' 'gradient_z_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>

State 6 <SV = 5> <Delay = 8.28>
ST_6 : Operation 86 [3/3] (8.28ns)   --->   "%tmp = fmul float %gradient_x_load, %GRAD_FILTER_load" [optical_flow_sw.cpp:84]   --->   Operation 86 'fmul' 'tmp' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [3/3] (8.28ns)   --->   "%tmp_s = fmul float %gradient_y_load, %GRAD_FILTER_load" [optical_flow_sw.cpp:85]   --->   Operation 87 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [3/3] (8.28ns)   --->   "%tmp_1 = fmul float %gradient_z_load, %GRAD_FILTER_load" [optical_flow_sw.cpp:86]   --->   Operation 88 'fmul' 'tmp_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.28>
ST_7 : Operation 89 [2/3] (8.28ns)   --->   "%tmp = fmul float %gradient_x_load, %GRAD_FILTER_load" [optical_flow_sw.cpp:84]   --->   Operation 89 'fmul' 'tmp' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [2/3] (8.28ns)   --->   "%tmp_s = fmul float %gradient_y_load, %GRAD_FILTER_load" [optical_flow_sw.cpp:85]   --->   Operation 90 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [2/3] (8.28ns)   --->   "%tmp_1 = fmul float %gradient_z_load, %GRAD_FILTER_load" [optical_flow_sw.cpp:86]   --->   Operation 91 'fmul' 'tmp_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.28>
ST_8 : Operation 92 [1/3] (8.28ns)   --->   "%tmp = fmul float %gradient_x_load, %GRAD_FILTER_load" [optical_flow_sw.cpp:84]   --->   Operation 92 'fmul' 'tmp' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/3] (8.28ns)   --->   "%tmp_s = fmul float %gradient_y_load, %GRAD_FILTER_load" [optical_flow_sw.cpp:85]   --->   Operation 93 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/3] (8.28ns)   --->   "%tmp_1 = fmul float %gradient_z_load, %GRAD_FILTER_load" [optical_flow_sw.cpp:86]   --->   Operation 94 'fmul' 'tmp_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.71>
ST_9 : Operation 95 [4/4] (7.71ns)   --->   "%acc_x = fadd float %acc_0_0, %tmp" [optical_flow_sw.cpp:84]   --->   Operation 95 'fadd' 'acc_x' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [4/4] (7.71ns)   --->   "%acc_y = fadd float %acc_1_0, %tmp_s" [optical_flow_sw.cpp:85]   --->   Operation 96 'fadd' 'acc_y' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [4/4] (7.71ns)   --->   "%acc_z = fadd float %acc_2_0, %tmp_1" [optical_flow_sw.cpp:86]   --->   Operation 97 'fadd' 'acc_z' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.71>
ST_10 : Operation 98 [3/4] (7.71ns)   --->   "%acc_x = fadd float %acc_0_0, %tmp" [optical_flow_sw.cpp:84]   --->   Operation 98 'fadd' 'acc_x' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [3/4] (7.71ns)   --->   "%acc_y = fadd float %acc_1_0, %tmp_s" [optical_flow_sw.cpp:85]   --->   Operation 99 'fadd' 'acc_y' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [3/4] (7.71ns)   --->   "%acc_z = fadd float %acc_2_0, %tmp_1" [optical_flow_sw.cpp:86]   --->   Operation 100 'fadd' 'acc_z' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.71>
ST_11 : Operation 101 [2/4] (7.71ns)   --->   "%acc_x = fadd float %acc_0_0, %tmp" [optical_flow_sw.cpp:84]   --->   Operation 101 'fadd' 'acc_x' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [2/4] (7.71ns)   --->   "%acc_y = fadd float %acc_1_0, %tmp_s" [optical_flow_sw.cpp:85]   --->   Operation 102 'fadd' 'acc_y' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 103 [2/4] (7.71ns)   --->   "%acc_z = fadd float %acc_2_0, %tmp_1" [optical_flow_sw.cpp:86]   --->   Operation 103 'fadd' 'acc_z' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.71>
ST_12 : Operation 104 [1/4] (7.71ns)   --->   "%acc_x = fadd float %acc_0_0, %tmp" [optical_flow_sw.cpp:84]   --->   Operation 104 'fadd' 'acc_x' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/4] (7.71ns)   --->   "%acc_y = fadd float %acc_1_0, %tmp_s" [optical_flow_sw.cpp:85]   --->   Operation 105 'fadd' 'acc_y' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 106 [1/4] (7.71ns)   --->   "%acc_z = fadd float %acc_2_0, %tmp_1" [optical_flow_sw.cpp:86]   --->   Operation 106 'fadd' 'acc_z' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "br label %.preheader" [optical_flow_sw.cpp:82]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ filt_grad_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_grad_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filt_grad_z]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ gradient_x]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ GRAD_FILTER]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ gradient_y]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ gradient_z]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln72            (br               ) [ 0111111111111]
r_0                (phi              ) [ 0010111111111]
zext_ln72          (zext             ) [ 0000000000000]
icmp_ln72          (icmp             ) [ 0011111111111]
empty              (speclooptripcount) [ 0000000000000]
r                  (add              ) [ 0111111111111]
br_ln72            (br               ) [ 0000000000000]
icmp_ln80          (icmp             ) [ 0000000000000]
icmp_ln80_1        (icmp             ) [ 0000000000000]
and_ln80           (and              ) [ 0001111111111]
icmp_ln90          (icmp             ) [ 0001111111111]
add_ln92           (add              ) [ 0000000000000]
tmp_3              (bitconcatenate   ) [ 0001111111111]
br_ln74            (br               ) [ 0011111111111]
ret_ln96           (ret              ) [ 0000000000000]
c_0                (phi              ) [ 0001000000000]
icmp_ln74          (icmp             ) [ 0011111111111]
empty_21           (speclooptripcount) [ 0000000000000]
c                  (add              ) [ 0011111111111]
br_ln74            (br               ) [ 0000000000000]
br_ln80            (br               ) [ 0000000000000]
br_ln90            (br               ) [ 0000000000000]
zext_ln92          (zext             ) [ 0000000000000]
add_ln92_1         (add              ) [ 0000000000000]
sext_ln92          (sext             ) [ 0000000000000]
filt_grad_x_addr   (getelementptr    ) [ 0000000000000]
filt_grad_y_addr   (getelementptr    ) [ 0000000000000]
filt_grad_z_addr   (getelementptr    ) [ 0000000000000]
store_ln92         (store            ) [ 0000000000000]
store_ln92         (store            ) [ 0000000000000]
store_ln92         (store            ) [ 0000000000000]
br_ln93            (br               ) [ 0000000000000]
br_ln0             (br               ) [ 0000000000000]
zext_ln88          (zext             ) [ 0000111111111]
add_ln88           (add              ) [ 0000000000000]
sext_ln88          (sext             ) [ 0000000000000]
filt_grad_x_addr_1 (getelementptr    ) [ 0000111111111]
filt_grad_y_addr_1 (getelementptr    ) [ 0000111111111]
filt_grad_z_addr_1 (getelementptr    ) [ 0000111111111]
br_ln82            (br               ) [ 0011111111111]
br_ln0             (br               ) [ 0111111111111]
acc_2_0            (phi              ) [ 0000111111111]
acc_1_0            (phi              ) [ 0000111111111]
acc_0_0            (phi              ) [ 0000111111111]
i_0                (phi              ) [ 0000100000000]
zext_ln82          (zext             ) [ 0000000000000]
icmp_ln82          (icmp             ) [ 0011111111111]
empty_22           (speclooptripcount) [ 0000000000000]
i                  (add              ) [ 0011111111111]
br_ln82            (br               ) [ 0000000000000]
sub_ln84           (sub              ) [ 0000000000000]
tmp_4              (bitconcatenate   ) [ 0000000000000]
zext_ln84          (zext             ) [ 0000000000000]
add_ln84           (add              ) [ 0000000000000]
zext_ln84_1        (zext             ) [ 0000000000000]
gradient_x_addr    (getelementptr    ) [ 0000010000000]
gradient_y_addr    (getelementptr    ) [ 0000010000000]
gradient_z_addr    (getelementptr    ) [ 0000010000000]
zext_ln84_2        (zext             ) [ 0000000000000]
GRAD_FILTER_addr   (getelementptr    ) [ 0000010000000]
store_ln88         (store            ) [ 0000000000000]
store_ln88         (store            ) [ 0000000000000]
store_ln88         (store            ) [ 0000000000000]
br_ln89            (br               ) [ 0000000000000]
br_ln74            (br               ) [ 0011111111111]
gradient_x_load    (load             ) [ 0000001110000]
GRAD_FILTER_load   (load             ) [ 0000001110000]
gradient_y_load    (load             ) [ 0000001110000]
gradient_z_load    (load             ) [ 0000001110000]
tmp                (fmul             ) [ 0000000001111]
tmp_s              (fmul             ) [ 0000000001111]
tmp_1              (fmul             ) [ 0000000001111]
acc_x              (fadd             ) [ 0011111111111]
acc_y              (fadd             ) [ 0011111111111]
acc_z              (fadd             ) [ 0011111111111]
br_ln82            (br               ) [ 0011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="filt_grad_x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_grad_x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="filt_grad_y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_grad_y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="filt_grad_z">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_grad_z"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gradient_x">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradient_x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="GRAD_FILTER">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GRAD_FILTER"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gradient_y">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradient_y"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="gradient_z">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradient_z"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="filt_grad_x_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="20" slack="0"/>
<pin id="62" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_grad_x_addr/3 "/>
</bind>
</comp>

<comp id="65" class="1004" name="filt_grad_y_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="20" slack="0"/>
<pin id="69" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_grad_y_addr/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="filt_grad_z_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="20" slack="0"/>
<pin id="76" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_grad_z_addr/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="19" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/3 store_ln88/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="19" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/3 store_ln88/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="19" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/3 store_ln88/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="filt_grad_x_addr_1_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="20" slack="0"/>
<pin id="104" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_grad_x_addr_1/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="filt_grad_y_addr_1_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="20" slack="0"/>
<pin id="111" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_grad_y_addr_1/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="filt_grad_z_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="20" slack="0"/>
<pin id="118" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt_grad_z_addr_1/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="gradient_x_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="20" slack="0"/>
<pin id="125" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gradient_x_addr/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="gradient_y_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="20" slack="0"/>
<pin id="132" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gradient_y_addr/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="gradient_z_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="20" slack="0"/>
<pin id="139" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gradient_z_addr/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="19" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gradient_x_load/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="GRAD_FILTER_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="3" slack="0"/>
<pin id="152" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="GRAD_FILTER_addr/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="GRAD_FILTER_load/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="19" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gradient_y_load/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="19" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gradient_z_load/4 "/>
</bind>
</comp>

<comp id="173" class="1005" name="r_0_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="9" slack="1"/>
<pin id="175" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="r_0_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="9" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="185" class="1005" name="c_0_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="11" slack="1"/>
<pin id="187" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="c_0_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="11" slack="0"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="1" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="196" class="1005" name="acc_2_0_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_2_0 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="acc_2_0_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="32" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_2_0/4 "/>
</bind>
</comp>

<comp id="209" class="1005" name="acc_1_0_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_1_0 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="acc_1_0_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="32" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_1_0/4 "/>
</bind>
</comp>

<comp id="222" class="1005" name="acc_0_0_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_0_0 (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="acc_0_0_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="32" slack="1"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_0_0/4 "/>
</bind>
</comp>

<comp id="235" class="1005" name="i_0_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="1"/>
<pin id="237" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="i_0_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="0"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="1" slack="1"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="5"/>
<pin id="248" dir="0" index="1" bw="32" slack="1"/>
<pin id="249" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_x/9 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="5"/>
<pin id="253" dir="0" index="1" bw="32" slack="1"/>
<pin id="254" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_y/9 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="5"/>
<pin id="258" dir="0" index="1" bw="32" slack="1"/>
<pin id="259" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_z/9 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="0" index="1" bw="32" slack="1"/>
<pin id="264" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="0" index="1" bw="32" slack="1"/>
<pin id="268" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="0" index="1" bw="32" slack="1"/>
<pin id="272" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln72_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="9" slack="0"/>
<pin id="275" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln72_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="9" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="r_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="9" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln80_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="9" slack="0"/>
<pin id="291" dir="0" index="1" bw="4" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln80_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="9" slack="0"/>
<pin id="297" dir="0" index="1" bw="9" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80_1/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="and_ln80_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln80/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln90_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="9" slack="0"/>
<pin id="309" dir="0" index="1" bw="3" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln92_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="9" slack="0"/>
<pin id="315" dir="0" index="1" bw="3" slack="0"/>
<pin id="316" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_3_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="20" slack="0"/>
<pin id="321" dir="0" index="1" bw="10" slack="0"/>
<pin id="322" dir="0" index="2" bw="1" slack="0"/>
<pin id="323" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln74_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="11" slack="0"/>
<pin id="329" dir="0" index="1" bw="11" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="c_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="11" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln92_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="11" slack="0"/>
<pin id="341" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln92_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="20" slack="1"/>
<pin id="345" dir="0" index="1" bw="11" slack="0"/>
<pin id="346" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_1/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="sext_ln92_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="20" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln92/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln88_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="11" slack="0"/>
<pin id="357" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln88_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="20" slack="1"/>
<pin id="361" dir="0" index="1" bw="11" slack="0"/>
<pin id="362" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sext_ln88_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="20" slack="0"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln88/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln82_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="3" slack="0"/>
<pin id="373" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln82_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="3" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="i_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="sub_ln84_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="9" slack="2"/>
<pin id="389" dir="0" index="1" bw="3" slack="0"/>
<pin id="390" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln84/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_4_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="19" slack="0"/>
<pin id="395" dir="0" index="1" bw="9" slack="0"/>
<pin id="396" dir="0" index="2" bw="1" slack="0"/>
<pin id="397" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln84_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="19" slack="0"/>
<pin id="403" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln84_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="11" slack="1"/>
<pin id="407" dir="0" index="1" bw="19" slack="0"/>
<pin id="408" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln84_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="20" slack="0"/>
<pin id="412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_1/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln84_2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="3" slack="0"/>
<pin id="419" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_2/4 "/>
</bind>
</comp>

<comp id="425" class="1005" name="r_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="9" slack="0"/>
<pin id="427" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="430" class="1005" name="and_ln80_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="1"/>
<pin id="432" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln80 "/>
</bind>
</comp>

<comp id="434" class="1005" name="icmp_ln90_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln90 "/>
</bind>
</comp>

<comp id="438" class="1005" name="tmp_3_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="20" slack="1"/>
<pin id="440" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="447" class="1005" name="c_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="11" slack="0"/>
<pin id="449" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="452" class="1005" name="zext_ln88_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="20" slack="1"/>
<pin id="454" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln88 "/>
</bind>
</comp>

<comp id="457" class="1005" name="filt_grad_x_addr_1_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="19" slack="1"/>
<pin id="459" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="filt_grad_x_addr_1 "/>
</bind>
</comp>

<comp id="462" class="1005" name="filt_grad_y_addr_1_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="19" slack="1"/>
<pin id="464" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="filt_grad_y_addr_1 "/>
</bind>
</comp>

<comp id="467" class="1005" name="filt_grad_z_addr_1_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="19" slack="1"/>
<pin id="469" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="filt_grad_z_addr_1 "/>
</bind>
</comp>

<comp id="475" class="1005" name="i_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="3" slack="0"/>
<pin id="477" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="480" class="1005" name="gradient_x_addr_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="19" slack="1"/>
<pin id="482" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="gradient_x_addr "/>
</bind>
</comp>

<comp id="485" class="1005" name="gradient_y_addr_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="19" slack="1"/>
<pin id="487" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="gradient_y_addr "/>
</bind>
</comp>

<comp id="490" class="1005" name="gradient_z_addr_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="19" slack="1"/>
<pin id="492" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="gradient_z_addr "/>
</bind>
</comp>

<comp id="495" class="1005" name="GRAD_FILTER_addr_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="3" slack="1"/>
<pin id="497" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="GRAD_FILTER_addr "/>
</bind>
</comp>

<comp id="500" class="1005" name="gradient_x_load_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gradient_x_load "/>
</bind>
</comp>

<comp id="505" class="1005" name="GRAD_FILTER_load_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="1"/>
<pin id="507" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="GRAD_FILTER_load "/>
</bind>
</comp>

<comp id="512" class="1005" name="gradient_y_load_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="1"/>
<pin id="514" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gradient_y_load "/>
</bind>
</comp>

<comp id="517" class="1005" name="gradient_z_load_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="1"/>
<pin id="519" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gradient_z_load "/>
</bind>
</comp>

<comp id="522" class="1005" name="tmp_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="527" class="1005" name="tmp_s_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="532" class="1005" name="tmp_1_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="1"/>
<pin id="534" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="537" class="1005" name="acc_x_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_x "/>
</bind>
</comp>

<comp id="542" class="1005" name="acc_y_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_y "/>
</bind>
</comp>

<comp id="547" class="1005" name="acc_z_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="1"/>
<pin id="549" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_z "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="44" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="44" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="44" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="46" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="85"><net_src comp="58" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="91"><net_src comp="46" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="92"><net_src comp="65" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="98"><net_src comp="46" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="99"><net_src comp="72" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="44" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="44" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="44" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="44" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="44" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="44" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="121" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="44" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="128" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="135" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="14" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="177" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="188"><net_src comp="36" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="199"><net_src comp="46" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="207"><net_src comp="200" pin="4"/><net_sink comp="93" pin=1"/></net>

<net id="208"><net_src comp="200" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="212"><net_src comp="46" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="220"><net_src comp="213" pin="4"/><net_sink comp="86" pin=1"/></net>

<net id="221"><net_src comp="213" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="225"><net_src comp="46" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="233"><net_src comp="226" pin="4"/><net_sink comp="79" pin=1"/></net>

<net id="234"><net_src comp="226" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="238"><net_src comp="48" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="250"><net_src comp="222" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="209" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="196" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="276"><net_src comp="177" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="177" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="16" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="177" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="22" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="177" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="24" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="177" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="26" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="289" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="295" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="177" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="28" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="273" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="30" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="324"><net_src comp="32" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="313" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="34" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="189" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="38" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="189" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="42" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="189" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="339" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="351"><net_src comp="343" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="358"><net_src comp="189" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="355" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="359" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="370"><net_src comp="364" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="374"><net_src comp="239" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="239" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="50" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="239" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="54" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="173" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="371" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="56" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="387" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="34" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="404"><net_src comp="393" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="401" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="413"><net_src comp="405" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="416"><net_src comp="410" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="420"><net_src comp="239" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="428"><net_src comp="283" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="433"><net_src comp="301" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="307" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="319" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="450"><net_src comp="333" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="455"><net_src comp="355" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="460"><net_src comp="100" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="465"><net_src comp="107" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="470"><net_src comp="114" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="478"><net_src comp="381" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="483"><net_src comp="121" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="488"><net_src comp="128" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="493"><net_src comp="135" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="498"><net_src comp="148" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="503"><net_src comp="142" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="508"><net_src comp="155" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="511"><net_src comp="505" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="515"><net_src comp="161" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="520"><net_src comp="167" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="525"><net_src comp="261" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="530"><net_src comp="265" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="535"><net_src comp="269" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="540"><net_src comp="246" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="545"><net_src comp="251" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="550"><net_src comp="256" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="200" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: filt_grad_x | {3 4 }
	Port: filt_grad_y | {3 4 }
	Port: filt_grad_z | {3 4 }
 - Input state : 
	Port: gradient_weight_y : gradient_x | {4 5 }
	Port: gradient_weight_y : GRAD_FILTER | {4 5 }
	Port: gradient_weight_y : gradient_y | {4 5 }
	Port: gradient_weight_y : gradient_z | {4 5 }
  - Chain level:
	State 1
	State 2
		zext_ln72 : 1
		icmp_ln72 : 1
		r : 1
		br_ln72 : 2
		icmp_ln80 : 1
		icmp_ln80_1 : 1
		and_ln80 : 2
		icmp_ln90 : 1
		add_ln92 : 2
		tmp_3 : 3
	State 3
		icmp_ln74 : 1
		c : 1
		br_ln74 : 2
		zext_ln92 : 1
		add_ln92_1 : 2
		sext_ln92 : 3
		filt_grad_x_addr : 4
		filt_grad_y_addr : 4
		filt_grad_z_addr : 4
		store_ln92 : 5
		store_ln92 : 5
		store_ln92 : 5
		zext_ln88 : 1
		add_ln88 : 2
		sext_ln88 : 3
		filt_grad_x_addr_1 : 4
		filt_grad_y_addr_1 : 4
		filt_grad_z_addr_1 : 4
	State 4
		zext_ln82 : 1
		icmp_ln82 : 1
		i : 1
		br_ln82 : 2
		sub_ln84 : 2
		tmp_4 : 3
		zext_ln84 : 4
		add_ln84 : 5
		zext_ln84_1 : 6
		gradient_x_addr : 7
		gradient_y_addr : 7
		gradient_z_addr : 7
		gradient_x_load : 8
		zext_ln84_2 : 1
		GRAD_FILTER_addr : 2
		GRAD_FILTER_load : 3
		gradient_y_load : 8
		gradient_z_load : 8
		store_ln88 : 1
		store_ln88 : 1
		store_ln88 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |     grp_fu_246     |    2    |   227   |   214   |
|   fadd   |     grp_fu_251     |    2    |   227   |   214   |
|          |     grp_fu_256     |    2    |   227   |   214   |
|----------|--------------------|---------|---------|---------|
|          |     grp_fu_261     |    3    |   128   |   138   |
|   fmul   |     grp_fu_265     |    3    |   128   |   138   |
|          |     grp_fu_269     |    3    |   128   |   138   |
|----------|--------------------|---------|---------|---------|
|          |      r_fu_283      |    0    |    0    |    16   |
|          |   add_ln92_fu_313  |    0    |    0    |    16   |
|          |      c_fu_333      |    0    |    0    |    18   |
|    add   |  add_ln92_1_fu_343 |    0    |    0    |    27   |
|          |   add_ln88_fu_359  |    0    |    0    |    27   |
|          |      i_fu_381      |    0    |    0    |    12   |
|          |   add_ln84_fu_405  |    0    |    0    |    26   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln72_fu_277  |    0    |    0    |    13   |
|          |  icmp_ln80_fu_289  |    0    |    0    |    13   |
|   icmp   | icmp_ln80_1_fu_295 |    0    |    0    |    13   |
|          |  icmp_ln90_fu_307  |    0    |    0    |    13   |
|          |  icmp_ln74_fu_327  |    0    |    0    |    13   |
|          |  icmp_ln82_fu_375  |    0    |    0    |    9    |
|----------|--------------------|---------|---------|---------|
|    sub   |   sub_ln84_fu_387  |    0    |    0    |    16   |
|----------|--------------------|---------|---------|---------|
|    and   |   and_ln80_fu_301  |    0    |    0    |    6    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln72_fu_273  |    0    |    0    |    0    |
|          |  zext_ln92_fu_339  |    0    |    0    |    0    |
|          |  zext_ln88_fu_355  |    0    |    0    |    0    |
|   zext   |  zext_ln82_fu_371  |    0    |    0    |    0    |
|          |  zext_ln84_fu_401  |    0    |    0    |    0    |
|          | zext_ln84_1_fu_410 |    0    |    0    |    0    |
|          | zext_ln84_2_fu_417 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    tmp_3_fu_319    |    0    |    0    |    0    |
|          |    tmp_4_fu_393    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   |  sext_ln92_fu_348  |    0    |    0    |    0    |
|          |  sext_ln88_fu_364  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    15   |   1065  |   1294  |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
| GRAD_FILTER_addr_reg_495 |    3   |
| GRAD_FILTER_load_reg_505 |   32   |
|      acc_0_0_reg_222     |   32   |
|      acc_1_0_reg_209     |   32   |
|      acc_2_0_reg_196     |   32   |
|       acc_x_reg_537      |   32   |
|       acc_y_reg_542      |   32   |
|       acc_z_reg_547      |   32   |
|     and_ln80_reg_430     |    1   |
|        c_0_reg_185       |   11   |
|         c_reg_447        |   11   |
|filt_grad_x_addr_1_reg_457|   19   |
|filt_grad_y_addr_1_reg_462|   19   |
|filt_grad_z_addr_1_reg_467|   19   |
|  gradient_x_addr_reg_480 |   19   |
|  gradient_x_load_reg_500 |   32   |
|  gradient_y_addr_reg_485 |   19   |
|  gradient_y_load_reg_512 |   32   |
|  gradient_z_addr_reg_490 |   19   |
|  gradient_z_load_reg_517 |   32   |
|        i_0_reg_235       |    3   |
|         i_reg_475        |    3   |
|     icmp_ln90_reg_434    |    1   |
|        r_0_reg_173       |    9   |
|         r_reg_425        |    9   |
|       tmp_1_reg_532      |   32   |
|       tmp_3_reg_438      |   20   |
|        tmp_reg_522       |   32   |
|       tmp_s_reg_527      |   32   |
|     zext_ln88_reg_452    |   20   |
+--------------------------+--------+
|           Total          |   621  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_79 |  p0  |   2  |  19  |   38   ||    9    |
|  grp_access_fu_79 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_86 |  p0  |   2  |  19  |   38   ||    9    |
|  grp_access_fu_86 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_93 |  p0  |   2  |  19  |   38   ||    9    |
|  grp_access_fu_93 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_142 |  p0  |   2  |  19  |   38   ||    9    |
| grp_access_fu_155 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_161 |  p0  |   2  |  19  |   38   ||    9    |
| grp_access_fu_167 |  p0  |   2  |  19  |   38   ||    9    |
|    r_0_reg_173    |  p0  |   2  |   9  |   18   ||    9    |
|  acc_2_0_reg_196  |  p0  |   2  |  32  |   64   ||    9    |
|  acc_1_0_reg_209  |  p0  |   2  |  32  |   64   ||    9    |
|  acc_0_0_reg_222  |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   636  ||  14.854 ||   126   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   15   |    -   |  1065  |  1294  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   126  |
|  Register |    -   |    -   |   621  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   15   |   14   |  1686  |  1420  |
+-----------+--------+--------+--------+--------+
