

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_136_9'
================================================================
* Date:           Sat May 11 11:31:23 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.458 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  48.000 ns|  48.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_136_9  |        4|        4|         3|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_8 = alloca i32 1"   --->   Operation 6 'alloca' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%filt_6_I_V_1 = alloca i32 1"   --->   Operation 7 'alloca' 'filt_6_I_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%filt_6_I_V_1_1 = alloca i32 1"   --->   Operation 8 'alloca' 'filt_6_I_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%filt_6_I_V_1_2 = alloca i32 1"   --->   Operation 9 'alloca' 'filt_6_I_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%filt_6_Q_V_1 = alloca i32 1"   --->   Operation 10 'alloca' 'filt_6_Q_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%filt_6_Q_V_1_1 = alloca i32 1"   --->   Operation 11 'alloca' 'filt_6_Q_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%filt_6_Q_V_1_2 = alloca i32 1"   --->   Operation 12 'alloca' 'filt_6_Q_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i18 0, i18 %filt_6_Q_V_1"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i18 0, i18 %filt_6_I_V_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i_8"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body312"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = load i3 %i_8" [receiver.cpp:136]   --->   Operation 17 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.13ns)   --->   "%icmp_ln136 = icmp_eq  i3 %i, i3 6" [receiver.cpp:136]   --->   Operation 19 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136, void %for.body312.split, void %_ZN13ap_fixed_baseILi19ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i2647.exitStub" [receiver.cpp:136]   --->   Operation 21 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_8_cast16 = zext i3 %i" [receiver.cpp:136]   --->   Operation 22 'zext' 'i_8_cast16' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%or_ln137 = or i3 %i, i3 1" [receiver.cpp:137]   --->   Operation 23 'or' 'or_ln137' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i3 %or_ln137"   --->   Operation 24 'zext' 'zext_ln813' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%filt_5_I_V_addr = getelementptr i18 %filt_5_I_V, i64 0, i64 %i_8_cast16"   --->   Operation 25 'getelementptr' 'filt_5_I_V_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%filt_5_I_V_load = load i3 %filt_5_I_V_addr"   --->   Operation 26 'load' 'filt_5_I_V_load' <Predicate = (!icmp_ln136)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%filt_5_I_V_addr_1 = getelementptr i18 %filt_5_I_V, i64 0, i64 %zext_ln813"   --->   Operation 27 'getelementptr' 'filt_5_I_V_addr_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (2.32ns)   --->   "%filt_5_I_V_load_1 = load i3 %filt_5_I_V_addr_1"   --->   Operation 28 'load' 'filt_5_I_V_load_1' <Predicate = (!icmp_ln136)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %i, i32 1, i32 2" [receiver.cpp:137]   --->   Operation 29 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.95ns)   --->   "%switch_ln137 = switch i2 %trunc_ln2, void %branch2, i2 0, void %for.body312.split.for.body312.split11_crit_edge, i2 1, void %for.body312.split.for.body312.split11_crit_edge2" [receiver.cpp:137]   --->   Operation 30 'switch' 'switch_ln137' <Predicate = (!icmp_ln136)> <Delay = 0.95>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%filt_5_Q_V_addr = getelementptr i18 %filt_5_Q_V, i64 0, i64 %i_8_cast16"   --->   Operation 31 'getelementptr' 'filt_5_Q_V_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%filt_5_Q_V_load = load i3 %filt_5_Q_V_addr"   --->   Operation 32 'load' 'filt_5_Q_V_load' <Predicate = (!icmp_ln136)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%filt_5_Q_V_addr_1 = getelementptr i18 %filt_5_Q_V, i64 0, i64 %zext_ln813"   --->   Operation 33 'getelementptr' 'filt_5_Q_V_addr_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%filt_5_Q_V_load_1 = load i3 %filt_5_Q_V_addr_1"   --->   Operation 34 'load' 'filt_5_Q_V_load_1' <Predicate = (!icmp_ln136)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 35 [1/1] (0.95ns)   --->   "%switch_ln138 = switch i2 %trunc_ln2, void %branch5, i2 0, void %for.body312.split11.for.body312.split1128_crit_edge, i2 1, void %for.body312.split11.for.body312.split1128_crit_edge1" [receiver.cpp:138]   --->   Operation 35 'switch' 'switch_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.95>
ST_1 : Operation 36 [1/1] (1.65ns)   --->   "%add_ln136 = add i3 %i, i3 2" [receiver.cpp:136]   --->   Operation 36 'add' 'add_ln136' <Predicate = (!icmp_ln136)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln136 = store i3 %add_ln136, i3 %i_8" [receiver.cpp:136]   --->   Operation 37 'store' 'store_ln136' <Predicate = (!icmp_ln136)> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln136 = br void %for.body312" [receiver.cpp:136]   --->   Operation 38 'br' 'br_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.45>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [receiver.cpp:136]   --->   Operation 39 'specloopname' 'specloopname_ln136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (2.32ns)   --->   "%filt_5_I_V_load = load i3 %filt_5_I_V_addr"   --->   Operation 40 'load' 'filt_5_I_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 41 [1/2] (2.32ns)   --->   "%filt_5_I_V_load_1 = load i3 %filt_5_I_V_addr_1"   --->   Operation 41 'load' 'filt_5_I_V_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 42 [1/1] (2.13ns)   --->   "%filt_6_I_V_1_4 = add i18 %filt_5_I_V_load_1, i18 %filt_5_I_V_load"   --->   Operation 42 'add' 'filt_6_I_V_1_4' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln137 = store i18 %filt_6_I_V_1_4, i18 %filt_6_I_V_1_1" [receiver.cpp:137]   --->   Operation 43 'store' 'store_ln137' <Predicate = (trunc_ln2 == 1)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln137 = br void %for.body312.split11" [receiver.cpp:137]   --->   Operation 44 'br' 'br_ln137' <Predicate = (trunc_ln2 == 1)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln137 = store i18 %filt_6_I_V_1_4, i18 %filt_6_I_V_1_2" [receiver.cpp:137]   --->   Operation 45 'store' 'store_ln137' <Predicate = (trunc_ln2 != 0 & trunc_ln2 != 1)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln137 = br void %for.body312.split11" [receiver.cpp:137]   --->   Operation 46 'br' 'br_ln137' <Predicate = (trunc_ln2 != 0 & trunc_ln2 != 1)> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (2.32ns)   --->   "%filt_5_Q_V_load = load i3 %filt_5_Q_V_addr"   --->   Operation 47 'load' 'filt_5_Q_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 48 [1/2] (2.32ns)   --->   "%filt_5_Q_V_load_1 = load i3 %filt_5_Q_V_addr_1"   --->   Operation 48 'load' 'filt_5_Q_V_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 49 [1/1] (2.13ns)   --->   "%filt_6_Q_V_1_4 = add i18 %filt_5_Q_V_load_1, i18 %filt_5_Q_V_load"   --->   Operation 49 'add' 'filt_6_Q_V_1_4' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln138 = store i18 %filt_6_Q_V_1_4, i18 %filt_6_Q_V_1_1" [receiver.cpp:138]   --->   Operation 50 'store' 'store_ln138' <Predicate = (trunc_ln2 == 1)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln138 = br void %for.body312.split1128" [receiver.cpp:138]   --->   Operation 51 'br' 'br_ln138' <Predicate = (trunc_ln2 == 1)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln138 = store i18 %filt_6_Q_V_1_4, i18 %filt_6_Q_V_1_2" [receiver.cpp:138]   --->   Operation 52 'store' 'store_ln138' <Predicate = (trunc_ln2 != 0 & trunc_ln2 != 1)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln138 = br void %for.body312.split1128" [receiver.cpp:138]   --->   Operation 53 'br' 'br_ln138' <Predicate = (trunc_ln2 != 0 & trunc_ln2 != 1)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%filt_6_I_V_1_load = load i18 %filt_6_I_V_1"   --->   Operation 58 'load' 'filt_6_I_V_1_load' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%filt_6_I_V_1_1_load = load i18 %filt_6_I_V_1_1"   --->   Operation 59 'load' 'filt_6_I_V_1_1_load' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%filt_6_I_V_1_2_load = load i18 %filt_6_I_V_1_2"   --->   Operation 60 'load' 'filt_6_I_V_1_2_load' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%filt_6_Q_V_1_load = load i18 %filt_6_Q_V_1"   --->   Operation 61 'load' 'filt_6_Q_V_1_load' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%filt_6_Q_V_1_1_load = load i18 %filt_6_Q_V_1_1"   --->   Operation 62 'load' 'filt_6_Q_V_1_1_load' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%filt_6_Q_V_1_2_load = load i18 %filt_6_Q_V_1_2"   --->   Operation 63 'load' 'filt_6_Q_V_1_2_load' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_6_Q_V_2_0119_out, i18 %filt_6_Q_V_1_2_load"   --->   Operation 64 'write' 'write_ln0' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_6_Q_V_1_0118_out, i18 %filt_6_Q_V_1_1_load"   --->   Operation 65 'write' 'write_ln0' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_6_Q_V_0_0_out, i18 %filt_6_Q_V_1_load"   --->   Operation 66 'write' 'write_ln0' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_6_I_V_2_0117_out, i18 %filt_6_I_V_1_2_load"   --->   Operation 67 'write' 'write_ln0' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_6_I_V_1_0116_out, i18 %filt_6_I_V_1_1_load"   --->   Operation 68 'write' 'write_ln0' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_6_I_V_0_0_out, i18 %filt_6_I_V_1_load"   --->   Operation 69 'write' 'write_ln0' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = (icmp_ln136)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln137 = store i18 %filt_6_I_V_1_4, i18 %filt_6_I_V_1" [receiver.cpp:137]   --->   Operation 54 'store' 'store_ln137' <Predicate = (trunc_ln2 == 0)> <Delay = 1.58>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln137 = br void %for.body312.split11" [receiver.cpp:137]   --->   Operation 55 'br' 'br_ln137' <Predicate = (trunc_ln2 == 0)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln138 = store i18 %filt_6_Q_V_1_4, i18 %filt_6_Q_V_1" [receiver.cpp:138]   --->   Operation 56 'store' 'store_ln138' <Predicate = (trunc_ln2 == 0)> <Delay = 1.58>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln138 = br void %for.body312.split1128" [receiver.cpp:138]   --->   Operation 57 'br' 'br_ln138' <Predicate = (trunc_ln2 == 0)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 2.16ns.

 <State 1>: 3.24ns
The critical path consists of the following:
	'alloca' operation ('i') [9]  (0 ns)
	'load' operation ('i', receiver.cpp:136) on local variable 'i' [21]  (0 ns)
	'add' operation ('add_ln136', receiver.cpp:136) [64]  (1.65 ns)
	'store' operation ('store_ln136', receiver.cpp:136) of variable 'add_ln136', receiver.cpp:136 on local variable 'i' [65]  (1.59 ns)

 <State 2>: 4.46ns
The critical path consists of the following:
	'load' operation ('filt_5_I_V_load') on array 'filt_5_I_V' [32]  (2.32 ns)
	'add' operation ('filt_6_I.V[1]') [35]  (2.14 ns)
	'store' operation ('store_ln137', receiver.cpp:137) of variable 'filt_6_I.V[1]' on local variable 'filt_6_I.V[1]' [39]  (0 ns)

 <State 3>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln137', receiver.cpp:137) of variable 'filt_6_I.V[1]' on local variable 'filt_6_I.V[1]' [42]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
