Analysis & Synthesis Status : Successful - Fri Jun 28 21:13:48 2019
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : cpuVERILOG
Top-level Entity Name : cpu
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 30
    Dedicated logic registers : 19
Total registers : 19
Total pins : 41
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
