
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003304                       # Number of seconds simulated
sim_ticks                                  3303595347                       # Number of ticks simulated
final_tick                               574863167499                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  81156                       # Simulator instruction rate (inst/s)
host_op_rate                                   111047                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 265453                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887052                       # Number of bytes of host memory used
host_seconds                                 12445.10                       # Real time elapsed on the host
sim_insts                                  1010000001                       # Number of instructions simulated
sim_ops                                    1381990327                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       139648                       # Number of bytes read from this memory
system.physmem.bytes_read::total               145280                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        41728                       # Number of bytes written to this memory
system.physmem.bytes_written::total             41728                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         1091                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1135                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             326                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  326                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      1704809                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     42271521                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                43976330                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      1704809                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1704809                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12631087                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12631087                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12631087                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      1704809                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     42271521                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               56607417                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                   16                       # Number of system calls
system.switch_cpus.numCycles                  7922292                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          2859515                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2491421                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       189470                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1431521                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1380075                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           201261                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         5802                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3496998                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               15865359                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             2859515                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1581336                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3360219                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          876991                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         326316                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1719490                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         90673                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      7869844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.324686                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.294631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4509625     57.30%     57.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           599038      7.61%     64.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           295208      3.75%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           220813      2.81%     71.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           184252      2.34%     73.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           158141      2.01%     75.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            55244      0.70%     76.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           196341      2.49%     79.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1651182     20.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      7869844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.360945                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.002622                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3621089                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        303257                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3245599                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         16492                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         683402                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       314457                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2913                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       17741000                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4666                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         683402                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3771531                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          121881                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        41930                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3110298                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        140797                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       17180750                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            28                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          71409                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         56715                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands     22756320                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      78235518                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     78235518                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      14914599                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          7841630                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         2187                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1186                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            364105                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      2621073                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       600094                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads         7769                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       136673                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           16150355                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         2201                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          13775482                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        18784                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4656021                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     12657230                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          116                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      7869844                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.750414                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.863275                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2816093     35.78%     35.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1688699     21.46%     57.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       821902     10.44%     67.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       993054     12.62%     80.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       758014      9.63%     89.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       476325      6.05%     95.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       207731      2.64%     98.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        60458      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        47568      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      7869844                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           58696     72.61%     72.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     72.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          12715     15.73%     88.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          9430     11.66%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10809156     78.47%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       109741      0.80%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc          999      0.01%     79.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2352819     17.08%     96.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       502767      3.65%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       13775482                       # Type of FU issued
system.switch_cpus.iq.rate                   1.738825                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               80841                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.005868                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     35520432                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     20808692                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13292964                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       13856323                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        22875                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       736292                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           62                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          121                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       157312                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         683402                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           66485                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          6620                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     16152558                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        63315                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       2621073                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       600094                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1167                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           3945                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            53                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          121                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        95553                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       112348                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       207901                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      13473893                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       2251131                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       301588                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     2                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2740139                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2017177                       # Number of branches executed
system.switch_cpus.iew.exec_stores             489008                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.700757                       # Inst execution rate
system.switch_cpus.iew.wb_sent               13318345                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              13292964                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           8002470                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          19733781                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.677919                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.405521                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     11377306                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      4775327                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         2085                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       187703                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7186442                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.583163                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.293704                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      3345739     46.56%     46.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1537524     21.39%     67.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       838697     11.67%     79.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       306502      4.27%     83.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       260345      3.62%     87.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       115364      1.61%     89.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       278519      3.88%     92.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        76448      1.06%     94.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       427304      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7186442                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       11377306                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                2327553                       # Number of memory references committed
system.switch_cpus.commit.loads               1884774                       # Number of loads committed
system.switch_cpus.commit.membars                1030                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1779483                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           9936986                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       155199                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        427304                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             22911563                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            32989637                       # The number of ROB writes
system.switch_cpus.timesIdled                    2995                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   52448                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              11377306                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.792229                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.792229                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.262261                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.262261                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         62372110                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17445718                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        18293873                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           2078                       # number of misc regfile writes
system.l2.replacements                           1135                       # number of replacements
system.l2.tagsinuse                      32766.569126                       # Cycle average of tags in use
system.l2.total_refs                           291346                       # Total number of references to valid blocks.
system.l2.sampled_refs                          33900                       # Sample count of references to valid blocks.
system.l2.avg_refs                           8.594277                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          5520.974495                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      40.052036                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     563.568622                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst                      1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           26640.973973                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.168487                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.001222                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.017199                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.813018                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999956                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         4536                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    4540                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1599                       # number of Writeback hits
system.l2.Writeback_hits::total                  1599                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    48                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          4584                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4588                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         4584                       # number of overall hits
system.l2.overall_hits::total                    4588                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1091                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1135                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1091                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1135                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1091                       # number of overall misses
system.l2.overall_misses::total                  1135                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2280429                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     44576883                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        46857312                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2280429                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     44576883                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         46857312                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2280429                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     44576883                       # number of overall miss cycles
system.l2.overall_miss_latency::total        46857312                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           48                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         5627                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5675                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1599                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1599                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                48                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           48                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         5675                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5723                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           48                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         5675                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5723                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.916667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.193887                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.200000                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.916667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.192247                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.198323                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.916667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.192247                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.198323                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 51827.931818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 40858.737855                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 41283.975330                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 51827.931818                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 40858.737855                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 41283.975330                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 51827.931818                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 40858.737855                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 41283.975330                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  326                       # number of writebacks
system.l2.writebacks::total                       326                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1091                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1135                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1091                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1135                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1091                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1135                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      2029029                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     38233122                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     40262151                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      2029029                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     38233122                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     40262151                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      2029029                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     38233122                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     40262151                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.916667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.193887                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.200000                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.916667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.192247                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.198323                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.916667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.192247                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.198323                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 46114.295455                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 35044.108158                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 35473.260793                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 46114.295455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 35044.108158                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 35473.260793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 46114.295455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 35044.108158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 35473.260793                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      5                       # number of replacements
system.cpu.icache.tagsinuse                558.272530                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001752345                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    566                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1769880.468198                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    43.554295                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst     514.718235                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.069799                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.824869                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.894668                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1719426                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1719426                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1719426                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1719426                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1719426                       # number of overall hits
system.cpu.icache.overall_hits::total         1719426                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           64                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            64                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           64                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             64                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           64                       # number of overall misses
system.cpu.icache.overall_misses::total            64                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      3400987                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3400987                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      3400987                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3400987                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      3400987                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3400987                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1719490                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1719490                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1719490                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1719490                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1719490                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1719490                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000037                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000037                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 53140.421875                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53140.421875                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 53140.421875                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53140.421875                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 53140.421875                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53140.421875                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           48                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           48                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           48                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2763904                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2763904                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2763904                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2763904                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2763904                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2763904                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 57581.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57581.333333                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 57581.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57581.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 57581.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57581.333333                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   5675                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                223025104                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   5931                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               37603.288484                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   200.479458                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      55.520542                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.783123                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.216877                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      2050272                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2050272                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       440420                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         440420                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1135                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1135                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1039                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1039                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      2490692                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2490692                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      2490692                       # number of overall hits
system.cpu.dcache.overall_hits::total         2490692                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        15640                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15640                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          144                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          144                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        15784                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15784                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        15784                       # number of overall misses
system.cpu.dcache.overall_misses::total         15784                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    470749035                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    470749035                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data      5113357                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5113357                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    475862392                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    475862392                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    475862392                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    475862392                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      2065912                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2065912                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       440564                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       440564                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1039                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1039                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      2506476                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2506476                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      2506476                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2506476                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.007571                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007571                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000327                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000327                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.006297                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006297                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.006297                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006297                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 30099.043159                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30099.043159                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 35509.423611                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35509.423611                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 30148.402940                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30148.402940                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 30148.402940                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30148.402940                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1599                       # number of writebacks
system.cpu.dcache.writebacks::total              1599                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        10013                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10013                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data           96                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           96                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        10109                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10109                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        10109                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10109                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         5627                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5627                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data           48                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         5675                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5675                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         5675                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5675                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     82510245                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     82510245                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data      1187536                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1187536                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     83697781                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     83697781                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     83697781                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     83697781                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002724                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002724                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000109                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000109                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002264                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002264                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002264                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002264                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 14663.274391                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14663.274391                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 24740.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24740.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 14748.507665                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14748.507665                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 14748.507665                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14748.507665                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
