// Seed: 4167086800
module module_0 (
    input wor id_0,
    output uwire id_1,
    input wire id_2
    , id_36,
    input wor id_3,
    output tri id_4,
    input uwire id_5,
    input tri0 id_6,
    output wor id_7,
    input tri id_8,
    input tri id_9,
    input wand id_10,
    input wire id_11,
    output tri1 id_12,
    input tri0 id_13,
    output wire id_14,
    input tri id_15,
    output tri0 id_16,
    input tri id_17,
    output tri1 id_18,
    input supply1 id_19,
    output uwire id_20,
    input wor id_21,
    input wor id_22,
    input wand id_23,
    output supply1 id_24,
    input wor id_25,
    input supply1 id_26,
    input tri0 id_27,
    input wor id_28,
    input tri0 id_29,
    input wire id_30,
    output wire id_31,
    output wire id_32,
    input wire id_33,
    output tri0 id_34
);
  wire id_37;
  wire id_38, id_39, id_40, id_41, id_42, id_43, id_44, id_45, id_46, id_47, id_48, id_49, id_50;
  assign module_1.type_31 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    output supply1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wand id_5,
    output supply0 id_6,
    input supply0 id_7,
    input uwire id_8,
    output wand id_9,
    output tri id_10,
    input wor id_11,
    output supply0 id_12,
    output supply0 id_13,
    output tri0 id_14,
    input wor id_15,
    input supply0 id_16,
    output tri1 id_17,
    input tri1 id_18,
    input tri id_19,
    output supply1 id_20,
    input supply1 id_21,
    input wire id_22
);
  assign id_20 = id_21;
  and primCall (
      id_2, id_5, id_11, id_4, id_8, id_1, id_15, id_0, id_21, id_3, id_22, id_16, id_7, id_18
  );
  module_0 modCall_1 (
      id_0,
      id_10,
      id_19,
      id_3,
      id_2,
      id_0,
      id_0,
      id_17,
      id_19,
      id_22,
      id_11,
      id_8,
      id_13,
      id_22,
      id_6,
      id_0,
      id_10,
      id_18,
      id_10,
      id_1,
      id_2,
      id_18,
      id_1,
      id_1,
      id_6,
      id_19,
      id_16,
      id_8,
      id_5,
      id_1,
      id_1,
      id_2,
      id_12,
      id_1,
      id_2
  );
endmodule
