Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/dylon/GitHub/MIPS_Datapath/tmp/mem_test/mem_test_tb_isim_beh.exe" -prj "/home/dylon/GitHub/MIPS_Datapath/tmp/mem_test/mem_test_tb_beh.prj" "work.mem_test_tb" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/dylon/GitHub/MIPS_Datapath/tmp/mem_test/mem_test.vhd" into library work
Parsing VHDL file "/home/dylon/GitHub/MIPS_Datapath/tmp/mem_test/mem_test_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96564 KB
Fuse CPU Usage: 1260 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity mem_test [mem_test_default]
Compiling architecture behavior of entity mem_test_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable /home/dylon/GitHub/MIPS_Datapath/tmp/mem_test/mem_test_tb_isim_beh.exe
Fuse Memory Usage: 668320 KB
Fuse CPU Usage: 1380 ms
GCC CPU Usage: 180 ms
