// Seed: 1806594174
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  assign module_1.id_9 = 0;
  inout wire id_2;
  output wire id_1;
  wire id_8;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input tri1 id_2,
    output tri id_3,
    input wor id_4,
    input tri1 id_5,
    output logic id_6,
    input supply1 id_7,
    output tri1 id_8,
    input tri1 id_9,
    output uwire id_10,
    input tri0 id_11,
    input tri id_12,
    input tri id_13
);
  generate
    assign id_10 = -1;
    for (id_15 = id_0; id_13; id_6 = -1'b0) begin : LABEL_0
      assign id_6 = id_0;
    end
  endgenerate
  assign id_6 = -1;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
