#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Feb 11 17:18:03 2025
# Process ID: 13976
# Current directory: D:/Project/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27484 D:\Project\project_1\project_1.xpr
# Log file: D:/Project/project_1/vivado.log
# Journal file: D:/Project/project_1\vivado.jou
# Running On: mnnpaul, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 12, Host memory: 25362 MB
#-----------------------------------------------------------
start_gui
open_project D:/Project/project_1/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Project/project_1/project_1.srcs/sources_1/new/RAM_ROM_sys.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Project/project_1/project_1.srcs/utils_1/imports/synth_1/FP8_to_int.dcp'.
WARNING: [Project 1-865] Could not find the file D:/Project/project_1/project_1.srcs/utils_1/imports/synth_1/FP8_to_int.dcp
Scanning sources...
Finished scanning sources
WARNING: [Project 1-865] Could not find the file D:/Project/project_1/project_1.srcs/utils_1/imports/synth_1/FP8_to_int.dcp
WARNING: [Project 1-865] Could not find the file D:/Project/project_1/project_1.srcs/utils_1/imports/synth_1/FP8_to_int.dcp
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1223.293 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'line_buffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'line_buffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj line_buffer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.gen/sources_1/ip/RAM_line_buffer/sim/RAM_line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_line_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/FP8_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP8_to_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/LB_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LB_addr
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Project/project_1/project_1.srcs/sources_1/new/LB_addr.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_to_FP8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/line_buffer_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sim_1/new/line_buffer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot line_buffer_tb_behav xil_defaultlib.line_buffer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot line_buffer_tb_behav xil_defaultlib.line_buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 39 for port 'out_g' [D:/Project/project_1/project_1.srcs/sources_1/new/line_buffer.v:37]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Project/project_1/project_1.srcs/sources_1/new/LB_addr.v:19]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:26]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:27]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:28]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:29]
WARNING: [VRFC 10-3705] select index 17 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:31]
WARNING: [VRFC 10-3705] select index 16 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:35]
WARNING: [VRFC 10-3705] select index 16 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:39]
WARNING: [VRFC 10-3705] select index 15 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:41]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:45]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:50]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:51]
WARNING: [VRFC 10-3705] select index 13 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:53]
WARNING: [VRFC 10-3705] select index 12 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:57]
WARNING: [VRFC 10-3705] select index 12 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.int_to_FP8(int_bits=13)
Compiling module xil_defaultlib.FP8_to_int(int_bits=13)
Compiling module xil_defaultlib.line_buffer_unit(int_bits=13)
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.RAM_line_buffer
Compiling module xil_defaultlib.LB_addr
Compiling module xil_defaultlib.line_buffer_default
Compiling module xil_defaultlib.line_buffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot line_buffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "line_buffer_tb_behav -key {Behavioral:sim_1:Functional:line_buffer_tb} -tclbatch {line_buffer_tb.tcl} -view {D:/Project/project_1/BRAM_tb_time_synth.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/Project/project_1/BRAM_tb_time_synth.wcfg
WARNING: Simulation object /BRAM_tb/clk was not found in the design.
WARNING: Simulation object /BRAM_tb/wea was not found in the design.
WARNING: Simulation object /BRAM_tb/dina was not found in the design.
WARNING: Simulation object /BRAM_tb/addra was not found in the design.
WARNING: Simulation object /BRAM_tb/douta was not found in the design.
source line_buffer_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module line_buffer_tb.line_buffer.RAM_line_buffer.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 130 ns : File "D:/Project/project_1/project_1.srcs/sim_1/new/line_buffer_tb.v" Line 79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'line_buffer_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1223.293 ; gain = 0.000
create_wave_config
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/line_buffer_tb}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'line_buffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'line_buffer_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj line_buffer_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'line_buffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot line_buffer_tb_behav xil_defaultlib.line_buffer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot line_buffer_tb_behav xil_defaultlib.line_buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 39 for port 'out_g' [D:/Project/project_1/project_1.srcs/sources_1/new/line_buffer.v:37]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Project/project_1/project_1.srcs/sources_1/new/LB_addr.v:19]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:26]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:27]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:28]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:29]
WARNING: [VRFC 10-3705] select index 17 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:31]
WARNING: [VRFC 10-3705] select index 16 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:35]
WARNING: [VRFC 10-3705] select index 16 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:39]
WARNING: [VRFC 10-3705] select index 15 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:41]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:45]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:50]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:51]
WARNING: [VRFC 10-3705] select index 13 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:53]
WARNING: [VRFC 10-3705] select index 12 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:57]
WARNING: [VRFC 10-3705] select index 12 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:61]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Block Memory Generator module line_buffer_tb.line_buffer.RAM_line_buffer.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 130 ns : File "D:/Project/project_1/project_1.srcs/sim_1/new/line_buffer_tb.v" Line 79
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1223.293 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'line_buffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj line_buffer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.gen/sources_1/ip/RAM_line_buffer/sim/RAM_line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_line_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/FP8_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP8_to_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/LB_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LB_addr
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Project/project_1/project_1.srcs/sources_1/new/LB_addr.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_to_FP8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/line_buffer_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sim_1/new/line_buffer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'line_buffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot line_buffer_tb_behav xil_defaultlib.line_buffer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot line_buffer_tb_behav xil_defaultlib.line_buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Project/project_1/project_1.srcs/sources_1/new/LB_addr.v:19]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:26]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:27]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:28]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:29]
WARNING: [VRFC 10-3705] select index 17 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:31]
WARNING: [VRFC 10-3705] select index 16 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:35]
WARNING: [VRFC 10-3705] select index 16 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:39]
WARNING: [VRFC 10-3705] select index 15 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:41]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:45]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:50]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:51]
WARNING: [VRFC 10-3705] select index 13 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:53]
WARNING: [VRFC 10-3705] select index 12 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:57]
WARNING: [VRFC 10-3705] select index 12 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.int_to_FP8(int_bits=13)
Compiling module xil_defaultlib.FP8_to_int(int_bits=13)
Compiling module xil_defaultlib.line_buffer_unit(int_bits=13)
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.RAM_line_buffer
Compiling module xil_defaultlib.LB_addr
Compiling module xil_defaultlib.line_buffer_default
Compiling module xil_defaultlib.line_buffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot line_buffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Block Memory Generator module line_buffer_tb.line_buffer.RAM_line_buffer.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 130 ns : File "D:/Project/project_1/project_1.srcs/sim_1/new/line_buffer_tb.v" Line 79
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1223.293 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/line_buffer_tb/line_buffer/LB_addr/sel}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/line_buffer_tb/line_buffer/LB_addr/s}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'line_buffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj line_buffer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.gen/sources_1/ip/RAM_line_buffer/sim/RAM_line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_line_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/FP8_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP8_to_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/LB_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LB_addr
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Project/project_1/project_1.srcs/sources_1/new/LB_addr.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_to_FP8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/line_buffer_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sim_1/new/line_buffer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'line_buffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot line_buffer_tb_behav xil_defaultlib.line_buffer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot line_buffer_tb_behav xil_defaultlib.line_buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Project/project_1/project_1.srcs/sources_1/new/LB_addr.v:19]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:26]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:27]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:28]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:29]
WARNING: [VRFC 10-3705] select index 17 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:31]
WARNING: [VRFC 10-3705] select index 16 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:35]
WARNING: [VRFC 10-3705] select index 16 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:39]
WARNING: [VRFC 10-3705] select index 15 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:41]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:45]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:50]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:51]
WARNING: [VRFC 10-3705] select index 13 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:53]
WARNING: [VRFC 10-3705] select index 12 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:57]
WARNING: [VRFC 10-3705] select index 12 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.int_to_FP8(int_bits=13)
Compiling module xil_defaultlib.FP8_to_int(int_bits=13)
Compiling module xil_defaultlib.line_buffer_unit(int_bits=13)
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.RAM_line_buffer
Compiling module xil_defaultlib.LB_addr
Compiling module xil_defaultlib.line_buffer_default
Compiling module xil_defaultlib.line_buffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot line_buffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Block Memory Generator module line_buffer_tb.line_buffer.RAM_line_buffer.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 130 ns : File "D:/Project/project_1/project_1.srcs/sim_1/new/line_buffer_tb.v" Line 80
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1223.293 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'line_buffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj line_buffer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.gen/sources_1/ip/RAM_line_buffer/sim/RAM_line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_line_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/FP8_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP8_to_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/LB_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LB_addr
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Project/project_1/project_1.srcs/sources_1/new/LB_addr.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_to_FP8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/line_buffer_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sim_1/new/line_buffer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'line_buffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot line_buffer_tb_behav xil_defaultlib.line_buffer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot line_buffer_tb_behav xil_defaultlib.line_buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Project/project_1/project_1.srcs/sources_1/new/LB_addr.v:19]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:26]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:27]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:28]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:29]
WARNING: [VRFC 10-3705] select index 17 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:31]
WARNING: [VRFC 10-3705] select index 16 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:35]
WARNING: [VRFC 10-3705] select index 16 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:39]
WARNING: [VRFC 10-3705] select index 15 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:41]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:45]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:50]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:51]
WARNING: [VRFC 10-3705] select index 13 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:53]
WARNING: [VRFC 10-3705] select index 12 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:57]
WARNING: [VRFC 10-3705] select index 12 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.int_to_FP8(int_bits=13)
Compiling module xil_defaultlib.FP8_to_int(int_bits=13)
Compiling module xil_defaultlib.line_buffer_unit(int_bits=13)
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.RAM_line_buffer
Compiling module xil_defaultlib.LB_addr
Compiling module xil_defaultlib.line_buffer_default
Compiling module xil_defaultlib.line_buffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot line_buffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Block Memory Generator module line_buffer_tb.line_buffer.RAM_line_buffer.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 130 ns : File "D:/Project/project_1/project_1.srcs/sim_1/new/line_buffer_tb.v" Line 80
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1223.293 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/line_buffer_tb/line_buffer/LB_addr/addr}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/line_buffer_tb/line_buffer/RAM_line_buffer/addra}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/line_buffer_tb/line_buffer/RAM_line_buffer/wea}} {{/line_buffer_tb/line_buffer/RAM_line_buffer/dina}} {{/line_buffer_tb/line_buffer/RAM_line_buffer/douta}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'line_buffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj line_buffer_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'line_buffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot line_buffer_tb_behav xil_defaultlib.line_buffer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot line_buffer_tb_behav xil_defaultlib.line_buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Project/project_1/project_1.srcs/sources_1/new/LB_addr.v:19]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:26]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:27]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:28]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:29]
WARNING: [VRFC 10-3705] select index 17 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:31]
WARNING: [VRFC 10-3705] select index 16 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:35]
WARNING: [VRFC 10-3705] select index 16 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:39]
WARNING: [VRFC 10-3705] select index 15 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:41]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:45]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:50]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:51]
WARNING: [VRFC 10-3705] select index 13 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:53]
WARNING: [VRFC 10-3705] select index 12 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:57]
WARNING: [VRFC 10-3705] select index 12 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:61]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Block Memory Generator module line_buffer_tb.line_buffer.RAM_line_buffer.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 130 ns : File "D:/Project/project_1/project_1.srcs/sim_1/new/line_buffer_tb.v" Line 80
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'line_buffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj line_buffer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.gen/sources_1/ip/RAM_line_buffer/sim/RAM_line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_line_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/FP8_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP8_to_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/LB_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LB_addr
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Project/project_1/project_1.srcs/sources_1/new/LB_addr.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_to_FP8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/line_buffer_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sim_1/new/line_buffer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'line_buffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot line_buffer_tb_behav xil_defaultlib.line_buffer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot line_buffer_tb_behav xil_defaultlib.line_buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Project/project_1/project_1.srcs/sources_1/new/LB_addr.v:19]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:26]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:27]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:28]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:29]
WARNING: [VRFC 10-3705] select index 17 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:31]
WARNING: [VRFC 10-3705] select index 16 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:35]
WARNING: [VRFC 10-3705] select index 16 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:39]
WARNING: [VRFC 10-3705] select index 15 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:41]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:45]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:50]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:51]
WARNING: [VRFC 10-3705] select index 13 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:53]
WARNING: [VRFC 10-3705] select index 12 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:57]
WARNING: [VRFC 10-3705] select index 12 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.int_to_FP8(int_bits=13)
Compiling module xil_defaultlib.FP8_to_int(int_bits=13)
Compiling module xil_defaultlib.line_buffer_unit(int_bits=13)
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.RAM_line_buffer
Compiling module xil_defaultlib.LB_addr
Compiling module xil_defaultlib.line_buffer_default
Compiling module xil_defaultlib.line_buffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot line_buffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Block Memory Generator module line_buffer_tb.line_buffer.RAM_line_buffer.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 130 ns : File "D:/Project/project_1/project_1.srcs/sim_1/new/line_buffer_tb.v" Line 80
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1223.293 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'line_buffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj line_buffer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.gen/sources_1/ip/RAM_line_buffer/sim/RAM_line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_line_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/FP8_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP8_to_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/LB_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LB_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_to_FP8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/line_buffer_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sim_1/new/line_buffer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'line_buffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot line_buffer_tb_behav xil_defaultlib.line_buffer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot line_buffer_tb_behav xil_defaultlib.line_buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:26]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:27]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:28]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:29]
WARNING: [VRFC 10-3705] select index 17 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:31]
WARNING: [VRFC 10-3705] select index 16 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:35]
WARNING: [VRFC 10-3705] select index 16 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:39]
WARNING: [VRFC 10-3705] select index 15 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:41]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:45]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:50]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:51]
WARNING: [VRFC 10-3705] select index 13 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:53]
WARNING: [VRFC 10-3705] select index 12 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:57]
WARNING: [VRFC 10-3705] select index 12 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.int_to_FP8(int_bits=13)
Compiling module xil_defaultlib.FP8_to_int(int_bits=13)
Compiling module xil_defaultlib.line_buffer_unit(int_bits=13)
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.RAM_line_buffer
Compiling module xil_defaultlib.LB_addr
Compiling module xil_defaultlib.line_buffer_default
Compiling module xil_defaultlib.line_buffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot line_buffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Block Memory Generator module line_buffer_tb.line_buffer.RAM_line_buffer.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 130 ns : File "D:/Project/project_1/project_1.srcs/sim_1/new/line_buffer_tb.v" Line 80
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1223.293 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'line_buffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj line_buffer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.gen/sources_1/ip/RAM_line_buffer/sim/RAM_line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_line_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/FP8_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP8_to_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/LB_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LB_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_to_FP8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/line_buffer_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sim_1/new/line_buffer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'line_buffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot line_buffer_tb_behav xil_defaultlib.line_buffer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot line_buffer_tb_behav xil_defaultlib.line_buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:26]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:27]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:28]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:29]
WARNING: [VRFC 10-3705] select index 17 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:31]
WARNING: [VRFC 10-3705] select index 16 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:35]
WARNING: [VRFC 10-3705] select index 16 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:39]
WARNING: [VRFC 10-3705] select index 15 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:41]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:45]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:50]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:51]
WARNING: [VRFC 10-3705] select index 13 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:53]
WARNING: [VRFC 10-3705] select index 12 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:57]
WARNING: [VRFC 10-3705] select index 12 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.int_to_FP8(int_bits=13)
Compiling module xil_defaultlib.FP8_to_int(int_bits=13)
Compiling module xil_defaultlib.line_buffer_unit(int_bits=13)
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.RAM_line_buffer
Compiling module xil_defaultlib.LB_addr
Compiling module xil_defaultlib.line_buffer_default
Compiling module xil_defaultlib.line_buffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot line_buffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Block Memory Generator module line_buffer_tb.line_buffer.RAM_line_buffer.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 130 ns : File "D:/Project/project_1/project_1.srcs/sim_1/new/line_buffer_tb.v" Line 80
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1223.293 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'line_buffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj line_buffer_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'line_buffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot line_buffer_tb_behav xil_defaultlib.line_buffer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot line_buffer_tb_behav xil_defaultlib.line_buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:26]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:27]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:28]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:29]
WARNING: [VRFC 10-3705] select index 17 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:31]
WARNING: [VRFC 10-3705] select index 16 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:35]
WARNING: [VRFC 10-3705] select index 16 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:39]
WARNING: [VRFC 10-3705] select index 15 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:41]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:45]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:50]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:51]
WARNING: [VRFC 10-3705] select index 13 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:53]
WARNING: [VRFC 10-3705] select index 12 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:57]
WARNING: [VRFC 10-3705] select index 12 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:61]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Block Memory Generator module line_buffer_tb.line_buffer.RAM_line_buffer.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 130 ns : File "D:/Project/project_1/project_1.srcs/sim_1/new/line_buffer_tb.v" Line 80
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1223.293 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'line_buffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj line_buffer_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.gen/sources_1/ip/RAM_line_buffer/sim/RAM_line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_line_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/FP8_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP8_to_int
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/LB_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LB_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_to_FP8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/line_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sources_1/new/line_buffer_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/project_1/project_1.srcs/sim_1/new/line_buffer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line_buffer_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'line_buffer_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Project/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot line_buffer_tb_behav xil_defaultlib.line_buffer_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot line_buffer_tb_behav xil_defaultlib.line_buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:26]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:27]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:28]
WARNING: [VRFC 10-3705] select index 18 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:29]
WARNING: [VRFC 10-3705] select index 17 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:31]
WARNING: [VRFC 10-3705] select index 16 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:35]
WARNING: [VRFC 10-3705] select index 16 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:39]
WARNING: [VRFC 10-3705] select index 15 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:41]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:45]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:50]
WARNING: [VRFC 10-3705] select index 14 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:51]
WARNING: [VRFC 10-3705] select index 13 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:53]
WARNING: [VRFC 10-3705] select index 12 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:57]
WARNING: [VRFC 10-3705] select index 12 into 'abs_value' is out of bounds [D:/Project/project_1/project_1.srcs/sources_1/new/int_to_FP8.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.int_to_FP8(int_bits=13)
Compiling module xil_defaultlib.FP8_to_int(int_bits=13)
Compiling module xil_defaultlib.line_buffer_unit(int_bits=13)
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.RAM_line_buffer
Compiling module xil_defaultlib.LB_addr
Compiling module xil_defaultlib.line_buffer_default
Compiling module xil_defaultlib.line_buffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot line_buffer_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
Block Memory Generator module line_buffer_tb.line_buffer.RAM_line_buffer.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 130 ns : File "D:/Project/project_1/project_1.srcs/sim_1/new/line_buffer_tb.v" Line 80
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1223.293 ; gain = 0.000
