Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon May 20 16:16:26 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file tx_rx_loop_timing_summary_routed.rpt -pb tx_rx_loop_timing_summary_routed.pb -rpx tx_rx_loop_timing_summary_routed.rpx -warn_on_violation
| Design       : tx_rx_loop
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.348        0.000                      0                   75        0.128        0.000                      0                   75        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.348        0.000                      0                   75        0.128        0.000                      0                   75        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.348ns  (required time - arrival time)
  Source:                 U_uart/U_Receiver/br_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_Receiver/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 1.284ns (35.438%)  route 2.339ns (64.562%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.804     5.325    U_uart/U_Receiver/CLK
    SLICE_X2Y113         FDCE                                         r  U_uart/U_Receiver/br_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDCE (Prop_fdce_C_Q)         0.478     5.803 r  U_uart/U_Receiver/br_cnt_reg_reg[1]/Q
                         net (fo=4, routed)           0.866     6.669    U_uart/U_Receiver/sel0__0[4]
    SLICE_X2Y113         LUT3 (Prop_lut3_I0_O)        0.327     6.996 f  U_uart/U_Receiver/br_cnt_reg[4]_i_3/O
                         net (fo=4, routed)           1.040     8.037    U_uart/U_Receiver/br_cnt_reg[4]_i_3_n_0
    SLICE_X3Y113         LUT6 (Prop_lut6_I4_O)        0.355     8.392 r  U_uart/U_Receiver/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.433     8.824    U_uart/U_Receiver/FSM_sequential_state[1]_i_2_n_0
    SLICE_X3Y113         LUT4 (Prop_lut4_I2_O)        0.124     8.948 r  U_uart/U_Receiver/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.948    U_uart/U_Receiver/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X3Y113         FDCE                                         r  U_uart/U_Receiver/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.678    15.019    U_uart/U_Receiver/CLK
    SLICE_X3Y113         FDCE                                         r  U_uart/U_Receiver/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.284    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y113         FDCE (Setup_fdce_C_D)        0.029    15.297    U_uart/U_Receiver/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  6.348    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 U_uart/U_Receiver/br_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_Receiver/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 1.310ns (35.898%)  route 2.339ns (64.102%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.804     5.325    U_uart/U_Receiver/CLK
    SLICE_X2Y113         FDCE                                         r  U_uart/U_Receiver/br_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDCE (Prop_fdce_C_Q)         0.478     5.803 r  U_uart/U_Receiver/br_cnt_reg_reg[1]/Q
                         net (fo=4, routed)           0.866     6.669    U_uart/U_Receiver/sel0__0[4]
    SLICE_X2Y113         LUT3 (Prop_lut3_I0_O)        0.327     6.996 f  U_uart/U_Receiver/br_cnt_reg[4]_i_3/O
                         net (fo=4, routed)           1.040     8.037    U_uart/U_Receiver/br_cnt_reg[4]_i_3_n_0
    SLICE_X3Y113         LUT6 (Prop_lut6_I4_O)        0.355     8.392 r  U_uart/U_Receiver/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.433     8.824    U_uart/U_Receiver/FSM_sequential_state[1]_i_2_n_0
    SLICE_X3Y113         LUT4 (Prop_lut4_I2_O)        0.150     8.974 r  U_uart/U_Receiver/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.974    U_uart/U_Receiver/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X3Y113         FDCE                                         r  U_uart/U_Receiver/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.678    15.019    U_uart/U_Receiver/CLK
    SLICE_X3Y113         FDCE                                         r  U_uart/U_Receiver/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.284    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y113         FDCE (Setup_fdce_C_D)        0.075    15.343    U_uart/U_Receiver/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.503ns  (required time - arrival time)
  Source:                 U_uart/U_Receiver/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_Receiver/data_bit_cnt_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 1.192ns (34.533%)  route 2.260ns (65.467%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.804     5.325    U_uart/U_Receiver/CLK
    SLICE_X3Y113         FDCE                                         r  U_uart/U_Receiver/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDCE (Prop_fdce_C_Q)         0.419     5.744 f  U_uart/U_Receiver/FSM_sequential_state_reg[1]/Q
                         net (fo=24, routed)          1.216     6.961    U_uart/U_Receiver/state_0[1]
    SLICE_X2Y112         LUT3 (Prop_lut3_I0_O)        0.321     7.282 r  U_uart/U_Receiver/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.466     7.748    U_uart/U_Receiver/FSM_sequential_state[1]_i_5_n_0
    SLICE_X3Y112         LUT6 (Prop_lut6_I5_O)        0.328     8.076 r  U_uart/U_Receiver/data_bit_cnt_reg[2]_i_2/O
                         net (fo=3, routed)           0.577     8.653    U_uart/U_Receiver/data_bit_cnt_next
    SLICE_X4Y112         LUT4 (Prop_lut4_I2_O)        0.124     8.777 r  U_uart/U_Receiver/data_bit_cnt_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.777    U_uart/U_Receiver/data_bit_cnt_reg[0]_i_1_n_0
    SLICE_X4Y112         FDCE                                         r  U_uart/U_Receiver/data_bit_cnt_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.678    15.019    U_uart/U_Receiver/CLK
    SLICE_X4Y112         FDCE                                         r  U_uart/U_Receiver/data_bit_cnt_reg_reg[0]/C
                         clock pessimism              0.267    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y112         FDCE (Setup_fdce_C_D)        0.029    15.280    U_uart/U_Receiver/data_bit_cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  6.503    

Slack (MET) :             6.555ns  (required time - arrival time)
  Source:                 U_uart/U_Receiver/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_Receiver/data_bit_cnt_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 1.186ns (34.419%)  route 2.260ns (65.581%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.804     5.325    U_uart/U_Receiver/CLK
    SLICE_X3Y113         FDCE                                         r  U_uart/U_Receiver/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDCE (Prop_fdce_C_Q)         0.419     5.744 f  U_uart/U_Receiver/FSM_sequential_state_reg[1]/Q
                         net (fo=24, routed)          1.216     6.961    U_uart/U_Receiver/state_0[1]
    SLICE_X2Y112         LUT3 (Prop_lut3_I0_O)        0.321     7.282 r  U_uart/U_Receiver/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.466     7.748    U_uart/U_Receiver/FSM_sequential_state[1]_i_5_n_0
    SLICE_X3Y112         LUT6 (Prop_lut6_I5_O)        0.328     8.076 r  U_uart/U_Receiver/data_bit_cnt_reg[2]_i_2/O
                         net (fo=3, routed)           0.577     8.653    U_uart/U_Receiver/data_bit_cnt_next
    SLICE_X4Y112         LUT5 (Prop_lut5_I3_O)        0.118     8.771 r  U_uart/U_Receiver/data_bit_cnt_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.771    U_uart/U_Receiver/data_bit_cnt_reg[1]_i_1_n_0
    SLICE_X4Y112         FDCE                                         r  U_uart/U_Receiver/data_bit_cnt_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.678    15.019    U_uart/U_Receiver/CLK
    SLICE_X4Y112         FDCE                                         r  U_uart/U_Receiver/data_bit_cnt_reg_reg[1]/C
                         clock pessimism              0.267    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y112         FDCE (Setup_fdce_C_D)        0.075    15.326    U_uart/U_Receiver/data_bit_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -8.771    
  -------------------------------------------------------------------
                         slack                                  6.555    

Slack (MET) :             6.680ns  (required time - arrival time)
  Source:                 U_uart/U_Receiver/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_Receiver/data_bit_cnt_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 1.192ns (36.239%)  route 2.097ns (63.761%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.804     5.325    U_uart/U_Receiver/CLK
    SLICE_X3Y113         FDCE                                         r  U_uart/U_Receiver/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDCE (Prop_fdce_C_Q)         0.419     5.744 f  U_uart/U_Receiver/FSM_sequential_state_reg[1]/Q
                         net (fo=24, routed)          1.216     6.961    U_uart/U_Receiver/state_0[1]
    SLICE_X2Y112         LUT3 (Prop_lut3_I0_O)        0.321     7.282 r  U_uart/U_Receiver/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.466     7.748    U_uart/U_Receiver/FSM_sequential_state[1]_i_5_n_0
    SLICE_X3Y112         LUT6 (Prop_lut6_I5_O)        0.328     8.076 r  U_uart/U_Receiver/data_bit_cnt_reg[2]_i_2/O
                         net (fo=3, routed)           0.415     8.491    U_uart/U_Receiver/data_bit_cnt_next
    SLICE_X3Y112         LUT6 (Prop_lut6_I4_O)        0.124     8.615 r  U_uart/U_Receiver/data_bit_cnt_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.615    U_uart/U_Receiver/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X3Y112         FDCE                                         r  U_uart/U_Receiver/data_bit_cnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.679    15.020    U_uart/U_Receiver/CLK
    SLICE_X3Y112         FDCE                                         r  U_uart/U_Receiver/data_bit_cnt_reg_reg[2]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y112         FDCE (Setup_fdce_C_D)        0.029    15.295    U_uart/U_Receiver/data_bit_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  6.680    

Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 U_uart/U_transmitter/data_bit_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/data_tmp_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.994ns (33.795%)  route 1.947ns (66.205%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.806     5.327    U_uart/U_transmitter/CLK
    SLICE_X6Y110         FDCE                                         r  U_uart/U_transmitter/data_bit_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDCE (Prop_fdce_C_Q)         0.518     5.845 f  U_uart/U_transmitter/data_bit_cnt_reg_reg[0]/Q
                         net (fo=4, routed)           0.968     6.813    U_uart/U_transmitter/sel0[0]
    SLICE_X6Y110         LUT3 (Prop_lut3_I1_O)        0.148     6.961 r  U_uart/U_transmitter/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.468     7.429    U_uart/U_transmitter/FSM_sequential_state[0]_i_2_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.328     7.757 r  U_uart/U_transmitter/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.511     8.269    U_uart/U_transmitter/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X3Y111         FDCE                                         r  U_uart/U_transmitter/data_tmp_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.680    15.021    U_uart/U_transmitter/CLK
    SLICE_X3Y111         FDCE                                         r  U_uart/U_transmitter/data_tmp_reg_reg[0]/C
                         clock pessimism              0.267    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X3Y111         FDCE (Setup_fdce_C_CE)      -0.205    15.048    U_uart/U_transmitter/data_tmp_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                  6.779    

Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 U_uart/U_transmitter/data_bit_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/data_tmp_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.994ns (33.795%)  route 1.947ns (66.205%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.806     5.327    U_uart/U_transmitter/CLK
    SLICE_X6Y110         FDCE                                         r  U_uart/U_transmitter/data_bit_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDCE (Prop_fdce_C_Q)         0.518     5.845 f  U_uart/U_transmitter/data_bit_cnt_reg_reg[0]/Q
                         net (fo=4, routed)           0.968     6.813    U_uart/U_transmitter/sel0[0]
    SLICE_X6Y110         LUT3 (Prop_lut3_I1_O)        0.148     6.961 r  U_uart/U_transmitter/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.468     7.429    U_uart/U_transmitter/FSM_sequential_state[0]_i_2_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.328     7.757 r  U_uart/U_transmitter/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.511     8.269    U_uart/U_transmitter/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X3Y111         FDCE                                         r  U_uart/U_transmitter/data_tmp_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.680    15.021    U_uart/U_transmitter/CLK
    SLICE_X3Y111         FDCE                                         r  U_uart/U_transmitter/data_tmp_reg_reg[1]/C
                         clock pessimism              0.267    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X3Y111         FDCE (Setup_fdce_C_CE)      -0.205    15.048    U_uart/U_transmitter/data_tmp_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                  6.779    

Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 U_uart/U_transmitter/data_bit_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/data_tmp_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.994ns (33.795%)  route 1.947ns (66.205%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.806     5.327    U_uart/U_transmitter/CLK
    SLICE_X6Y110         FDCE                                         r  U_uart/U_transmitter/data_bit_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDCE (Prop_fdce_C_Q)         0.518     5.845 f  U_uart/U_transmitter/data_bit_cnt_reg_reg[0]/Q
                         net (fo=4, routed)           0.968     6.813    U_uart/U_transmitter/sel0[0]
    SLICE_X6Y110         LUT3 (Prop_lut3_I1_O)        0.148     6.961 r  U_uart/U_transmitter/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.468     7.429    U_uart/U_transmitter/FSM_sequential_state[0]_i_2_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.328     7.757 r  U_uart/U_transmitter/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.511     8.269    U_uart/U_transmitter/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X3Y111         FDCE                                         r  U_uart/U_transmitter/data_tmp_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.680    15.021    U_uart/U_transmitter/CLK
    SLICE_X3Y111         FDCE                                         r  U_uart/U_transmitter/data_tmp_reg_reg[2]/C
                         clock pessimism              0.267    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X3Y111         FDCE (Setup_fdce_C_CE)      -0.205    15.048    U_uart/U_transmitter/data_tmp_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                  6.779    

Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 U_uart/U_transmitter/data_bit_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/data_tmp_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.994ns (33.795%)  route 1.947ns (66.205%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.806     5.327    U_uart/U_transmitter/CLK
    SLICE_X6Y110         FDCE                                         r  U_uart/U_transmitter/data_bit_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDCE (Prop_fdce_C_Q)         0.518     5.845 f  U_uart/U_transmitter/data_bit_cnt_reg_reg[0]/Q
                         net (fo=4, routed)           0.968     6.813    U_uart/U_transmitter/sel0[0]
    SLICE_X6Y110         LUT3 (Prop_lut3_I1_O)        0.148     6.961 r  U_uart/U_transmitter/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.468     7.429    U_uart/U_transmitter/FSM_sequential_state[0]_i_2_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.328     7.757 r  U_uart/U_transmitter/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.511     8.269    U_uart/U_transmitter/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X3Y111         FDCE                                         r  U_uart/U_transmitter/data_tmp_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.680    15.021    U_uart/U_transmitter/CLK
    SLICE_X3Y111         FDCE                                         r  U_uart/U_transmitter/data_tmp_reg_reg[3]/C
                         clock pessimism              0.267    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X3Y111         FDCE (Setup_fdce_C_CE)      -0.205    15.048    U_uart/U_transmitter/data_tmp_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                  6.779    

Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 U_uart/U_transmitter/data_bit_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/data_tmp_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.994ns (33.795%)  route 1.947ns (66.205%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.806     5.327    U_uart/U_transmitter/CLK
    SLICE_X6Y110         FDCE                                         r  U_uart/U_transmitter/data_bit_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDCE (Prop_fdce_C_Q)         0.518     5.845 f  U_uart/U_transmitter/data_bit_cnt_reg_reg[0]/Q
                         net (fo=4, routed)           0.968     6.813    U_uart/U_transmitter/sel0[0]
    SLICE_X6Y110         LUT3 (Prop_lut3_I1_O)        0.148     6.961 r  U_uart/U_transmitter/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.468     7.429    U_uart/U_transmitter/FSM_sequential_state[0]_i_2_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I5_O)        0.328     7.757 r  U_uart/U_transmitter/data_bit_cnt_reg[2]_i_1/O
                         net (fo=11, routed)          0.511     8.269    U_uart/U_transmitter/data_bit_cnt_reg[2]_i_1_n_0
    SLICE_X3Y111         FDCE                                         r  U_uart/U_transmitter/data_tmp_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.680    15.021    U_uart/U_transmitter/CLK
    SLICE_X3Y111         FDCE                                         r  U_uart/U_transmitter/data_tmp_reg_reg[4]/C
                         clock pessimism              0.267    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X3Y111         FDCE (Setup_fdce_C_CE)      -0.205    15.048    U_uart/U_transmitter/data_tmp_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                  6.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 U_uart/U_BAUDRATE_GEN/counter_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_BAUDRATE_GEN/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.643     1.527    U_uart/U_BAUDRATE_GEN/CLK
    SLICE_X9Y112         FDCE                                         r  U_uart/U_BAUDRATE_GEN/counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDCE (Prop_fdce_C_Q)         0.141     1.668 r  U_uart/U_BAUDRATE_GEN/counter_reg_reg[9]/Q
                         net (fo=4, routed)           0.076     1.744    U_uart/U_BAUDRATE_GEN/counter_reg[9]
    SLICE_X8Y112         LUT6 (Prop_lut6_I4_O)        0.045     1.789 r  U_uart/U_BAUDRATE_GEN/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.789    U_uart/U_BAUDRATE_GEN/counter_next[0]
    SLICE_X8Y112         FDCE                                         r  U_uart/U_BAUDRATE_GEN/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.917     2.045    U_uart/U_BAUDRATE_GEN/CLK
    SLICE_X8Y112         FDCE                                         r  U_uart/U_BAUDRATE_GEN/counter_reg_reg[0]/C
                         clock pessimism             -0.505     1.540    
    SLICE_X8Y112         FDCE (Hold_fdce_C_D)         0.121     1.661    U_uart/U_BAUDRATE_GEN/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_uart/U_Receiver/rx_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/data_tmp_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.673     1.557    U_uart/U_Receiver/CLK
    SLICE_X2Y111         FDCE                                         r  U_uart/U_Receiver/rx_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDCE (Prop_fdce_C_Q)         0.164     1.721 r  U_uart/U_Receiver/rx_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.082     1.803    U_uart/U_transmitter/Q[0]
    SLICE_X3Y111         LUT3 (Prop_lut3_I2_O)        0.045     1.848 r  U_uart/U_transmitter/data_tmp_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.848    U_uart/U_transmitter/data_tmp_next[0]
    SLICE_X3Y111         FDCE                                         r  U_uart/U_transmitter/data_tmp_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.948     2.076    U_uart/U_transmitter/CLK
    SLICE_X3Y111         FDCE                                         r  U_uart/U_transmitter/data_tmp_reg_reg[0]/C
                         clock pessimism             -0.506     1.570    
    SLICE_X3Y111         FDCE (Hold_fdce_C_D)         0.092     1.662    U_uart/U_transmitter/data_tmp_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 U_uart/U_Receiver/rx_data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/data_tmp_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.673     1.557    U_uart/U_Receiver/CLK
    SLICE_X2Y111         FDCE                                         r  U_uart/U_Receiver/rx_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDCE (Prop_fdce_C_Q)         0.164     1.721 r  U_uart/U_Receiver/rx_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.094     1.815    U_uart/U_transmitter/Q[1]
    SLICE_X3Y111         LUT3 (Prop_lut3_I2_O)        0.045     1.860 r  U_uart/U_transmitter/data_tmp_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.860    U_uart/U_transmitter/data_tmp_next[1]
    SLICE_X3Y111         FDCE                                         r  U_uart/U_transmitter/data_tmp_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.948     2.076    U_uart/U_transmitter/CLK
    SLICE_X3Y111         FDCE                                         r  U_uart/U_transmitter/data_tmp_reg_reg[1]/C
                         clock pessimism             -0.506     1.570    
    SLICE_X3Y111         FDCE (Hold_fdce_C_D)         0.091     1.661    U_uart/U_transmitter/data_tmp_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U_uart/U_Receiver/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_Receiver/br_cnt_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.471%)  route 0.162ns (46.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.671     1.555    U_uart/U_Receiver/CLK
    SLICE_X3Y113         FDCE                                         r  U_uart/U_Receiver/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDCE (Prop_fdce_C_Q)         0.141     1.696 r  U_uart/U_Receiver/FSM_sequential_state_reg[0]/Q
                         net (fo=16, routed)          0.162     1.857    U_uart/U_Receiver/state_0[0]
    SLICE_X2Y113         LUT6 (Prop_lut6_I3_O)        0.045     1.902 r  U_uart/U_Receiver/br_cnt_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.902    U_uart/U_Receiver/br_cnt_reg[3]_i_1__0_n_0
    SLICE_X2Y113         FDCE                                         r  U_uart/U_Receiver/br_cnt_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.945     2.073    U_uart/U_Receiver/CLK
    SLICE_X2Y113         FDCE                                         r  U_uart/U_Receiver/br_cnt_reg_reg[3]/C
                         clock pessimism             -0.505     1.568    
    SLICE_X2Y113         FDCE (Hold_fdce_C_D)         0.121     1.689    U_uart/U_Receiver/br_cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U_uart/U_transmitter/data_tmp_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/tx_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.189ns (49.203%)  route 0.195ns (50.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.673     1.557    U_uart/U_transmitter/CLK
    SLICE_X3Y111         FDCE                                         r  U_uart/U_transmitter/data_tmp_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  U_uart/U_transmitter/data_tmp_reg_reg[0]/Q
                         net (fo=1, routed)           0.195     1.893    U_uart/U_transmitter/data_tmp_reg_reg_n_0_[0]
    SLICE_X6Y111         LUT3 (Prop_lut3_I2_O)        0.048     1.941 r  U_uart/U_transmitter/tx_reg_i_1/O
                         net (fo=1, routed)           0.000     1.941    U_uart/U_transmitter/tx_next
    SLICE_X6Y111         FDCE                                         r  U_uart/U_transmitter/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.946     2.074    U_uart/U_transmitter/CLK
    SLICE_X6Y111         FDCE                                         r  U_uart/U_transmitter/tx_reg_reg/C
                         clock pessimism             -0.482     1.592    
    SLICE_X6Y111         FDCE (Hold_fdce_C_D)         0.131     1.723    U_uart/U_transmitter/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U_uart/U_Receiver/rx_data_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_Receiver/rx_data_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.212ns (57.282%)  route 0.158ns (42.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.673     1.557    U_uart/U_Receiver/CLK
    SLICE_X2Y111         FDCE                                         r  U_uart/U_Receiver/rx_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDCE (Prop_fdce_C_Q)         0.164     1.721 r  U_uart/U_Receiver/rx_data_reg_reg[5]/Q
                         net (fo=2, routed)           0.158     1.879    U_uart/U_Receiver/Q[5]
    SLICE_X2Y111         LUT3 (Prop_lut3_I0_O)        0.048     1.927 r  U_uart/U_Receiver/rx_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.927    U_uart/U_Receiver/rx_data_next0_in[4]
    SLICE_X2Y111         FDCE                                         r  U_uart/U_Receiver/rx_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.948     2.076    U_uart/U_Receiver/CLK
    SLICE_X2Y111         FDCE                                         r  U_uart/U_Receiver/rx_data_reg_reg[4]/C
                         clock pessimism             -0.519     1.557    
    SLICE_X2Y111         FDCE (Hold_fdce_C_D)         0.131     1.688    U_uart/U_Receiver/rx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 U_uart/U_BAUDRATE_GEN/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_BAUDRATE_GEN/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.246ns (67.816%)  route 0.117ns (32.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.643     1.527    U_uart/U_BAUDRATE_GEN/CLK
    SLICE_X8Y112         FDCE                                         r  U_uart/U_BAUDRATE_GEN/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112         FDCE (Prop_fdce_C_Q)         0.148     1.675 r  U_uart/U_BAUDRATE_GEN/counter_reg_reg[3]/Q
                         net (fo=7, routed)           0.117     1.791    U_uart/U_BAUDRATE_GEN/counter_reg[3]
    SLICE_X8Y112         LUT6 (Prop_lut6_I5_O)        0.098     1.889 r  U_uart/U_BAUDRATE_GEN/counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.889    U_uart/U_BAUDRATE_GEN/counter_next[4]
    SLICE_X8Y112         FDCE                                         r  U_uart/U_BAUDRATE_GEN/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.917     2.045    U_uart/U_BAUDRATE_GEN/CLK
    SLICE_X8Y112         FDCE                                         r  U_uart/U_BAUDRATE_GEN/counter_reg_reg[4]/C
                         clock pessimism             -0.518     1.527    
    SLICE_X8Y112         FDCE (Hold_fdce_C_D)         0.121     1.648    U_uart/U_BAUDRATE_GEN/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U_uart/U_BAUDRATE_GEN/counter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_BAUDRATE_GEN/tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.678%)  route 0.154ns (45.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.643     1.527    U_uart/U_BAUDRATE_GEN/CLK
    SLICE_X9Y112         FDCE                                         r  U_uart/U_BAUDRATE_GEN/counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDCE (Prop_fdce_C_Q)         0.141     1.668 r  U_uart/U_BAUDRATE_GEN/counter_reg_reg[7]/Q
                         net (fo=6, routed)           0.154     1.822    U_uart/U_BAUDRATE_GEN/counter_reg[7]
    SLICE_X9Y112         LUT5 (Prop_lut5_I0_O)        0.045     1.867 r  U_uart/U_BAUDRATE_GEN/tick_reg_i_1/O
                         net (fo=1, routed)           0.000     1.867    U_uart/U_BAUDRATE_GEN/tick_reg_i_1_n_0
    SLICE_X9Y112         FDCE                                         r  U_uart/U_BAUDRATE_GEN/tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.917     2.045    U_uart/U_BAUDRATE_GEN/CLK
    SLICE_X9Y112         FDCE                                         r  U_uart/U_BAUDRATE_GEN/tick_reg_reg/C
                         clock pessimism             -0.518     1.527    
    SLICE_X9Y112         FDCE (Hold_fdce_C_D)         0.092     1.619    U_uart/U_BAUDRATE_GEN/tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U_uart/U_transmitter/br_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_transmitter/br_cnt_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.666%)  route 0.154ns (45.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.672     1.556    U_uart/U_transmitter/CLK
    SLICE_X7Y110         FDCE                                         r  U_uart/U_transmitter/br_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDCE (Prop_fdce_C_Q)         0.141     1.697 r  U_uart/U_transmitter/br_cnt_reg_reg[1]/Q
                         net (fo=4, routed)           0.154     1.851    U_uart/U_transmitter/br_cnt_reg[1]
    SLICE_X7Y110         LUT6 (Prop_lut6_I0_O)        0.045     1.896 r  U_uart/U_transmitter/br_cnt_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.896    U_uart/U_transmitter/br_cnt_next[3]
    SLICE_X7Y110         FDCE                                         r  U_uart/U_transmitter/br_cnt_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.946     2.074    U_uart/U_transmitter/CLK
    SLICE_X7Y110         FDCE                                         r  U_uart/U_transmitter/br_cnt_reg_reg[3]/C
                         clock pessimism             -0.518     1.556    
    SLICE_X7Y110         FDCE (Hold_fdce_C_D)         0.092     1.648    U_uart/U_transmitter/br_cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_uart/U_Receiver/br_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_uart/U_Receiver/br_cnt_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.671     1.555    U_uart/U_Receiver/CLK
    SLICE_X2Y113         FDCE                                         r  U_uart/U_Receiver/br_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDCE (Prop_fdce_C_Q)         0.164     1.719 r  U_uart/U_Receiver/br_cnt_reg_reg[0]/Q
                         net (fo=5, routed)           0.175     1.894    U_uart/U_Receiver/sel0__0[3]
    SLICE_X2Y113         LUT5 (Prop_lut5_I4_O)        0.043     1.937 r  U_uart/U_Receiver/br_cnt_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.937    U_uart/U_Receiver/br_cnt_reg[1]_i_1__0_n_0
    SLICE_X2Y113         FDCE                                         r  U_uart/U_Receiver/br_cnt_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.945     2.073    U_uart/U_Receiver/CLK
    SLICE_X2Y113         FDCE                                         r  U_uart/U_Receiver/br_cnt_reg_reg[1]/C
                         clock pessimism             -0.518     1.555    
    SLICE_X2Y113         FDCE (Hold_fdce_C_D)         0.131     1.686    U_uart/U_Receiver/br_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y112   U_uart/U_BAUDRATE_GEN/counter_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y113   U_uart/U_BAUDRATE_GEN/counter_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y112   U_uart/U_BAUDRATE_GEN/counter_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y112   U_uart/U_BAUDRATE_GEN/counter_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y112   U_uart/U_BAUDRATE_GEN/counter_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y113   U_uart/U_BAUDRATE_GEN/counter_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y113   U_uart/U_BAUDRATE_GEN/counter_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y112   U_uart/U_BAUDRATE_GEN/counter_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y112   U_uart/U_BAUDRATE_GEN/counter_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y110   U_uart/U_transmitter/br_cnt_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y110   U_uart/U_transmitter/br_cnt_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y110   U_uart/U_transmitter/br_cnt_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y110   U_uart/U_transmitter/br_cnt_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y110   U_uart/U_transmitter/data_bit_cnt_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y110   U_uart/U_transmitter/data_bit_cnt_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y110   U_uart/U_transmitter/data_bit_cnt_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y112   U_uart/U_BAUDRATE_GEN/counter_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y112   U_uart/U_BAUDRATE_GEN/counter_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y113   U_uart/U_BAUDRATE_GEN/counter_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111   U_uart/U_Receiver/rx_data_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111   U_uart/U_Receiver/rx_data_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111   U_uart/U_Receiver/rx_data_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111   U_uart/U_Receiver/rx_data_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111   U_uart/U_Receiver/rx_data_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111   U_uart/U_Receiver/rx_data_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111   U_uart/U_Receiver/rx_data_reg_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y111   U_uart/U_Receiver/rx_data_reg_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111   U_uart/U_transmitter/data_tmp_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y111   U_uart/U_transmitter/data_tmp_reg_reg[1]/C



