Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 3b327c67e26a47cea7dd2397f99166d4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Axi4liteRegs_tb_behav xil_defaultlib.Axi4liteRegs_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Axi4LiteManager(C_M_AXI_ADDR_WID...
Compiling module xil_defaultlib.Axi4LiteSupporter(C_S_AXI_ADDR_W...
Compiling module xil_defaultlib.Axi4LiteRegs(C_S_AXI_ADDR_WIDTH=...
Compiling module xil_defaultlib.Axi4liteRegs_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Axi4liteRegs_tb_behav
