
FOTA_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08020000  08020000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002268  08020188  08020188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  080223f0  080223f0  000123f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08022408  08022408  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08022408  08022408  00012408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08022410  08022410  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08022410  08022410  00012410  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08022414  08022414  00012414  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08022418  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002005c  2**0
                  CONTENTS
 10 .bss          00000068  2000005c  2000005c  0002005c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000c4  200000c4  0002005c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00007ea8  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001410  00000000  00000000  00027f34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000650  00000000  00000000  00029348  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000005d8  00000000  00000000  00029998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001fb9a  00000000  00000000  00029f70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000800e  00000000  00000000  00049b0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c157b  00000000  00000000  00051b18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00113093  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000189c  00000000  00000000  001130e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08020188 <__do_global_dtors_aux>:
 8020188:	b510      	push	{r4, lr}
 802018a:	4c05      	ldr	r4, [pc, #20]	; (80201a0 <__do_global_dtors_aux+0x18>)
 802018c:	7823      	ldrb	r3, [r4, #0]
 802018e:	b933      	cbnz	r3, 802019e <__do_global_dtors_aux+0x16>
 8020190:	4b04      	ldr	r3, [pc, #16]	; (80201a4 <__do_global_dtors_aux+0x1c>)
 8020192:	b113      	cbz	r3, 802019a <__do_global_dtors_aux+0x12>
 8020194:	4804      	ldr	r0, [pc, #16]	; (80201a8 <__do_global_dtors_aux+0x20>)
 8020196:	f3af 8000 	nop.w
 802019a:	2301      	movs	r3, #1
 802019c:	7023      	strb	r3, [r4, #0]
 802019e:	bd10      	pop	{r4, pc}
 80201a0:	2000005c 	.word	0x2000005c
 80201a4:	00000000 	.word	0x00000000
 80201a8:	080223d8 	.word	0x080223d8

080201ac <frame_dummy>:
 80201ac:	b508      	push	{r3, lr}
 80201ae:	4b03      	ldr	r3, [pc, #12]	; (80201bc <frame_dummy+0x10>)
 80201b0:	b11b      	cbz	r3, 80201ba <frame_dummy+0xe>
 80201b2:	4903      	ldr	r1, [pc, #12]	; (80201c0 <frame_dummy+0x14>)
 80201b4:	4803      	ldr	r0, [pc, #12]	; (80201c4 <frame_dummy+0x18>)
 80201b6:	f3af 8000 	nop.w
 80201ba:	bd08      	pop	{r3, pc}
 80201bc:	00000000 	.word	0x00000000
 80201c0:	20000060 	.word	0x20000060
 80201c4:	080223d8 	.word	0x080223d8

080201c8 <strlen>:
 80201c8:	4603      	mov	r3, r0
 80201ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80201ce:	2a00      	cmp	r2, #0
 80201d0:	d1fb      	bne.n	80201ca <strlen+0x2>
 80201d2:	1a18      	subs	r0, r3, r0
 80201d4:	3801      	subs	r0, #1
 80201d6:	4770      	bx	lr

080201d8 <__aeabi_uldivmod>:
 80201d8:	b953      	cbnz	r3, 80201f0 <__aeabi_uldivmod+0x18>
 80201da:	b94a      	cbnz	r2, 80201f0 <__aeabi_uldivmod+0x18>
 80201dc:	2900      	cmp	r1, #0
 80201de:	bf08      	it	eq
 80201e0:	2800      	cmpeq	r0, #0
 80201e2:	bf1c      	itt	ne
 80201e4:	f04f 31ff 	movne.w	r1, #4294967295
 80201e8:	f04f 30ff 	movne.w	r0, #4294967295
 80201ec:	f000 b974 	b.w	80204d8 <__aeabi_idiv0>
 80201f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80201f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80201f8:	f000 f806 	bl	8020208 <__udivmoddi4>
 80201fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8020200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8020204:	b004      	add	sp, #16
 8020206:	4770      	bx	lr

08020208 <__udivmoddi4>:
 8020208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802020c:	9d08      	ldr	r5, [sp, #32]
 802020e:	4604      	mov	r4, r0
 8020210:	468e      	mov	lr, r1
 8020212:	2b00      	cmp	r3, #0
 8020214:	d14d      	bne.n	80202b2 <__udivmoddi4+0xaa>
 8020216:	428a      	cmp	r2, r1
 8020218:	4694      	mov	ip, r2
 802021a:	d969      	bls.n	80202f0 <__udivmoddi4+0xe8>
 802021c:	fab2 f282 	clz	r2, r2
 8020220:	b152      	cbz	r2, 8020238 <__udivmoddi4+0x30>
 8020222:	fa01 f302 	lsl.w	r3, r1, r2
 8020226:	f1c2 0120 	rsb	r1, r2, #32
 802022a:	fa20 f101 	lsr.w	r1, r0, r1
 802022e:	fa0c fc02 	lsl.w	ip, ip, r2
 8020232:	ea41 0e03 	orr.w	lr, r1, r3
 8020236:	4094      	lsls	r4, r2
 8020238:	ea4f 481c 	mov.w	r8, ip, lsr #16
 802023c:	0c21      	lsrs	r1, r4, #16
 802023e:	fbbe f6f8 	udiv	r6, lr, r8
 8020242:	fa1f f78c 	uxth.w	r7, ip
 8020246:	fb08 e316 	mls	r3, r8, r6, lr
 802024a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 802024e:	fb06 f107 	mul.w	r1, r6, r7
 8020252:	4299      	cmp	r1, r3
 8020254:	d90a      	bls.n	802026c <__udivmoddi4+0x64>
 8020256:	eb1c 0303 	adds.w	r3, ip, r3
 802025a:	f106 30ff 	add.w	r0, r6, #4294967295
 802025e:	f080 811f 	bcs.w	80204a0 <__udivmoddi4+0x298>
 8020262:	4299      	cmp	r1, r3
 8020264:	f240 811c 	bls.w	80204a0 <__udivmoddi4+0x298>
 8020268:	3e02      	subs	r6, #2
 802026a:	4463      	add	r3, ip
 802026c:	1a5b      	subs	r3, r3, r1
 802026e:	b2a4      	uxth	r4, r4
 8020270:	fbb3 f0f8 	udiv	r0, r3, r8
 8020274:	fb08 3310 	mls	r3, r8, r0, r3
 8020278:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 802027c:	fb00 f707 	mul.w	r7, r0, r7
 8020280:	42a7      	cmp	r7, r4
 8020282:	d90a      	bls.n	802029a <__udivmoddi4+0x92>
 8020284:	eb1c 0404 	adds.w	r4, ip, r4
 8020288:	f100 33ff 	add.w	r3, r0, #4294967295
 802028c:	f080 810a 	bcs.w	80204a4 <__udivmoddi4+0x29c>
 8020290:	42a7      	cmp	r7, r4
 8020292:	f240 8107 	bls.w	80204a4 <__udivmoddi4+0x29c>
 8020296:	4464      	add	r4, ip
 8020298:	3802      	subs	r0, #2
 802029a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 802029e:	1be4      	subs	r4, r4, r7
 80202a0:	2600      	movs	r6, #0
 80202a2:	b11d      	cbz	r5, 80202ac <__udivmoddi4+0xa4>
 80202a4:	40d4      	lsrs	r4, r2
 80202a6:	2300      	movs	r3, #0
 80202a8:	e9c5 4300 	strd	r4, r3, [r5]
 80202ac:	4631      	mov	r1, r6
 80202ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80202b2:	428b      	cmp	r3, r1
 80202b4:	d909      	bls.n	80202ca <__udivmoddi4+0xc2>
 80202b6:	2d00      	cmp	r5, #0
 80202b8:	f000 80ef 	beq.w	802049a <__udivmoddi4+0x292>
 80202bc:	2600      	movs	r6, #0
 80202be:	e9c5 0100 	strd	r0, r1, [r5]
 80202c2:	4630      	mov	r0, r6
 80202c4:	4631      	mov	r1, r6
 80202c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80202ca:	fab3 f683 	clz	r6, r3
 80202ce:	2e00      	cmp	r6, #0
 80202d0:	d14a      	bne.n	8020368 <__udivmoddi4+0x160>
 80202d2:	428b      	cmp	r3, r1
 80202d4:	d302      	bcc.n	80202dc <__udivmoddi4+0xd4>
 80202d6:	4282      	cmp	r2, r0
 80202d8:	f200 80f9 	bhi.w	80204ce <__udivmoddi4+0x2c6>
 80202dc:	1a84      	subs	r4, r0, r2
 80202de:	eb61 0303 	sbc.w	r3, r1, r3
 80202e2:	2001      	movs	r0, #1
 80202e4:	469e      	mov	lr, r3
 80202e6:	2d00      	cmp	r5, #0
 80202e8:	d0e0      	beq.n	80202ac <__udivmoddi4+0xa4>
 80202ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80202ee:	e7dd      	b.n	80202ac <__udivmoddi4+0xa4>
 80202f0:	b902      	cbnz	r2, 80202f4 <__udivmoddi4+0xec>
 80202f2:	deff      	udf	#255	; 0xff
 80202f4:	fab2 f282 	clz	r2, r2
 80202f8:	2a00      	cmp	r2, #0
 80202fa:	f040 8092 	bne.w	8020422 <__udivmoddi4+0x21a>
 80202fe:	eba1 010c 	sub.w	r1, r1, ip
 8020302:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8020306:	fa1f fe8c 	uxth.w	lr, ip
 802030a:	2601      	movs	r6, #1
 802030c:	0c20      	lsrs	r0, r4, #16
 802030e:	fbb1 f3f7 	udiv	r3, r1, r7
 8020312:	fb07 1113 	mls	r1, r7, r3, r1
 8020316:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 802031a:	fb0e f003 	mul.w	r0, lr, r3
 802031e:	4288      	cmp	r0, r1
 8020320:	d908      	bls.n	8020334 <__udivmoddi4+0x12c>
 8020322:	eb1c 0101 	adds.w	r1, ip, r1
 8020326:	f103 38ff 	add.w	r8, r3, #4294967295
 802032a:	d202      	bcs.n	8020332 <__udivmoddi4+0x12a>
 802032c:	4288      	cmp	r0, r1
 802032e:	f200 80cb 	bhi.w	80204c8 <__udivmoddi4+0x2c0>
 8020332:	4643      	mov	r3, r8
 8020334:	1a09      	subs	r1, r1, r0
 8020336:	b2a4      	uxth	r4, r4
 8020338:	fbb1 f0f7 	udiv	r0, r1, r7
 802033c:	fb07 1110 	mls	r1, r7, r0, r1
 8020340:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8020344:	fb0e fe00 	mul.w	lr, lr, r0
 8020348:	45a6      	cmp	lr, r4
 802034a:	d908      	bls.n	802035e <__udivmoddi4+0x156>
 802034c:	eb1c 0404 	adds.w	r4, ip, r4
 8020350:	f100 31ff 	add.w	r1, r0, #4294967295
 8020354:	d202      	bcs.n	802035c <__udivmoddi4+0x154>
 8020356:	45a6      	cmp	lr, r4
 8020358:	f200 80bb 	bhi.w	80204d2 <__udivmoddi4+0x2ca>
 802035c:	4608      	mov	r0, r1
 802035e:	eba4 040e 	sub.w	r4, r4, lr
 8020362:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8020366:	e79c      	b.n	80202a2 <__udivmoddi4+0x9a>
 8020368:	f1c6 0720 	rsb	r7, r6, #32
 802036c:	40b3      	lsls	r3, r6
 802036e:	fa22 fc07 	lsr.w	ip, r2, r7
 8020372:	ea4c 0c03 	orr.w	ip, ip, r3
 8020376:	fa20 f407 	lsr.w	r4, r0, r7
 802037a:	fa01 f306 	lsl.w	r3, r1, r6
 802037e:	431c      	orrs	r4, r3
 8020380:	40f9      	lsrs	r1, r7
 8020382:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8020386:	fa00 f306 	lsl.w	r3, r0, r6
 802038a:	fbb1 f8f9 	udiv	r8, r1, r9
 802038e:	0c20      	lsrs	r0, r4, #16
 8020390:	fa1f fe8c 	uxth.w	lr, ip
 8020394:	fb09 1118 	mls	r1, r9, r8, r1
 8020398:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 802039c:	fb08 f00e 	mul.w	r0, r8, lr
 80203a0:	4288      	cmp	r0, r1
 80203a2:	fa02 f206 	lsl.w	r2, r2, r6
 80203a6:	d90b      	bls.n	80203c0 <__udivmoddi4+0x1b8>
 80203a8:	eb1c 0101 	adds.w	r1, ip, r1
 80203ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80203b0:	f080 8088 	bcs.w	80204c4 <__udivmoddi4+0x2bc>
 80203b4:	4288      	cmp	r0, r1
 80203b6:	f240 8085 	bls.w	80204c4 <__udivmoddi4+0x2bc>
 80203ba:	f1a8 0802 	sub.w	r8, r8, #2
 80203be:	4461      	add	r1, ip
 80203c0:	1a09      	subs	r1, r1, r0
 80203c2:	b2a4      	uxth	r4, r4
 80203c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80203c8:	fb09 1110 	mls	r1, r9, r0, r1
 80203cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80203d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80203d4:	458e      	cmp	lr, r1
 80203d6:	d908      	bls.n	80203ea <__udivmoddi4+0x1e2>
 80203d8:	eb1c 0101 	adds.w	r1, ip, r1
 80203dc:	f100 34ff 	add.w	r4, r0, #4294967295
 80203e0:	d26c      	bcs.n	80204bc <__udivmoddi4+0x2b4>
 80203e2:	458e      	cmp	lr, r1
 80203e4:	d96a      	bls.n	80204bc <__udivmoddi4+0x2b4>
 80203e6:	3802      	subs	r0, #2
 80203e8:	4461      	add	r1, ip
 80203ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80203ee:	fba0 9402 	umull	r9, r4, r0, r2
 80203f2:	eba1 010e 	sub.w	r1, r1, lr
 80203f6:	42a1      	cmp	r1, r4
 80203f8:	46c8      	mov	r8, r9
 80203fa:	46a6      	mov	lr, r4
 80203fc:	d356      	bcc.n	80204ac <__udivmoddi4+0x2a4>
 80203fe:	d053      	beq.n	80204a8 <__udivmoddi4+0x2a0>
 8020400:	b15d      	cbz	r5, 802041a <__udivmoddi4+0x212>
 8020402:	ebb3 0208 	subs.w	r2, r3, r8
 8020406:	eb61 010e 	sbc.w	r1, r1, lr
 802040a:	fa01 f707 	lsl.w	r7, r1, r7
 802040e:	fa22 f306 	lsr.w	r3, r2, r6
 8020412:	40f1      	lsrs	r1, r6
 8020414:	431f      	orrs	r7, r3
 8020416:	e9c5 7100 	strd	r7, r1, [r5]
 802041a:	2600      	movs	r6, #0
 802041c:	4631      	mov	r1, r6
 802041e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020422:	f1c2 0320 	rsb	r3, r2, #32
 8020426:	40d8      	lsrs	r0, r3
 8020428:	fa0c fc02 	lsl.w	ip, ip, r2
 802042c:	fa21 f303 	lsr.w	r3, r1, r3
 8020430:	4091      	lsls	r1, r2
 8020432:	4301      	orrs	r1, r0
 8020434:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8020438:	fa1f fe8c 	uxth.w	lr, ip
 802043c:	fbb3 f0f7 	udiv	r0, r3, r7
 8020440:	fb07 3610 	mls	r6, r7, r0, r3
 8020444:	0c0b      	lsrs	r3, r1, #16
 8020446:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 802044a:	fb00 f60e 	mul.w	r6, r0, lr
 802044e:	429e      	cmp	r6, r3
 8020450:	fa04 f402 	lsl.w	r4, r4, r2
 8020454:	d908      	bls.n	8020468 <__udivmoddi4+0x260>
 8020456:	eb1c 0303 	adds.w	r3, ip, r3
 802045a:	f100 38ff 	add.w	r8, r0, #4294967295
 802045e:	d22f      	bcs.n	80204c0 <__udivmoddi4+0x2b8>
 8020460:	429e      	cmp	r6, r3
 8020462:	d92d      	bls.n	80204c0 <__udivmoddi4+0x2b8>
 8020464:	3802      	subs	r0, #2
 8020466:	4463      	add	r3, ip
 8020468:	1b9b      	subs	r3, r3, r6
 802046a:	b289      	uxth	r1, r1
 802046c:	fbb3 f6f7 	udiv	r6, r3, r7
 8020470:	fb07 3316 	mls	r3, r7, r6, r3
 8020474:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8020478:	fb06 f30e 	mul.w	r3, r6, lr
 802047c:	428b      	cmp	r3, r1
 802047e:	d908      	bls.n	8020492 <__udivmoddi4+0x28a>
 8020480:	eb1c 0101 	adds.w	r1, ip, r1
 8020484:	f106 38ff 	add.w	r8, r6, #4294967295
 8020488:	d216      	bcs.n	80204b8 <__udivmoddi4+0x2b0>
 802048a:	428b      	cmp	r3, r1
 802048c:	d914      	bls.n	80204b8 <__udivmoddi4+0x2b0>
 802048e:	3e02      	subs	r6, #2
 8020490:	4461      	add	r1, ip
 8020492:	1ac9      	subs	r1, r1, r3
 8020494:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8020498:	e738      	b.n	802030c <__udivmoddi4+0x104>
 802049a:	462e      	mov	r6, r5
 802049c:	4628      	mov	r0, r5
 802049e:	e705      	b.n	80202ac <__udivmoddi4+0xa4>
 80204a0:	4606      	mov	r6, r0
 80204a2:	e6e3      	b.n	802026c <__udivmoddi4+0x64>
 80204a4:	4618      	mov	r0, r3
 80204a6:	e6f8      	b.n	802029a <__udivmoddi4+0x92>
 80204a8:	454b      	cmp	r3, r9
 80204aa:	d2a9      	bcs.n	8020400 <__udivmoddi4+0x1f8>
 80204ac:	ebb9 0802 	subs.w	r8, r9, r2
 80204b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80204b4:	3801      	subs	r0, #1
 80204b6:	e7a3      	b.n	8020400 <__udivmoddi4+0x1f8>
 80204b8:	4646      	mov	r6, r8
 80204ba:	e7ea      	b.n	8020492 <__udivmoddi4+0x28a>
 80204bc:	4620      	mov	r0, r4
 80204be:	e794      	b.n	80203ea <__udivmoddi4+0x1e2>
 80204c0:	4640      	mov	r0, r8
 80204c2:	e7d1      	b.n	8020468 <__udivmoddi4+0x260>
 80204c4:	46d0      	mov	r8, sl
 80204c6:	e77b      	b.n	80203c0 <__udivmoddi4+0x1b8>
 80204c8:	3b02      	subs	r3, #2
 80204ca:	4461      	add	r1, ip
 80204cc:	e732      	b.n	8020334 <__udivmoddi4+0x12c>
 80204ce:	4630      	mov	r0, r6
 80204d0:	e709      	b.n	80202e6 <__udivmoddi4+0xde>
 80204d2:	4464      	add	r4, ip
 80204d4:	3802      	subs	r0, #2
 80204d6:	e742      	b.n	802035e <__udivmoddi4+0x156>

080204d8 <__aeabi_idiv0>:
 80204d8:	4770      	bx	lr
 80204da:	bf00      	nop

080204dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80204dc:	b580      	push	{r7, lr}
 80204de:	b082      	sub	sp, #8
 80204e0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80204e2:	f000 fa27 	bl	8020934 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80204e6:	f000 f863 	bl	80205b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80204ea:	f000 f8f5 	bl	80206d8 <MX_GPIO_Init>
  MX_UART4_Init();
 80204ee:	f000 f8c9 	bl	8020684 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Transmit(&huart4, &Mode ,strlen(Mode) , 100);
 80204f2:	4827      	ldr	r0, [pc, #156]	; (8020590 <main+0xb4>)
 80204f4:	f7ff fe68 	bl	80201c8 <strlen>
 80204f8:	4603      	mov	r3, r0
 80204fa:	b29a      	uxth	r2, r3
 80204fc:	2364      	movs	r3, #100	; 0x64
 80204fe:	4924      	ldr	r1, [pc, #144]	; (8020590 <main+0xb4>)
 8020500:	4824      	ldr	r0, [pc, #144]	; (8020594 <main+0xb8>)
 8020502:	f001 fb26 	bl	8021b52 <HAL_UART_Transmit>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  if(HAL_UART_Receive(&huart4, &rxData, 1, 300)==HAL_OK){
 8020506:	f44f 7396 	mov.w	r3, #300	; 0x12c
 802050a:	2201      	movs	r2, #1
 802050c:	4922      	ldr	r1, [pc, #136]	; (8020598 <main+0xbc>)
 802050e:	4821      	ldr	r0, [pc, #132]	; (8020594 <main+0xb8>)
 8020510:	f001 fbb1 	bl	8021c76 <HAL_UART_Receive>
 8020514:	4603      	mov	r3, r0
 8020516:	2b00      	cmp	r3, #0
 8020518:	d1f5      	bne.n	8020506 <main+0x2a>
		if(rxData=='1'){
 802051a:	4b1f      	ldr	r3, [pc, #124]	; (8020598 <main+0xbc>)
 802051c:	781b      	ldrb	r3, [r3, #0]
 802051e:	2b31      	cmp	r3, #49	; 0x31
 8020520:	d10f      	bne.n	8020542 <main+0x66>
		  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8020522:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8020526:	481d      	ldr	r0, [pc, #116]	; (802059c <main+0xc0>)
 8020528:	f000 fd45 	bl	8020fb6 <HAL_GPIO_TogglePin>
		  HAL_UART_Transmit(&huart4, &txData, strlen(txData), 300);
 802052c:	481c      	ldr	r0, [pc, #112]	; (80205a0 <main+0xc4>)
 802052e:	f7ff fe4b 	bl	80201c8 <strlen>
 8020532:	4603      	mov	r3, r0
 8020534:	b29a      	uxth	r2, r3
 8020536:	f44f 7396 	mov.w	r3, #300	; 0x12c
 802053a:	4919      	ldr	r1, [pc, #100]	; (80205a0 <main+0xc4>)
 802053c:	4815      	ldr	r0, [pc, #84]	; (8020594 <main+0xb8>)
 802053e:	f001 fb08 	bl	8021b52 <HAL_UART_Transmit>
		}
		if(rxData== '2'){
 8020542:	4b15      	ldr	r3, [pc, #84]	; (8020598 <main+0xbc>)
 8020544:	781b      	ldrb	r3, [r3, #0]
 8020546:	2b32      	cmp	r3, #50	; 0x32
 8020548:	d1dd      	bne.n	8020506 <main+0x2a>
			  HAL_UART_Transmit(&huart4, &back, strlen(back), 300);
 802054a:	4816      	ldr	r0, [pc, #88]	; (80205a4 <main+0xc8>)
 802054c:	f7ff fe3c 	bl	80201c8 <strlen>
 8020550:	4603      	mov	r3, r0
 8020552:	b29a      	uxth	r2, r3
 8020554:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8020558:	4912      	ldr	r1, [pc, #72]	; (80205a4 <main+0xc8>)
 802055a:	480e      	ldr	r0, [pc, #56]	; (8020594 <main+0xb8>)
 802055c:	f001 faf9 	bl	8021b52 <HAL_UART_Transmit>
			     HAL_RCC_DeInit();
 8020560:	f001 f9dc 	bl	802191c <HAL_RCC_DeInit>

			     /* Clear Pending Interrupt Request, turn  off System Tick*/
			     HAL_DeInit();
 8020564:	f000 fa08 	bl	8020978 <HAL_DeInit>
			  SCB->SHCSR &= ~( SCB_SHCSR_USGFAULTENA_Msk |\
 8020568:	4b0f      	ldr	r3, [pc, #60]	; (80205a8 <main+0xcc>)
 802056a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 802056c:	4a0e      	ldr	r2, [pc, #56]	; (80205a8 <main+0xcc>)
 802056e:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8020572:	6253      	str	r3, [r2, #36]	; 0x24
			       SCB_SHCSR_BUSFAULTENA_Msk | \
			       SCB_SHCSR_MEMFAULTENA_Msk ) ;


			  pFunction app_reset_handler = (pFunction)(*(__IO uint32_t*)(0x08000000 + 4));
 8020574:	4b0d      	ldr	r3, [pc, #52]	; (80205ac <main+0xd0>)
 8020576:	681b      	ldr	r3, [r3, #0]
 8020578:	607b      	str	r3, [r7, #4]
			  __set_MSP(*(__IO uint32_t*)0x08000000);
 802057a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 802057e:	681b      	ldr	r3, [r3, #0]
 8020580:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8020582:	683b      	ldr	r3, [r7, #0]
 8020584:	f383 8808 	msr	MSP, r3
}
 8020588:	bf00      	nop
			  app_reset_handler();
 802058a:	687b      	ldr	r3, [r7, #4]
 802058c:	4798      	blx	r3
	  if(HAL_UART_Receive(&huart4, &rxData, 1, 300)==HAL_OK){
 802058e:	e7ba      	b.n	8020506 <main+0x2a>
 8020590:	20000000 	.word	0x20000000
 8020594:	20000078 	.word	0x20000078
 8020598:	200000bc 	.word	0x200000bc
 802059c:	40020c00 	.word	0x40020c00
 80205a0:	2000001c 	.word	0x2000001c
 80205a4:	2000003c 	.word	0x2000003c
 80205a8:	e000ed00 	.word	0xe000ed00
 80205ac:	08000004 	.word	0x08000004

080205b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80205b0:	b580      	push	{r7, lr}
 80205b2:	b094      	sub	sp, #80	; 0x50
 80205b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80205b6:	f107 0320 	add.w	r3, r7, #32
 80205ba:	2230      	movs	r2, #48	; 0x30
 80205bc:	2100      	movs	r1, #0
 80205be:	4618      	mov	r0, r3
 80205c0:	f001 ff02 	bl	80223c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80205c4:	f107 030c 	add.w	r3, r7, #12
 80205c8:	2200      	movs	r2, #0
 80205ca:	601a      	str	r2, [r3, #0]
 80205cc:	605a      	str	r2, [r3, #4]
 80205ce:	609a      	str	r2, [r3, #8]
 80205d0:	60da      	str	r2, [r3, #12]
 80205d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80205d4:	2300      	movs	r3, #0
 80205d6:	60bb      	str	r3, [r7, #8]
 80205d8:	4b28      	ldr	r3, [pc, #160]	; (802067c <SystemClock_Config+0xcc>)
 80205da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80205dc:	4a27      	ldr	r2, [pc, #156]	; (802067c <SystemClock_Config+0xcc>)
 80205de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80205e2:	6413      	str	r3, [r2, #64]	; 0x40
 80205e4:	4b25      	ldr	r3, [pc, #148]	; (802067c <SystemClock_Config+0xcc>)
 80205e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80205e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80205ec:	60bb      	str	r3, [r7, #8]
 80205ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80205f0:	2300      	movs	r3, #0
 80205f2:	607b      	str	r3, [r7, #4]
 80205f4:	4b22      	ldr	r3, [pc, #136]	; (8020680 <SystemClock_Config+0xd0>)
 80205f6:	681b      	ldr	r3, [r3, #0]
 80205f8:	4a21      	ldr	r2, [pc, #132]	; (8020680 <SystemClock_Config+0xd0>)
 80205fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80205fe:	6013      	str	r3, [r2, #0]
 8020600:	4b1f      	ldr	r3, [pc, #124]	; (8020680 <SystemClock_Config+0xd0>)
 8020602:	681b      	ldr	r3, [r3, #0]
 8020604:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8020608:	607b      	str	r3, [r7, #4]
 802060a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 802060c:	2301      	movs	r3, #1
 802060e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8020610:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8020614:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8020616:	2302      	movs	r3, #2
 8020618:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 802061a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 802061e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8020620:	2304      	movs	r3, #4
 8020622:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8020624:	23a8      	movs	r3, #168	; 0xa8
 8020626:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8020628:	2302      	movs	r3, #2
 802062a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 802062c:	2304      	movs	r3, #4
 802062e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8020630:	f107 0320 	add.w	r3, r7, #32
 8020634:	4618      	mov	r0, r3
 8020636:	f000 fcd9 	bl	8020fec <HAL_RCC_OscConfig>
 802063a:	4603      	mov	r3, r0
 802063c:	2b00      	cmp	r3, #0
 802063e:	d001      	beq.n	8020644 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8020640:	f000 f89c 	bl	802077c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8020644:	230f      	movs	r3, #15
 8020646:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8020648:	2302      	movs	r3, #2
 802064a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 802064c:	2300      	movs	r3, #0
 802064e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8020650:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8020654:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8020656:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 802065a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 802065c:	f107 030c 	add.w	r3, r7, #12
 8020660:	2105      	movs	r1, #5
 8020662:	4618      	mov	r0, r3
 8020664:	f000 ff3a 	bl	80214dc <HAL_RCC_ClockConfig>
 8020668:	4603      	mov	r3, r0
 802066a:	2b00      	cmp	r3, #0
 802066c:	d001      	beq.n	8020672 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 802066e:	f000 f885 	bl	802077c <Error_Handler>
  }
}
 8020672:	bf00      	nop
 8020674:	3750      	adds	r7, #80	; 0x50
 8020676:	46bd      	mov	sp, r7
 8020678:	bd80      	pop	{r7, pc}
 802067a:	bf00      	nop
 802067c:	40023800 	.word	0x40023800
 8020680:	40007000 	.word	0x40007000

08020684 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8020684:	b580      	push	{r7, lr}
 8020686:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8020688:	4b11      	ldr	r3, [pc, #68]	; (80206d0 <MX_UART4_Init+0x4c>)
 802068a:	4a12      	ldr	r2, [pc, #72]	; (80206d4 <MX_UART4_Init+0x50>)
 802068c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 802068e:	4b10      	ldr	r3, [pc, #64]	; (80206d0 <MX_UART4_Init+0x4c>)
 8020690:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8020694:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8020696:	4b0e      	ldr	r3, [pc, #56]	; (80206d0 <MX_UART4_Init+0x4c>)
 8020698:	2200      	movs	r2, #0
 802069a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 802069c:	4b0c      	ldr	r3, [pc, #48]	; (80206d0 <MX_UART4_Init+0x4c>)
 802069e:	2200      	movs	r2, #0
 80206a0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80206a2:	4b0b      	ldr	r3, [pc, #44]	; (80206d0 <MX_UART4_Init+0x4c>)
 80206a4:	2200      	movs	r2, #0
 80206a6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80206a8:	4b09      	ldr	r3, [pc, #36]	; (80206d0 <MX_UART4_Init+0x4c>)
 80206aa:	220c      	movs	r2, #12
 80206ac:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80206ae:	4b08      	ldr	r3, [pc, #32]	; (80206d0 <MX_UART4_Init+0x4c>)
 80206b0:	2200      	movs	r2, #0
 80206b2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80206b4:	4b06      	ldr	r3, [pc, #24]	; (80206d0 <MX_UART4_Init+0x4c>)
 80206b6:	2200      	movs	r2, #0
 80206b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80206ba:	4805      	ldr	r0, [pc, #20]	; (80206d0 <MX_UART4_Init+0x4c>)
 80206bc:	f001 f9fc 	bl	8021ab8 <HAL_UART_Init>
 80206c0:	4603      	mov	r3, r0
 80206c2:	2b00      	cmp	r3, #0
 80206c4:	d001      	beq.n	80206ca <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80206c6:	f000 f859 	bl	802077c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80206ca:	bf00      	nop
 80206cc:	bd80      	pop	{r7, pc}
 80206ce:	bf00      	nop
 80206d0:	20000078 	.word	0x20000078
 80206d4:	40004c00 	.word	0x40004c00

080206d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80206d8:	b580      	push	{r7, lr}
 80206da:	b088      	sub	sp, #32
 80206dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80206de:	f107 030c 	add.w	r3, r7, #12
 80206e2:	2200      	movs	r2, #0
 80206e4:	601a      	str	r2, [r3, #0]
 80206e6:	605a      	str	r2, [r3, #4]
 80206e8:	609a      	str	r2, [r3, #8]
 80206ea:	60da      	str	r2, [r3, #12]
 80206ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80206ee:	2300      	movs	r3, #0
 80206f0:	60bb      	str	r3, [r7, #8]
 80206f2:	4b20      	ldr	r3, [pc, #128]	; (8020774 <MX_GPIO_Init+0x9c>)
 80206f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80206f6:	4a1f      	ldr	r2, [pc, #124]	; (8020774 <MX_GPIO_Init+0x9c>)
 80206f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80206fc:	6313      	str	r3, [r2, #48]	; 0x30
 80206fe:	4b1d      	ldr	r3, [pc, #116]	; (8020774 <MX_GPIO_Init+0x9c>)
 8020700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020702:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8020706:	60bb      	str	r3, [r7, #8]
 8020708:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 802070a:	2300      	movs	r3, #0
 802070c:	607b      	str	r3, [r7, #4]
 802070e:	4b19      	ldr	r3, [pc, #100]	; (8020774 <MX_GPIO_Init+0x9c>)
 8020710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8020712:	4a18      	ldr	r2, [pc, #96]	; (8020774 <MX_GPIO_Init+0x9c>)
 8020714:	f043 0301 	orr.w	r3, r3, #1
 8020718:	6313      	str	r3, [r2, #48]	; 0x30
 802071a:	4b16      	ldr	r3, [pc, #88]	; (8020774 <MX_GPIO_Init+0x9c>)
 802071c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802071e:	f003 0301 	and.w	r3, r3, #1
 8020722:	607b      	str	r3, [r7, #4]
 8020724:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8020726:	2300      	movs	r3, #0
 8020728:	603b      	str	r3, [r7, #0]
 802072a:	4b12      	ldr	r3, [pc, #72]	; (8020774 <MX_GPIO_Init+0x9c>)
 802072c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802072e:	4a11      	ldr	r2, [pc, #68]	; (8020774 <MX_GPIO_Init+0x9c>)
 8020730:	f043 0308 	orr.w	r3, r3, #8
 8020734:	6313      	str	r3, [r2, #48]	; 0x30
 8020736:	4b0f      	ldr	r3, [pc, #60]	; (8020774 <MX_GPIO_Init+0x9c>)
 8020738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802073a:	f003 0308 	and.w	r3, r3, #8
 802073e:	603b      	str	r3, [r7, #0]
 8020740:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 8020742:	2200      	movs	r2, #0
 8020744:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8020748:	480b      	ldr	r0, [pc, #44]	; (8020778 <MX_GPIO_Init+0xa0>)
 802074a:	f000 fc1b 	bl	8020f84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 802074e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8020752:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8020754:	2301      	movs	r3, #1
 8020756:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8020758:	2300      	movs	r3, #0
 802075a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 802075c:	2300      	movs	r3, #0
 802075e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8020760:	f107 030c 	add.w	r3, r7, #12
 8020764:	4619      	mov	r1, r3
 8020766:	4804      	ldr	r0, [pc, #16]	; (8020778 <MX_GPIO_Init+0xa0>)
 8020768:	f000 fa70 	bl	8020c4c <HAL_GPIO_Init>

}
 802076c:	bf00      	nop
 802076e:	3720      	adds	r7, #32
 8020770:	46bd      	mov	sp, r7
 8020772:	bd80      	pop	{r7, pc}
 8020774:	40023800 	.word	0x40023800
 8020778:	40020c00 	.word	0x40020c00

0802077c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 802077c:	b480      	push	{r7}
 802077e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8020780:	b672      	cpsid	i
}
 8020782:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8020784:	e7fe      	b.n	8020784 <Error_Handler+0x8>
	...

08020788 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8020788:	b480      	push	{r7}
 802078a:	b083      	sub	sp, #12
 802078c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 802078e:	2300      	movs	r3, #0
 8020790:	607b      	str	r3, [r7, #4]
 8020792:	4b10      	ldr	r3, [pc, #64]	; (80207d4 <HAL_MspInit+0x4c>)
 8020794:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8020796:	4a0f      	ldr	r2, [pc, #60]	; (80207d4 <HAL_MspInit+0x4c>)
 8020798:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 802079c:	6453      	str	r3, [r2, #68]	; 0x44
 802079e:	4b0d      	ldr	r3, [pc, #52]	; (80207d4 <HAL_MspInit+0x4c>)
 80207a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80207a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80207a6:	607b      	str	r3, [r7, #4]
 80207a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80207aa:	2300      	movs	r3, #0
 80207ac:	603b      	str	r3, [r7, #0]
 80207ae:	4b09      	ldr	r3, [pc, #36]	; (80207d4 <HAL_MspInit+0x4c>)
 80207b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80207b2:	4a08      	ldr	r2, [pc, #32]	; (80207d4 <HAL_MspInit+0x4c>)
 80207b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80207b8:	6413      	str	r3, [r2, #64]	; 0x40
 80207ba:	4b06      	ldr	r3, [pc, #24]	; (80207d4 <HAL_MspInit+0x4c>)
 80207bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80207be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80207c2:	603b      	str	r3, [r7, #0]
 80207c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80207c6:	bf00      	nop
 80207c8:	370c      	adds	r7, #12
 80207ca:	46bd      	mov	sp, r7
 80207cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80207d0:	4770      	bx	lr
 80207d2:	bf00      	nop
 80207d4:	40023800 	.word	0x40023800

080207d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80207d8:	b580      	push	{r7, lr}
 80207da:	b08a      	sub	sp, #40	; 0x28
 80207dc:	af00      	add	r7, sp, #0
 80207de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80207e0:	f107 0314 	add.w	r3, r7, #20
 80207e4:	2200      	movs	r2, #0
 80207e6:	601a      	str	r2, [r3, #0]
 80207e8:	605a      	str	r2, [r3, #4]
 80207ea:	609a      	str	r2, [r3, #8]
 80207ec:	60da      	str	r2, [r3, #12]
 80207ee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 80207f0:	687b      	ldr	r3, [r7, #4]
 80207f2:	681b      	ldr	r3, [r3, #0]
 80207f4:	4a19      	ldr	r2, [pc, #100]	; (802085c <HAL_UART_MspInit+0x84>)
 80207f6:	4293      	cmp	r3, r2
 80207f8:	d12b      	bne.n	8020852 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80207fa:	2300      	movs	r3, #0
 80207fc:	613b      	str	r3, [r7, #16]
 80207fe:	4b18      	ldr	r3, [pc, #96]	; (8020860 <HAL_UART_MspInit+0x88>)
 8020800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8020802:	4a17      	ldr	r2, [pc, #92]	; (8020860 <HAL_UART_MspInit+0x88>)
 8020804:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8020808:	6413      	str	r3, [r2, #64]	; 0x40
 802080a:	4b15      	ldr	r3, [pc, #84]	; (8020860 <HAL_UART_MspInit+0x88>)
 802080c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802080e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8020812:	613b      	str	r3, [r7, #16]
 8020814:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8020816:	2300      	movs	r3, #0
 8020818:	60fb      	str	r3, [r7, #12]
 802081a:	4b11      	ldr	r3, [pc, #68]	; (8020860 <HAL_UART_MspInit+0x88>)
 802081c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802081e:	4a10      	ldr	r2, [pc, #64]	; (8020860 <HAL_UART_MspInit+0x88>)
 8020820:	f043 0301 	orr.w	r3, r3, #1
 8020824:	6313      	str	r3, [r2, #48]	; 0x30
 8020826:	4b0e      	ldr	r3, [pc, #56]	; (8020860 <HAL_UART_MspInit+0x88>)
 8020828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 802082a:	f003 0301 	and.w	r3, r3, #1
 802082e:	60fb      	str	r3, [r7, #12]
 8020830:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8020832:	2303      	movs	r3, #3
 8020834:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8020836:	2302      	movs	r3, #2
 8020838:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 802083a:	2300      	movs	r3, #0
 802083c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802083e:	2303      	movs	r3, #3
 8020840:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8020842:	2308      	movs	r3, #8
 8020844:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8020846:	f107 0314 	add.w	r3, r7, #20
 802084a:	4619      	mov	r1, r3
 802084c:	4805      	ldr	r0, [pc, #20]	; (8020864 <HAL_UART_MspInit+0x8c>)
 802084e:	f000 f9fd 	bl	8020c4c <HAL_GPIO_Init>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8020852:	bf00      	nop
 8020854:	3728      	adds	r7, #40	; 0x28
 8020856:	46bd      	mov	sp, r7
 8020858:	bd80      	pop	{r7, pc}
 802085a:	bf00      	nop
 802085c:	40004c00 	.word	0x40004c00
 8020860:	40023800 	.word	0x40023800
 8020864:	40020000 	.word	0x40020000

08020868 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8020868:	b480      	push	{r7}
 802086a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 802086c:	e7fe      	b.n	802086c <NMI_Handler+0x4>

0802086e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 802086e:	b480      	push	{r7}
 8020870:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8020872:	e7fe      	b.n	8020872 <HardFault_Handler+0x4>

08020874 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8020874:	b480      	push	{r7}
 8020876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8020878:	e7fe      	b.n	8020878 <MemManage_Handler+0x4>

0802087a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 802087a:	b480      	push	{r7}
 802087c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 802087e:	e7fe      	b.n	802087e <BusFault_Handler+0x4>

08020880 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8020880:	b480      	push	{r7}
 8020882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8020884:	e7fe      	b.n	8020884 <UsageFault_Handler+0x4>

08020886 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8020886:	b480      	push	{r7}
 8020888:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 802088a:	bf00      	nop
 802088c:	46bd      	mov	sp, r7
 802088e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020892:	4770      	bx	lr

08020894 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8020894:	b480      	push	{r7}
 8020896:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8020898:	bf00      	nop
 802089a:	46bd      	mov	sp, r7
 802089c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80208a0:	4770      	bx	lr

080208a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80208a2:	b480      	push	{r7}
 80208a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80208a6:	bf00      	nop
 80208a8:	46bd      	mov	sp, r7
 80208aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80208ae:	4770      	bx	lr

080208b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80208b0:	b580      	push	{r7, lr}
 80208b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80208b4:	f000 f8c4 	bl	8020a40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80208b8:	bf00      	nop
 80208ba:	bd80      	pop	{r7, pc}

080208bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80208bc:	b480      	push	{r7}
 80208be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80208c0:	4b06      	ldr	r3, [pc, #24]	; (80208dc <SystemInit+0x20>)
 80208c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80208c6:	4a05      	ldr	r2, [pc, #20]	; (80208dc <SystemInit+0x20>)
 80208c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80208cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80208d0:	bf00      	nop
 80208d2:	46bd      	mov	sp, r7
 80208d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80208d8:	4770      	bx	lr
 80208da:	bf00      	nop
 80208dc:	e000ed00 	.word	0xe000ed00

080208e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80208e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8020918 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80208e4:	480d      	ldr	r0, [pc, #52]	; (802091c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80208e6:	490e      	ldr	r1, [pc, #56]	; (8020920 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80208e8:	4a0e      	ldr	r2, [pc, #56]	; (8020924 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80208ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80208ec:	e002      	b.n	80208f4 <LoopCopyDataInit>

080208ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80208ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80208f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80208f2:	3304      	adds	r3, #4

080208f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80208f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80208f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80208f8:	d3f9      	bcc.n	80208ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80208fa:	4a0b      	ldr	r2, [pc, #44]	; (8020928 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80208fc:	4c0b      	ldr	r4, [pc, #44]	; (802092c <LoopFillZerobss+0x26>)
  movs r3, #0
 80208fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8020900:	e001      	b.n	8020906 <LoopFillZerobss>

08020902 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8020902:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8020904:	3204      	adds	r2, #4

08020906 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8020906:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8020908:	d3fb      	bcc.n	8020902 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 802090a:	f7ff ffd7 	bl	80208bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 802090e:	f001 fd37 	bl	8022380 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8020912:	f7ff fde3 	bl	80204dc <main>
  bx  lr    
 8020916:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8020918:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 802091c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8020920:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8020924:	08022418 	.word	0x08022418
  ldr r2, =_sbss
 8020928:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 802092c:	200000c4 	.word	0x200000c4

08020930 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8020930:	e7fe      	b.n	8020930 <ADC_IRQHandler>
	...

08020934 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8020934:	b580      	push	{r7, lr}
 8020936:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8020938:	4b0e      	ldr	r3, [pc, #56]	; (8020974 <HAL_Init+0x40>)
 802093a:	681b      	ldr	r3, [r3, #0]
 802093c:	4a0d      	ldr	r2, [pc, #52]	; (8020974 <HAL_Init+0x40>)
 802093e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8020942:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8020944:	4b0b      	ldr	r3, [pc, #44]	; (8020974 <HAL_Init+0x40>)
 8020946:	681b      	ldr	r3, [r3, #0]
 8020948:	4a0a      	ldr	r2, [pc, #40]	; (8020974 <HAL_Init+0x40>)
 802094a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 802094e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8020950:	4b08      	ldr	r3, [pc, #32]	; (8020974 <HAL_Init+0x40>)
 8020952:	681b      	ldr	r3, [r3, #0]
 8020954:	4a07      	ldr	r2, [pc, #28]	; (8020974 <HAL_Init+0x40>)
 8020956:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 802095a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 802095c:	2003      	movs	r0, #3
 802095e:	f000 f941 	bl	8020be4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8020962:	200f      	movs	r0, #15
 8020964:	f000 f83c 	bl	80209e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8020968:	f7ff ff0e 	bl	8020788 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 802096c:	2300      	movs	r3, #0
}
 802096e:	4618      	mov	r0, r3
 8020970:	bd80      	pop	{r7, pc}
 8020972:	bf00      	nop
 8020974:	40023c00 	.word	0x40023c00

08020978 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8020978:	b580      	push	{r7, lr}
 802097a:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 802097c:	4b13      	ldr	r3, [pc, #76]	; (80209cc <HAL_DeInit+0x54>)
 802097e:	f04f 32ff 	mov.w	r2, #4294967295
 8020982:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8020984:	4b11      	ldr	r3, [pc, #68]	; (80209cc <HAL_DeInit+0x54>)
 8020986:	2200      	movs	r2, #0
 8020988:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 802098a:	4b10      	ldr	r3, [pc, #64]	; (80209cc <HAL_DeInit+0x54>)
 802098c:	f04f 32ff 	mov.w	r2, #4294967295
 8020990:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 8020992:	4b0e      	ldr	r3, [pc, #56]	; (80209cc <HAL_DeInit+0x54>)
 8020994:	2200      	movs	r2, #0
 8020996:	625a      	str	r2, [r3, #36]	; 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8020998:	4b0c      	ldr	r3, [pc, #48]	; (80209cc <HAL_DeInit+0x54>)
 802099a:	f04f 32ff 	mov.w	r2, #4294967295
 802099e:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 80209a0:	4b0a      	ldr	r3, [pc, #40]	; (80209cc <HAL_DeInit+0x54>)
 80209a2:	2200      	movs	r2, #0
 80209a4:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 80209a6:	4b09      	ldr	r3, [pc, #36]	; (80209cc <HAL_DeInit+0x54>)
 80209a8:	f04f 32ff 	mov.w	r2, #4294967295
 80209ac:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 80209ae:	4b07      	ldr	r3, [pc, #28]	; (80209cc <HAL_DeInit+0x54>)
 80209b0:	2200      	movs	r2, #0
 80209b2:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 80209b4:	4b05      	ldr	r3, [pc, #20]	; (80209cc <HAL_DeInit+0x54>)
 80209b6:	f04f 32ff 	mov.w	r2, #4294967295
 80209ba:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 80209bc:	4b03      	ldr	r3, [pc, #12]	; (80209cc <HAL_DeInit+0x54>)
 80209be:	2200      	movs	r2, #0
 80209c0:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 80209c2:	f000 f805 	bl	80209d0 <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 80209c6:	2300      	movs	r3, #0
}
 80209c8:	4618      	mov	r0, r3
 80209ca:	bd80      	pop	{r7, pc}
 80209cc:	40023800 	.word	0x40023800

080209d0 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 80209d0:	b480      	push	{r7}
 80209d2:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 80209d4:	bf00      	nop
 80209d6:	46bd      	mov	sp, r7
 80209d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80209dc:	4770      	bx	lr
	...

080209e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80209e0:	b580      	push	{r7, lr}
 80209e2:	b082      	sub	sp, #8
 80209e4:	af00      	add	r7, sp, #0
 80209e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80209e8:	4b12      	ldr	r3, [pc, #72]	; (8020a34 <HAL_InitTick+0x54>)
 80209ea:	681a      	ldr	r2, [r3, #0]
 80209ec:	4b12      	ldr	r3, [pc, #72]	; (8020a38 <HAL_InitTick+0x58>)
 80209ee:	781b      	ldrb	r3, [r3, #0]
 80209f0:	4619      	mov	r1, r3
 80209f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80209f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80209fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80209fe:	4618      	mov	r0, r3
 8020a00:	f000 f917 	bl	8020c32 <HAL_SYSTICK_Config>
 8020a04:	4603      	mov	r3, r0
 8020a06:	2b00      	cmp	r3, #0
 8020a08:	d001      	beq.n	8020a0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8020a0a:	2301      	movs	r3, #1
 8020a0c:	e00e      	b.n	8020a2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8020a0e:	687b      	ldr	r3, [r7, #4]
 8020a10:	2b0f      	cmp	r3, #15
 8020a12:	d80a      	bhi.n	8020a2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8020a14:	2200      	movs	r2, #0
 8020a16:	6879      	ldr	r1, [r7, #4]
 8020a18:	f04f 30ff 	mov.w	r0, #4294967295
 8020a1c:	f000 f8ed 	bl	8020bfa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8020a20:	4a06      	ldr	r2, [pc, #24]	; (8020a3c <HAL_InitTick+0x5c>)
 8020a22:	687b      	ldr	r3, [r7, #4]
 8020a24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8020a26:	2300      	movs	r3, #0
 8020a28:	e000      	b.n	8020a2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8020a2a:	2301      	movs	r3, #1
}
 8020a2c:	4618      	mov	r0, r3
 8020a2e:	3708      	adds	r7, #8
 8020a30:	46bd      	mov	sp, r7
 8020a32:	bd80      	pop	{r7, pc}
 8020a34:	20000050 	.word	0x20000050
 8020a38:	20000058 	.word	0x20000058
 8020a3c:	20000054 	.word	0x20000054

08020a40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8020a40:	b480      	push	{r7}
 8020a42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8020a44:	4b06      	ldr	r3, [pc, #24]	; (8020a60 <HAL_IncTick+0x20>)
 8020a46:	781b      	ldrb	r3, [r3, #0]
 8020a48:	461a      	mov	r2, r3
 8020a4a:	4b06      	ldr	r3, [pc, #24]	; (8020a64 <HAL_IncTick+0x24>)
 8020a4c:	681b      	ldr	r3, [r3, #0]
 8020a4e:	4413      	add	r3, r2
 8020a50:	4a04      	ldr	r2, [pc, #16]	; (8020a64 <HAL_IncTick+0x24>)
 8020a52:	6013      	str	r3, [r2, #0]
}
 8020a54:	bf00      	nop
 8020a56:	46bd      	mov	sp, r7
 8020a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020a5c:	4770      	bx	lr
 8020a5e:	bf00      	nop
 8020a60:	20000058 	.word	0x20000058
 8020a64:	200000c0 	.word	0x200000c0

08020a68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8020a68:	b480      	push	{r7}
 8020a6a:	af00      	add	r7, sp, #0
  return uwTick;
 8020a6c:	4b03      	ldr	r3, [pc, #12]	; (8020a7c <HAL_GetTick+0x14>)
 8020a6e:	681b      	ldr	r3, [r3, #0]
}
 8020a70:	4618      	mov	r0, r3
 8020a72:	46bd      	mov	sp, r7
 8020a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020a78:	4770      	bx	lr
 8020a7a:	bf00      	nop
 8020a7c:	200000c0 	.word	0x200000c0

08020a80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8020a80:	b480      	push	{r7}
 8020a82:	b085      	sub	sp, #20
 8020a84:	af00      	add	r7, sp, #0
 8020a86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8020a88:	687b      	ldr	r3, [r7, #4]
 8020a8a:	f003 0307 	and.w	r3, r3, #7
 8020a8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8020a90:	4b0c      	ldr	r3, [pc, #48]	; (8020ac4 <__NVIC_SetPriorityGrouping+0x44>)
 8020a92:	68db      	ldr	r3, [r3, #12]
 8020a94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8020a96:	68ba      	ldr	r2, [r7, #8]
 8020a98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8020a9c:	4013      	ands	r3, r2
 8020a9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8020aa0:	68fb      	ldr	r3, [r7, #12]
 8020aa2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8020aa4:	68bb      	ldr	r3, [r7, #8]
 8020aa6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8020aa8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8020aac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8020ab0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8020ab2:	4a04      	ldr	r2, [pc, #16]	; (8020ac4 <__NVIC_SetPriorityGrouping+0x44>)
 8020ab4:	68bb      	ldr	r3, [r7, #8]
 8020ab6:	60d3      	str	r3, [r2, #12]
}
 8020ab8:	bf00      	nop
 8020aba:	3714      	adds	r7, #20
 8020abc:	46bd      	mov	sp, r7
 8020abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020ac2:	4770      	bx	lr
 8020ac4:	e000ed00 	.word	0xe000ed00

08020ac8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8020ac8:	b480      	push	{r7}
 8020aca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8020acc:	4b04      	ldr	r3, [pc, #16]	; (8020ae0 <__NVIC_GetPriorityGrouping+0x18>)
 8020ace:	68db      	ldr	r3, [r3, #12]
 8020ad0:	0a1b      	lsrs	r3, r3, #8
 8020ad2:	f003 0307 	and.w	r3, r3, #7
}
 8020ad6:	4618      	mov	r0, r3
 8020ad8:	46bd      	mov	sp, r7
 8020ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020ade:	4770      	bx	lr
 8020ae0:	e000ed00 	.word	0xe000ed00

08020ae4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8020ae4:	b480      	push	{r7}
 8020ae6:	b083      	sub	sp, #12
 8020ae8:	af00      	add	r7, sp, #0
 8020aea:	4603      	mov	r3, r0
 8020aec:	6039      	str	r1, [r7, #0]
 8020aee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8020af0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8020af4:	2b00      	cmp	r3, #0
 8020af6:	db0a      	blt.n	8020b0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8020af8:	683b      	ldr	r3, [r7, #0]
 8020afa:	b2da      	uxtb	r2, r3
 8020afc:	490c      	ldr	r1, [pc, #48]	; (8020b30 <__NVIC_SetPriority+0x4c>)
 8020afe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8020b02:	0112      	lsls	r2, r2, #4
 8020b04:	b2d2      	uxtb	r2, r2
 8020b06:	440b      	add	r3, r1
 8020b08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8020b0c:	e00a      	b.n	8020b24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8020b0e:	683b      	ldr	r3, [r7, #0]
 8020b10:	b2da      	uxtb	r2, r3
 8020b12:	4908      	ldr	r1, [pc, #32]	; (8020b34 <__NVIC_SetPriority+0x50>)
 8020b14:	79fb      	ldrb	r3, [r7, #7]
 8020b16:	f003 030f 	and.w	r3, r3, #15
 8020b1a:	3b04      	subs	r3, #4
 8020b1c:	0112      	lsls	r2, r2, #4
 8020b1e:	b2d2      	uxtb	r2, r2
 8020b20:	440b      	add	r3, r1
 8020b22:	761a      	strb	r2, [r3, #24]
}
 8020b24:	bf00      	nop
 8020b26:	370c      	adds	r7, #12
 8020b28:	46bd      	mov	sp, r7
 8020b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020b2e:	4770      	bx	lr
 8020b30:	e000e100 	.word	0xe000e100
 8020b34:	e000ed00 	.word	0xe000ed00

08020b38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8020b38:	b480      	push	{r7}
 8020b3a:	b089      	sub	sp, #36	; 0x24
 8020b3c:	af00      	add	r7, sp, #0
 8020b3e:	60f8      	str	r0, [r7, #12]
 8020b40:	60b9      	str	r1, [r7, #8]
 8020b42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8020b44:	68fb      	ldr	r3, [r7, #12]
 8020b46:	f003 0307 	and.w	r3, r3, #7
 8020b4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8020b4c:	69fb      	ldr	r3, [r7, #28]
 8020b4e:	f1c3 0307 	rsb	r3, r3, #7
 8020b52:	2b04      	cmp	r3, #4
 8020b54:	bf28      	it	cs
 8020b56:	2304      	movcs	r3, #4
 8020b58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8020b5a:	69fb      	ldr	r3, [r7, #28]
 8020b5c:	3304      	adds	r3, #4
 8020b5e:	2b06      	cmp	r3, #6
 8020b60:	d902      	bls.n	8020b68 <NVIC_EncodePriority+0x30>
 8020b62:	69fb      	ldr	r3, [r7, #28]
 8020b64:	3b03      	subs	r3, #3
 8020b66:	e000      	b.n	8020b6a <NVIC_EncodePriority+0x32>
 8020b68:	2300      	movs	r3, #0
 8020b6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8020b6c:	f04f 32ff 	mov.w	r2, #4294967295
 8020b70:	69bb      	ldr	r3, [r7, #24]
 8020b72:	fa02 f303 	lsl.w	r3, r2, r3
 8020b76:	43da      	mvns	r2, r3
 8020b78:	68bb      	ldr	r3, [r7, #8]
 8020b7a:	401a      	ands	r2, r3
 8020b7c:	697b      	ldr	r3, [r7, #20]
 8020b7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8020b80:	f04f 31ff 	mov.w	r1, #4294967295
 8020b84:	697b      	ldr	r3, [r7, #20]
 8020b86:	fa01 f303 	lsl.w	r3, r1, r3
 8020b8a:	43d9      	mvns	r1, r3
 8020b8c:	687b      	ldr	r3, [r7, #4]
 8020b8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8020b90:	4313      	orrs	r3, r2
         );
}
 8020b92:	4618      	mov	r0, r3
 8020b94:	3724      	adds	r7, #36	; 0x24
 8020b96:	46bd      	mov	sp, r7
 8020b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020b9c:	4770      	bx	lr
	...

08020ba0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8020ba0:	b580      	push	{r7, lr}
 8020ba2:	b082      	sub	sp, #8
 8020ba4:	af00      	add	r7, sp, #0
 8020ba6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8020ba8:	687b      	ldr	r3, [r7, #4]
 8020baa:	3b01      	subs	r3, #1
 8020bac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8020bb0:	d301      	bcc.n	8020bb6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8020bb2:	2301      	movs	r3, #1
 8020bb4:	e00f      	b.n	8020bd6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8020bb6:	4a0a      	ldr	r2, [pc, #40]	; (8020be0 <SysTick_Config+0x40>)
 8020bb8:	687b      	ldr	r3, [r7, #4]
 8020bba:	3b01      	subs	r3, #1
 8020bbc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8020bbe:	210f      	movs	r1, #15
 8020bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8020bc4:	f7ff ff8e 	bl	8020ae4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8020bc8:	4b05      	ldr	r3, [pc, #20]	; (8020be0 <SysTick_Config+0x40>)
 8020bca:	2200      	movs	r2, #0
 8020bcc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8020bce:	4b04      	ldr	r3, [pc, #16]	; (8020be0 <SysTick_Config+0x40>)
 8020bd0:	2207      	movs	r2, #7
 8020bd2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8020bd4:	2300      	movs	r3, #0
}
 8020bd6:	4618      	mov	r0, r3
 8020bd8:	3708      	adds	r7, #8
 8020bda:	46bd      	mov	sp, r7
 8020bdc:	bd80      	pop	{r7, pc}
 8020bde:	bf00      	nop
 8020be0:	e000e010 	.word	0xe000e010

08020be4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8020be4:	b580      	push	{r7, lr}
 8020be6:	b082      	sub	sp, #8
 8020be8:	af00      	add	r7, sp, #0
 8020bea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8020bec:	6878      	ldr	r0, [r7, #4]
 8020bee:	f7ff ff47 	bl	8020a80 <__NVIC_SetPriorityGrouping>
}
 8020bf2:	bf00      	nop
 8020bf4:	3708      	adds	r7, #8
 8020bf6:	46bd      	mov	sp, r7
 8020bf8:	bd80      	pop	{r7, pc}

08020bfa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8020bfa:	b580      	push	{r7, lr}
 8020bfc:	b086      	sub	sp, #24
 8020bfe:	af00      	add	r7, sp, #0
 8020c00:	4603      	mov	r3, r0
 8020c02:	60b9      	str	r1, [r7, #8]
 8020c04:	607a      	str	r2, [r7, #4]
 8020c06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8020c08:	2300      	movs	r3, #0
 8020c0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8020c0c:	f7ff ff5c 	bl	8020ac8 <__NVIC_GetPriorityGrouping>
 8020c10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8020c12:	687a      	ldr	r2, [r7, #4]
 8020c14:	68b9      	ldr	r1, [r7, #8]
 8020c16:	6978      	ldr	r0, [r7, #20]
 8020c18:	f7ff ff8e 	bl	8020b38 <NVIC_EncodePriority>
 8020c1c:	4602      	mov	r2, r0
 8020c1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8020c22:	4611      	mov	r1, r2
 8020c24:	4618      	mov	r0, r3
 8020c26:	f7ff ff5d 	bl	8020ae4 <__NVIC_SetPriority>
}
 8020c2a:	bf00      	nop
 8020c2c:	3718      	adds	r7, #24
 8020c2e:	46bd      	mov	sp, r7
 8020c30:	bd80      	pop	{r7, pc}

08020c32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8020c32:	b580      	push	{r7, lr}
 8020c34:	b082      	sub	sp, #8
 8020c36:	af00      	add	r7, sp, #0
 8020c38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8020c3a:	6878      	ldr	r0, [r7, #4]
 8020c3c:	f7ff ffb0 	bl	8020ba0 <SysTick_Config>
 8020c40:	4603      	mov	r3, r0
}
 8020c42:	4618      	mov	r0, r3
 8020c44:	3708      	adds	r7, #8
 8020c46:	46bd      	mov	sp, r7
 8020c48:	bd80      	pop	{r7, pc}
	...

08020c4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8020c4c:	b480      	push	{r7}
 8020c4e:	b089      	sub	sp, #36	; 0x24
 8020c50:	af00      	add	r7, sp, #0
 8020c52:	6078      	str	r0, [r7, #4]
 8020c54:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8020c56:	2300      	movs	r3, #0
 8020c58:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8020c5a:	2300      	movs	r3, #0
 8020c5c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8020c5e:	2300      	movs	r3, #0
 8020c60:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8020c62:	2300      	movs	r3, #0
 8020c64:	61fb      	str	r3, [r7, #28]
 8020c66:	e16b      	b.n	8020f40 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8020c68:	2201      	movs	r2, #1
 8020c6a:	69fb      	ldr	r3, [r7, #28]
 8020c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8020c70:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8020c72:	683b      	ldr	r3, [r7, #0]
 8020c74:	681b      	ldr	r3, [r3, #0]
 8020c76:	697a      	ldr	r2, [r7, #20]
 8020c78:	4013      	ands	r3, r2
 8020c7a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8020c7c:	693a      	ldr	r2, [r7, #16]
 8020c7e:	697b      	ldr	r3, [r7, #20]
 8020c80:	429a      	cmp	r2, r3
 8020c82:	f040 815a 	bne.w	8020f3a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8020c86:	683b      	ldr	r3, [r7, #0]
 8020c88:	685b      	ldr	r3, [r3, #4]
 8020c8a:	f003 0303 	and.w	r3, r3, #3
 8020c8e:	2b01      	cmp	r3, #1
 8020c90:	d005      	beq.n	8020c9e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8020c92:	683b      	ldr	r3, [r7, #0]
 8020c94:	685b      	ldr	r3, [r3, #4]
 8020c96:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8020c9a:	2b02      	cmp	r3, #2
 8020c9c:	d130      	bne.n	8020d00 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8020c9e:	687b      	ldr	r3, [r7, #4]
 8020ca0:	689b      	ldr	r3, [r3, #8]
 8020ca2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8020ca4:	69fb      	ldr	r3, [r7, #28]
 8020ca6:	005b      	lsls	r3, r3, #1
 8020ca8:	2203      	movs	r2, #3
 8020caa:	fa02 f303 	lsl.w	r3, r2, r3
 8020cae:	43db      	mvns	r3, r3
 8020cb0:	69ba      	ldr	r2, [r7, #24]
 8020cb2:	4013      	ands	r3, r2
 8020cb4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8020cb6:	683b      	ldr	r3, [r7, #0]
 8020cb8:	68da      	ldr	r2, [r3, #12]
 8020cba:	69fb      	ldr	r3, [r7, #28]
 8020cbc:	005b      	lsls	r3, r3, #1
 8020cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8020cc2:	69ba      	ldr	r2, [r7, #24]
 8020cc4:	4313      	orrs	r3, r2
 8020cc6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8020cc8:	687b      	ldr	r3, [r7, #4]
 8020cca:	69ba      	ldr	r2, [r7, #24]
 8020ccc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8020cce:	687b      	ldr	r3, [r7, #4]
 8020cd0:	685b      	ldr	r3, [r3, #4]
 8020cd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8020cd4:	2201      	movs	r2, #1
 8020cd6:	69fb      	ldr	r3, [r7, #28]
 8020cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8020cdc:	43db      	mvns	r3, r3
 8020cde:	69ba      	ldr	r2, [r7, #24]
 8020ce0:	4013      	ands	r3, r2
 8020ce2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8020ce4:	683b      	ldr	r3, [r7, #0]
 8020ce6:	685b      	ldr	r3, [r3, #4]
 8020ce8:	091b      	lsrs	r3, r3, #4
 8020cea:	f003 0201 	and.w	r2, r3, #1
 8020cee:	69fb      	ldr	r3, [r7, #28]
 8020cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8020cf4:	69ba      	ldr	r2, [r7, #24]
 8020cf6:	4313      	orrs	r3, r2
 8020cf8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8020cfa:	687b      	ldr	r3, [r7, #4]
 8020cfc:	69ba      	ldr	r2, [r7, #24]
 8020cfe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8020d00:	683b      	ldr	r3, [r7, #0]
 8020d02:	685b      	ldr	r3, [r3, #4]
 8020d04:	f003 0303 	and.w	r3, r3, #3
 8020d08:	2b03      	cmp	r3, #3
 8020d0a:	d017      	beq.n	8020d3c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8020d0c:	687b      	ldr	r3, [r7, #4]
 8020d0e:	68db      	ldr	r3, [r3, #12]
 8020d10:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8020d12:	69fb      	ldr	r3, [r7, #28]
 8020d14:	005b      	lsls	r3, r3, #1
 8020d16:	2203      	movs	r2, #3
 8020d18:	fa02 f303 	lsl.w	r3, r2, r3
 8020d1c:	43db      	mvns	r3, r3
 8020d1e:	69ba      	ldr	r2, [r7, #24]
 8020d20:	4013      	ands	r3, r2
 8020d22:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8020d24:	683b      	ldr	r3, [r7, #0]
 8020d26:	689a      	ldr	r2, [r3, #8]
 8020d28:	69fb      	ldr	r3, [r7, #28]
 8020d2a:	005b      	lsls	r3, r3, #1
 8020d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8020d30:	69ba      	ldr	r2, [r7, #24]
 8020d32:	4313      	orrs	r3, r2
 8020d34:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8020d36:	687b      	ldr	r3, [r7, #4]
 8020d38:	69ba      	ldr	r2, [r7, #24]
 8020d3a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8020d3c:	683b      	ldr	r3, [r7, #0]
 8020d3e:	685b      	ldr	r3, [r3, #4]
 8020d40:	f003 0303 	and.w	r3, r3, #3
 8020d44:	2b02      	cmp	r3, #2
 8020d46:	d123      	bne.n	8020d90 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8020d48:	69fb      	ldr	r3, [r7, #28]
 8020d4a:	08da      	lsrs	r2, r3, #3
 8020d4c:	687b      	ldr	r3, [r7, #4]
 8020d4e:	3208      	adds	r2, #8
 8020d50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8020d54:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8020d56:	69fb      	ldr	r3, [r7, #28]
 8020d58:	f003 0307 	and.w	r3, r3, #7
 8020d5c:	009b      	lsls	r3, r3, #2
 8020d5e:	220f      	movs	r2, #15
 8020d60:	fa02 f303 	lsl.w	r3, r2, r3
 8020d64:	43db      	mvns	r3, r3
 8020d66:	69ba      	ldr	r2, [r7, #24]
 8020d68:	4013      	ands	r3, r2
 8020d6a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8020d6c:	683b      	ldr	r3, [r7, #0]
 8020d6e:	691a      	ldr	r2, [r3, #16]
 8020d70:	69fb      	ldr	r3, [r7, #28]
 8020d72:	f003 0307 	and.w	r3, r3, #7
 8020d76:	009b      	lsls	r3, r3, #2
 8020d78:	fa02 f303 	lsl.w	r3, r2, r3
 8020d7c:	69ba      	ldr	r2, [r7, #24]
 8020d7e:	4313      	orrs	r3, r2
 8020d80:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8020d82:	69fb      	ldr	r3, [r7, #28]
 8020d84:	08da      	lsrs	r2, r3, #3
 8020d86:	687b      	ldr	r3, [r7, #4]
 8020d88:	3208      	adds	r2, #8
 8020d8a:	69b9      	ldr	r1, [r7, #24]
 8020d8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8020d90:	687b      	ldr	r3, [r7, #4]
 8020d92:	681b      	ldr	r3, [r3, #0]
 8020d94:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8020d96:	69fb      	ldr	r3, [r7, #28]
 8020d98:	005b      	lsls	r3, r3, #1
 8020d9a:	2203      	movs	r2, #3
 8020d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8020da0:	43db      	mvns	r3, r3
 8020da2:	69ba      	ldr	r2, [r7, #24]
 8020da4:	4013      	ands	r3, r2
 8020da6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8020da8:	683b      	ldr	r3, [r7, #0]
 8020daa:	685b      	ldr	r3, [r3, #4]
 8020dac:	f003 0203 	and.w	r2, r3, #3
 8020db0:	69fb      	ldr	r3, [r7, #28]
 8020db2:	005b      	lsls	r3, r3, #1
 8020db4:	fa02 f303 	lsl.w	r3, r2, r3
 8020db8:	69ba      	ldr	r2, [r7, #24]
 8020dba:	4313      	orrs	r3, r2
 8020dbc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8020dbe:	687b      	ldr	r3, [r7, #4]
 8020dc0:	69ba      	ldr	r2, [r7, #24]
 8020dc2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8020dc4:	683b      	ldr	r3, [r7, #0]
 8020dc6:	685b      	ldr	r3, [r3, #4]
 8020dc8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8020dcc:	2b00      	cmp	r3, #0
 8020dce:	f000 80b4 	beq.w	8020f3a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8020dd2:	2300      	movs	r3, #0
 8020dd4:	60fb      	str	r3, [r7, #12]
 8020dd6:	4b60      	ldr	r3, [pc, #384]	; (8020f58 <HAL_GPIO_Init+0x30c>)
 8020dd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8020dda:	4a5f      	ldr	r2, [pc, #380]	; (8020f58 <HAL_GPIO_Init+0x30c>)
 8020ddc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8020de0:	6453      	str	r3, [r2, #68]	; 0x44
 8020de2:	4b5d      	ldr	r3, [pc, #372]	; (8020f58 <HAL_GPIO_Init+0x30c>)
 8020de4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8020de6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8020dea:	60fb      	str	r3, [r7, #12]
 8020dec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8020dee:	4a5b      	ldr	r2, [pc, #364]	; (8020f5c <HAL_GPIO_Init+0x310>)
 8020df0:	69fb      	ldr	r3, [r7, #28]
 8020df2:	089b      	lsrs	r3, r3, #2
 8020df4:	3302      	adds	r3, #2
 8020df6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8020dfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8020dfc:	69fb      	ldr	r3, [r7, #28]
 8020dfe:	f003 0303 	and.w	r3, r3, #3
 8020e02:	009b      	lsls	r3, r3, #2
 8020e04:	220f      	movs	r2, #15
 8020e06:	fa02 f303 	lsl.w	r3, r2, r3
 8020e0a:	43db      	mvns	r3, r3
 8020e0c:	69ba      	ldr	r2, [r7, #24]
 8020e0e:	4013      	ands	r3, r2
 8020e10:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8020e12:	687b      	ldr	r3, [r7, #4]
 8020e14:	4a52      	ldr	r2, [pc, #328]	; (8020f60 <HAL_GPIO_Init+0x314>)
 8020e16:	4293      	cmp	r3, r2
 8020e18:	d02b      	beq.n	8020e72 <HAL_GPIO_Init+0x226>
 8020e1a:	687b      	ldr	r3, [r7, #4]
 8020e1c:	4a51      	ldr	r2, [pc, #324]	; (8020f64 <HAL_GPIO_Init+0x318>)
 8020e1e:	4293      	cmp	r3, r2
 8020e20:	d025      	beq.n	8020e6e <HAL_GPIO_Init+0x222>
 8020e22:	687b      	ldr	r3, [r7, #4]
 8020e24:	4a50      	ldr	r2, [pc, #320]	; (8020f68 <HAL_GPIO_Init+0x31c>)
 8020e26:	4293      	cmp	r3, r2
 8020e28:	d01f      	beq.n	8020e6a <HAL_GPIO_Init+0x21e>
 8020e2a:	687b      	ldr	r3, [r7, #4]
 8020e2c:	4a4f      	ldr	r2, [pc, #316]	; (8020f6c <HAL_GPIO_Init+0x320>)
 8020e2e:	4293      	cmp	r3, r2
 8020e30:	d019      	beq.n	8020e66 <HAL_GPIO_Init+0x21a>
 8020e32:	687b      	ldr	r3, [r7, #4]
 8020e34:	4a4e      	ldr	r2, [pc, #312]	; (8020f70 <HAL_GPIO_Init+0x324>)
 8020e36:	4293      	cmp	r3, r2
 8020e38:	d013      	beq.n	8020e62 <HAL_GPIO_Init+0x216>
 8020e3a:	687b      	ldr	r3, [r7, #4]
 8020e3c:	4a4d      	ldr	r2, [pc, #308]	; (8020f74 <HAL_GPIO_Init+0x328>)
 8020e3e:	4293      	cmp	r3, r2
 8020e40:	d00d      	beq.n	8020e5e <HAL_GPIO_Init+0x212>
 8020e42:	687b      	ldr	r3, [r7, #4]
 8020e44:	4a4c      	ldr	r2, [pc, #304]	; (8020f78 <HAL_GPIO_Init+0x32c>)
 8020e46:	4293      	cmp	r3, r2
 8020e48:	d007      	beq.n	8020e5a <HAL_GPIO_Init+0x20e>
 8020e4a:	687b      	ldr	r3, [r7, #4]
 8020e4c:	4a4b      	ldr	r2, [pc, #300]	; (8020f7c <HAL_GPIO_Init+0x330>)
 8020e4e:	4293      	cmp	r3, r2
 8020e50:	d101      	bne.n	8020e56 <HAL_GPIO_Init+0x20a>
 8020e52:	2307      	movs	r3, #7
 8020e54:	e00e      	b.n	8020e74 <HAL_GPIO_Init+0x228>
 8020e56:	2308      	movs	r3, #8
 8020e58:	e00c      	b.n	8020e74 <HAL_GPIO_Init+0x228>
 8020e5a:	2306      	movs	r3, #6
 8020e5c:	e00a      	b.n	8020e74 <HAL_GPIO_Init+0x228>
 8020e5e:	2305      	movs	r3, #5
 8020e60:	e008      	b.n	8020e74 <HAL_GPIO_Init+0x228>
 8020e62:	2304      	movs	r3, #4
 8020e64:	e006      	b.n	8020e74 <HAL_GPIO_Init+0x228>
 8020e66:	2303      	movs	r3, #3
 8020e68:	e004      	b.n	8020e74 <HAL_GPIO_Init+0x228>
 8020e6a:	2302      	movs	r3, #2
 8020e6c:	e002      	b.n	8020e74 <HAL_GPIO_Init+0x228>
 8020e6e:	2301      	movs	r3, #1
 8020e70:	e000      	b.n	8020e74 <HAL_GPIO_Init+0x228>
 8020e72:	2300      	movs	r3, #0
 8020e74:	69fa      	ldr	r2, [r7, #28]
 8020e76:	f002 0203 	and.w	r2, r2, #3
 8020e7a:	0092      	lsls	r2, r2, #2
 8020e7c:	4093      	lsls	r3, r2
 8020e7e:	69ba      	ldr	r2, [r7, #24]
 8020e80:	4313      	orrs	r3, r2
 8020e82:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8020e84:	4935      	ldr	r1, [pc, #212]	; (8020f5c <HAL_GPIO_Init+0x310>)
 8020e86:	69fb      	ldr	r3, [r7, #28]
 8020e88:	089b      	lsrs	r3, r3, #2
 8020e8a:	3302      	adds	r3, #2
 8020e8c:	69ba      	ldr	r2, [r7, #24]
 8020e8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8020e92:	4b3b      	ldr	r3, [pc, #236]	; (8020f80 <HAL_GPIO_Init+0x334>)
 8020e94:	689b      	ldr	r3, [r3, #8]
 8020e96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8020e98:	693b      	ldr	r3, [r7, #16]
 8020e9a:	43db      	mvns	r3, r3
 8020e9c:	69ba      	ldr	r2, [r7, #24]
 8020e9e:	4013      	ands	r3, r2
 8020ea0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8020ea2:	683b      	ldr	r3, [r7, #0]
 8020ea4:	685b      	ldr	r3, [r3, #4]
 8020ea6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8020eaa:	2b00      	cmp	r3, #0
 8020eac:	d003      	beq.n	8020eb6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8020eae:	69ba      	ldr	r2, [r7, #24]
 8020eb0:	693b      	ldr	r3, [r7, #16]
 8020eb2:	4313      	orrs	r3, r2
 8020eb4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8020eb6:	4a32      	ldr	r2, [pc, #200]	; (8020f80 <HAL_GPIO_Init+0x334>)
 8020eb8:	69bb      	ldr	r3, [r7, #24]
 8020eba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8020ebc:	4b30      	ldr	r3, [pc, #192]	; (8020f80 <HAL_GPIO_Init+0x334>)
 8020ebe:	68db      	ldr	r3, [r3, #12]
 8020ec0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8020ec2:	693b      	ldr	r3, [r7, #16]
 8020ec4:	43db      	mvns	r3, r3
 8020ec6:	69ba      	ldr	r2, [r7, #24]
 8020ec8:	4013      	ands	r3, r2
 8020eca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8020ecc:	683b      	ldr	r3, [r7, #0]
 8020ece:	685b      	ldr	r3, [r3, #4]
 8020ed0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8020ed4:	2b00      	cmp	r3, #0
 8020ed6:	d003      	beq.n	8020ee0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8020ed8:	69ba      	ldr	r2, [r7, #24]
 8020eda:	693b      	ldr	r3, [r7, #16]
 8020edc:	4313      	orrs	r3, r2
 8020ede:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8020ee0:	4a27      	ldr	r2, [pc, #156]	; (8020f80 <HAL_GPIO_Init+0x334>)
 8020ee2:	69bb      	ldr	r3, [r7, #24]
 8020ee4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8020ee6:	4b26      	ldr	r3, [pc, #152]	; (8020f80 <HAL_GPIO_Init+0x334>)
 8020ee8:	685b      	ldr	r3, [r3, #4]
 8020eea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8020eec:	693b      	ldr	r3, [r7, #16]
 8020eee:	43db      	mvns	r3, r3
 8020ef0:	69ba      	ldr	r2, [r7, #24]
 8020ef2:	4013      	ands	r3, r2
 8020ef4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8020ef6:	683b      	ldr	r3, [r7, #0]
 8020ef8:	685b      	ldr	r3, [r3, #4]
 8020efa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8020efe:	2b00      	cmp	r3, #0
 8020f00:	d003      	beq.n	8020f0a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8020f02:	69ba      	ldr	r2, [r7, #24]
 8020f04:	693b      	ldr	r3, [r7, #16]
 8020f06:	4313      	orrs	r3, r2
 8020f08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8020f0a:	4a1d      	ldr	r2, [pc, #116]	; (8020f80 <HAL_GPIO_Init+0x334>)
 8020f0c:	69bb      	ldr	r3, [r7, #24]
 8020f0e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8020f10:	4b1b      	ldr	r3, [pc, #108]	; (8020f80 <HAL_GPIO_Init+0x334>)
 8020f12:	681b      	ldr	r3, [r3, #0]
 8020f14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8020f16:	693b      	ldr	r3, [r7, #16]
 8020f18:	43db      	mvns	r3, r3
 8020f1a:	69ba      	ldr	r2, [r7, #24]
 8020f1c:	4013      	ands	r3, r2
 8020f1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8020f20:	683b      	ldr	r3, [r7, #0]
 8020f22:	685b      	ldr	r3, [r3, #4]
 8020f24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8020f28:	2b00      	cmp	r3, #0
 8020f2a:	d003      	beq.n	8020f34 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8020f2c:	69ba      	ldr	r2, [r7, #24]
 8020f2e:	693b      	ldr	r3, [r7, #16]
 8020f30:	4313      	orrs	r3, r2
 8020f32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8020f34:	4a12      	ldr	r2, [pc, #72]	; (8020f80 <HAL_GPIO_Init+0x334>)
 8020f36:	69bb      	ldr	r3, [r7, #24]
 8020f38:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8020f3a:	69fb      	ldr	r3, [r7, #28]
 8020f3c:	3301      	adds	r3, #1
 8020f3e:	61fb      	str	r3, [r7, #28]
 8020f40:	69fb      	ldr	r3, [r7, #28]
 8020f42:	2b0f      	cmp	r3, #15
 8020f44:	f67f ae90 	bls.w	8020c68 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8020f48:	bf00      	nop
 8020f4a:	bf00      	nop
 8020f4c:	3724      	adds	r7, #36	; 0x24
 8020f4e:	46bd      	mov	sp, r7
 8020f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020f54:	4770      	bx	lr
 8020f56:	bf00      	nop
 8020f58:	40023800 	.word	0x40023800
 8020f5c:	40013800 	.word	0x40013800
 8020f60:	40020000 	.word	0x40020000
 8020f64:	40020400 	.word	0x40020400
 8020f68:	40020800 	.word	0x40020800
 8020f6c:	40020c00 	.word	0x40020c00
 8020f70:	40021000 	.word	0x40021000
 8020f74:	40021400 	.word	0x40021400
 8020f78:	40021800 	.word	0x40021800
 8020f7c:	40021c00 	.word	0x40021c00
 8020f80:	40013c00 	.word	0x40013c00

08020f84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8020f84:	b480      	push	{r7}
 8020f86:	b083      	sub	sp, #12
 8020f88:	af00      	add	r7, sp, #0
 8020f8a:	6078      	str	r0, [r7, #4]
 8020f8c:	460b      	mov	r3, r1
 8020f8e:	807b      	strh	r3, [r7, #2]
 8020f90:	4613      	mov	r3, r2
 8020f92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8020f94:	787b      	ldrb	r3, [r7, #1]
 8020f96:	2b00      	cmp	r3, #0
 8020f98:	d003      	beq.n	8020fa2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8020f9a:	887a      	ldrh	r2, [r7, #2]
 8020f9c:	687b      	ldr	r3, [r7, #4]
 8020f9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8020fa0:	e003      	b.n	8020faa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8020fa2:	887b      	ldrh	r3, [r7, #2]
 8020fa4:	041a      	lsls	r2, r3, #16
 8020fa6:	687b      	ldr	r3, [r7, #4]
 8020fa8:	619a      	str	r2, [r3, #24]
}
 8020faa:	bf00      	nop
 8020fac:	370c      	adds	r7, #12
 8020fae:	46bd      	mov	sp, r7
 8020fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020fb4:	4770      	bx	lr

08020fb6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8020fb6:	b480      	push	{r7}
 8020fb8:	b085      	sub	sp, #20
 8020fba:	af00      	add	r7, sp, #0
 8020fbc:	6078      	str	r0, [r7, #4]
 8020fbe:	460b      	mov	r3, r1
 8020fc0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8020fc2:	687b      	ldr	r3, [r7, #4]
 8020fc4:	695b      	ldr	r3, [r3, #20]
 8020fc6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8020fc8:	887a      	ldrh	r2, [r7, #2]
 8020fca:	68fb      	ldr	r3, [r7, #12]
 8020fcc:	4013      	ands	r3, r2
 8020fce:	041a      	lsls	r2, r3, #16
 8020fd0:	68fb      	ldr	r3, [r7, #12]
 8020fd2:	43d9      	mvns	r1, r3
 8020fd4:	887b      	ldrh	r3, [r7, #2]
 8020fd6:	400b      	ands	r3, r1
 8020fd8:	431a      	orrs	r2, r3
 8020fda:	687b      	ldr	r3, [r7, #4]
 8020fdc:	619a      	str	r2, [r3, #24]
}
 8020fde:	bf00      	nop
 8020fe0:	3714      	adds	r7, #20
 8020fe2:	46bd      	mov	sp, r7
 8020fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020fe8:	4770      	bx	lr
	...

08020fec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8020fec:	b580      	push	{r7, lr}
 8020fee:	b086      	sub	sp, #24
 8020ff0:	af00      	add	r7, sp, #0
 8020ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8020ff4:	687b      	ldr	r3, [r7, #4]
 8020ff6:	2b00      	cmp	r3, #0
 8020ff8:	d101      	bne.n	8020ffe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8020ffa:	2301      	movs	r3, #1
 8020ffc:	e267      	b.n	80214ce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8020ffe:	687b      	ldr	r3, [r7, #4]
 8021000:	681b      	ldr	r3, [r3, #0]
 8021002:	f003 0301 	and.w	r3, r3, #1
 8021006:	2b00      	cmp	r3, #0
 8021008:	d075      	beq.n	80210f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 802100a:	4b88      	ldr	r3, [pc, #544]	; (802122c <HAL_RCC_OscConfig+0x240>)
 802100c:	689b      	ldr	r3, [r3, #8]
 802100e:	f003 030c 	and.w	r3, r3, #12
 8021012:	2b04      	cmp	r3, #4
 8021014:	d00c      	beq.n	8021030 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8021016:	4b85      	ldr	r3, [pc, #532]	; (802122c <HAL_RCC_OscConfig+0x240>)
 8021018:	689b      	ldr	r3, [r3, #8]
 802101a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 802101e:	2b08      	cmp	r3, #8
 8021020:	d112      	bne.n	8021048 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8021022:	4b82      	ldr	r3, [pc, #520]	; (802122c <HAL_RCC_OscConfig+0x240>)
 8021024:	685b      	ldr	r3, [r3, #4]
 8021026:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 802102a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 802102e:	d10b      	bne.n	8021048 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8021030:	4b7e      	ldr	r3, [pc, #504]	; (802122c <HAL_RCC_OscConfig+0x240>)
 8021032:	681b      	ldr	r3, [r3, #0]
 8021034:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8021038:	2b00      	cmp	r3, #0
 802103a:	d05b      	beq.n	80210f4 <HAL_RCC_OscConfig+0x108>
 802103c:	687b      	ldr	r3, [r7, #4]
 802103e:	685b      	ldr	r3, [r3, #4]
 8021040:	2b00      	cmp	r3, #0
 8021042:	d157      	bne.n	80210f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8021044:	2301      	movs	r3, #1
 8021046:	e242      	b.n	80214ce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8021048:	687b      	ldr	r3, [r7, #4]
 802104a:	685b      	ldr	r3, [r3, #4]
 802104c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8021050:	d106      	bne.n	8021060 <HAL_RCC_OscConfig+0x74>
 8021052:	4b76      	ldr	r3, [pc, #472]	; (802122c <HAL_RCC_OscConfig+0x240>)
 8021054:	681b      	ldr	r3, [r3, #0]
 8021056:	4a75      	ldr	r2, [pc, #468]	; (802122c <HAL_RCC_OscConfig+0x240>)
 8021058:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 802105c:	6013      	str	r3, [r2, #0]
 802105e:	e01d      	b.n	802109c <HAL_RCC_OscConfig+0xb0>
 8021060:	687b      	ldr	r3, [r7, #4]
 8021062:	685b      	ldr	r3, [r3, #4]
 8021064:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8021068:	d10c      	bne.n	8021084 <HAL_RCC_OscConfig+0x98>
 802106a:	4b70      	ldr	r3, [pc, #448]	; (802122c <HAL_RCC_OscConfig+0x240>)
 802106c:	681b      	ldr	r3, [r3, #0]
 802106e:	4a6f      	ldr	r2, [pc, #444]	; (802122c <HAL_RCC_OscConfig+0x240>)
 8021070:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8021074:	6013      	str	r3, [r2, #0]
 8021076:	4b6d      	ldr	r3, [pc, #436]	; (802122c <HAL_RCC_OscConfig+0x240>)
 8021078:	681b      	ldr	r3, [r3, #0]
 802107a:	4a6c      	ldr	r2, [pc, #432]	; (802122c <HAL_RCC_OscConfig+0x240>)
 802107c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8021080:	6013      	str	r3, [r2, #0]
 8021082:	e00b      	b.n	802109c <HAL_RCC_OscConfig+0xb0>
 8021084:	4b69      	ldr	r3, [pc, #420]	; (802122c <HAL_RCC_OscConfig+0x240>)
 8021086:	681b      	ldr	r3, [r3, #0]
 8021088:	4a68      	ldr	r2, [pc, #416]	; (802122c <HAL_RCC_OscConfig+0x240>)
 802108a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 802108e:	6013      	str	r3, [r2, #0]
 8021090:	4b66      	ldr	r3, [pc, #408]	; (802122c <HAL_RCC_OscConfig+0x240>)
 8021092:	681b      	ldr	r3, [r3, #0]
 8021094:	4a65      	ldr	r2, [pc, #404]	; (802122c <HAL_RCC_OscConfig+0x240>)
 8021096:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 802109a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 802109c:	687b      	ldr	r3, [r7, #4]
 802109e:	685b      	ldr	r3, [r3, #4]
 80210a0:	2b00      	cmp	r3, #0
 80210a2:	d013      	beq.n	80210cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80210a4:	f7ff fce0 	bl	8020a68 <HAL_GetTick>
 80210a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80210aa:	e008      	b.n	80210be <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80210ac:	f7ff fcdc 	bl	8020a68 <HAL_GetTick>
 80210b0:	4602      	mov	r2, r0
 80210b2:	693b      	ldr	r3, [r7, #16]
 80210b4:	1ad3      	subs	r3, r2, r3
 80210b6:	2b64      	cmp	r3, #100	; 0x64
 80210b8:	d901      	bls.n	80210be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80210ba:	2303      	movs	r3, #3
 80210bc:	e207      	b.n	80214ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80210be:	4b5b      	ldr	r3, [pc, #364]	; (802122c <HAL_RCC_OscConfig+0x240>)
 80210c0:	681b      	ldr	r3, [r3, #0]
 80210c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80210c6:	2b00      	cmp	r3, #0
 80210c8:	d0f0      	beq.n	80210ac <HAL_RCC_OscConfig+0xc0>
 80210ca:	e014      	b.n	80210f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80210cc:	f7ff fccc 	bl	8020a68 <HAL_GetTick>
 80210d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80210d2:	e008      	b.n	80210e6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80210d4:	f7ff fcc8 	bl	8020a68 <HAL_GetTick>
 80210d8:	4602      	mov	r2, r0
 80210da:	693b      	ldr	r3, [r7, #16]
 80210dc:	1ad3      	subs	r3, r2, r3
 80210de:	2b64      	cmp	r3, #100	; 0x64
 80210e0:	d901      	bls.n	80210e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80210e2:	2303      	movs	r3, #3
 80210e4:	e1f3      	b.n	80214ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80210e6:	4b51      	ldr	r3, [pc, #324]	; (802122c <HAL_RCC_OscConfig+0x240>)
 80210e8:	681b      	ldr	r3, [r3, #0]
 80210ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80210ee:	2b00      	cmp	r3, #0
 80210f0:	d1f0      	bne.n	80210d4 <HAL_RCC_OscConfig+0xe8>
 80210f2:	e000      	b.n	80210f6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80210f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80210f6:	687b      	ldr	r3, [r7, #4]
 80210f8:	681b      	ldr	r3, [r3, #0]
 80210fa:	f003 0302 	and.w	r3, r3, #2
 80210fe:	2b00      	cmp	r3, #0
 8021100:	d063      	beq.n	80211ca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8021102:	4b4a      	ldr	r3, [pc, #296]	; (802122c <HAL_RCC_OscConfig+0x240>)
 8021104:	689b      	ldr	r3, [r3, #8]
 8021106:	f003 030c 	and.w	r3, r3, #12
 802110a:	2b00      	cmp	r3, #0
 802110c:	d00b      	beq.n	8021126 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 802110e:	4b47      	ldr	r3, [pc, #284]	; (802122c <HAL_RCC_OscConfig+0x240>)
 8021110:	689b      	ldr	r3, [r3, #8]
 8021112:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8021116:	2b08      	cmp	r3, #8
 8021118:	d11c      	bne.n	8021154 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 802111a:	4b44      	ldr	r3, [pc, #272]	; (802122c <HAL_RCC_OscConfig+0x240>)
 802111c:	685b      	ldr	r3, [r3, #4]
 802111e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8021122:	2b00      	cmp	r3, #0
 8021124:	d116      	bne.n	8021154 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8021126:	4b41      	ldr	r3, [pc, #260]	; (802122c <HAL_RCC_OscConfig+0x240>)
 8021128:	681b      	ldr	r3, [r3, #0]
 802112a:	f003 0302 	and.w	r3, r3, #2
 802112e:	2b00      	cmp	r3, #0
 8021130:	d005      	beq.n	802113e <HAL_RCC_OscConfig+0x152>
 8021132:	687b      	ldr	r3, [r7, #4]
 8021134:	68db      	ldr	r3, [r3, #12]
 8021136:	2b01      	cmp	r3, #1
 8021138:	d001      	beq.n	802113e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 802113a:	2301      	movs	r3, #1
 802113c:	e1c7      	b.n	80214ce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 802113e:	4b3b      	ldr	r3, [pc, #236]	; (802122c <HAL_RCC_OscConfig+0x240>)
 8021140:	681b      	ldr	r3, [r3, #0]
 8021142:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8021146:	687b      	ldr	r3, [r7, #4]
 8021148:	691b      	ldr	r3, [r3, #16]
 802114a:	00db      	lsls	r3, r3, #3
 802114c:	4937      	ldr	r1, [pc, #220]	; (802122c <HAL_RCC_OscConfig+0x240>)
 802114e:	4313      	orrs	r3, r2
 8021150:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8021152:	e03a      	b.n	80211ca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8021154:	687b      	ldr	r3, [r7, #4]
 8021156:	68db      	ldr	r3, [r3, #12]
 8021158:	2b00      	cmp	r3, #0
 802115a:	d020      	beq.n	802119e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 802115c:	4b34      	ldr	r3, [pc, #208]	; (8021230 <HAL_RCC_OscConfig+0x244>)
 802115e:	2201      	movs	r2, #1
 8021160:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8021162:	f7ff fc81 	bl	8020a68 <HAL_GetTick>
 8021166:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8021168:	e008      	b.n	802117c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 802116a:	f7ff fc7d 	bl	8020a68 <HAL_GetTick>
 802116e:	4602      	mov	r2, r0
 8021170:	693b      	ldr	r3, [r7, #16]
 8021172:	1ad3      	subs	r3, r2, r3
 8021174:	2b02      	cmp	r3, #2
 8021176:	d901      	bls.n	802117c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8021178:	2303      	movs	r3, #3
 802117a:	e1a8      	b.n	80214ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 802117c:	4b2b      	ldr	r3, [pc, #172]	; (802122c <HAL_RCC_OscConfig+0x240>)
 802117e:	681b      	ldr	r3, [r3, #0]
 8021180:	f003 0302 	and.w	r3, r3, #2
 8021184:	2b00      	cmp	r3, #0
 8021186:	d0f0      	beq.n	802116a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8021188:	4b28      	ldr	r3, [pc, #160]	; (802122c <HAL_RCC_OscConfig+0x240>)
 802118a:	681b      	ldr	r3, [r3, #0]
 802118c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8021190:	687b      	ldr	r3, [r7, #4]
 8021192:	691b      	ldr	r3, [r3, #16]
 8021194:	00db      	lsls	r3, r3, #3
 8021196:	4925      	ldr	r1, [pc, #148]	; (802122c <HAL_RCC_OscConfig+0x240>)
 8021198:	4313      	orrs	r3, r2
 802119a:	600b      	str	r3, [r1, #0]
 802119c:	e015      	b.n	80211ca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 802119e:	4b24      	ldr	r3, [pc, #144]	; (8021230 <HAL_RCC_OscConfig+0x244>)
 80211a0:	2200      	movs	r2, #0
 80211a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80211a4:	f7ff fc60 	bl	8020a68 <HAL_GetTick>
 80211a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80211aa:	e008      	b.n	80211be <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80211ac:	f7ff fc5c 	bl	8020a68 <HAL_GetTick>
 80211b0:	4602      	mov	r2, r0
 80211b2:	693b      	ldr	r3, [r7, #16]
 80211b4:	1ad3      	subs	r3, r2, r3
 80211b6:	2b02      	cmp	r3, #2
 80211b8:	d901      	bls.n	80211be <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80211ba:	2303      	movs	r3, #3
 80211bc:	e187      	b.n	80214ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80211be:	4b1b      	ldr	r3, [pc, #108]	; (802122c <HAL_RCC_OscConfig+0x240>)
 80211c0:	681b      	ldr	r3, [r3, #0]
 80211c2:	f003 0302 	and.w	r3, r3, #2
 80211c6:	2b00      	cmp	r3, #0
 80211c8:	d1f0      	bne.n	80211ac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80211ca:	687b      	ldr	r3, [r7, #4]
 80211cc:	681b      	ldr	r3, [r3, #0]
 80211ce:	f003 0308 	and.w	r3, r3, #8
 80211d2:	2b00      	cmp	r3, #0
 80211d4:	d036      	beq.n	8021244 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80211d6:	687b      	ldr	r3, [r7, #4]
 80211d8:	695b      	ldr	r3, [r3, #20]
 80211da:	2b00      	cmp	r3, #0
 80211dc:	d016      	beq.n	802120c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80211de:	4b15      	ldr	r3, [pc, #84]	; (8021234 <HAL_RCC_OscConfig+0x248>)
 80211e0:	2201      	movs	r2, #1
 80211e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80211e4:	f7ff fc40 	bl	8020a68 <HAL_GetTick>
 80211e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80211ea:	e008      	b.n	80211fe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80211ec:	f7ff fc3c 	bl	8020a68 <HAL_GetTick>
 80211f0:	4602      	mov	r2, r0
 80211f2:	693b      	ldr	r3, [r7, #16]
 80211f4:	1ad3      	subs	r3, r2, r3
 80211f6:	2b02      	cmp	r3, #2
 80211f8:	d901      	bls.n	80211fe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80211fa:	2303      	movs	r3, #3
 80211fc:	e167      	b.n	80214ce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80211fe:	4b0b      	ldr	r3, [pc, #44]	; (802122c <HAL_RCC_OscConfig+0x240>)
 8021200:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8021202:	f003 0302 	and.w	r3, r3, #2
 8021206:	2b00      	cmp	r3, #0
 8021208:	d0f0      	beq.n	80211ec <HAL_RCC_OscConfig+0x200>
 802120a:	e01b      	b.n	8021244 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 802120c:	4b09      	ldr	r3, [pc, #36]	; (8021234 <HAL_RCC_OscConfig+0x248>)
 802120e:	2200      	movs	r2, #0
 8021210:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8021212:	f7ff fc29 	bl	8020a68 <HAL_GetTick>
 8021216:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8021218:	e00e      	b.n	8021238 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 802121a:	f7ff fc25 	bl	8020a68 <HAL_GetTick>
 802121e:	4602      	mov	r2, r0
 8021220:	693b      	ldr	r3, [r7, #16]
 8021222:	1ad3      	subs	r3, r2, r3
 8021224:	2b02      	cmp	r3, #2
 8021226:	d907      	bls.n	8021238 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8021228:	2303      	movs	r3, #3
 802122a:	e150      	b.n	80214ce <HAL_RCC_OscConfig+0x4e2>
 802122c:	40023800 	.word	0x40023800
 8021230:	42470000 	.word	0x42470000
 8021234:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8021238:	4b88      	ldr	r3, [pc, #544]	; (802145c <HAL_RCC_OscConfig+0x470>)
 802123a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 802123c:	f003 0302 	and.w	r3, r3, #2
 8021240:	2b00      	cmp	r3, #0
 8021242:	d1ea      	bne.n	802121a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8021244:	687b      	ldr	r3, [r7, #4]
 8021246:	681b      	ldr	r3, [r3, #0]
 8021248:	f003 0304 	and.w	r3, r3, #4
 802124c:	2b00      	cmp	r3, #0
 802124e:	f000 8097 	beq.w	8021380 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8021252:	2300      	movs	r3, #0
 8021254:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8021256:	4b81      	ldr	r3, [pc, #516]	; (802145c <HAL_RCC_OscConfig+0x470>)
 8021258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802125a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 802125e:	2b00      	cmp	r3, #0
 8021260:	d10f      	bne.n	8021282 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8021262:	2300      	movs	r3, #0
 8021264:	60bb      	str	r3, [r7, #8]
 8021266:	4b7d      	ldr	r3, [pc, #500]	; (802145c <HAL_RCC_OscConfig+0x470>)
 8021268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 802126a:	4a7c      	ldr	r2, [pc, #496]	; (802145c <HAL_RCC_OscConfig+0x470>)
 802126c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8021270:	6413      	str	r3, [r2, #64]	; 0x40
 8021272:	4b7a      	ldr	r3, [pc, #488]	; (802145c <HAL_RCC_OscConfig+0x470>)
 8021274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021276:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 802127a:	60bb      	str	r3, [r7, #8]
 802127c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 802127e:	2301      	movs	r3, #1
 8021280:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8021282:	4b77      	ldr	r3, [pc, #476]	; (8021460 <HAL_RCC_OscConfig+0x474>)
 8021284:	681b      	ldr	r3, [r3, #0]
 8021286:	f403 7380 	and.w	r3, r3, #256	; 0x100
 802128a:	2b00      	cmp	r3, #0
 802128c:	d118      	bne.n	80212c0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 802128e:	4b74      	ldr	r3, [pc, #464]	; (8021460 <HAL_RCC_OscConfig+0x474>)
 8021290:	681b      	ldr	r3, [r3, #0]
 8021292:	4a73      	ldr	r2, [pc, #460]	; (8021460 <HAL_RCC_OscConfig+0x474>)
 8021294:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8021298:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 802129a:	f7ff fbe5 	bl	8020a68 <HAL_GetTick>
 802129e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80212a0:	e008      	b.n	80212b4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80212a2:	f7ff fbe1 	bl	8020a68 <HAL_GetTick>
 80212a6:	4602      	mov	r2, r0
 80212a8:	693b      	ldr	r3, [r7, #16]
 80212aa:	1ad3      	subs	r3, r2, r3
 80212ac:	2b02      	cmp	r3, #2
 80212ae:	d901      	bls.n	80212b4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80212b0:	2303      	movs	r3, #3
 80212b2:	e10c      	b.n	80214ce <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80212b4:	4b6a      	ldr	r3, [pc, #424]	; (8021460 <HAL_RCC_OscConfig+0x474>)
 80212b6:	681b      	ldr	r3, [r3, #0]
 80212b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80212bc:	2b00      	cmp	r3, #0
 80212be:	d0f0      	beq.n	80212a2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80212c0:	687b      	ldr	r3, [r7, #4]
 80212c2:	689b      	ldr	r3, [r3, #8]
 80212c4:	2b01      	cmp	r3, #1
 80212c6:	d106      	bne.n	80212d6 <HAL_RCC_OscConfig+0x2ea>
 80212c8:	4b64      	ldr	r3, [pc, #400]	; (802145c <HAL_RCC_OscConfig+0x470>)
 80212ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80212cc:	4a63      	ldr	r2, [pc, #396]	; (802145c <HAL_RCC_OscConfig+0x470>)
 80212ce:	f043 0301 	orr.w	r3, r3, #1
 80212d2:	6713      	str	r3, [r2, #112]	; 0x70
 80212d4:	e01c      	b.n	8021310 <HAL_RCC_OscConfig+0x324>
 80212d6:	687b      	ldr	r3, [r7, #4]
 80212d8:	689b      	ldr	r3, [r3, #8]
 80212da:	2b05      	cmp	r3, #5
 80212dc:	d10c      	bne.n	80212f8 <HAL_RCC_OscConfig+0x30c>
 80212de:	4b5f      	ldr	r3, [pc, #380]	; (802145c <HAL_RCC_OscConfig+0x470>)
 80212e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80212e2:	4a5e      	ldr	r2, [pc, #376]	; (802145c <HAL_RCC_OscConfig+0x470>)
 80212e4:	f043 0304 	orr.w	r3, r3, #4
 80212e8:	6713      	str	r3, [r2, #112]	; 0x70
 80212ea:	4b5c      	ldr	r3, [pc, #368]	; (802145c <HAL_RCC_OscConfig+0x470>)
 80212ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80212ee:	4a5b      	ldr	r2, [pc, #364]	; (802145c <HAL_RCC_OscConfig+0x470>)
 80212f0:	f043 0301 	orr.w	r3, r3, #1
 80212f4:	6713      	str	r3, [r2, #112]	; 0x70
 80212f6:	e00b      	b.n	8021310 <HAL_RCC_OscConfig+0x324>
 80212f8:	4b58      	ldr	r3, [pc, #352]	; (802145c <HAL_RCC_OscConfig+0x470>)
 80212fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80212fc:	4a57      	ldr	r2, [pc, #348]	; (802145c <HAL_RCC_OscConfig+0x470>)
 80212fe:	f023 0301 	bic.w	r3, r3, #1
 8021302:	6713      	str	r3, [r2, #112]	; 0x70
 8021304:	4b55      	ldr	r3, [pc, #340]	; (802145c <HAL_RCC_OscConfig+0x470>)
 8021306:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8021308:	4a54      	ldr	r2, [pc, #336]	; (802145c <HAL_RCC_OscConfig+0x470>)
 802130a:	f023 0304 	bic.w	r3, r3, #4
 802130e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8021310:	687b      	ldr	r3, [r7, #4]
 8021312:	689b      	ldr	r3, [r3, #8]
 8021314:	2b00      	cmp	r3, #0
 8021316:	d015      	beq.n	8021344 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8021318:	f7ff fba6 	bl	8020a68 <HAL_GetTick>
 802131c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 802131e:	e00a      	b.n	8021336 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8021320:	f7ff fba2 	bl	8020a68 <HAL_GetTick>
 8021324:	4602      	mov	r2, r0
 8021326:	693b      	ldr	r3, [r7, #16]
 8021328:	1ad3      	subs	r3, r2, r3
 802132a:	f241 3288 	movw	r2, #5000	; 0x1388
 802132e:	4293      	cmp	r3, r2
 8021330:	d901      	bls.n	8021336 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8021332:	2303      	movs	r3, #3
 8021334:	e0cb      	b.n	80214ce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8021336:	4b49      	ldr	r3, [pc, #292]	; (802145c <HAL_RCC_OscConfig+0x470>)
 8021338:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 802133a:	f003 0302 	and.w	r3, r3, #2
 802133e:	2b00      	cmp	r3, #0
 8021340:	d0ee      	beq.n	8021320 <HAL_RCC_OscConfig+0x334>
 8021342:	e014      	b.n	802136e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8021344:	f7ff fb90 	bl	8020a68 <HAL_GetTick>
 8021348:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 802134a:	e00a      	b.n	8021362 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 802134c:	f7ff fb8c 	bl	8020a68 <HAL_GetTick>
 8021350:	4602      	mov	r2, r0
 8021352:	693b      	ldr	r3, [r7, #16]
 8021354:	1ad3      	subs	r3, r2, r3
 8021356:	f241 3288 	movw	r2, #5000	; 0x1388
 802135a:	4293      	cmp	r3, r2
 802135c:	d901      	bls.n	8021362 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 802135e:	2303      	movs	r3, #3
 8021360:	e0b5      	b.n	80214ce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8021362:	4b3e      	ldr	r3, [pc, #248]	; (802145c <HAL_RCC_OscConfig+0x470>)
 8021364:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8021366:	f003 0302 	and.w	r3, r3, #2
 802136a:	2b00      	cmp	r3, #0
 802136c:	d1ee      	bne.n	802134c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 802136e:	7dfb      	ldrb	r3, [r7, #23]
 8021370:	2b01      	cmp	r3, #1
 8021372:	d105      	bne.n	8021380 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8021374:	4b39      	ldr	r3, [pc, #228]	; (802145c <HAL_RCC_OscConfig+0x470>)
 8021376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8021378:	4a38      	ldr	r2, [pc, #224]	; (802145c <HAL_RCC_OscConfig+0x470>)
 802137a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 802137e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8021380:	687b      	ldr	r3, [r7, #4]
 8021382:	699b      	ldr	r3, [r3, #24]
 8021384:	2b00      	cmp	r3, #0
 8021386:	f000 80a1 	beq.w	80214cc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 802138a:	4b34      	ldr	r3, [pc, #208]	; (802145c <HAL_RCC_OscConfig+0x470>)
 802138c:	689b      	ldr	r3, [r3, #8]
 802138e:	f003 030c 	and.w	r3, r3, #12
 8021392:	2b08      	cmp	r3, #8
 8021394:	d05c      	beq.n	8021450 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8021396:	687b      	ldr	r3, [r7, #4]
 8021398:	699b      	ldr	r3, [r3, #24]
 802139a:	2b02      	cmp	r3, #2
 802139c:	d141      	bne.n	8021422 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 802139e:	4b31      	ldr	r3, [pc, #196]	; (8021464 <HAL_RCC_OscConfig+0x478>)
 80213a0:	2200      	movs	r2, #0
 80213a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80213a4:	f7ff fb60 	bl	8020a68 <HAL_GetTick>
 80213a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80213aa:	e008      	b.n	80213be <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80213ac:	f7ff fb5c 	bl	8020a68 <HAL_GetTick>
 80213b0:	4602      	mov	r2, r0
 80213b2:	693b      	ldr	r3, [r7, #16]
 80213b4:	1ad3      	subs	r3, r2, r3
 80213b6:	2b02      	cmp	r3, #2
 80213b8:	d901      	bls.n	80213be <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80213ba:	2303      	movs	r3, #3
 80213bc:	e087      	b.n	80214ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80213be:	4b27      	ldr	r3, [pc, #156]	; (802145c <HAL_RCC_OscConfig+0x470>)
 80213c0:	681b      	ldr	r3, [r3, #0]
 80213c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80213c6:	2b00      	cmp	r3, #0
 80213c8:	d1f0      	bne.n	80213ac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80213ca:	687b      	ldr	r3, [r7, #4]
 80213cc:	69da      	ldr	r2, [r3, #28]
 80213ce:	687b      	ldr	r3, [r7, #4]
 80213d0:	6a1b      	ldr	r3, [r3, #32]
 80213d2:	431a      	orrs	r2, r3
 80213d4:	687b      	ldr	r3, [r7, #4]
 80213d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80213d8:	019b      	lsls	r3, r3, #6
 80213da:	431a      	orrs	r2, r3
 80213dc:	687b      	ldr	r3, [r7, #4]
 80213de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80213e0:	085b      	lsrs	r3, r3, #1
 80213e2:	3b01      	subs	r3, #1
 80213e4:	041b      	lsls	r3, r3, #16
 80213e6:	431a      	orrs	r2, r3
 80213e8:	687b      	ldr	r3, [r7, #4]
 80213ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80213ec:	061b      	lsls	r3, r3, #24
 80213ee:	491b      	ldr	r1, [pc, #108]	; (802145c <HAL_RCC_OscConfig+0x470>)
 80213f0:	4313      	orrs	r3, r2
 80213f2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80213f4:	4b1b      	ldr	r3, [pc, #108]	; (8021464 <HAL_RCC_OscConfig+0x478>)
 80213f6:	2201      	movs	r2, #1
 80213f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80213fa:	f7ff fb35 	bl	8020a68 <HAL_GetTick>
 80213fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8021400:	e008      	b.n	8021414 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8021402:	f7ff fb31 	bl	8020a68 <HAL_GetTick>
 8021406:	4602      	mov	r2, r0
 8021408:	693b      	ldr	r3, [r7, #16]
 802140a:	1ad3      	subs	r3, r2, r3
 802140c:	2b02      	cmp	r3, #2
 802140e:	d901      	bls.n	8021414 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8021410:	2303      	movs	r3, #3
 8021412:	e05c      	b.n	80214ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8021414:	4b11      	ldr	r3, [pc, #68]	; (802145c <HAL_RCC_OscConfig+0x470>)
 8021416:	681b      	ldr	r3, [r3, #0]
 8021418:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 802141c:	2b00      	cmp	r3, #0
 802141e:	d0f0      	beq.n	8021402 <HAL_RCC_OscConfig+0x416>
 8021420:	e054      	b.n	80214cc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8021422:	4b10      	ldr	r3, [pc, #64]	; (8021464 <HAL_RCC_OscConfig+0x478>)
 8021424:	2200      	movs	r2, #0
 8021426:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8021428:	f7ff fb1e 	bl	8020a68 <HAL_GetTick>
 802142c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 802142e:	e008      	b.n	8021442 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8021430:	f7ff fb1a 	bl	8020a68 <HAL_GetTick>
 8021434:	4602      	mov	r2, r0
 8021436:	693b      	ldr	r3, [r7, #16]
 8021438:	1ad3      	subs	r3, r2, r3
 802143a:	2b02      	cmp	r3, #2
 802143c:	d901      	bls.n	8021442 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 802143e:	2303      	movs	r3, #3
 8021440:	e045      	b.n	80214ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8021442:	4b06      	ldr	r3, [pc, #24]	; (802145c <HAL_RCC_OscConfig+0x470>)
 8021444:	681b      	ldr	r3, [r3, #0]
 8021446:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 802144a:	2b00      	cmp	r3, #0
 802144c:	d1f0      	bne.n	8021430 <HAL_RCC_OscConfig+0x444>
 802144e:	e03d      	b.n	80214cc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8021450:	687b      	ldr	r3, [r7, #4]
 8021452:	699b      	ldr	r3, [r3, #24]
 8021454:	2b01      	cmp	r3, #1
 8021456:	d107      	bne.n	8021468 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8021458:	2301      	movs	r3, #1
 802145a:	e038      	b.n	80214ce <HAL_RCC_OscConfig+0x4e2>
 802145c:	40023800 	.word	0x40023800
 8021460:	40007000 	.word	0x40007000
 8021464:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8021468:	4b1b      	ldr	r3, [pc, #108]	; (80214d8 <HAL_RCC_OscConfig+0x4ec>)
 802146a:	685b      	ldr	r3, [r3, #4]
 802146c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 802146e:	687b      	ldr	r3, [r7, #4]
 8021470:	699b      	ldr	r3, [r3, #24]
 8021472:	2b01      	cmp	r3, #1
 8021474:	d028      	beq.n	80214c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8021476:	68fb      	ldr	r3, [r7, #12]
 8021478:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 802147c:	687b      	ldr	r3, [r7, #4]
 802147e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8021480:	429a      	cmp	r2, r3
 8021482:	d121      	bne.n	80214c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8021484:	68fb      	ldr	r3, [r7, #12]
 8021486:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 802148a:	687b      	ldr	r3, [r7, #4]
 802148c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 802148e:	429a      	cmp	r2, r3
 8021490:	d11a      	bne.n	80214c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8021492:	68fa      	ldr	r2, [r7, #12]
 8021494:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8021498:	4013      	ands	r3, r2
 802149a:	687a      	ldr	r2, [r7, #4]
 802149c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 802149e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80214a0:	4293      	cmp	r3, r2
 80214a2:	d111      	bne.n	80214c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80214a4:	68fb      	ldr	r3, [r7, #12]
 80214a6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80214aa:	687b      	ldr	r3, [r7, #4]
 80214ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80214ae:	085b      	lsrs	r3, r3, #1
 80214b0:	3b01      	subs	r3, #1
 80214b2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80214b4:	429a      	cmp	r2, r3
 80214b6:	d107      	bne.n	80214c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80214b8:	68fb      	ldr	r3, [r7, #12]
 80214ba:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80214be:	687b      	ldr	r3, [r7, #4]
 80214c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80214c2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80214c4:	429a      	cmp	r2, r3
 80214c6:	d001      	beq.n	80214cc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80214c8:	2301      	movs	r3, #1
 80214ca:	e000      	b.n	80214ce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80214cc:	2300      	movs	r3, #0
}
 80214ce:	4618      	mov	r0, r3
 80214d0:	3718      	adds	r7, #24
 80214d2:	46bd      	mov	sp, r7
 80214d4:	bd80      	pop	{r7, pc}
 80214d6:	bf00      	nop
 80214d8:	40023800 	.word	0x40023800

080214dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80214dc:	b580      	push	{r7, lr}
 80214de:	b084      	sub	sp, #16
 80214e0:	af00      	add	r7, sp, #0
 80214e2:	6078      	str	r0, [r7, #4]
 80214e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80214e6:	687b      	ldr	r3, [r7, #4]
 80214e8:	2b00      	cmp	r3, #0
 80214ea:	d101      	bne.n	80214f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80214ec:	2301      	movs	r3, #1
 80214ee:	e0cc      	b.n	802168a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80214f0:	4b68      	ldr	r3, [pc, #416]	; (8021694 <HAL_RCC_ClockConfig+0x1b8>)
 80214f2:	681b      	ldr	r3, [r3, #0]
 80214f4:	f003 0307 	and.w	r3, r3, #7
 80214f8:	683a      	ldr	r2, [r7, #0]
 80214fa:	429a      	cmp	r2, r3
 80214fc:	d90c      	bls.n	8021518 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80214fe:	4b65      	ldr	r3, [pc, #404]	; (8021694 <HAL_RCC_ClockConfig+0x1b8>)
 8021500:	683a      	ldr	r2, [r7, #0]
 8021502:	b2d2      	uxtb	r2, r2
 8021504:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8021506:	4b63      	ldr	r3, [pc, #396]	; (8021694 <HAL_RCC_ClockConfig+0x1b8>)
 8021508:	681b      	ldr	r3, [r3, #0]
 802150a:	f003 0307 	and.w	r3, r3, #7
 802150e:	683a      	ldr	r2, [r7, #0]
 8021510:	429a      	cmp	r2, r3
 8021512:	d001      	beq.n	8021518 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8021514:	2301      	movs	r3, #1
 8021516:	e0b8      	b.n	802168a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8021518:	687b      	ldr	r3, [r7, #4]
 802151a:	681b      	ldr	r3, [r3, #0]
 802151c:	f003 0302 	and.w	r3, r3, #2
 8021520:	2b00      	cmp	r3, #0
 8021522:	d020      	beq.n	8021566 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8021524:	687b      	ldr	r3, [r7, #4]
 8021526:	681b      	ldr	r3, [r3, #0]
 8021528:	f003 0304 	and.w	r3, r3, #4
 802152c:	2b00      	cmp	r3, #0
 802152e:	d005      	beq.n	802153c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8021530:	4b59      	ldr	r3, [pc, #356]	; (8021698 <HAL_RCC_ClockConfig+0x1bc>)
 8021532:	689b      	ldr	r3, [r3, #8]
 8021534:	4a58      	ldr	r2, [pc, #352]	; (8021698 <HAL_RCC_ClockConfig+0x1bc>)
 8021536:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 802153a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 802153c:	687b      	ldr	r3, [r7, #4]
 802153e:	681b      	ldr	r3, [r3, #0]
 8021540:	f003 0308 	and.w	r3, r3, #8
 8021544:	2b00      	cmp	r3, #0
 8021546:	d005      	beq.n	8021554 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8021548:	4b53      	ldr	r3, [pc, #332]	; (8021698 <HAL_RCC_ClockConfig+0x1bc>)
 802154a:	689b      	ldr	r3, [r3, #8]
 802154c:	4a52      	ldr	r2, [pc, #328]	; (8021698 <HAL_RCC_ClockConfig+0x1bc>)
 802154e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8021552:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8021554:	4b50      	ldr	r3, [pc, #320]	; (8021698 <HAL_RCC_ClockConfig+0x1bc>)
 8021556:	689b      	ldr	r3, [r3, #8]
 8021558:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 802155c:	687b      	ldr	r3, [r7, #4]
 802155e:	689b      	ldr	r3, [r3, #8]
 8021560:	494d      	ldr	r1, [pc, #308]	; (8021698 <HAL_RCC_ClockConfig+0x1bc>)
 8021562:	4313      	orrs	r3, r2
 8021564:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8021566:	687b      	ldr	r3, [r7, #4]
 8021568:	681b      	ldr	r3, [r3, #0]
 802156a:	f003 0301 	and.w	r3, r3, #1
 802156e:	2b00      	cmp	r3, #0
 8021570:	d044      	beq.n	80215fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8021572:	687b      	ldr	r3, [r7, #4]
 8021574:	685b      	ldr	r3, [r3, #4]
 8021576:	2b01      	cmp	r3, #1
 8021578:	d107      	bne.n	802158a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 802157a:	4b47      	ldr	r3, [pc, #284]	; (8021698 <HAL_RCC_ClockConfig+0x1bc>)
 802157c:	681b      	ldr	r3, [r3, #0]
 802157e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8021582:	2b00      	cmp	r3, #0
 8021584:	d119      	bne.n	80215ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8021586:	2301      	movs	r3, #1
 8021588:	e07f      	b.n	802168a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 802158a:	687b      	ldr	r3, [r7, #4]
 802158c:	685b      	ldr	r3, [r3, #4]
 802158e:	2b02      	cmp	r3, #2
 8021590:	d003      	beq.n	802159a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8021592:	687b      	ldr	r3, [r7, #4]
 8021594:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8021596:	2b03      	cmp	r3, #3
 8021598:	d107      	bne.n	80215aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 802159a:	4b3f      	ldr	r3, [pc, #252]	; (8021698 <HAL_RCC_ClockConfig+0x1bc>)
 802159c:	681b      	ldr	r3, [r3, #0]
 802159e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80215a2:	2b00      	cmp	r3, #0
 80215a4:	d109      	bne.n	80215ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80215a6:	2301      	movs	r3, #1
 80215a8:	e06f      	b.n	802168a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80215aa:	4b3b      	ldr	r3, [pc, #236]	; (8021698 <HAL_RCC_ClockConfig+0x1bc>)
 80215ac:	681b      	ldr	r3, [r3, #0]
 80215ae:	f003 0302 	and.w	r3, r3, #2
 80215b2:	2b00      	cmp	r3, #0
 80215b4:	d101      	bne.n	80215ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80215b6:	2301      	movs	r3, #1
 80215b8:	e067      	b.n	802168a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80215ba:	4b37      	ldr	r3, [pc, #220]	; (8021698 <HAL_RCC_ClockConfig+0x1bc>)
 80215bc:	689b      	ldr	r3, [r3, #8]
 80215be:	f023 0203 	bic.w	r2, r3, #3
 80215c2:	687b      	ldr	r3, [r7, #4]
 80215c4:	685b      	ldr	r3, [r3, #4]
 80215c6:	4934      	ldr	r1, [pc, #208]	; (8021698 <HAL_RCC_ClockConfig+0x1bc>)
 80215c8:	4313      	orrs	r3, r2
 80215ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80215cc:	f7ff fa4c 	bl	8020a68 <HAL_GetTick>
 80215d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80215d2:	e00a      	b.n	80215ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80215d4:	f7ff fa48 	bl	8020a68 <HAL_GetTick>
 80215d8:	4602      	mov	r2, r0
 80215da:	68fb      	ldr	r3, [r7, #12]
 80215dc:	1ad3      	subs	r3, r2, r3
 80215de:	f241 3288 	movw	r2, #5000	; 0x1388
 80215e2:	4293      	cmp	r3, r2
 80215e4:	d901      	bls.n	80215ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80215e6:	2303      	movs	r3, #3
 80215e8:	e04f      	b.n	802168a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80215ea:	4b2b      	ldr	r3, [pc, #172]	; (8021698 <HAL_RCC_ClockConfig+0x1bc>)
 80215ec:	689b      	ldr	r3, [r3, #8]
 80215ee:	f003 020c 	and.w	r2, r3, #12
 80215f2:	687b      	ldr	r3, [r7, #4]
 80215f4:	685b      	ldr	r3, [r3, #4]
 80215f6:	009b      	lsls	r3, r3, #2
 80215f8:	429a      	cmp	r2, r3
 80215fa:	d1eb      	bne.n	80215d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80215fc:	4b25      	ldr	r3, [pc, #148]	; (8021694 <HAL_RCC_ClockConfig+0x1b8>)
 80215fe:	681b      	ldr	r3, [r3, #0]
 8021600:	f003 0307 	and.w	r3, r3, #7
 8021604:	683a      	ldr	r2, [r7, #0]
 8021606:	429a      	cmp	r2, r3
 8021608:	d20c      	bcs.n	8021624 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 802160a:	4b22      	ldr	r3, [pc, #136]	; (8021694 <HAL_RCC_ClockConfig+0x1b8>)
 802160c:	683a      	ldr	r2, [r7, #0]
 802160e:	b2d2      	uxtb	r2, r2
 8021610:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8021612:	4b20      	ldr	r3, [pc, #128]	; (8021694 <HAL_RCC_ClockConfig+0x1b8>)
 8021614:	681b      	ldr	r3, [r3, #0]
 8021616:	f003 0307 	and.w	r3, r3, #7
 802161a:	683a      	ldr	r2, [r7, #0]
 802161c:	429a      	cmp	r2, r3
 802161e:	d001      	beq.n	8021624 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8021620:	2301      	movs	r3, #1
 8021622:	e032      	b.n	802168a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8021624:	687b      	ldr	r3, [r7, #4]
 8021626:	681b      	ldr	r3, [r3, #0]
 8021628:	f003 0304 	and.w	r3, r3, #4
 802162c:	2b00      	cmp	r3, #0
 802162e:	d008      	beq.n	8021642 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8021630:	4b19      	ldr	r3, [pc, #100]	; (8021698 <HAL_RCC_ClockConfig+0x1bc>)
 8021632:	689b      	ldr	r3, [r3, #8]
 8021634:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8021638:	687b      	ldr	r3, [r7, #4]
 802163a:	68db      	ldr	r3, [r3, #12]
 802163c:	4916      	ldr	r1, [pc, #88]	; (8021698 <HAL_RCC_ClockConfig+0x1bc>)
 802163e:	4313      	orrs	r3, r2
 8021640:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8021642:	687b      	ldr	r3, [r7, #4]
 8021644:	681b      	ldr	r3, [r3, #0]
 8021646:	f003 0308 	and.w	r3, r3, #8
 802164a:	2b00      	cmp	r3, #0
 802164c:	d009      	beq.n	8021662 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 802164e:	4b12      	ldr	r3, [pc, #72]	; (8021698 <HAL_RCC_ClockConfig+0x1bc>)
 8021650:	689b      	ldr	r3, [r3, #8]
 8021652:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8021656:	687b      	ldr	r3, [r7, #4]
 8021658:	691b      	ldr	r3, [r3, #16]
 802165a:	00db      	lsls	r3, r3, #3
 802165c:	490e      	ldr	r1, [pc, #56]	; (8021698 <HAL_RCC_ClockConfig+0x1bc>)
 802165e:	4313      	orrs	r3, r2
 8021660:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8021662:	f000 f821 	bl	80216a8 <HAL_RCC_GetSysClockFreq>
 8021666:	4602      	mov	r2, r0
 8021668:	4b0b      	ldr	r3, [pc, #44]	; (8021698 <HAL_RCC_ClockConfig+0x1bc>)
 802166a:	689b      	ldr	r3, [r3, #8]
 802166c:	091b      	lsrs	r3, r3, #4
 802166e:	f003 030f 	and.w	r3, r3, #15
 8021672:	490a      	ldr	r1, [pc, #40]	; (802169c <HAL_RCC_ClockConfig+0x1c0>)
 8021674:	5ccb      	ldrb	r3, [r1, r3]
 8021676:	fa22 f303 	lsr.w	r3, r2, r3
 802167a:	4a09      	ldr	r2, [pc, #36]	; (80216a0 <HAL_RCC_ClockConfig+0x1c4>)
 802167c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 802167e:	4b09      	ldr	r3, [pc, #36]	; (80216a4 <HAL_RCC_ClockConfig+0x1c8>)
 8021680:	681b      	ldr	r3, [r3, #0]
 8021682:	4618      	mov	r0, r3
 8021684:	f7ff f9ac 	bl	80209e0 <HAL_InitTick>

  return HAL_OK;
 8021688:	2300      	movs	r3, #0
}
 802168a:	4618      	mov	r0, r3
 802168c:	3710      	adds	r7, #16
 802168e:	46bd      	mov	sp, r7
 8021690:	bd80      	pop	{r7, pc}
 8021692:	bf00      	nop
 8021694:	40023c00 	.word	0x40023c00
 8021698:	40023800 	.word	0x40023800
 802169c:	080223f0 	.word	0x080223f0
 80216a0:	20000050 	.word	0x20000050
 80216a4:	20000054 	.word	0x20000054

080216a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80216a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80216ac:	b094      	sub	sp, #80	; 0x50
 80216ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80216b0:	2300      	movs	r3, #0
 80216b2:	647b      	str	r3, [r7, #68]	; 0x44
 80216b4:	2300      	movs	r3, #0
 80216b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80216b8:	2300      	movs	r3, #0
 80216ba:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80216bc:	2300      	movs	r3, #0
 80216be:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80216c0:	4b79      	ldr	r3, [pc, #484]	; (80218a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80216c2:	689b      	ldr	r3, [r3, #8]
 80216c4:	f003 030c 	and.w	r3, r3, #12
 80216c8:	2b08      	cmp	r3, #8
 80216ca:	d00d      	beq.n	80216e8 <HAL_RCC_GetSysClockFreq+0x40>
 80216cc:	2b08      	cmp	r3, #8
 80216ce:	f200 80e1 	bhi.w	8021894 <HAL_RCC_GetSysClockFreq+0x1ec>
 80216d2:	2b00      	cmp	r3, #0
 80216d4:	d002      	beq.n	80216dc <HAL_RCC_GetSysClockFreq+0x34>
 80216d6:	2b04      	cmp	r3, #4
 80216d8:	d003      	beq.n	80216e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80216da:	e0db      	b.n	8021894 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80216dc:	4b73      	ldr	r3, [pc, #460]	; (80218ac <HAL_RCC_GetSysClockFreq+0x204>)
 80216de:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80216e0:	e0db      	b.n	802189a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80216e2:	4b73      	ldr	r3, [pc, #460]	; (80218b0 <HAL_RCC_GetSysClockFreq+0x208>)
 80216e4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80216e6:	e0d8      	b.n	802189a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80216e8:	4b6f      	ldr	r3, [pc, #444]	; (80218a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80216ea:	685b      	ldr	r3, [r3, #4]
 80216ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80216f0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80216f2:	4b6d      	ldr	r3, [pc, #436]	; (80218a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80216f4:	685b      	ldr	r3, [r3, #4]
 80216f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80216fa:	2b00      	cmp	r3, #0
 80216fc:	d063      	beq.n	80217c6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80216fe:	4b6a      	ldr	r3, [pc, #424]	; (80218a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8021700:	685b      	ldr	r3, [r3, #4]
 8021702:	099b      	lsrs	r3, r3, #6
 8021704:	2200      	movs	r2, #0
 8021706:	63bb      	str	r3, [r7, #56]	; 0x38
 8021708:	63fa      	str	r2, [r7, #60]	; 0x3c
 802170a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 802170c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8021710:	633b      	str	r3, [r7, #48]	; 0x30
 8021712:	2300      	movs	r3, #0
 8021714:	637b      	str	r3, [r7, #52]	; 0x34
 8021716:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 802171a:	4622      	mov	r2, r4
 802171c:	462b      	mov	r3, r5
 802171e:	f04f 0000 	mov.w	r0, #0
 8021722:	f04f 0100 	mov.w	r1, #0
 8021726:	0159      	lsls	r1, r3, #5
 8021728:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 802172c:	0150      	lsls	r0, r2, #5
 802172e:	4602      	mov	r2, r0
 8021730:	460b      	mov	r3, r1
 8021732:	4621      	mov	r1, r4
 8021734:	1a51      	subs	r1, r2, r1
 8021736:	6139      	str	r1, [r7, #16]
 8021738:	4629      	mov	r1, r5
 802173a:	eb63 0301 	sbc.w	r3, r3, r1
 802173e:	617b      	str	r3, [r7, #20]
 8021740:	f04f 0200 	mov.w	r2, #0
 8021744:	f04f 0300 	mov.w	r3, #0
 8021748:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 802174c:	4659      	mov	r1, fp
 802174e:	018b      	lsls	r3, r1, #6
 8021750:	4651      	mov	r1, sl
 8021752:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8021756:	4651      	mov	r1, sl
 8021758:	018a      	lsls	r2, r1, #6
 802175a:	4651      	mov	r1, sl
 802175c:	ebb2 0801 	subs.w	r8, r2, r1
 8021760:	4659      	mov	r1, fp
 8021762:	eb63 0901 	sbc.w	r9, r3, r1
 8021766:	f04f 0200 	mov.w	r2, #0
 802176a:	f04f 0300 	mov.w	r3, #0
 802176e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8021772:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8021776:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 802177a:	4690      	mov	r8, r2
 802177c:	4699      	mov	r9, r3
 802177e:	4623      	mov	r3, r4
 8021780:	eb18 0303 	adds.w	r3, r8, r3
 8021784:	60bb      	str	r3, [r7, #8]
 8021786:	462b      	mov	r3, r5
 8021788:	eb49 0303 	adc.w	r3, r9, r3
 802178c:	60fb      	str	r3, [r7, #12]
 802178e:	f04f 0200 	mov.w	r2, #0
 8021792:	f04f 0300 	mov.w	r3, #0
 8021796:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 802179a:	4629      	mov	r1, r5
 802179c:	024b      	lsls	r3, r1, #9
 802179e:	4621      	mov	r1, r4
 80217a0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80217a4:	4621      	mov	r1, r4
 80217a6:	024a      	lsls	r2, r1, #9
 80217a8:	4610      	mov	r0, r2
 80217aa:	4619      	mov	r1, r3
 80217ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80217ae:	2200      	movs	r2, #0
 80217b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80217b2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80217b4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80217b8:	f7fe fd0e 	bl	80201d8 <__aeabi_uldivmod>
 80217bc:	4602      	mov	r2, r0
 80217be:	460b      	mov	r3, r1
 80217c0:	4613      	mov	r3, r2
 80217c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80217c4:	e058      	b.n	8021878 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80217c6:	4b38      	ldr	r3, [pc, #224]	; (80218a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80217c8:	685b      	ldr	r3, [r3, #4]
 80217ca:	099b      	lsrs	r3, r3, #6
 80217cc:	2200      	movs	r2, #0
 80217ce:	4618      	mov	r0, r3
 80217d0:	4611      	mov	r1, r2
 80217d2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80217d6:	623b      	str	r3, [r7, #32]
 80217d8:	2300      	movs	r3, #0
 80217da:	627b      	str	r3, [r7, #36]	; 0x24
 80217dc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80217e0:	4642      	mov	r2, r8
 80217e2:	464b      	mov	r3, r9
 80217e4:	f04f 0000 	mov.w	r0, #0
 80217e8:	f04f 0100 	mov.w	r1, #0
 80217ec:	0159      	lsls	r1, r3, #5
 80217ee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80217f2:	0150      	lsls	r0, r2, #5
 80217f4:	4602      	mov	r2, r0
 80217f6:	460b      	mov	r3, r1
 80217f8:	4641      	mov	r1, r8
 80217fa:	ebb2 0a01 	subs.w	sl, r2, r1
 80217fe:	4649      	mov	r1, r9
 8021800:	eb63 0b01 	sbc.w	fp, r3, r1
 8021804:	f04f 0200 	mov.w	r2, #0
 8021808:	f04f 0300 	mov.w	r3, #0
 802180c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8021810:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8021814:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8021818:	ebb2 040a 	subs.w	r4, r2, sl
 802181c:	eb63 050b 	sbc.w	r5, r3, fp
 8021820:	f04f 0200 	mov.w	r2, #0
 8021824:	f04f 0300 	mov.w	r3, #0
 8021828:	00eb      	lsls	r3, r5, #3
 802182a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 802182e:	00e2      	lsls	r2, r4, #3
 8021830:	4614      	mov	r4, r2
 8021832:	461d      	mov	r5, r3
 8021834:	4643      	mov	r3, r8
 8021836:	18e3      	adds	r3, r4, r3
 8021838:	603b      	str	r3, [r7, #0]
 802183a:	464b      	mov	r3, r9
 802183c:	eb45 0303 	adc.w	r3, r5, r3
 8021840:	607b      	str	r3, [r7, #4]
 8021842:	f04f 0200 	mov.w	r2, #0
 8021846:	f04f 0300 	mov.w	r3, #0
 802184a:	e9d7 4500 	ldrd	r4, r5, [r7]
 802184e:	4629      	mov	r1, r5
 8021850:	028b      	lsls	r3, r1, #10
 8021852:	4621      	mov	r1, r4
 8021854:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8021858:	4621      	mov	r1, r4
 802185a:	028a      	lsls	r2, r1, #10
 802185c:	4610      	mov	r0, r2
 802185e:	4619      	mov	r1, r3
 8021860:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8021862:	2200      	movs	r2, #0
 8021864:	61bb      	str	r3, [r7, #24]
 8021866:	61fa      	str	r2, [r7, #28]
 8021868:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 802186c:	f7fe fcb4 	bl	80201d8 <__aeabi_uldivmod>
 8021870:	4602      	mov	r2, r0
 8021872:	460b      	mov	r3, r1
 8021874:	4613      	mov	r3, r2
 8021876:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8021878:	4b0b      	ldr	r3, [pc, #44]	; (80218a8 <HAL_RCC_GetSysClockFreq+0x200>)
 802187a:	685b      	ldr	r3, [r3, #4]
 802187c:	0c1b      	lsrs	r3, r3, #16
 802187e:	f003 0303 	and.w	r3, r3, #3
 8021882:	3301      	adds	r3, #1
 8021884:	005b      	lsls	r3, r3, #1
 8021886:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8021888:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 802188a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 802188c:	fbb2 f3f3 	udiv	r3, r2, r3
 8021890:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8021892:	e002      	b.n	802189a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8021894:	4b05      	ldr	r3, [pc, #20]	; (80218ac <HAL_RCC_GetSysClockFreq+0x204>)
 8021896:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8021898:	bf00      	nop
    }
  }
  return sysclockfreq;
 802189a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 802189c:	4618      	mov	r0, r3
 802189e:	3750      	adds	r7, #80	; 0x50
 80218a0:	46bd      	mov	sp, r7
 80218a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80218a6:	bf00      	nop
 80218a8:	40023800 	.word	0x40023800
 80218ac:	00f42400 	.word	0x00f42400
 80218b0:	007a1200 	.word	0x007a1200

080218b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80218b4:	b480      	push	{r7}
 80218b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80218b8:	4b03      	ldr	r3, [pc, #12]	; (80218c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80218ba:	681b      	ldr	r3, [r3, #0]
}
 80218bc:	4618      	mov	r0, r3
 80218be:	46bd      	mov	sp, r7
 80218c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80218c4:	4770      	bx	lr
 80218c6:	bf00      	nop
 80218c8:	20000050 	.word	0x20000050

080218cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80218cc:	b580      	push	{r7, lr}
 80218ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80218d0:	f7ff fff0 	bl	80218b4 <HAL_RCC_GetHCLKFreq>
 80218d4:	4602      	mov	r2, r0
 80218d6:	4b05      	ldr	r3, [pc, #20]	; (80218ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80218d8:	689b      	ldr	r3, [r3, #8]
 80218da:	0a9b      	lsrs	r3, r3, #10
 80218dc:	f003 0307 	and.w	r3, r3, #7
 80218e0:	4903      	ldr	r1, [pc, #12]	; (80218f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80218e2:	5ccb      	ldrb	r3, [r1, r3]
 80218e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80218e8:	4618      	mov	r0, r3
 80218ea:	bd80      	pop	{r7, pc}
 80218ec:	40023800 	.word	0x40023800
 80218f0:	08022400 	.word	0x08022400

080218f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80218f4:	b580      	push	{r7, lr}
 80218f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80218f8:	f7ff ffdc 	bl	80218b4 <HAL_RCC_GetHCLKFreq>
 80218fc:	4602      	mov	r2, r0
 80218fe:	4b05      	ldr	r3, [pc, #20]	; (8021914 <HAL_RCC_GetPCLK2Freq+0x20>)
 8021900:	689b      	ldr	r3, [r3, #8]
 8021902:	0b5b      	lsrs	r3, r3, #13
 8021904:	f003 0307 	and.w	r3, r3, #7
 8021908:	4903      	ldr	r1, [pc, #12]	; (8021918 <HAL_RCC_GetPCLK2Freq+0x24>)
 802190a:	5ccb      	ldrb	r3, [r1, r3]
 802190c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8021910:	4618      	mov	r0, r3
 8021912:	bd80      	pop	{r7, pc}
 8021914:	40023800 	.word	0x40023800
 8021918:	08022400 	.word	0x08022400

0802191c <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 802191c:	b580      	push	{r7, lr}
 802191e:	b082      	sub	sp, #8
 8021920:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8021922:	f7ff f8a1 	bl	8020a68 <HAL_GetTick>
 8021926:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8021928:	4b5d      	ldr	r3, [pc, #372]	; (8021aa0 <HAL_RCC_DeInit+0x184>)
 802192a:	681b      	ldr	r3, [r3, #0]
 802192c:	4a5c      	ldr	r2, [pc, #368]	; (8021aa0 <HAL_RCC_DeInit+0x184>)
 802192e:	f043 0301 	orr.w	r3, r3, #1
 8021932:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8021934:	e008      	b.n	8021948 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8021936:	f7ff f897 	bl	8020a68 <HAL_GetTick>
 802193a:	4602      	mov	r2, r0
 802193c:	687b      	ldr	r3, [r7, #4]
 802193e:	1ad3      	subs	r3, r2, r3
 8021940:	2b02      	cmp	r3, #2
 8021942:	d901      	bls.n	8021948 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 8021944:	2303      	movs	r3, #3
 8021946:	e0a7      	b.n	8021a98 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8021948:	4b55      	ldr	r3, [pc, #340]	; (8021aa0 <HAL_RCC_DeInit+0x184>)
 802194a:	681b      	ldr	r3, [r3, #0]
 802194c:	f003 0302 	and.w	r3, r3, #2
 8021950:	2b00      	cmp	r3, #0
 8021952:	d0f0      	beq.n	8021936 <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 8021954:	4b52      	ldr	r3, [pc, #328]	; (8021aa0 <HAL_RCC_DeInit+0x184>)
 8021956:	681b      	ldr	r3, [r3, #0]
 8021958:	4a51      	ldr	r2, [pc, #324]	; (8021aa0 <HAL_RCC_DeInit+0x184>)
 802195a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 802195e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8021960:	f7ff f882 	bl	8020a68 <HAL_GetTick>
 8021964:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 8021966:	4b4e      	ldr	r3, [pc, #312]	; (8021aa0 <HAL_RCC_DeInit+0x184>)
 8021968:	2200      	movs	r2, #0
 802196a:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 802196c:	e00a      	b.n	8021984 <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 802196e:	f7ff f87b 	bl	8020a68 <HAL_GetTick>
 8021972:	4602      	mov	r2, r0
 8021974:	687b      	ldr	r3, [r7, #4]
 8021976:	1ad3      	subs	r3, r2, r3
 8021978:	f241 3288 	movw	r2, #5000	; 0x1388
 802197c:	4293      	cmp	r3, r2
 802197e:	d901      	bls.n	8021984 <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 8021980:	2303      	movs	r3, #3
 8021982:	e089      	b.n	8021a98 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8021984:	4b46      	ldr	r3, [pc, #280]	; (8021aa0 <HAL_RCC_DeInit+0x184>)
 8021986:	689b      	ldr	r3, [r3, #8]
 8021988:	f003 030c 	and.w	r3, r3, #12
 802198c:	2b00      	cmp	r3, #0
 802198e:	d1ee      	bne.n	802196e <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8021990:	f7ff f86a 	bl	8020a68 <HAL_GetTick>
 8021994:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 8021996:	4b42      	ldr	r3, [pc, #264]	; (8021aa0 <HAL_RCC_DeInit+0x184>)
 8021998:	681b      	ldr	r3, [r3, #0]
 802199a:	4a41      	ldr	r2, [pc, #260]	; (8021aa0 <HAL_RCC_DeInit+0x184>)
 802199c:	f423 2350 	bic.w	r3, r3, #851968	; 0xd0000
 80219a0:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 80219a2:	e008      	b.n	80219b6 <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80219a4:	f7ff f860 	bl	8020a68 <HAL_GetTick>
 80219a8:	4602      	mov	r2, r0
 80219aa:	687b      	ldr	r3, [r7, #4]
 80219ac:	1ad3      	subs	r3, r2, r3
 80219ae:	2b64      	cmp	r3, #100	; 0x64
 80219b0:	d901      	bls.n	80219b6 <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 80219b2:	2303      	movs	r3, #3
 80219b4:	e070      	b.n	8021a98 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 80219b6:	4b3a      	ldr	r3, [pc, #232]	; (8021aa0 <HAL_RCC_DeInit+0x184>)
 80219b8:	681b      	ldr	r3, [r3, #0]
 80219ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80219be:	2b00      	cmp	r3, #0
 80219c0:	d1f0      	bne.n	80219a4 <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80219c2:	f7ff f851 	bl	8020a68 <HAL_GetTick>
 80219c6:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80219c8:	4b35      	ldr	r3, [pc, #212]	; (8021aa0 <HAL_RCC_DeInit+0x184>)
 80219ca:	681b      	ldr	r3, [r3, #0]
 80219cc:	4a34      	ldr	r2, [pc, #208]	; (8021aa0 <HAL_RCC_DeInit+0x184>)
 80219ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80219d2:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80219d4:	e008      	b.n	80219e8 <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80219d6:	f7ff f847 	bl	8020a68 <HAL_GetTick>
 80219da:	4602      	mov	r2, r0
 80219dc:	687b      	ldr	r3, [r7, #4]
 80219de:	1ad3      	subs	r3, r2, r3
 80219e0:	2b02      	cmp	r3, #2
 80219e2:	d901      	bls.n	80219e8 <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 80219e4:	2303      	movs	r3, #3
 80219e6:	e057      	b.n	8021a98 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80219e8:	4b2d      	ldr	r3, [pc, #180]	; (8021aa0 <HAL_RCC_DeInit+0x184>)
 80219ea:	681b      	ldr	r3, [r3, #0]
 80219ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80219f0:	2b00      	cmp	r3, #0
 80219f2:	d1f0      	bne.n	80219d6 <HAL_RCC_DeInit+0xba>
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80219f4:	f7ff f838 	bl	8020a68 <HAL_GetTick>
 80219f8:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 80219fa:	4b29      	ldr	r3, [pc, #164]	; (8021aa0 <HAL_RCC_DeInit+0x184>)
 80219fc:	681b      	ldr	r3, [r3, #0]
 80219fe:	4a28      	ldr	r2, [pc, #160]	; (8021aa0 <HAL_RCC_DeInit+0x184>)
 8021a00:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8021a04:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8021a06:	e008      	b.n	8021a1a <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8021a08:	f7ff f82e 	bl	8020a68 <HAL_GetTick>
 8021a0c:	4602      	mov	r2, r0
 8021a0e:	687b      	ldr	r3, [r7, #4]
 8021a10:	1ad3      	subs	r3, r2, r3
 8021a12:	2b02      	cmp	r3, #2
 8021a14:	d901      	bls.n	8021a1a <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 8021a16:	2303      	movs	r3, #3
 8021a18:	e03e      	b.n	8021a98 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8021a1a:	4b21      	ldr	r3, [pc, #132]	; (8021aa0 <HAL_RCC_DeInit+0x184>)
 8021a1c:	681b      	ldr	r3, [r3, #0]
 8021a1e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8021a22:	2b00      	cmp	r3, #0
 8021a24:	d1f0      	bne.n	8021a08 <HAL_RCC_DeInit+0xec>
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
#elif defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLR_1 | RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLQ_1 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLQ_3;
#else
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2;
 8021a26:	4b1e      	ldr	r3, [pc, #120]	; (8021aa0 <HAL_RCC_DeInit+0x184>)
 8021a28:	4a1e      	ldr	r2, [pc, #120]	; (8021aa4 <HAL_RCC_DeInit+0x188>)
 8021a2a:	605a      	str	r2, [r3, #4]
  /* Reset PLLI2SCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
 8021a2c:	4b1c      	ldr	r3, [pc, #112]	; (8021aa0 <HAL_RCC_DeInit+0x184>)
 8021a2e:	4a1e      	ldr	r2, [pc, #120]	; (8021aa8 <HAL_RCC_DeInit+0x18c>)
 8021a30:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 8021a34:	4b1a      	ldr	r3, [pc, #104]	; (8021aa0 <HAL_RCC_DeInit+0x184>)
 8021a36:	68db      	ldr	r3, [r3, #12]
 8021a38:	4a19      	ldr	r2, [pc, #100]	; (8021aa0 <HAL_RCC_DeInit+0x184>)
 8021a3a:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8021a3e:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 8021a40:	4b17      	ldr	r3, [pc, #92]	; (8021aa0 <HAL_RCC_DeInit+0x184>)
 8021a42:	68db      	ldr	r3, [r3, #12]
 8021a44:	4a16      	ldr	r2, [pc, #88]	; (8021aa0 <HAL_RCC_DeInit+0x184>)
 8021a46:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8021a4a:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC | RCC_CIR_CSSC);
 8021a4c:	4b14      	ldr	r3, [pc, #80]	; (8021aa0 <HAL_RCC_DeInit+0x184>)
 8021a4e:	68db      	ldr	r3, [r3, #12]
 8021a50:	4a13      	ldr	r2, [pc, #76]	; (8021aa0 <HAL_RCC_DeInit+0x184>)
 8021a52:	f443 031f 	orr.w	r3, r3, #10420224	; 0x9f0000
 8021a56:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 8021a58:	4b11      	ldr	r3, [pc, #68]	; (8021aa0 <HAL_RCC_DeInit+0x184>)
 8021a5a:	68db      	ldr	r3, [r3, #12]
 8021a5c:	4a10      	ldr	r2, [pc, #64]	; (8021aa0 <HAL_RCC_DeInit+0x184>)
 8021a5e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8021a62:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8021a64:	4b0e      	ldr	r3, [pc, #56]	; (8021aa0 <HAL_RCC_DeInit+0x184>)
 8021a66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8021a68:	4a0d      	ldr	r2, [pc, #52]	; (8021aa0 <HAL_RCC_DeInit+0x184>)
 8021a6a:	f023 0301 	bic.w	r3, r3, #1
 8021a6e:	6753      	str	r3, [r2, #116]	; 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8021a70:	4b0b      	ldr	r3, [pc, #44]	; (8021aa0 <HAL_RCC_DeInit+0x184>)
 8021a72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8021a74:	4a0a      	ldr	r2, [pc, #40]	; (8021aa0 <HAL_RCC_DeInit+0x184>)
 8021a76:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8021a7a:	6753      	str	r3, [r2, #116]	; 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 8021a7c:	4b0b      	ldr	r3, [pc, #44]	; (8021aac <HAL_RCC_DeInit+0x190>)
 8021a7e:	4a0c      	ldr	r2, [pc, #48]	; (8021ab0 <HAL_RCC_DeInit+0x194>)
 8021a80:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if(HAL_InitTick(uwTickPrio) != HAL_OK)
 8021a82:	4b0c      	ldr	r3, [pc, #48]	; (8021ab4 <HAL_RCC_DeInit+0x198>)
 8021a84:	681b      	ldr	r3, [r3, #0]
 8021a86:	4618      	mov	r0, r3
 8021a88:	f7fe ffaa 	bl	80209e0 <HAL_InitTick>
 8021a8c:	4603      	mov	r3, r0
 8021a8e:	2b00      	cmp	r3, #0
 8021a90:	d001      	beq.n	8021a96 <HAL_RCC_DeInit+0x17a>
  {
    return HAL_ERROR;
 8021a92:	2301      	movs	r3, #1
 8021a94:	e000      	b.n	8021a98 <HAL_RCC_DeInit+0x17c>
  }
  else
  {
    return HAL_OK;
 8021a96:	2300      	movs	r3, #0
  }
}
 8021a98:	4618      	mov	r0, r3
 8021a9a:	3708      	adds	r7, #8
 8021a9c:	46bd      	mov	sp, r7
 8021a9e:	bd80      	pop	{r7, pc}
 8021aa0:	40023800 	.word	0x40023800
 8021aa4:	04003010 	.word	0x04003010
 8021aa8:	20003000 	.word	0x20003000
 8021aac:	20000050 	.word	0x20000050
 8021ab0:	00f42400 	.word	0x00f42400
 8021ab4:	20000054 	.word	0x20000054

08021ab8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8021ab8:	b580      	push	{r7, lr}
 8021aba:	b082      	sub	sp, #8
 8021abc:	af00      	add	r7, sp, #0
 8021abe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8021ac0:	687b      	ldr	r3, [r7, #4]
 8021ac2:	2b00      	cmp	r3, #0
 8021ac4:	d101      	bne.n	8021aca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8021ac6:	2301      	movs	r3, #1
 8021ac8:	e03f      	b.n	8021b4a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8021aca:	687b      	ldr	r3, [r7, #4]
 8021acc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8021ad0:	b2db      	uxtb	r3, r3
 8021ad2:	2b00      	cmp	r3, #0
 8021ad4:	d106      	bne.n	8021ae4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8021ad6:	687b      	ldr	r3, [r7, #4]
 8021ad8:	2200      	movs	r2, #0
 8021ada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8021ade:	6878      	ldr	r0, [r7, #4]
 8021ae0:	f7fe fe7a 	bl	80207d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8021ae4:	687b      	ldr	r3, [r7, #4]
 8021ae6:	2224      	movs	r2, #36	; 0x24
 8021ae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8021aec:	687b      	ldr	r3, [r7, #4]
 8021aee:	681b      	ldr	r3, [r3, #0]
 8021af0:	68da      	ldr	r2, [r3, #12]
 8021af2:	687b      	ldr	r3, [r7, #4]
 8021af4:	681b      	ldr	r3, [r3, #0]
 8021af6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8021afa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8021afc:	6878      	ldr	r0, [r7, #4]
 8021afe:	f000 f9cb 	bl	8021e98 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8021b02:	687b      	ldr	r3, [r7, #4]
 8021b04:	681b      	ldr	r3, [r3, #0]
 8021b06:	691a      	ldr	r2, [r3, #16]
 8021b08:	687b      	ldr	r3, [r7, #4]
 8021b0a:	681b      	ldr	r3, [r3, #0]
 8021b0c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8021b10:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8021b12:	687b      	ldr	r3, [r7, #4]
 8021b14:	681b      	ldr	r3, [r3, #0]
 8021b16:	695a      	ldr	r2, [r3, #20]
 8021b18:	687b      	ldr	r3, [r7, #4]
 8021b1a:	681b      	ldr	r3, [r3, #0]
 8021b1c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8021b20:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8021b22:	687b      	ldr	r3, [r7, #4]
 8021b24:	681b      	ldr	r3, [r3, #0]
 8021b26:	68da      	ldr	r2, [r3, #12]
 8021b28:	687b      	ldr	r3, [r7, #4]
 8021b2a:	681b      	ldr	r3, [r3, #0]
 8021b2c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8021b30:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8021b32:	687b      	ldr	r3, [r7, #4]
 8021b34:	2200      	movs	r2, #0
 8021b36:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8021b38:	687b      	ldr	r3, [r7, #4]
 8021b3a:	2220      	movs	r2, #32
 8021b3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8021b40:	687b      	ldr	r3, [r7, #4]
 8021b42:	2220      	movs	r2, #32
 8021b44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8021b48:	2300      	movs	r3, #0
}
 8021b4a:	4618      	mov	r0, r3
 8021b4c:	3708      	adds	r7, #8
 8021b4e:	46bd      	mov	sp, r7
 8021b50:	bd80      	pop	{r7, pc}

08021b52 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8021b52:	b580      	push	{r7, lr}
 8021b54:	b08a      	sub	sp, #40	; 0x28
 8021b56:	af02      	add	r7, sp, #8
 8021b58:	60f8      	str	r0, [r7, #12]
 8021b5a:	60b9      	str	r1, [r7, #8]
 8021b5c:	603b      	str	r3, [r7, #0]
 8021b5e:	4613      	mov	r3, r2
 8021b60:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8021b62:	2300      	movs	r3, #0
 8021b64:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8021b66:	68fb      	ldr	r3, [r7, #12]
 8021b68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8021b6c:	b2db      	uxtb	r3, r3
 8021b6e:	2b20      	cmp	r3, #32
 8021b70:	d17c      	bne.n	8021c6c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8021b72:	68bb      	ldr	r3, [r7, #8]
 8021b74:	2b00      	cmp	r3, #0
 8021b76:	d002      	beq.n	8021b7e <HAL_UART_Transmit+0x2c>
 8021b78:	88fb      	ldrh	r3, [r7, #6]
 8021b7a:	2b00      	cmp	r3, #0
 8021b7c:	d101      	bne.n	8021b82 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8021b7e:	2301      	movs	r3, #1
 8021b80:	e075      	b.n	8021c6e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8021b82:	68fb      	ldr	r3, [r7, #12]
 8021b84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8021b88:	2b01      	cmp	r3, #1
 8021b8a:	d101      	bne.n	8021b90 <HAL_UART_Transmit+0x3e>
 8021b8c:	2302      	movs	r3, #2
 8021b8e:	e06e      	b.n	8021c6e <HAL_UART_Transmit+0x11c>
 8021b90:	68fb      	ldr	r3, [r7, #12]
 8021b92:	2201      	movs	r2, #1
 8021b94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8021b98:	68fb      	ldr	r3, [r7, #12]
 8021b9a:	2200      	movs	r2, #0
 8021b9c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8021b9e:	68fb      	ldr	r3, [r7, #12]
 8021ba0:	2221      	movs	r2, #33	; 0x21
 8021ba2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8021ba6:	f7fe ff5f 	bl	8020a68 <HAL_GetTick>
 8021baa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8021bac:	68fb      	ldr	r3, [r7, #12]
 8021bae:	88fa      	ldrh	r2, [r7, #6]
 8021bb0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8021bb2:	68fb      	ldr	r3, [r7, #12]
 8021bb4:	88fa      	ldrh	r2, [r7, #6]
 8021bb6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8021bb8:	68fb      	ldr	r3, [r7, #12]
 8021bba:	689b      	ldr	r3, [r3, #8]
 8021bbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8021bc0:	d108      	bne.n	8021bd4 <HAL_UART_Transmit+0x82>
 8021bc2:	68fb      	ldr	r3, [r7, #12]
 8021bc4:	691b      	ldr	r3, [r3, #16]
 8021bc6:	2b00      	cmp	r3, #0
 8021bc8:	d104      	bne.n	8021bd4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8021bca:	2300      	movs	r3, #0
 8021bcc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8021bce:	68bb      	ldr	r3, [r7, #8]
 8021bd0:	61bb      	str	r3, [r7, #24]
 8021bd2:	e003      	b.n	8021bdc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8021bd4:	68bb      	ldr	r3, [r7, #8]
 8021bd6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8021bd8:	2300      	movs	r3, #0
 8021bda:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8021bdc:	68fb      	ldr	r3, [r7, #12]
 8021bde:	2200      	movs	r2, #0
 8021be0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8021be4:	e02a      	b.n	8021c3c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8021be6:	683b      	ldr	r3, [r7, #0]
 8021be8:	9300      	str	r3, [sp, #0]
 8021bea:	697b      	ldr	r3, [r7, #20]
 8021bec:	2200      	movs	r2, #0
 8021bee:	2180      	movs	r1, #128	; 0x80
 8021bf0:	68f8      	ldr	r0, [r7, #12]
 8021bf2:	f000 f8e2 	bl	8021dba <UART_WaitOnFlagUntilTimeout>
 8021bf6:	4603      	mov	r3, r0
 8021bf8:	2b00      	cmp	r3, #0
 8021bfa:	d001      	beq.n	8021c00 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8021bfc:	2303      	movs	r3, #3
 8021bfe:	e036      	b.n	8021c6e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8021c00:	69fb      	ldr	r3, [r7, #28]
 8021c02:	2b00      	cmp	r3, #0
 8021c04:	d10b      	bne.n	8021c1e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8021c06:	69bb      	ldr	r3, [r7, #24]
 8021c08:	881b      	ldrh	r3, [r3, #0]
 8021c0a:	461a      	mov	r2, r3
 8021c0c:	68fb      	ldr	r3, [r7, #12]
 8021c0e:	681b      	ldr	r3, [r3, #0]
 8021c10:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8021c14:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8021c16:	69bb      	ldr	r3, [r7, #24]
 8021c18:	3302      	adds	r3, #2
 8021c1a:	61bb      	str	r3, [r7, #24]
 8021c1c:	e007      	b.n	8021c2e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8021c1e:	69fb      	ldr	r3, [r7, #28]
 8021c20:	781a      	ldrb	r2, [r3, #0]
 8021c22:	68fb      	ldr	r3, [r7, #12]
 8021c24:	681b      	ldr	r3, [r3, #0]
 8021c26:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8021c28:	69fb      	ldr	r3, [r7, #28]
 8021c2a:	3301      	adds	r3, #1
 8021c2c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8021c2e:	68fb      	ldr	r3, [r7, #12]
 8021c30:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8021c32:	b29b      	uxth	r3, r3
 8021c34:	3b01      	subs	r3, #1
 8021c36:	b29a      	uxth	r2, r3
 8021c38:	68fb      	ldr	r3, [r7, #12]
 8021c3a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8021c3c:	68fb      	ldr	r3, [r7, #12]
 8021c3e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8021c40:	b29b      	uxth	r3, r3
 8021c42:	2b00      	cmp	r3, #0
 8021c44:	d1cf      	bne.n	8021be6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8021c46:	683b      	ldr	r3, [r7, #0]
 8021c48:	9300      	str	r3, [sp, #0]
 8021c4a:	697b      	ldr	r3, [r7, #20]
 8021c4c:	2200      	movs	r2, #0
 8021c4e:	2140      	movs	r1, #64	; 0x40
 8021c50:	68f8      	ldr	r0, [r7, #12]
 8021c52:	f000 f8b2 	bl	8021dba <UART_WaitOnFlagUntilTimeout>
 8021c56:	4603      	mov	r3, r0
 8021c58:	2b00      	cmp	r3, #0
 8021c5a:	d001      	beq.n	8021c60 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8021c5c:	2303      	movs	r3, #3
 8021c5e:	e006      	b.n	8021c6e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8021c60:	68fb      	ldr	r3, [r7, #12]
 8021c62:	2220      	movs	r2, #32
 8021c64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8021c68:	2300      	movs	r3, #0
 8021c6a:	e000      	b.n	8021c6e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8021c6c:	2302      	movs	r3, #2
  }
}
 8021c6e:	4618      	mov	r0, r3
 8021c70:	3720      	adds	r7, #32
 8021c72:	46bd      	mov	sp, r7
 8021c74:	bd80      	pop	{r7, pc}

08021c76 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8021c76:	b580      	push	{r7, lr}
 8021c78:	b08a      	sub	sp, #40	; 0x28
 8021c7a:	af02      	add	r7, sp, #8
 8021c7c:	60f8      	str	r0, [r7, #12]
 8021c7e:	60b9      	str	r1, [r7, #8]
 8021c80:	603b      	str	r3, [r7, #0]
 8021c82:	4613      	mov	r3, r2
 8021c84:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8021c86:	2300      	movs	r3, #0
 8021c88:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8021c8a:	68fb      	ldr	r3, [r7, #12]
 8021c8c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8021c90:	b2db      	uxtb	r3, r3
 8021c92:	2b20      	cmp	r3, #32
 8021c94:	f040 808c 	bne.w	8021db0 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8021c98:	68bb      	ldr	r3, [r7, #8]
 8021c9a:	2b00      	cmp	r3, #0
 8021c9c:	d002      	beq.n	8021ca4 <HAL_UART_Receive+0x2e>
 8021c9e:	88fb      	ldrh	r3, [r7, #6]
 8021ca0:	2b00      	cmp	r3, #0
 8021ca2:	d101      	bne.n	8021ca8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8021ca4:	2301      	movs	r3, #1
 8021ca6:	e084      	b.n	8021db2 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8021ca8:	68fb      	ldr	r3, [r7, #12]
 8021caa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8021cae:	2b01      	cmp	r3, #1
 8021cb0:	d101      	bne.n	8021cb6 <HAL_UART_Receive+0x40>
 8021cb2:	2302      	movs	r3, #2
 8021cb4:	e07d      	b.n	8021db2 <HAL_UART_Receive+0x13c>
 8021cb6:	68fb      	ldr	r3, [r7, #12]
 8021cb8:	2201      	movs	r2, #1
 8021cba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8021cbe:	68fb      	ldr	r3, [r7, #12]
 8021cc0:	2200      	movs	r2, #0
 8021cc2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8021cc4:	68fb      	ldr	r3, [r7, #12]
 8021cc6:	2222      	movs	r2, #34	; 0x22
 8021cc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8021ccc:	68fb      	ldr	r3, [r7, #12]
 8021cce:	2200      	movs	r2, #0
 8021cd0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8021cd2:	f7fe fec9 	bl	8020a68 <HAL_GetTick>
 8021cd6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8021cd8:	68fb      	ldr	r3, [r7, #12]
 8021cda:	88fa      	ldrh	r2, [r7, #6]
 8021cdc:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8021cde:	68fb      	ldr	r3, [r7, #12]
 8021ce0:	88fa      	ldrh	r2, [r7, #6]
 8021ce2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8021ce4:	68fb      	ldr	r3, [r7, #12]
 8021ce6:	689b      	ldr	r3, [r3, #8]
 8021ce8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8021cec:	d108      	bne.n	8021d00 <HAL_UART_Receive+0x8a>
 8021cee:	68fb      	ldr	r3, [r7, #12]
 8021cf0:	691b      	ldr	r3, [r3, #16]
 8021cf2:	2b00      	cmp	r3, #0
 8021cf4:	d104      	bne.n	8021d00 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8021cf6:	2300      	movs	r3, #0
 8021cf8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8021cfa:	68bb      	ldr	r3, [r7, #8]
 8021cfc:	61bb      	str	r3, [r7, #24]
 8021cfe:	e003      	b.n	8021d08 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8021d00:	68bb      	ldr	r3, [r7, #8]
 8021d02:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8021d04:	2300      	movs	r3, #0
 8021d06:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8021d08:	68fb      	ldr	r3, [r7, #12]
 8021d0a:	2200      	movs	r2, #0
 8021d0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8021d10:	e043      	b.n	8021d9a <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8021d12:	683b      	ldr	r3, [r7, #0]
 8021d14:	9300      	str	r3, [sp, #0]
 8021d16:	697b      	ldr	r3, [r7, #20]
 8021d18:	2200      	movs	r2, #0
 8021d1a:	2120      	movs	r1, #32
 8021d1c:	68f8      	ldr	r0, [r7, #12]
 8021d1e:	f000 f84c 	bl	8021dba <UART_WaitOnFlagUntilTimeout>
 8021d22:	4603      	mov	r3, r0
 8021d24:	2b00      	cmp	r3, #0
 8021d26:	d001      	beq.n	8021d2c <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8021d28:	2303      	movs	r3, #3
 8021d2a:	e042      	b.n	8021db2 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8021d2c:	69fb      	ldr	r3, [r7, #28]
 8021d2e:	2b00      	cmp	r3, #0
 8021d30:	d10c      	bne.n	8021d4c <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8021d32:	68fb      	ldr	r3, [r7, #12]
 8021d34:	681b      	ldr	r3, [r3, #0]
 8021d36:	685b      	ldr	r3, [r3, #4]
 8021d38:	b29b      	uxth	r3, r3
 8021d3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8021d3e:	b29a      	uxth	r2, r3
 8021d40:	69bb      	ldr	r3, [r7, #24]
 8021d42:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8021d44:	69bb      	ldr	r3, [r7, #24]
 8021d46:	3302      	adds	r3, #2
 8021d48:	61bb      	str	r3, [r7, #24]
 8021d4a:	e01f      	b.n	8021d8c <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8021d4c:	68fb      	ldr	r3, [r7, #12]
 8021d4e:	689b      	ldr	r3, [r3, #8]
 8021d50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8021d54:	d007      	beq.n	8021d66 <HAL_UART_Receive+0xf0>
 8021d56:	68fb      	ldr	r3, [r7, #12]
 8021d58:	689b      	ldr	r3, [r3, #8]
 8021d5a:	2b00      	cmp	r3, #0
 8021d5c:	d10a      	bne.n	8021d74 <HAL_UART_Receive+0xfe>
 8021d5e:	68fb      	ldr	r3, [r7, #12]
 8021d60:	691b      	ldr	r3, [r3, #16]
 8021d62:	2b00      	cmp	r3, #0
 8021d64:	d106      	bne.n	8021d74 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8021d66:	68fb      	ldr	r3, [r7, #12]
 8021d68:	681b      	ldr	r3, [r3, #0]
 8021d6a:	685b      	ldr	r3, [r3, #4]
 8021d6c:	b2da      	uxtb	r2, r3
 8021d6e:	69fb      	ldr	r3, [r7, #28]
 8021d70:	701a      	strb	r2, [r3, #0]
 8021d72:	e008      	b.n	8021d86 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8021d74:	68fb      	ldr	r3, [r7, #12]
 8021d76:	681b      	ldr	r3, [r3, #0]
 8021d78:	685b      	ldr	r3, [r3, #4]
 8021d7a:	b2db      	uxtb	r3, r3
 8021d7c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8021d80:	b2da      	uxtb	r2, r3
 8021d82:	69fb      	ldr	r3, [r7, #28]
 8021d84:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8021d86:	69fb      	ldr	r3, [r7, #28]
 8021d88:	3301      	adds	r3, #1
 8021d8a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8021d8c:	68fb      	ldr	r3, [r7, #12]
 8021d8e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8021d90:	b29b      	uxth	r3, r3
 8021d92:	3b01      	subs	r3, #1
 8021d94:	b29a      	uxth	r2, r3
 8021d96:	68fb      	ldr	r3, [r7, #12]
 8021d98:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8021d9a:	68fb      	ldr	r3, [r7, #12]
 8021d9c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8021d9e:	b29b      	uxth	r3, r3
 8021da0:	2b00      	cmp	r3, #0
 8021da2:	d1b6      	bne.n	8021d12 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8021da4:	68fb      	ldr	r3, [r7, #12]
 8021da6:	2220      	movs	r2, #32
 8021da8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8021dac:	2300      	movs	r3, #0
 8021dae:	e000      	b.n	8021db2 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8021db0:	2302      	movs	r3, #2
  }
}
 8021db2:	4618      	mov	r0, r3
 8021db4:	3720      	adds	r7, #32
 8021db6:	46bd      	mov	sp, r7
 8021db8:	bd80      	pop	{r7, pc}

08021dba <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8021dba:	b580      	push	{r7, lr}
 8021dbc:	b090      	sub	sp, #64	; 0x40
 8021dbe:	af00      	add	r7, sp, #0
 8021dc0:	60f8      	str	r0, [r7, #12]
 8021dc2:	60b9      	str	r1, [r7, #8]
 8021dc4:	603b      	str	r3, [r7, #0]
 8021dc6:	4613      	mov	r3, r2
 8021dc8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8021dca:	e050      	b.n	8021e6e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8021dcc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8021dce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8021dd2:	d04c      	beq.n	8021e6e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8021dd4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8021dd6:	2b00      	cmp	r3, #0
 8021dd8:	d007      	beq.n	8021dea <UART_WaitOnFlagUntilTimeout+0x30>
 8021dda:	f7fe fe45 	bl	8020a68 <HAL_GetTick>
 8021dde:	4602      	mov	r2, r0
 8021de0:	683b      	ldr	r3, [r7, #0]
 8021de2:	1ad3      	subs	r3, r2, r3
 8021de4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8021de6:	429a      	cmp	r2, r3
 8021de8:	d241      	bcs.n	8021e6e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8021dea:	68fb      	ldr	r3, [r7, #12]
 8021dec:	681b      	ldr	r3, [r3, #0]
 8021dee:	330c      	adds	r3, #12
 8021df0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8021df2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021df4:	e853 3f00 	ldrex	r3, [r3]
 8021df8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8021dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021dfc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8021e00:	63fb      	str	r3, [r7, #60]	; 0x3c
 8021e02:	68fb      	ldr	r3, [r7, #12]
 8021e04:	681b      	ldr	r3, [r3, #0]
 8021e06:	330c      	adds	r3, #12
 8021e08:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8021e0a:	637a      	str	r2, [r7, #52]	; 0x34
 8021e0c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8021e0e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8021e10:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8021e12:	e841 2300 	strex	r3, r2, [r1]
 8021e16:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8021e18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021e1a:	2b00      	cmp	r3, #0
 8021e1c:	d1e5      	bne.n	8021dea <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8021e1e:	68fb      	ldr	r3, [r7, #12]
 8021e20:	681b      	ldr	r3, [r3, #0]
 8021e22:	3314      	adds	r3, #20
 8021e24:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8021e26:	697b      	ldr	r3, [r7, #20]
 8021e28:	e853 3f00 	ldrex	r3, [r3]
 8021e2c:	613b      	str	r3, [r7, #16]
   return(result);
 8021e2e:	693b      	ldr	r3, [r7, #16]
 8021e30:	f023 0301 	bic.w	r3, r3, #1
 8021e34:	63bb      	str	r3, [r7, #56]	; 0x38
 8021e36:	68fb      	ldr	r3, [r7, #12]
 8021e38:	681b      	ldr	r3, [r3, #0]
 8021e3a:	3314      	adds	r3, #20
 8021e3c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8021e3e:	623a      	str	r2, [r7, #32]
 8021e40:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8021e42:	69f9      	ldr	r1, [r7, #28]
 8021e44:	6a3a      	ldr	r2, [r7, #32]
 8021e46:	e841 2300 	strex	r3, r2, [r1]
 8021e4a:	61bb      	str	r3, [r7, #24]
   return(result);
 8021e4c:	69bb      	ldr	r3, [r7, #24]
 8021e4e:	2b00      	cmp	r3, #0
 8021e50:	d1e5      	bne.n	8021e1e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8021e52:	68fb      	ldr	r3, [r7, #12]
 8021e54:	2220      	movs	r2, #32
 8021e56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8021e5a:	68fb      	ldr	r3, [r7, #12]
 8021e5c:	2220      	movs	r2, #32
 8021e5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8021e62:	68fb      	ldr	r3, [r7, #12]
 8021e64:	2200      	movs	r2, #0
 8021e66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8021e6a:	2303      	movs	r3, #3
 8021e6c:	e00f      	b.n	8021e8e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8021e6e:	68fb      	ldr	r3, [r7, #12]
 8021e70:	681b      	ldr	r3, [r3, #0]
 8021e72:	681a      	ldr	r2, [r3, #0]
 8021e74:	68bb      	ldr	r3, [r7, #8]
 8021e76:	4013      	ands	r3, r2
 8021e78:	68ba      	ldr	r2, [r7, #8]
 8021e7a:	429a      	cmp	r2, r3
 8021e7c:	bf0c      	ite	eq
 8021e7e:	2301      	moveq	r3, #1
 8021e80:	2300      	movne	r3, #0
 8021e82:	b2db      	uxtb	r3, r3
 8021e84:	461a      	mov	r2, r3
 8021e86:	79fb      	ldrb	r3, [r7, #7]
 8021e88:	429a      	cmp	r2, r3
 8021e8a:	d09f      	beq.n	8021dcc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8021e8c:	2300      	movs	r3, #0
}
 8021e8e:	4618      	mov	r0, r3
 8021e90:	3740      	adds	r7, #64	; 0x40
 8021e92:	46bd      	mov	sp, r7
 8021e94:	bd80      	pop	{r7, pc}
	...

08021e98 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8021e98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8021e9c:	b0c0      	sub	sp, #256	; 0x100
 8021e9e:	af00      	add	r7, sp, #0
 8021ea0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8021ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8021ea8:	681b      	ldr	r3, [r3, #0]
 8021eaa:	691b      	ldr	r3, [r3, #16]
 8021eac:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8021eb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8021eb4:	68d9      	ldr	r1, [r3, #12]
 8021eb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8021eba:	681a      	ldr	r2, [r3, #0]
 8021ebc:	ea40 0301 	orr.w	r3, r0, r1
 8021ec0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8021ec2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8021ec6:	689a      	ldr	r2, [r3, #8]
 8021ec8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8021ecc:	691b      	ldr	r3, [r3, #16]
 8021ece:	431a      	orrs	r2, r3
 8021ed0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8021ed4:	695b      	ldr	r3, [r3, #20]
 8021ed6:	431a      	orrs	r2, r3
 8021ed8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8021edc:	69db      	ldr	r3, [r3, #28]
 8021ede:	4313      	orrs	r3, r2
 8021ee0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8021ee4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8021ee8:	681b      	ldr	r3, [r3, #0]
 8021eea:	68db      	ldr	r3, [r3, #12]
 8021eec:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8021ef0:	f021 010c 	bic.w	r1, r1, #12
 8021ef4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8021ef8:	681a      	ldr	r2, [r3, #0]
 8021efa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8021efe:	430b      	orrs	r3, r1
 8021f00:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8021f02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8021f06:	681b      	ldr	r3, [r3, #0]
 8021f08:	695b      	ldr	r3, [r3, #20]
 8021f0a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8021f0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8021f12:	6999      	ldr	r1, [r3, #24]
 8021f14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8021f18:	681a      	ldr	r2, [r3, #0]
 8021f1a:	ea40 0301 	orr.w	r3, r0, r1
 8021f1e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8021f20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8021f24:	681a      	ldr	r2, [r3, #0]
 8021f26:	4b8f      	ldr	r3, [pc, #572]	; (8022164 <UART_SetConfig+0x2cc>)
 8021f28:	429a      	cmp	r2, r3
 8021f2a:	d005      	beq.n	8021f38 <UART_SetConfig+0xa0>
 8021f2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8021f30:	681a      	ldr	r2, [r3, #0]
 8021f32:	4b8d      	ldr	r3, [pc, #564]	; (8022168 <UART_SetConfig+0x2d0>)
 8021f34:	429a      	cmp	r2, r3
 8021f36:	d104      	bne.n	8021f42 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8021f38:	f7ff fcdc 	bl	80218f4 <HAL_RCC_GetPCLK2Freq>
 8021f3c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8021f40:	e003      	b.n	8021f4a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8021f42:	f7ff fcc3 	bl	80218cc <HAL_RCC_GetPCLK1Freq>
 8021f46:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8021f4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8021f4e:	69db      	ldr	r3, [r3, #28]
 8021f50:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8021f54:	f040 810c 	bne.w	8022170 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8021f58:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8021f5c:	2200      	movs	r2, #0
 8021f5e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8021f62:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8021f66:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8021f6a:	4622      	mov	r2, r4
 8021f6c:	462b      	mov	r3, r5
 8021f6e:	1891      	adds	r1, r2, r2
 8021f70:	65b9      	str	r1, [r7, #88]	; 0x58
 8021f72:	415b      	adcs	r3, r3
 8021f74:	65fb      	str	r3, [r7, #92]	; 0x5c
 8021f76:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8021f7a:	4621      	mov	r1, r4
 8021f7c:	eb12 0801 	adds.w	r8, r2, r1
 8021f80:	4629      	mov	r1, r5
 8021f82:	eb43 0901 	adc.w	r9, r3, r1
 8021f86:	f04f 0200 	mov.w	r2, #0
 8021f8a:	f04f 0300 	mov.w	r3, #0
 8021f8e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8021f92:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8021f96:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8021f9a:	4690      	mov	r8, r2
 8021f9c:	4699      	mov	r9, r3
 8021f9e:	4623      	mov	r3, r4
 8021fa0:	eb18 0303 	adds.w	r3, r8, r3
 8021fa4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8021fa8:	462b      	mov	r3, r5
 8021faa:	eb49 0303 	adc.w	r3, r9, r3
 8021fae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8021fb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8021fb6:	685b      	ldr	r3, [r3, #4]
 8021fb8:	2200      	movs	r2, #0
 8021fba:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8021fbe:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8021fc2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8021fc6:	460b      	mov	r3, r1
 8021fc8:	18db      	adds	r3, r3, r3
 8021fca:	653b      	str	r3, [r7, #80]	; 0x50
 8021fcc:	4613      	mov	r3, r2
 8021fce:	eb42 0303 	adc.w	r3, r2, r3
 8021fd2:	657b      	str	r3, [r7, #84]	; 0x54
 8021fd4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8021fd8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8021fdc:	f7fe f8fc 	bl	80201d8 <__aeabi_uldivmod>
 8021fe0:	4602      	mov	r2, r0
 8021fe2:	460b      	mov	r3, r1
 8021fe4:	4b61      	ldr	r3, [pc, #388]	; (802216c <UART_SetConfig+0x2d4>)
 8021fe6:	fba3 2302 	umull	r2, r3, r3, r2
 8021fea:	095b      	lsrs	r3, r3, #5
 8021fec:	011c      	lsls	r4, r3, #4
 8021fee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8021ff2:	2200      	movs	r2, #0
 8021ff4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8021ff8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8021ffc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8022000:	4642      	mov	r2, r8
 8022002:	464b      	mov	r3, r9
 8022004:	1891      	adds	r1, r2, r2
 8022006:	64b9      	str	r1, [r7, #72]	; 0x48
 8022008:	415b      	adcs	r3, r3
 802200a:	64fb      	str	r3, [r7, #76]	; 0x4c
 802200c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8022010:	4641      	mov	r1, r8
 8022012:	eb12 0a01 	adds.w	sl, r2, r1
 8022016:	4649      	mov	r1, r9
 8022018:	eb43 0b01 	adc.w	fp, r3, r1
 802201c:	f04f 0200 	mov.w	r2, #0
 8022020:	f04f 0300 	mov.w	r3, #0
 8022024:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8022028:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 802202c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8022030:	4692      	mov	sl, r2
 8022032:	469b      	mov	fp, r3
 8022034:	4643      	mov	r3, r8
 8022036:	eb1a 0303 	adds.w	r3, sl, r3
 802203a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 802203e:	464b      	mov	r3, r9
 8022040:	eb4b 0303 	adc.w	r3, fp, r3
 8022044:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8022048:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802204c:	685b      	ldr	r3, [r3, #4]
 802204e:	2200      	movs	r2, #0
 8022050:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8022054:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8022058:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 802205c:	460b      	mov	r3, r1
 802205e:	18db      	adds	r3, r3, r3
 8022060:	643b      	str	r3, [r7, #64]	; 0x40
 8022062:	4613      	mov	r3, r2
 8022064:	eb42 0303 	adc.w	r3, r2, r3
 8022068:	647b      	str	r3, [r7, #68]	; 0x44
 802206a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 802206e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8022072:	f7fe f8b1 	bl	80201d8 <__aeabi_uldivmod>
 8022076:	4602      	mov	r2, r0
 8022078:	460b      	mov	r3, r1
 802207a:	4611      	mov	r1, r2
 802207c:	4b3b      	ldr	r3, [pc, #236]	; (802216c <UART_SetConfig+0x2d4>)
 802207e:	fba3 2301 	umull	r2, r3, r3, r1
 8022082:	095b      	lsrs	r3, r3, #5
 8022084:	2264      	movs	r2, #100	; 0x64
 8022086:	fb02 f303 	mul.w	r3, r2, r3
 802208a:	1acb      	subs	r3, r1, r3
 802208c:	00db      	lsls	r3, r3, #3
 802208e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8022092:	4b36      	ldr	r3, [pc, #216]	; (802216c <UART_SetConfig+0x2d4>)
 8022094:	fba3 2302 	umull	r2, r3, r3, r2
 8022098:	095b      	lsrs	r3, r3, #5
 802209a:	005b      	lsls	r3, r3, #1
 802209c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80220a0:	441c      	add	r4, r3
 80220a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80220a6:	2200      	movs	r2, #0
 80220a8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80220ac:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80220b0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80220b4:	4642      	mov	r2, r8
 80220b6:	464b      	mov	r3, r9
 80220b8:	1891      	adds	r1, r2, r2
 80220ba:	63b9      	str	r1, [r7, #56]	; 0x38
 80220bc:	415b      	adcs	r3, r3
 80220be:	63fb      	str	r3, [r7, #60]	; 0x3c
 80220c0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80220c4:	4641      	mov	r1, r8
 80220c6:	1851      	adds	r1, r2, r1
 80220c8:	6339      	str	r1, [r7, #48]	; 0x30
 80220ca:	4649      	mov	r1, r9
 80220cc:	414b      	adcs	r3, r1
 80220ce:	637b      	str	r3, [r7, #52]	; 0x34
 80220d0:	f04f 0200 	mov.w	r2, #0
 80220d4:	f04f 0300 	mov.w	r3, #0
 80220d8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80220dc:	4659      	mov	r1, fp
 80220de:	00cb      	lsls	r3, r1, #3
 80220e0:	4651      	mov	r1, sl
 80220e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80220e6:	4651      	mov	r1, sl
 80220e8:	00ca      	lsls	r2, r1, #3
 80220ea:	4610      	mov	r0, r2
 80220ec:	4619      	mov	r1, r3
 80220ee:	4603      	mov	r3, r0
 80220f0:	4642      	mov	r2, r8
 80220f2:	189b      	adds	r3, r3, r2
 80220f4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80220f8:	464b      	mov	r3, r9
 80220fa:	460a      	mov	r2, r1
 80220fc:	eb42 0303 	adc.w	r3, r2, r3
 8022100:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8022104:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8022108:	685b      	ldr	r3, [r3, #4]
 802210a:	2200      	movs	r2, #0
 802210c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8022110:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8022114:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8022118:	460b      	mov	r3, r1
 802211a:	18db      	adds	r3, r3, r3
 802211c:	62bb      	str	r3, [r7, #40]	; 0x28
 802211e:	4613      	mov	r3, r2
 8022120:	eb42 0303 	adc.w	r3, r2, r3
 8022124:	62fb      	str	r3, [r7, #44]	; 0x2c
 8022126:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 802212a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 802212e:	f7fe f853 	bl	80201d8 <__aeabi_uldivmod>
 8022132:	4602      	mov	r2, r0
 8022134:	460b      	mov	r3, r1
 8022136:	4b0d      	ldr	r3, [pc, #52]	; (802216c <UART_SetConfig+0x2d4>)
 8022138:	fba3 1302 	umull	r1, r3, r3, r2
 802213c:	095b      	lsrs	r3, r3, #5
 802213e:	2164      	movs	r1, #100	; 0x64
 8022140:	fb01 f303 	mul.w	r3, r1, r3
 8022144:	1ad3      	subs	r3, r2, r3
 8022146:	00db      	lsls	r3, r3, #3
 8022148:	3332      	adds	r3, #50	; 0x32
 802214a:	4a08      	ldr	r2, [pc, #32]	; (802216c <UART_SetConfig+0x2d4>)
 802214c:	fba2 2303 	umull	r2, r3, r2, r3
 8022150:	095b      	lsrs	r3, r3, #5
 8022152:	f003 0207 	and.w	r2, r3, #7
 8022156:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 802215a:	681b      	ldr	r3, [r3, #0]
 802215c:	4422      	add	r2, r4
 802215e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8022160:	e105      	b.n	802236e <UART_SetConfig+0x4d6>
 8022162:	bf00      	nop
 8022164:	40011000 	.word	0x40011000
 8022168:	40011400 	.word	0x40011400
 802216c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8022170:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8022174:	2200      	movs	r2, #0
 8022176:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 802217a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 802217e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8022182:	4642      	mov	r2, r8
 8022184:	464b      	mov	r3, r9
 8022186:	1891      	adds	r1, r2, r2
 8022188:	6239      	str	r1, [r7, #32]
 802218a:	415b      	adcs	r3, r3
 802218c:	627b      	str	r3, [r7, #36]	; 0x24
 802218e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8022192:	4641      	mov	r1, r8
 8022194:	1854      	adds	r4, r2, r1
 8022196:	4649      	mov	r1, r9
 8022198:	eb43 0501 	adc.w	r5, r3, r1
 802219c:	f04f 0200 	mov.w	r2, #0
 80221a0:	f04f 0300 	mov.w	r3, #0
 80221a4:	00eb      	lsls	r3, r5, #3
 80221a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80221aa:	00e2      	lsls	r2, r4, #3
 80221ac:	4614      	mov	r4, r2
 80221ae:	461d      	mov	r5, r3
 80221b0:	4643      	mov	r3, r8
 80221b2:	18e3      	adds	r3, r4, r3
 80221b4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80221b8:	464b      	mov	r3, r9
 80221ba:	eb45 0303 	adc.w	r3, r5, r3
 80221be:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80221c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80221c6:	685b      	ldr	r3, [r3, #4]
 80221c8:	2200      	movs	r2, #0
 80221ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80221ce:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80221d2:	f04f 0200 	mov.w	r2, #0
 80221d6:	f04f 0300 	mov.w	r3, #0
 80221da:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80221de:	4629      	mov	r1, r5
 80221e0:	008b      	lsls	r3, r1, #2
 80221e2:	4621      	mov	r1, r4
 80221e4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80221e8:	4621      	mov	r1, r4
 80221ea:	008a      	lsls	r2, r1, #2
 80221ec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80221f0:	f7fd fff2 	bl	80201d8 <__aeabi_uldivmod>
 80221f4:	4602      	mov	r2, r0
 80221f6:	460b      	mov	r3, r1
 80221f8:	4b60      	ldr	r3, [pc, #384]	; (802237c <UART_SetConfig+0x4e4>)
 80221fa:	fba3 2302 	umull	r2, r3, r3, r2
 80221fe:	095b      	lsrs	r3, r3, #5
 8022200:	011c      	lsls	r4, r3, #4
 8022202:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8022206:	2200      	movs	r2, #0
 8022208:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 802220c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8022210:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8022214:	4642      	mov	r2, r8
 8022216:	464b      	mov	r3, r9
 8022218:	1891      	adds	r1, r2, r2
 802221a:	61b9      	str	r1, [r7, #24]
 802221c:	415b      	adcs	r3, r3
 802221e:	61fb      	str	r3, [r7, #28]
 8022220:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8022224:	4641      	mov	r1, r8
 8022226:	1851      	adds	r1, r2, r1
 8022228:	6139      	str	r1, [r7, #16]
 802222a:	4649      	mov	r1, r9
 802222c:	414b      	adcs	r3, r1
 802222e:	617b      	str	r3, [r7, #20]
 8022230:	f04f 0200 	mov.w	r2, #0
 8022234:	f04f 0300 	mov.w	r3, #0
 8022238:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 802223c:	4659      	mov	r1, fp
 802223e:	00cb      	lsls	r3, r1, #3
 8022240:	4651      	mov	r1, sl
 8022242:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8022246:	4651      	mov	r1, sl
 8022248:	00ca      	lsls	r2, r1, #3
 802224a:	4610      	mov	r0, r2
 802224c:	4619      	mov	r1, r3
 802224e:	4603      	mov	r3, r0
 8022250:	4642      	mov	r2, r8
 8022252:	189b      	adds	r3, r3, r2
 8022254:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8022258:	464b      	mov	r3, r9
 802225a:	460a      	mov	r2, r1
 802225c:	eb42 0303 	adc.w	r3, r2, r3
 8022260:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8022264:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8022268:	685b      	ldr	r3, [r3, #4]
 802226a:	2200      	movs	r2, #0
 802226c:	67bb      	str	r3, [r7, #120]	; 0x78
 802226e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8022270:	f04f 0200 	mov.w	r2, #0
 8022274:	f04f 0300 	mov.w	r3, #0
 8022278:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 802227c:	4649      	mov	r1, r9
 802227e:	008b      	lsls	r3, r1, #2
 8022280:	4641      	mov	r1, r8
 8022282:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8022286:	4641      	mov	r1, r8
 8022288:	008a      	lsls	r2, r1, #2
 802228a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 802228e:	f7fd ffa3 	bl	80201d8 <__aeabi_uldivmod>
 8022292:	4602      	mov	r2, r0
 8022294:	460b      	mov	r3, r1
 8022296:	4b39      	ldr	r3, [pc, #228]	; (802237c <UART_SetConfig+0x4e4>)
 8022298:	fba3 1302 	umull	r1, r3, r3, r2
 802229c:	095b      	lsrs	r3, r3, #5
 802229e:	2164      	movs	r1, #100	; 0x64
 80222a0:	fb01 f303 	mul.w	r3, r1, r3
 80222a4:	1ad3      	subs	r3, r2, r3
 80222a6:	011b      	lsls	r3, r3, #4
 80222a8:	3332      	adds	r3, #50	; 0x32
 80222aa:	4a34      	ldr	r2, [pc, #208]	; (802237c <UART_SetConfig+0x4e4>)
 80222ac:	fba2 2303 	umull	r2, r3, r2, r3
 80222b0:	095b      	lsrs	r3, r3, #5
 80222b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80222b6:	441c      	add	r4, r3
 80222b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80222bc:	2200      	movs	r2, #0
 80222be:	673b      	str	r3, [r7, #112]	; 0x70
 80222c0:	677a      	str	r2, [r7, #116]	; 0x74
 80222c2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80222c6:	4642      	mov	r2, r8
 80222c8:	464b      	mov	r3, r9
 80222ca:	1891      	adds	r1, r2, r2
 80222cc:	60b9      	str	r1, [r7, #8]
 80222ce:	415b      	adcs	r3, r3
 80222d0:	60fb      	str	r3, [r7, #12]
 80222d2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80222d6:	4641      	mov	r1, r8
 80222d8:	1851      	adds	r1, r2, r1
 80222da:	6039      	str	r1, [r7, #0]
 80222dc:	4649      	mov	r1, r9
 80222de:	414b      	adcs	r3, r1
 80222e0:	607b      	str	r3, [r7, #4]
 80222e2:	f04f 0200 	mov.w	r2, #0
 80222e6:	f04f 0300 	mov.w	r3, #0
 80222ea:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80222ee:	4659      	mov	r1, fp
 80222f0:	00cb      	lsls	r3, r1, #3
 80222f2:	4651      	mov	r1, sl
 80222f4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80222f8:	4651      	mov	r1, sl
 80222fa:	00ca      	lsls	r2, r1, #3
 80222fc:	4610      	mov	r0, r2
 80222fe:	4619      	mov	r1, r3
 8022300:	4603      	mov	r3, r0
 8022302:	4642      	mov	r2, r8
 8022304:	189b      	adds	r3, r3, r2
 8022306:	66bb      	str	r3, [r7, #104]	; 0x68
 8022308:	464b      	mov	r3, r9
 802230a:	460a      	mov	r2, r1
 802230c:	eb42 0303 	adc.w	r3, r2, r3
 8022310:	66fb      	str	r3, [r7, #108]	; 0x6c
 8022312:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8022316:	685b      	ldr	r3, [r3, #4]
 8022318:	2200      	movs	r2, #0
 802231a:	663b      	str	r3, [r7, #96]	; 0x60
 802231c:	667a      	str	r2, [r7, #100]	; 0x64
 802231e:	f04f 0200 	mov.w	r2, #0
 8022322:	f04f 0300 	mov.w	r3, #0
 8022326:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 802232a:	4649      	mov	r1, r9
 802232c:	008b      	lsls	r3, r1, #2
 802232e:	4641      	mov	r1, r8
 8022330:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8022334:	4641      	mov	r1, r8
 8022336:	008a      	lsls	r2, r1, #2
 8022338:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 802233c:	f7fd ff4c 	bl	80201d8 <__aeabi_uldivmod>
 8022340:	4602      	mov	r2, r0
 8022342:	460b      	mov	r3, r1
 8022344:	4b0d      	ldr	r3, [pc, #52]	; (802237c <UART_SetConfig+0x4e4>)
 8022346:	fba3 1302 	umull	r1, r3, r3, r2
 802234a:	095b      	lsrs	r3, r3, #5
 802234c:	2164      	movs	r1, #100	; 0x64
 802234e:	fb01 f303 	mul.w	r3, r1, r3
 8022352:	1ad3      	subs	r3, r2, r3
 8022354:	011b      	lsls	r3, r3, #4
 8022356:	3332      	adds	r3, #50	; 0x32
 8022358:	4a08      	ldr	r2, [pc, #32]	; (802237c <UART_SetConfig+0x4e4>)
 802235a:	fba2 2303 	umull	r2, r3, r2, r3
 802235e:	095b      	lsrs	r3, r3, #5
 8022360:	f003 020f 	and.w	r2, r3, #15
 8022364:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8022368:	681b      	ldr	r3, [r3, #0]
 802236a:	4422      	add	r2, r4
 802236c:	609a      	str	r2, [r3, #8]
}
 802236e:	bf00      	nop
 8022370:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8022374:	46bd      	mov	sp, r7
 8022376:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 802237a:	bf00      	nop
 802237c:	51eb851f 	.word	0x51eb851f

08022380 <__libc_init_array>:
 8022380:	b570      	push	{r4, r5, r6, lr}
 8022382:	4d0d      	ldr	r5, [pc, #52]	; (80223b8 <__libc_init_array+0x38>)
 8022384:	4c0d      	ldr	r4, [pc, #52]	; (80223bc <__libc_init_array+0x3c>)
 8022386:	1b64      	subs	r4, r4, r5
 8022388:	10a4      	asrs	r4, r4, #2
 802238a:	2600      	movs	r6, #0
 802238c:	42a6      	cmp	r6, r4
 802238e:	d109      	bne.n	80223a4 <__libc_init_array+0x24>
 8022390:	4d0b      	ldr	r5, [pc, #44]	; (80223c0 <__libc_init_array+0x40>)
 8022392:	4c0c      	ldr	r4, [pc, #48]	; (80223c4 <__libc_init_array+0x44>)
 8022394:	f000 f820 	bl	80223d8 <_init>
 8022398:	1b64      	subs	r4, r4, r5
 802239a:	10a4      	asrs	r4, r4, #2
 802239c:	2600      	movs	r6, #0
 802239e:	42a6      	cmp	r6, r4
 80223a0:	d105      	bne.n	80223ae <__libc_init_array+0x2e>
 80223a2:	bd70      	pop	{r4, r5, r6, pc}
 80223a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80223a8:	4798      	blx	r3
 80223aa:	3601      	adds	r6, #1
 80223ac:	e7ee      	b.n	802238c <__libc_init_array+0xc>
 80223ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80223b2:	4798      	blx	r3
 80223b4:	3601      	adds	r6, #1
 80223b6:	e7f2      	b.n	802239e <__libc_init_array+0x1e>
 80223b8:	08022410 	.word	0x08022410
 80223bc:	08022410 	.word	0x08022410
 80223c0:	08022410 	.word	0x08022410
 80223c4:	08022414 	.word	0x08022414

080223c8 <memset>:
 80223c8:	4402      	add	r2, r0
 80223ca:	4603      	mov	r3, r0
 80223cc:	4293      	cmp	r3, r2
 80223ce:	d100      	bne.n	80223d2 <memset+0xa>
 80223d0:	4770      	bx	lr
 80223d2:	f803 1b01 	strb.w	r1, [r3], #1
 80223d6:	e7f9      	b.n	80223cc <memset+0x4>

080223d8 <_init>:
 80223d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80223da:	bf00      	nop
 80223dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80223de:	bc08      	pop	{r3}
 80223e0:	469e      	mov	lr, r3
 80223e2:	4770      	bx	lr

080223e4 <_fini>:
 80223e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80223e6:	bf00      	nop
 80223e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80223ea:	bc08      	pop	{r3}
 80223ec:	469e      	mov	lr, r3
 80223ee:	4770      	bx	lr
