`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2023/09/04 23:27:03
// Design Name: 
// Module Name: testbench
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

module testbench(

    );
	
    reg CLOCK_50;
    reg rst;

    //æ¯éš”10nsï¼ŒCLOCK_50ä¿¡å·ç¿»è½¬ä¸?æ¬¡ï¼Œæ‰?ä»¥ä¸€ä¸ªå‘¨æœŸæ˜¯20nsï¼Œå¯¹åº?50MHz
    initial begin
        CLOCK_50 = 1'b0;
        forever #10 CLOCK_50 = ~CLOCK_50;
    end

    //æœ?åˆæ—¶åˆ»ï¼Œå¤ä½ä¿¡å·æœ‰æ•ˆï¼Œåœ¨ç¬?195nsï¼Œå¤ä½ä¿¡å·æ— æ•ˆï¼Œæœ?å°SOPCå¼?å§‹è¿è¡?
    //è¿è¡Œ1000nsåï¼Œæš‚åœä»¿çœŸ
    initial begin
        rst = 1'b1;
        #195 rst = 1'b0;
        #5000 $stop;
    end

    //ä¾‹åŒ–æœ?å°SOPC
    openmips_min_sopc openmips_min_sopc0(
        .clk(CLOCK_50),
        .rst(rst)
    );

endmodule
