/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* Uart_Mc */
#define Uart_Mc_rx__0__DR CYREG_GPIO_PRT7_DR
#define Uart_Mc_rx__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define Uart_Mc_rx__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define Uart_Mc_rx__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define Uart_Mc_rx__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define Uart_Mc_rx__0__HSIOM_GPIO 0u
#define Uart_Mc_rx__0__HSIOM_I2C 14u
#define Uart_Mc_rx__0__HSIOM_I2C_SCL 14u
#define Uart_Mc_rx__0__HSIOM_MASK 0x0000000Fu
#define Uart_Mc_rx__0__HSIOM_SHIFT 0u
#define Uart_Mc_rx__0__HSIOM_SPI 15u
#define Uart_Mc_rx__0__HSIOM_SPI_MOSI 15u
#define Uart_Mc_rx__0__HSIOM_UART 9u
#define Uart_Mc_rx__0__HSIOM_UART_RX 9u
#define Uart_Mc_rx__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define Uart_Mc_rx__0__INTR CYREG_GPIO_PRT7_INTR
#define Uart_Mc_rx__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define Uart_Mc_rx__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define Uart_Mc_rx__0__MASK 0x01u
#define Uart_Mc_rx__0__PC CYREG_GPIO_PRT7_PC
#define Uart_Mc_rx__0__PC2 CYREG_GPIO_PRT7_PC2
#define Uart_Mc_rx__0__PORT 7u
#define Uart_Mc_rx__0__PS CYREG_GPIO_PRT7_PS
#define Uart_Mc_rx__0__SHIFT 0u
#define Uart_Mc_rx__DR CYREG_GPIO_PRT7_DR
#define Uart_Mc_rx__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define Uart_Mc_rx__DR_INV CYREG_GPIO_PRT7_DR_INV
#define Uart_Mc_rx__DR_SET CYREG_GPIO_PRT7_DR_SET
#define Uart_Mc_rx__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define Uart_Mc_rx__INTR CYREG_GPIO_PRT7_INTR
#define Uart_Mc_rx__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define Uart_Mc_rx__INTSTAT CYREG_GPIO_PRT7_INTR
#define Uart_Mc_rx__MASK 0x01u
#define Uart_Mc_rx__PC CYREG_GPIO_PRT7_PC
#define Uart_Mc_rx__PC2 CYREG_GPIO_PRT7_PC2
#define Uart_Mc_rx__PORT 7u
#define Uart_Mc_rx__PS CYREG_GPIO_PRT7_PS
#define Uart_Mc_rx__SHIFT 0u
#define Uart_Mc_SCB__CTRL CYREG_SCB3_CTRL
#define Uart_Mc_SCB__EZ_DATA0 CYREG_SCB3_EZ_DATA0
#define Uart_Mc_SCB__EZ_DATA1 CYREG_SCB3_EZ_DATA1
#define Uart_Mc_SCB__EZ_DATA10 CYREG_SCB3_EZ_DATA10
#define Uart_Mc_SCB__EZ_DATA11 CYREG_SCB3_EZ_DATA11
#define Uart_Mc_SCB__EZ_DATA12 CYREG_SCB3_EZ_DATA12
#define Uart_Mc_SCB__EZ_DATA13 CYREG_SCB3_EZ_DATA13
#define Uart_Mc_SCB__EZ_DATA14 CYREG_SCB3_EZ_DATA14
#define Uart_Mc_SCB__EZ_DATA15 CYREG_SCB3_EZ_DATA15
#define Uart_Mc_SCB__EZ_DATA16 CYREG_SCB3_EZ_DATA16
#define Uart_Mc_SCB__EZ_DATA17 CYREG_SCB3_EZ_DATA17
#define Uart_Mc_SCB__EZ_DATA18 CYREG_SCB3_EZ_DATA18
#define Uart_Mc_SCB__EZ_DATA19 CYREG_SCB3_EZ_DATA19
#define Uart_Mc_SCB__EZ_DATA2 CYREG_SCB3_EZ_DATA2
#define Uart_Mc_SCB__EZ_DATA20 CYREG_SCB3_EZ_DATA20
#define Uart_Mc_SCB__EZ_DATA21 CYREG_SCB3_EZ_DATA21
#define Uart_Mc_SCB__EZ_DATA22 CYREG_SCB3_EZ_DATA22
#define Uart_Mc_SCB__EZ_DATA23 CYREG_SCB3_EZ_DATA23
#define Uart_Mc_SCB__EZ_DATA24 CYREG_SCB3_EZ_DATA24
#define Uart_Mc_SCB__EZ_DATA25 CYREG_SCB3_EZ_DATA25
#define Uart_Mc_SCB__EZ_DATA26 CYREG_SCB3_EZ_DATA26
#define Uart_Mc_SCB__EZ_DATA27 CYREG_SCB3_EZ_DATA27
#define Uart_Mc_SCB__EZ_DATA28 CYREG_SCB3_EZ_DATA28
#define Uart_Mc_SCB__EZ_DATA29 CYREG_SCB3_EZ_DATA29
#define Uart_Mc_SCB__EZ_DATA3 CYREG_SCB3_EZ_DATA3
#define Uart_Mc_SCB__EZ_DATA30 CYREG_SCB3_EZ_DATA30
#define Uart_Mc_SCB__EZ_DATA31 CYREG_SCB3_EZ_DATA31
#define Uart_Mc_SCB__EZ_DATA4 CYREG_SCB3_EZ_DATA4
#define Uart_Mc_SCB__EZ_DATA5 CYREG_SCB3_EZ_DATA5
#define Uart_Mc_SCB__EZ_DATA6 CYREG_SCB3_EZ_DATA6
#define Uart_Mc_SCB__EZ_DATA7 CYREG_SCB3_EZ_DATA7
#define Uart_Mc_SCB__EZ_DATA8 CYREG_SCB3_EZ_DATA8
#define Uart_Mc_SCB__EZ_DATA9 CYREG_SCB3_EZ_DATA9
#define Uart_Mc_SCB__I2C_CFG CYREG_SCB3_I2C_CFG
#define Uart_Mc_SCB__I2C_CTRL CYREG_SCB3_I2C_CTRL
#define Uart_Mc_SCB__I2C_M_CMD CYREG_SCB3_I2C_M_CMD
#define Uart_Mc_SCB__I2C_S_CMD CYREG_SCB3_I2C_S_CMD
#define Uart_Mc_SCB__I2C_STATUS CYREG_SCB3_I2C_STATUS
#define Uart_Mc_SCB__INTR_CAUSE CYREG_SCB3_INTR_CAUSE
#define Uart_Mc_SCB__INTR_I2C_EC CYREG_SCB3_INTR_I2C_EC
#define Uart_Mc_SCB__INTR_I2C_EC_MASK CYREG_SCB3_INTR_I2C_EC_MASK
#define Uart_Mc_SCB__INTR_I2C_EC_MASKED CYREG_SCB3_INTR_I2C_EC_MASKED
#define Uart_Mc_SCB__INTR_M CYREG_SCB3_INTR_M
#define Uart_Mc_SCB__INTR_M_MASK CYREG_SCB3_INTR_M_MASK
#define Uart_Mc_SCB__INTR_M_MASKED CYREG_SCB3_INTR_M_MASKED
#define Uart_Mc_SCB__INTR_M_SET CYREG_SCB3_INTR_M_SET
#define Uart_Mc_SCB__INTR_RX CYREG_SCB3_INTR_RX
#define Uart_Mc_SCB__INTR_RX_MASK CYREG_SCB3_INTR_RX_MASK
#define Uart_Mc_SCB__INTR_RX_MASKED CYREG_SCB3_INTR_RX_MASKED
#define Uart_Mc_SCB__INTR_RX_SET CYREG_SCB3_INTR_RX_SET
#define Uart_Mc_SCB__INTR_S CYREG_SCB3_INTR_S
#define Uart_Mc_SCB__INTR_S_MASK CYREG_SCB3_INTR_S_MASK
#define Uart_Mc_SCB__INTR_S_MASKED CYREG_SCB3_INTR_S_MASKED
#define Uart_Mc_SCB__INTR_S_SET CYREG_SCB3_INTR_S_SET
#define Uart_Mc_SCB__INTR_SPI_EC CYREG_SCB3_INTR_SPI_EC
#define Uart_Mc_SCB__INTR_SPI_EC_MASK CYREG_SCB3_INTR_SPI_EC_MASK
#define Uart_Mc_SCB__INTR_SPI_EC_MASKED CYREG_SCB3_INTR_SPI_EC_MASKED
#define Uart_Mc_SCB__INTR_TX CYREG_SCB3_INTR_TX
#define Uart_Mc_SCB__INTR_TX_MASK CYREG_SCB3_INTR_TX_MASK
#define Uart_Mc_SCB__INTR_TX_MASKED CYREG_SCB3_INTR_TX_MASKED
#define Uart_Mc_SCB__INTR_TX_SET CYREG_SCB3_INTR_TX_SET
#define Uart_Mc_SCB__RX_CTRL CYREG_SCB3_RX_CTRL
#define Uart_Mc_SCB__RX_FIFO_CTRL CYREG_SCB3_RX_FIFO_CTRL
#define Uart_Mc_SCB__RX_FIFO_RD CYREG_SCB3_RX_FIFO_RD
#define Uart_Mc_SCB__RX_FIFO_RD_SILENT CYREG_SCB3_RX_FIFO_RD_SILENT
#define Uart_Mc_SCB__RX_FIFO_STATUS CYREG_SCB3_RX_FIFO_STATUS
#define Uart_Mc_SCB__RX_MATCH CYREG_SCB3_RX_MATCH
#define Uart_Mc_SCB__SPI_CTRL CYREG_SCB3_SPI_CTRL
#define Uart_Mc_SCB__SPI_STATUS CYREG_SCB3_SPI_STATUS
#define Uart_Mc_SCB__SS0_POSISTION 0u
#define Uart_Mc_SCB__SS1_POSISTION 1u
#define Uart_Mc_SCB__SS2_POSISTION 2u
#define Uart_Mc_SCB__SS3_POSISTION 3u
#define Uart_Mc_SCB__STATUS CYREG_SCB3_STATUS
#define Uart_Mc_SCB__TX_CTRL CYREG_SCB3_TX_CTRL
#define Uart_Mc_SCB__TX_FIFO_CTRL CYREG_SCB3_TX_FIFO_CTRL
#define Uart_Mc_SCB__TX_FIFO_STATUS CYREG_SCB3_TX_FIFO_STATUS
#define Uart_Mc_SCB__TX_FIFO_WR CYREG_SCB3_TX_FIFO_WR
#define Uart_Mc_SCB__UART_CTRL CYREG_SCB3_UART_CTRL
#define Uart_Mc_SCB__UART_FLOW_CTRL CYREG_SCB3_UART_FLOW_CTRL
#define Uart_Mc_SCB__UART_RX_CTRL CYREG_SCB3_UART_RX_CTRL
#define Uart_Mc_SCB__UART_RX_STATUS CYREG_SCB3_UART_RX_STATUS
#define Uart_Mc_SCB__UART_TX_CTRL CYREG_SCB3_UART_TX_CTRL
#define Uart_Mc_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0P_ICER
#define Uart_Mc_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0P_ICPR
#define Uart_Mc_SCB_IRQ__INTC_MASK 0x400u
#define Uart_Mc_SCB_IRQ__INTC_NUMBER 10u
#define Uart_Mc_SCB_IRQ__INTC_PRIOR_MASK 0xC00000u
#define Uart_Mc_SCB_IRQ__INTC_PRIOR_NUM 3u
#define Uart_Mc_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0P_IPR2
#define Uart_Mc_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0P_ISER
#define Uart_Mc_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0P_ISPR
#define Uart_Mc_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL3
#define Uart_Mc_SCBCLK__DIV_ID 0x00000041u
#define Uart_Mc_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define Uart_Mc_SCBCLK__PA_DIV_ID 0x000000FFu
#define Uart_Mc_tx__0__DR CYREG_GPIO_PRT7_DR
#define Uart_Mc_tx__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define Uart_Mc_tx__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define Uart_Mc_tx__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define Uart_Mc_tx__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define Uart_Mc_tx__0__HSIOM_GPIO 0u
#define Uart_Mc_tx__0__HSIOM_I2C 14u
#define Uart_Mc_tx__0__HSIOM_I2C_SDA 14u
#define Uart_Mc_tx__0__HSIOM_MASK 0x000000F0u
#define Uart_Mc_tx__0__HSIOM_SHIFT 4u
#define Uart_Mc_tx__0__HSIOM_SPI 15u
#define Uart_Mc_tx__0__HSIOM_SPI_MISO 15u
#define Uart_Mc_tx__0__HSIOM_UART 9u
#define Uart_Mc_tx__0__HSIOM_UART_TX 9u
#define Uart_Mc_tx__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define Uart_Mc_tx__0__INTR CYREG_GPIO_PRT7_INTR
#define Uart_Mc_tx__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define Uart_Mc_tx__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define Uart_Mc_tx__0__MASK 0x02u
#define Uart_Mc_tx__0__PC CYREG_GPIO_PRT7_PC
#define Uart_Mc_tx__0__PC2 CYREG_GPIO_PRT7_PC2
#define Uart_Mc_tx__0__PORT 7u
#define Uart_Mc_tx__0__PS CYREG_GPIO_PRT7_PS
#define Uart_Mc_tx__0__SHIFT 1u
#define Uart_Mc_tx__DR CYREG_GPIO_PRT7_DR
#define Uart_Mc_tx__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define Uart_Mc_tx__DR_INV CYREG_GPIO_PRT7_DR_INV
#define Uart_Mc_tx__DR_SET CYREG_GPIO_PRT7_DR_SET
#define Uart_Mc_tx__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define Uart_Mc_tx__INTR CYREG_GPIO_PRT7_INTR
#define Uart_Mc_tx__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define Uart_Mc_tx__INTSTAT CYREG_GPIO_PRT7_INTR
#define Uart_Mc_tx__MASK 0x02u
#define Uart_Mc_tx__PC CYREG_GPIO_PRT7_PC
#define Uart_Mc_tx__PC2 CYREG_GPIO_PRT7_PC2
#define Uart_Mc_tx__PORT 7u
#define Uart_Mc_tx__PS CYREG_GPIO_PRT7_PS
#define Uart_Mc_tx__SHIFT 1u

/* BuzzerVol */
#define BuzzerVol__0__DR CYREG_GPIO_PRT3_DR
#define BuzzerVol__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define BuzzerVol__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define BuzzerVol__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define BuzzerVol__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define BuzzerVol__0__HSIOM_MASK 0x0F000000u
#define BuzzerVol__0__HSIOM_SHIFT 24u
#define BuzzerVol__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define BuzzerVol__0__INTR CYREG_GPIO_PRT3_INTR
#define BuzzerVol__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define BuzzerVol__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define BuzzerVol__0__MASK 0x40u
#define BuzzerVol__0__PC CYREG_GPIO_PRT3_PC
#define BuzzerVol__0__PC2 CYREG_GPIO_PRT3_PC2
#define BuzzerVol__0__PORT 3u
#define BuzzerVol__0__PS CYREG_GPIO_PRT3_PS
#define BuzzerVol__0__SHIFT 6u
#define BuzzerVol__DR CYREG_GPIO_PRT3_DR
#define BuzzerVol__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define BuzzerVol__DR_INV CYREG_GPIO_PRT3_DR_INV
#define BuzzerVol__DR_SET CYREG_GPIO_PRT3_DR_SET
#define BuzzerVol__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define BuzzerVol__INTR CYREG_GPIO_PRT3_INTR
#define BuzzerVol__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define BuzzerVol__INTSTAT CYREG_GPIO_PRT3_INTR
#define BuzzerVol__MASK 0x40u
#define BuzzerVol__PC CYREG_GPIO_PRT3_PC
#define BuzzerVol__PC2 CYREG_GPIO_PRT3_PC2
#define BuzzerVol__PORT 3u
#define BuzzerVol__PS CYREG_GPIO_PRT3_PS
#define BuzzerVol__SHIFT 6u

/* BuzzerFreq */
#define BuzzerFreq__0__DR CYREG_GPIO_PRT3_DR
#define BuzzerFreq__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define BuzzerFreq__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define BuzzerFreq__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define BuzzerFreq__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define BuzzerFreq__0__HSIOM_MASK 0x000F0000u
#define BuzzerFreq__0__HSIOM_SHIFT 16u
#define BuzzerFreq__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define BuzzerFreq__0__INTR CYREG_GPIO_PRT3_INTR
#define BuzzerFreq__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define BuzzerFreq__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define BuzzerFreq__0__MASK 0x10u
#define BuzzerFreq__0__PC CYREG_GPIO_PRT3_PC
#define BuzzerFreq__0__PC2 CYREG_GPIO_PRT3_PC2
#define BuzzerFreq__0__PORT 3u
#define BuzzerFreq__0__PS CYREG_GPIO_PRT3_PS
#define BuzzerFreq__0__SHIFT 4u
#define BuzzerFreq__DR CYREG_GPIO_PRT3_DR
#define BuzzerFreq__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define BuzzerFreq__DR_INV CYREG_GPIO_PRT3_DR_INV
#define BuzzerFreq__DR_SET CYREG_GPIO_PRT3_DR_SET
#define BuzzerFreq__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define BuzzerFreq__INTR CYREG_GPIO_PRT3_INTR
#define BuzzerFreq__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define BuzzerFreq__INTSTAT CYREG_GPIO_PRT3_INTR
#define BuzzerFreq__MASK 0x10u
#define BuzzerFreq__PC CYREG_GPIO_PRT3_PC
#define BuzzerFreq__PC2 CYREG_GPIO_PRT3_PC2
#define BuzzerFreq__PORT 3u
#define BuzzerFreq__PS CYREG_GPIO_PRT3_PS
#define BuzzerFreq__SHIFT 4u

/* EncoderSink */
#define EncoderSink__0__DR CYREG_GPIO_PRT1_DR
#define EncoderSink__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define EncoderSink__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define EncoderSink__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define EncoderSink__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define EncoderSink__0__HSIOM_MASK 0x0F000000u
#define EncoderSink__0__HSIOM_SHIFT 24u
#define EncoderSink__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define EncoderSink__0__INTR CYREG_GPIO_PRT1_INTR
#define EncoderSink__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define EncoderSink__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define EncoderSink__0__MASK 0x40u
#define EncoderSink__0__PC CYREG_GPIO_PRT1_PC
#define EncoderSink__0__PC2 CYREG_GPIO_PRT1_PC2
#define EncoderSink__0__PORT 1u
#define EncoderSink__0__PS CYREG_GPIO_PRT1_PS
#define EncoderSink__0__SHIFT 6u
#define EncoderSink__DR CYREG_GPIO_PRT1_DR
#define EncoderSink__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define EncoderSink__DR_INV CYREG_GPIO_PRT1_DR_INV
#define EncoderSink__DR_SET CYREG_GPIO_PRT1_DR_SET
#define EncoderSink__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define EncoderSink__INTR CYREG_GPIO_PRT1_INTR
#define EncoderSink__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define EncoderSink__INTSTAT CYREG_GPIO_PRT1_INTR
#define EncoderSink__MASK 0x40u
#define EncoderSink__PC CYREG_GPIO_PRT1_PC
#define EncoderSink__PC2 CYREG_GPIO_PRT1_PC2
#define EncoderSink__PORT 1u
#define EncoderSink__PS CYREG_GPIO_PRT1_PS
#define EncoderSink__SHIFT 6u

/* SegDispData */
#define SegDispData__0__DR CYREG_GPIO_PRT0_DR
#define SegDispData__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SegDispData__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SegDispData__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SegDispData__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SegDispData__0__HSIOM_MASK 0x000F0000u
#define SegDispData__0__HSIOM_SHIFT 16u
#define SegDispData__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SegDispData__0__INTR CYREG_GPIO_PRT0_INTR
#define SegDispData__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SegDispData__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SegDispData__0__MASK 0x10u
#define SegDispData__0__PC CYREG_GPIO_PRT0_PC
#define SegDispData__0__PC2 CYREG_GPIO_PRT0_PC2
#define SegDispData__0__PORT 0u
#define SegDispData__0__PS CYREG_GPIO_PRT0_PS
#define SegDispData__0__SHIFT 4u
#define SegDispData__DR CYREG_GPIO_PRT0_DR
#define SegDispData__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SegDispData__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SegDispData__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SegDispData__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SegDispData__INTR CYREG_GPIO_PRT0_INTR
#define SegDispData__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SegDispData__INTSTAT CYREG_GPIO_PRT0_INTR
#define SegDispData__MASK 0x10u
#define SegDispData__PC CYREG_GPIO_PRT0_PC
#define SegDispData__PC2 CYREG_GPIO_PRT0_PC2
#define SegDispData__PORT 0u
#define SegDispData__PS CYREG_GPIO_PRT0_PS
#define SegDispData__SHIFT 4u

/* SegDispStb1 */
#define SegDispStb1__0__DR CYREG_GPIO_PRT3_DR
#define SegDispStb1__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define SegDispStb1__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define SegDispStb1__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define SegDispStb1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define SegDispStb1__0__HSIOM_MASK 0x00F00000u
#define SegDispStb1__0__HSIOM_SHIFT 20u
#define SegDispStb1__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define SegDispStb1__0__INTR CYREG_GPIO_PRT3_INTR
#define SegDispStb1__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define SegDispStb1__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define SegDispStb1__0__MASK 0x20u
#define SegDispStb1__0__PC CYREG_GPIO_PRT3_PC
#define SegDispStb1__0__PC2 CYREG_GPIO_PRT3_PC2
#define SegDispStb1__0__PORT 3u
#define SegDispStb1__0__PS CYREG_GPIO_PRT3_PS
#define SegDispStb1__0__SHIFT 5u
#define SegDispStb1__DR CYREG_GPIO_PRT3_DR
#define SegDispStb1__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define SegDispStb1__DR_INV CYREG_GPIO_PRT3_DR_INV
#define SegDispStb1__DR_SET CYREG_GPIO_PRT3_DR_SET
#define SegDispStb1__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define SegDispStb1__INTR CYREG_GPIO_PRT3_INTR
#define SegDispStb1__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define SegDispStb1__INTSTAT CYREG_GPIO_PRT3_INTR
#define SegDispStb1__MASK 0x20u
#define SegDispStb1__PC CYREG_GPIO_PRT3_PC
#define SegDispStb1__PC2 CYREG_GPIO_PRT3_PC2
#define SegDispStb1__PORT 3u
#define SegDispStb1__PS CYREG_GPIO_PRT3_PS
#define SegDispStb1__SHIFT 5u

/* SegDispStb2 */
#define SegDispStb2__0__DR CYREG_GPIO_PRT0_DR
#define SegDispStb2__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SegDispStb2__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SegDispStb2__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SegDispStb2__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SegDispStb2__0__HSIOM_MASK 0xF0000000u
#define SegDispStb2__0__HSIOM_SHIFT 28u
#define SegDispStb2__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SegDispStb2__0__INTR CYREG_GPIO_PRT0_INTR
#define SegDispStb2__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SegDispStb2__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SegDispStb2__0__MASK 0x80u
#define SegDispStb2__0__PC CYREG_GPIO_PRT0_PC
#define SegDispStb2__0__PC2 CYREG_GPIO_PRT0_PC2
#define SegDispStb2__0__PORT 0u
#define SegDispStb2__0__PS CYREG_GPIO_PRT0_PS
#define SegDispStb2__0__SHIFT 7u
#define SegDispStb2__DR CYREG_GPIO_PRT0_DR
#define SegDispStb2__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SegDispStb2__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SegDispStb2__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SegDispStb2__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SegDispStb2__INTR CYREG_GPIO_PRT0_INTR
#define SegDispStb2__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SegDispStb2__INTSTAT CYREG_GPIO_PRT0_INTR
#define SegDispStb2__MASK 0x80u
#define SegDispStb2__PC CYREG_GPIO_PRT0_PC
#define SegDispStb2__PC2 CYREG_GPIO_PRT0_PC2
#define SegDispStb2__PORT 0u
#define SegDispStb2__PS CYREG_GPIO_PRT0_PS
#define SegDispStb2__SHIFT 7u

/* HeartbeatLed */
#define HeartbeatLed__0__DR CYREG_GPIO_PRT5_DR
#define HeartbeatLed__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define HeartbeatLed__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define HeartbeatLed__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define HeartbeatLed__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define HeartbeatLed__0__HSIOM_MASK 0x00F00000u
#define HeartbeatLed__0__HSIOM_SHIFT 20u
#define HeartbeatLed__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define HeartbeatLed__0__INTR CYREG_GPIO_PRT5_INTR
#define HeartbeatLed__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define HeartbeatLed__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define HeartbeatLed__0__MASK 0x20u
#define HeartbeatLed__0__PC CYREG_GPIO_PRT5_PC
#define HeartbeatLed__0__PC2 CYREG_GPIO_PRT5_PC2
#define HeartbeatLed__0__PORT 5u
#define HeartbeatLed__0__PS CYREG_GPIO_PRT5_PS
#define HeartbeatLed__0__SHIFT 5u
#define HeartbeatLed__DR CYREG_GPIO_PRT5_DR
#define HeartbeatLed__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define HeartbeatLed__DR_INV CYREG_GPIO_PRT5_DR_INV
#define HeartbeatLed__DR_SET CYREG_GPIO_PRT5_DR_SET
#define HeartbeatLed__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define HeartbeatLed__INTR CYREG_GPIO_PRT5_INTR
#define HeartbeatLed__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define HeartbeatLed__INTSTAT CYREG_GPIO_PRT5_INTR
#define HeartbeatLed__MASK 0x20u
#define HeartbeatLed__PC CYREG_GPIO_PRT5_PC
#define HeartbeatLed__PC2 CYREG_GPIO_PRT5_PC2
#define HeartbeatLed__PORT 5u
#define HeartbeatLed__PS CYREG_GPIO_PRT5_PS
#define HeartbeatLed__SHIFT 5u

/* SegDispClock */
#define SegDispClock__0__DR CYREG_GPIO_PRT0_DR
#define SegDispClock__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SegDispClock__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SegDispClock__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SegDispClock__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SegDispClock__0__HSIOM_MASK 0x0F000000u
#define SegDispClock__0__HSIOM_SHIFT 24u
#define SegDispClock__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SegDispClock__0__INTR CYREG_GPIO_PRT0_INTR
#define SegDispClock__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SegDispClock__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SegDispClock__0__MASK 0x40u
#define SegDispClock__0__PC CYREG_GPIO_PRT0_PC
#define SegDispClock__0__PC2 CYREG_GPIO_PRT0_PC2
#define SegDispClock__0__PORT 0u
#define SegDispClock__0__PS CYREG_GPIO_PRT0_PS
#define SegDispClock__0__SHIFT 6u
#define SegDispClock__DR CYREG_GPIO_PRT0_DR
#define SegDispClock__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SegDispClock__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SegDispClock__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SegDispClock__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SegDispClock__INTR CYREG_GPIO_PRT0_INTR
#define SegDispClock__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SegDispClock__INTSTAT CYREG_GPIO_PRT0_INTR
#define SegDispClock__MASK 0x40u
#define SegDispClock__PC CYREG_GPIO_PRT0_PC
#define SegDispClock__PC2 CYREG_GPIO_PRT0_PC2
#define SegDispClock__PORT 0u
#define SegDispClock__PS CYREG_GPIO_PRT0_PS
#define SegDispClock__SHIFT 6u

/* Input_Capsense */
#define Input_Capsense_Cmod__0__DR CYREG_GPIO_PRT4_DR
#define Input_Capsense_Cmod__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define Input_Capsense_Cmod__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define Input_Capsense_Cmod__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define Input_Capsense_Cmod__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define Input_Capsense_Cmod__0__HSIOM_MASK 0x0000F000u
#define Input_Capsense_Cmod__0__HSIOM_SHIFT 12u
#define Input_Capsense_Cmod__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define Input_Capsense_Cmod__0__INTR CYREG_GPIO_PRT4_INTR
#define Input_Capsense_Cmod__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define Input_Capsense_Cmod__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define Input_Capsense_Cmod__0__MASK 0x08u
#define Input_Capsense_Cmod__0__PC CYREG_GPIO_PRT4_PC
#define Input_Capsense_Cmod__0__PC2 CYREG_GPIO_PRT4_PC2
#define Input_Capsense_Cmod__0__PORT 4u
#define Input_Capsense_Cmod__0__PS CYREG_GPIO_PRT4_PS
#define Input_Capsense_Cmod__0__SHIFT 3u
#define Input_Capsense_Cmod__Cmod__DR CYREG_GPIO_PRT4_DR
#define Input_Capsense_Cmod__Cmod__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define Input_Capsense_Cmod__Cmod__DR_INV CYREG_GPIO_PRT4_DR_INV
#define Input_Capsense_Cmod__Cmod__DR_SET CYREG_GPIO_PRT4_DR_SET
#define Input_Capsense_Cmod__Cmod__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define Input_Capsense_Cmod__Cmod__INTR CYREG_GPIO_PRT4_INTR
#define Input_Capsense_Cmod__Cmod__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define Input_Capsense_Cmod__Cmod__INTSTAT CYREG_GPIO_PRT4_INTR
#define Input_Capsense_Cmod__Cmod__MASK 0x08u
#define Input_Capsense_Cmod__Cmod__PC CYREG_GPIO_PRT4_PC
#define Input_Capsense_Cmod__Cmod__PC2 CYREG_GPIO_PRT4_PC2
#define Input_Capsense_Cmod__Cmod__PORT 4u
#define Input_Capsense_Cmod__Cmod__PS CYREG_GPIO_PRT4_PS
#define Input_Capsense_Cmod__Cmod__SHIFT 3u
#define Input_Capsense_Cmod__DR CYREG_GPIO_PRT4_DR
#define Input_Capsense_Cmod__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define Input_Capsense_Cmod__DR_INV CYREG_GPIO_PRT4_DR_INV
#define Input_Capsense_Cmod__DR_SET CYREG_GPIO_PRT4_DR_SET
#define Input_Capsense_Cmod__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define Input_Capsense_Cmod__INTR CYREG_GPIO_PRT4_INTR
#define Input_Capsense_Cmod__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define Input_Capsense_Cmod__INTSTAT CYREG_GPIO_PRT4_INTR
#define Input_Capsense_Cmod__MASK 0x08u
#define Input_Capsense_Cmod__PC CYREG_GPIO_PRT4_PC
#define Input_Capsense_Cmod__PC2 CYREG_GPIO_PRT4_PC2
#define Input_Capsense_Cmod__PORT 4u
#define Input_Capsense_Cmod__PS CYREG_GPIO_PRT4_PS
#define Input_Capsense_Cmod__SHIFT 3u
#define Input_Capsense_CSD__ADC_CTL CYREG_CSD_ADC_CTL
#define Input_Capsense_CSD__CMOD_PAD 1u
#define Input_Capsense_CSD__CSD_CONFIG CYREG_CSD_CONFIG
#define Input_Capsense_CSD__CSD_INTR CYREG_CSD_INTR
#define Input_Capsense_CSD__CSD_INTR_SET CYREG_CSD_INTR_SET
#define Input_Capsense_CSD__CSD_NUMBER 0u
#define Input_Capsense_CSD__CSD_STATUS CYREG_CSD_STATUS
#define Input_Capsense_CSD__CSDCMP CYREG_CSD_CSDCMP
#define Input_Capsense_CSD__CSH_TANK_PAD 2u
#define Input_Capsense_CSD__CSHIELD_PAD 4u
#define Input_Capsense_CSD__DEDICATED_IO0 Input_Capsense_CSD__CSH_TANK_PAD
#define Input_Capsense_CSD__HSCMP CYREG_CSD_HSCMP
#define Input_Capsense_CSD__INTR_MASK CYREG_CSD_INTR_MASK
#define Input_Capsense_CSD__REFGEN CYREG_CSD_REFGEN
#define Input_Capsense_CSD__RESULT_VAL1 CYREG_CSD_RESULT_VAL1
#define Input_Capsense_CSD__RESULT_VAL2 CYREG_CSD_RESULT_VAL2
#define Input_Capsense_CSD__SENSE_DUTY CYREG_CSD_SENSE_DUTY
#define Input_Capsense_CSD__SENSE_PERIOD CYREG_CSD_SENSE_PERIOD
#define Input_Capsense_CSD__SEQ_INIT_CNT CYREG_CSD_SEQ_INIT_CNT
#define Input_Capsense_CSD__SEQ_NORM_CNT CYREG_CSD_SEQ_NORM_CNT
#define Input_Capsense_CSD__SEQ_START CYREG_CSD_SEQ_START
#define Input_Capsense_CSD__SEQ_TIME CYREG_CSD_SEQ_TIME
#define Input_Capsense_CSD__SW_AMUXBUF_SEL CYREG_CSD_SW_AMUXBUF_SEL
#define Input_Capsense_CSD__SW_BYP_SEL CYREG_CSD_SW_BYP_SEL
#define Input_Capsense_CSD__SW_CMP_N_SEL CYREG_CSD_SW_CMP_N_SEL
#define Input_Capsense_CSD__SW_CMP_P_SEL CYREG_CSD_SW_CMP_P_SEL
#define Input_Capsense_CSD__SW_DSI_SEL CYREG_CSD_SW_DSI_SEL
#define Input_Capsense_CSD__SW_FW_MOD_SEL CYREG_CSD_SW_FW_MOD_SEL
#define Input_Capsense_CSD__SW_FW_TANK_SEL CYREG_CSD_SW_FW_TANK_SEL
#define Input_Capsense_CSD__SW_HS_N_SEL CYREG_CSD_SW_HS_N_SEL
#define Input_Capsense_CSD__SW_HS_P_SEL CYREG_CSD_SW_HS_P_SEL
#define Input_Capsense_CSD__SW_REFGEN_SEL CYREG_CSD_SW_REFGEN_SEL
#define Input_Capsense_CSD__SW_RES CYREG_CSD_SW_RES
#define Input_Capsense_CSD__SW_SHIELD_SEL CYREG_CSD_SW_SHIELD_SEL
#define Input_Capsense_CSD__VREF_EXT_PAD 8u
#define Input_Capsense_IDACComp__CONFIG CYREG_CSD_CONFIG
#define Input_Capsense_IDACComp__IDAC CYREG_CSD_IDACB
#define Input_Capsense_IDACComp__POSITION 1u
#define Input_Capsense_IDACMod__CONFIG CYREG_CSD_CONFIG
#define Input_Capsense_IDACMod__IDAC CYREG_CSD_IDACA
#define Input_Capsense_IDACMod__POSITION 0u
#define Input_Capsense_ISR__INTC_CLR_EN_REG CYREG_CM0P_ICER
#define Input_Capsense_ISR__INTC_CLR_PD_REG CYREG_CM0P_ICPR
#define Input_Capsense_ISR__INTC_MASK 0x10000u
#define Input_Capsense_ISR__INTC_NUMBER 16u
#define Input_Capsense_ISR__INTC_PRIOR_MASK 0xC0u
#define Input_Capsense_ISR__INTC_PRIOR_NUM 3u
#define Input_Capsense_ISR__INTC_PRIOR_REG CYREG_CM0P_IPR4
#define Input_Capsense_ISR__INTC_SET_EN_REG CYREG_CM0P_ISER
#define Input_Capsense_ISR__INTC_SET_PD_REG CYREG_CM0P_ISPR
#define Input_Capsense_ModClk__CTRL_REGISTER CYREG_PERI_PCLK_CTL5
#define Input_Capsense_ModClk__DIV_ID 0x00000040u
#define Input_Capsense_ModClk__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define Input_Capsense_ModClk__PA_DIV_ID 0x000000FFu
#define Input_Capsense_Sns__0__DR CYREG_GPIO_PRT2_DR
#define Input_Capsense_Sns__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Input_Capsense_Sns__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Input_Capsense_Sns__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Input_Capsense_Sns__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Input_Capsense_Sns__0__HSIOM_MASK 0x0000000Fu
#define Input_Capsense_Sns__0__HSIOM_SHIFT 0u
#define Input_Capsense_Sns__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Capsense_Sns__0__INTR CYREG_GPIO_PRT2_INTR
#define Input_Capsense_Sns__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Capsense_Sns__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Input_Capsense_Sns__0__MASK 0x01u
#define Input_Capsense_Sns__0__PC CYREG_GPIO_PRT2_PC
#define Input_Capsense_Sns__0__PC2 CYREG_GPIO_PRT2_PC2
#define Input_Capsense_Sns__0__PORT 2u
#define Input_Capsense_Sns__0__PS CYREG_GPIO_PRT2_PS
#define Input_Capsense_Sns__0__SHIFT 0u
#define Input_Capsense_Sns__1__DR CYREG_GPIO_PRT2_DR
#define Input_Capsense_Sns__1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Input_Capsense_Sns__1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Input_Capsense_Sns__1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Input_Capsense_Sns__1__HSIOM CYREG_HSIOM_PORT_SEL2
#define Input_Capsense_Sns__1__HSIOM_MASK 0x000000F0u
#define Input_Capsense_Sns__1__HSIOM_SHIFT 4u
#define Input_Capsense_Sns__1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Capsense_Sns__1__INTR CYREG_GPIO_PRT2_INTR
#define Input_Capsense_Sns__1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Capsense_Sns__1__INTSTAT CYREG_GPIO_PRT2_INTR
#define Input_Capsense_Sns__1__MASK 0x02u
#define Input_Capsense_Sns__1__PC CYREG_GPIO_PRT2_PC
#define Input_Capsense_Sns__1__PC2 CYREG_GPIO_PRT2_PC2
#define Input_Capsense_Sns__1__PORT 2u
#define Input_Capsense_Sns__1__PS CYREG_GPIO_PRT2_PS
#define Input_Capsense_Sns__1__SHIFT 1u
#define Input_Capsense_Sns__10__DR CYREG_GPIO_PRT6_DR
#define Input_Capsense_Sns__10__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define Input_Capsense_Sns__10__DR_INV CYREG_GPIO_PRT6_DR_INV
#define Input_Capsense_Sns__10__DR_SET CYREG_GPIO_PRT6_DR_SET
#define Input_Capsense_Sns__10__HSIOM CYREG_HSIOM_PORT_SEL6
#define Input_Capsense_Sns__10__HSIOM_MASK 0x00000F00u
#define Input_Capsense_Sns__10__HSIOM_SHIFT 8u
#define Input_Capsense_Sns__10__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define Input_Capsense_Sns__10__INTR CYREG_GPIO_PRT6_INTR
#define Input_Capsense_Sns__10__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define Input_Capsense_Sns__10__INTSTAT CYREG_GPIO_PRT6_INTR
#define Input_Capsense_Sns__10__MASK 0x04u
#define Input_Capsense_Sns__10__PC CYREG_GPIO_PRT6_PC
#define Input_Capsense_Sns__10__PC2 CYREG_GPIO_PRT6_PC2
#define Input_Capsense_Sns__10__PORT 6u
#define Input_Capsense_Sns__10__PS CYREG_GPIO_PRT6_PS
#define Input_Capsense_Sns__10__SHIFT 2u
#define Input_Capsense_Sns__11__DR CYREG_GPIO_PRT6_DR
#define Input_Capsense_Sns__11__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define Input_Capsense_Sns__11__DR_INV CYREG_GPIO_PRT6_DR_INV
#define Input_Capsense_Sns__11__DR_SET CYREG_GPIO_PRT6_DR_SET
#define Input_Capsense_Sns__11__HSIOM CYREG_HSIOM_PORT_SEL6
#define Input_Capsense_Sns__11__HSIOM_MASK 0x000F0000u
#define Input_Capsense_Sns__11__HSIOM_SHIFT 16u
#define Input_Capsense_Sns__11__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define Input_Capsense_Sns__11__INTR CYREG_GPIO_PRT6_INTR
#define Input_Capsense_Sns__11__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define Input_Capsense_Sns__11__INTSTAT CYREG_GPIO_PRT6_INTR
#define Input_Capsense_Sns__11__MASK 0x10u
#define Input_Capsense_Sns__11__PC CYREG_GPIO_PRT6_PC
#define Input_Capsense_Sns__11__PC2 CYREG_GPIO_PRT6_PC2
#define Input_Capsense_Sns__11__PORT 6u
#define Input_Capsense_Sns__11__PS CYREG_GPIO_PRT6_PS
#define Input_Capsense_Sns__11__SHIFT 4u
#define Input_Capsense_Sns__12__DR CYREG_GPIO_PRT3_DR
#define Input_Capsense_Sns__12__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Input_Capsense_Sns__12__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Input_Capsense_Sns__12__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Input_Capsense_Sns__12__HSIOM CYREG_HSIOM_PORT_SEL3
#define Input_Capsense_Sns__12__HSIOM_MASK 0x0000000Fu
#define Input_Capsense_Sns__12__HSIOM_SHIFT 0u
#define Input_Capsense_Sns__12__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Input_Capsense_Sns__12__INTR CYREG_GPIO_PRT3_INTR
#define Input_Capsense_Sns__12__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Input_Capsense_Sns__12__INTSTAT CYREG_GPIO_PRT3_INTR
#define Input_Capsense_Sns__12__MASK 0x01u
#define Input_Capsense_Sns__12__PC CYREG_GPIO_PRT3_PC
#define Input_Capsense_Sns__12__PC2 CYREG_GPIO_PRT3_PC2
#define Input_Capsense_Sns__12__PORT 3u
#define Input_Capsense_Sns__12__PS CYREG_GPIO_PRT3_PS
#define Input_Capsense_Sns__12__SHIFT 0u
#define Input_Capsense_Sns__2__DR CYREG_GPIO_PRT2_DR
#define Input_Capsense_Sns__2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Input_Capsense_Sns__2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Input_Capsense_Sns__2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Input_Capsense_Sns__2__HSIOM CYREG_HSIOM_PORT_SEL2
#define Input_Capsense_Sns__2__HSIOM_MASK 0x00000F00u
#define Input_Capsense_Sns__2__HSIOM_SHIFT 8u
#define Input_Capsense_Sns__2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Capsense_Sns__2__INTR CYREG_GPIO_PRT2_INTR
#define Input_Capsense_Sns__2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Capsense_Sns__2__INTSTAT CYREG_GPIO_PRT2_INTR
#define Input_Capsense_Sns__2__MASK 0x04u
#define Input_Capsense_Sns__2__PC CYREG_GPIO_PRT2_PC
#define Input_Capsense_Sns__2__PC2 CYREG_GPIO_PRT2_PC2
#define Input_Capsense_Sns__2__PORT 2u
#define Input_Capsense_Sns__2__PS CYREG_GPIO_PRT2_PS
#define Input_Capsense_Sns__2__SHIFT 2u
#define Input_Capsense_Sns__3__DR CYREG_GPIO_PRT2_DR
#define Input_Capsense_Sns__3__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Input_Capsense_Sns__3__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Input_Capsense_Sns__3__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Input_Capsense_Sns__3__HSIOM CYREG_HSIOM_PORT_SEL2
#define Input_Capsense_Sns__3__HSIOM_MASK 0x0000F000u
#define Input_Capsense_Sns__3__HSIOM_SHIFT 12u
#define Input_Capsense_Sns__3__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Capsense_Sns__3__INTR CYREG_GPIO_PRT2_INTR
#define Input_Capsense_Sns__3__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Capsense_Sns__3__INTSTAT CYREG_GPIO_PRT2_INTR
#define Input_Capsense_Sns__3__MASK 0x08u
#define Input_Capsense_Sns__3__PC CYREG_GPIO_PRT2_PC
#define Input_Capsense_Sns__3__PC2 CYREG_GPIO_PRT2_PC2
#define Input_Capsense_Sns__3__PORT 2u
#define Input_Capsense_Sns__3__PS CYREG_GPIO_PRT2_PS
#define Input_Capsense_Sns__3__SHIFT 3u
#define Input_Capsense_Sns__4__DR CYREG_GPIO_PRT2_DR
#define Input_Capsense_Sns__4__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Input_Capsense_Sns__4__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Input_Capsense_Sns__4__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Input_Capsense_Sns__4__HSIOM CYREG_HSIOM_PORT_SEL2
#define Input_Capsense_Sns__4__HSIOM_MASK 0x000F0000u
#define Input_Capsense_Sns__4__HSIOM_SHIFT 16u
#define Input_Capsense_Sns__4__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Capsense_Sns__4__INTR CYREG_GPIO_PRT2_INTR
#define Input_Capsense_Sns__4__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Capsense_Sns__4__INTSTAT CYREG_GPIO_PRT2_INTR
#define Input_Capsense_Sns__4__MASK 0x10u
#define Input_Capsense_Sns__4__PC CYREG_GPIO_PRT2_PC
#define Input_Capsense_Sns__4__PC2 CYREG_GPIO_PRT2_PC2
#define Input_Capsense_Sns__4__PORT 2u
#define Input_Capsense_Sns__4__PS CYREG_GPIO_PRT2_PS
#define Input_Capsense_Sns__4__SHIFT 4u
#define Input_Capsense_Sns__5__DR CYREG_GPIO_PRT2_DR
#define Input_Capsense_Sns__5__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Input_Capsense_Sns__5__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Input_Capsense_Sns__5__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Input_Capsense_Sns__5__HSIOM CYREG_HSIOM_PORT_SEL2
#define Input_Capsense_Sns__5__HSIOM_MASK 0x00F00000u
#define Input_Capsense_Sns__5__HSIOM_SHIFT 20u
#define Input_Capsense_Sns__5__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Capsense_Sns__5__INTR CYREG_GPIO_PRT2_INTR
#define Input_Capsense_Sns__5__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Capsense_Sns__5__INTSTAT CYREG_GPIO_PRT2_INTR
#define Input_Capsense_Sns__5__MASK 0x20u
#define Input_Capsense_Sns__5__PC CYREG_GPIO_PRT2_PC
#define Input_Capsense_Sns__5__PC2 CYREG_GPIO_PRT2_PC2
#define Input_Capsense_Sns__5__PORT 2u
#define Input_Capsense_Sns__5__PS CYREG_GPIO_PRT2_PS
#define Input_Capsense_Sns__5__SHIFT 5u
#define Input_Capsense_Sns__6__DR CYREG_GPIO_PRT2_DR
#define Input_Capsense_Sns__6__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Input_Capsense_Sns__6__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Input_Capsense_Sns__6__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Input_Capsense_Sns__6__HSIOM CYREG_HSIOM_PORT_SEL2
#define Input_Capsense_Sns__6__HSIOM_MASK 0x0F000000u
#define Input_Capsense_Sns__6__HSIOM_SHIFT 24u
#define Input_Capsense_Sns__6__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Capsense_Sns__6__INTR CYREG_GPIO_PRT2_INTR
#define Input_Capsense_Sns__6__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Capsense_Sns__6__INTSTAT CYREG_GPIO_PRT2_INTR
#define Input_Capsense_Sns__6__MASK 0x40u
#define Input_Capsense_Sns__6__PC CYREG_GPIO_PRT2_PC
#define Input_Capsense_Sns__6__PC2 CYREG_GPIO_PRT2_PC2
#define Input_Capsense_Sns__6__PORT 2u
#define Input_Capsense_Sns__6__PS CYREG_GPIO_PRT2_PS
#define Input_Capsense_Sns__6__SHIFT 6u
#define Input_Capsense_Sns__7__DR CYREG_GPIO_PRT2_DR
#define Input_Capsense_Sns__7__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Input_Capsense_Sns__7__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Input_Capsense_Sns__7__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Input_Capsense_Sns__7__HSIOM CYREG_HSIOM_PORT_SEL2
#define Input_Capsense_Sns__7__HSIOM_MASK 0xF0000000u
#define Input_Capsense_Sns__7__HSIOM_SHIFT 28u
#define Input_Capsense_Sns__7__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Capsense_Sns__7__INTR CYREG_GPIO_PRT2_INTR
#define Input_Capsense_Sns__7__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Capsense_Sns__7__INTSTAT CYREG_GPIO_PRT2_INTR
#define Input_Capsense_Sns__7__MASK 0x80u
#define Input_Capsense_Sns__7__PC CYREG_GPIO_PRT2_PC
#define Input_Capsense_Sns__7__PC2 CYREG_GPIO_PRT2_PC2
#define Input_Capsense_Sns__7__PORT 2u
#define Input_Capsense_Sns__7__PS CYREG_GPIO_PRT2_PS
#define Input_Capsense_Sns__7__SHIFT 7u
#define Input_Capsense_Sns__8__DR CYREG_GPIO_PRT6_DR
#define Input_Capsense_Sns__8__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define Input_Capsense_Sns__8__DR_INV CYREG_GPIO_PRT6_DR_INV
#define Input_Capsense_Sns__8__DR_SET CYREG_GPIO_PRT6_DR_SET
#define Input_Capsense_Sns__8__HSIOM CYREG_HSIOM_PORT_SEL6
#define Input_Capsense_Sns__8__HSIOM_MASK 0x0000000Fu
#define Input_Capsense_Sns__8__HSIOM_SHIFT 0u
#define Input_Capsense_Sns__8__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define Input_Capsense_Sns__8__INTR CYREG_GPIO_PRT6_INTR
#define Input_Capsense_Sns__8__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define Input_Capsense_Sns__8__INTSTAT CYREG_GPIO_PRT6_INTR
#define Input_Capsense_Sns__8__MASK 0x01u
#define Input_Capsense_Sns__8__PC CYREG_GPIO_PRT6_PC
#define Input_Capsense_Sns__8__PC2 CYREG_GPIO_PRT6_PC2
#define Input_Capsense_Sns__8__PORT 6u
#define Input_Capsense_Sns__8__PS CYREG_GPIO_PRT6_PS
#define Input_Capsense_Sns__8__SHIFT 0u
#define Input_Capsense_Sns__9__DR CYREG_GPIO_PRT6_DR
#define Input_Capsense_Sns__9__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define Input_Capsense_Sns__9__DR_INV CYREG_GPIO_PRT6_DR_INV
#define Input_Capsense_Sns__9__DR_SET CYREG_GPIO_PRT6_DR_SET
#define Input_Capsense_Sns__9__HSIOM CYREG_HSIOM_PORT_SEL6
#define Input_Capsense_Sns__9__HSIOM_MASK 0x000000F0u
#define Input_Capsense_Sns__9__HSIOM_SHIFT 4u
#define Input_Capsense_Sns__9__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define Input_Capsense_Sns__9__INTR CYREG_GPIO_PRT6_INTR
#define Input_Capsense_Sns__9__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define Input_Capsense_Sns__9__INTSTAT CYREG_GPIO_PRT6_INTR
#define Input_Capsense_Sns__9__MASK 0x02u
#define Input_Capsense_Sns__9__PC CYREG_GPIO_PRT6_PC
#define Input_Capsense_Sns__9__PC2 CYREG_GPIO_PRT6_PC2
#define Input_Capsense_Sns__9__PORT 6u
#define Input_Capsense_Sns__9__PS CYREG_GPIO_PRT6_PS
#define Input_Capsense_Sns__9__SHIFT 1u
#define Input_Capsense_Sns__sw100_Sns0__DR CYREG_GPIO_PRT2_DR
#define Input_Capsense_Sns__sw100_Sns0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Input_Capsense_Sns__sw100_Sns0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Input_Capsense_Sns__sw100_Sns0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Input_Capsense_Sns__sw100_Sns0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Capsense_Sns__sw100_Sns0__INTR CYREG_GPIO_PRT2_INTR
#define Input_Capsense_Sns__sw100_Sns0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Capsense_Sns__sw100_Sns0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Input_Capsense_Sns__sw100_Sns0__MASK 0x01u
#define Input_Capsense_Sns__sw100_Sns0__PC CYREG_GPIO_PRT2_PC
#define Input_Capsense_Sns__sw100_Sns0__PC2 CYREG_GPIO_PRT2_PC2
#define Input_Capsense_Sns__sw100_Sns0__PORT 2u
#define Input_Capsense_Sns__sw100_Sns0__PS CYREG_GPIO_PRT2_PS
#define Input_Capsense_Sns__sw100_Sns0__SHIFT 0u
#define Input_Capsense_Sns__sw101_Sns0__DR CYREG_GPIO_PRT2_DR
#define Input_Capsense_Sns__sw101_Sns0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Input_Capsense_Sns__sw101_Sns0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Input_Capsense_Sns__sw101_Sns0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Input_Capsense_Sns__sw101_Sns0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Capsense_Sns__sw101_Sns0__INTR CYREG_GPIO_PRT2_INTR
#define Input_Capsense_Sns__sw101_Sns0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Capsense_Sns__sw101_Sns0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Input_Capsense_Sns__sw101_Sns0__MASK 0x02u
#define Input_Capsense_Sns__sw101_Sns0__PC CYREG_GPIO_PRT2_PC
#define Input_Capsense_Sns__sw101_Sns0__PC2 CYREG_GPIO_PRT2_PC2
#define Input_Capsense_Sns__sw101_Sns0__PORT 2u
#define Input_Capsense_Sns__sw101_Sns0__PS CYREG_GPIO_PRT2_PS
#define Input_Capsense_Sns__sw101_Sns0__SHIFT 1u
#define Input_Capsense_Sns__sw102_Sns0__DR CYREG_GPIO_PRT2_DR
#define Input_Capsense_Sns__sw102_Sns0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Input_Capsense_Sns__sw102_Sns0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Input_Capsense_Sns__sw102_Sns0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Input_Capsense_Sns__sw102_Sns0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Capsense_Sns__sw102_Sns0__INTR CYREG_GPIO_PRT2_INTR
#define Input_Capsense_Sns__sw102_Sns0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Capsense_Sns__sw102_Sns0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Input_Capsense_Sns__sw102_Sns0__MASK 0x04u
#define Input_Capsense_Sns__sw102_Sns0__PC CYREG_GPIO_PRT2_PC
#define Input_Capsense_Sns__sw102_Sns0__PC2 CYREG_GPIO_PRT2_PC2
#define Input_Capsense_Sns__sw102_Sns0__PORT 2u
#define Input_Capsense_Sns__sw102_Sns0__PS CYREG_GPIO_PRT2_PS
#define Input_Capsense_Sns__sw102_Sns0__SHIFT 2u
#define Input_Capsense_Sns__sw103_Sns0__DR CYREG_GPIO_PRT2_DR
#define Input_Capsense_Sns__sw103_Sns0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Input_Capsense_Sns__sw103_Sns0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Input_Capsense_Sns__sw103_Sns0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Input_Capsense_Sns__sw103_Sns0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Capsense_Sns__sw103_Sns0__INTR CYREG_GPIO_PRT2_INTR
#define Input_Capsense_Sns__sw103_Sns0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Capsense_Sns__sw103_Sns0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Input_Capsense_Sns__sw103_Sns0__MASK 0x08u
#define Input_Capsense_Sns__sw103_Sns0__PC CYREG_GPIO_PRT2_PC
#define Input_Capsense_Sns__sw103_Sns0__PC2 CYREG_GPIO_PRT2_PC2
#define Input_Capsense_Sns__sw103_Sns0__PORT 2u
#define Input_Capsense_Sns__sw103_Sns0__PS CYREG_GPIO_PRT2_PS
#define Input_Capsense_Sns__sw103_Sns0__SHIFT 3u
#define Input_Capsense_Sns__sw104_Sns0__DR CYREG_GPIO_PRT2_DR
#define Input_Capsense_Sns__sw104_Sns0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Input_Capsense_Sns__sw104_Sns0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Input_Capsense_Sns__sw104_Sns0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Input_Capsense_Sns__sw104_Sns0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Capsense_Sns__sw104_Sns0__INTR CYREG_GPIO_PRT2_INTR
#define Input_Capsense_Sns__sw104_Sns0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Capsense_Sns__sw104_Sns0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Input_Capsense_Sns__sw104_Sns0__MASK 0x10u
#define Input_Capsense_Sns__sw104_Sns0__PC CYREG_GPIO_PRT2_PC
#define Input_Capsense_Sns__sw104_Sns0__PC2 CYREG_GPIO_PRT2_PC2
#define Input_Capsense_Sns__sw104_Sns0__PORT 2u
#define Input_Capsense_Sns__sw104_Sns0__PS CYREG_GPIO_PRT2_PS
#define Input_Capsense_Sns__sw104_Sns0__SHIFT 4u
#define Input_Capsense_Sns__sw105_Sns0__DR CYREG_GPIO_PRT2_DR
#define Input_Capsense_Sns__sw105_Sns0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Input_Capsense_Sns__sw105_Sns0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Input_Capsense_Sns__sw105_Sns0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Input_Capsense_Sns__sw105_Sns0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Capsense_Sns__sw105_Sns0__INTR CYREG_GPIO_PRT2_INTR
#define Input_Capsense_Sns__sw105_Sns0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Capsense_Sns__sw105_Sns0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Input_Capsense_Sns__sw105_Sns0__MASK 0x20u
#define Input_Capsense_Sns__sw105_Sns0__PC CYREG_GPIO_PRT2_PC
#define Input_Capsense_Sns__sw105_Sns0__PC2 CYREG_GPIO_PRT2_PC2
#define Input_Capsense_Sns__sw105_Sns0__PORT 2u
#define Input_Capsense_Sns__sw105_Sns0__PS CYREG_GPIO_PRT2_PS
#define Input_Capsense_Sns__sw105_Sns0__SHIFT 5u
#define Input_Capsense_Sns__sw106_Sns0__DR CYREG_GPIO_PRT2_DR
#define Input_Capsense_Sns__sw106_Sns0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Input_Capsense_Sns__sw106_Sns0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Input_Capsense_Sns__sw106_Sns0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Input_Capsense_Sns__sw106_Sns0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Capsense_Sns__sw106_Sns0__INTR CYREG_GPIO_PRT2_INTR
#define Input_Capsense_Sns__sw106_Sns0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Capsense_Sns__sw106_Sns0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Input_Capsense_Sns__sw106_Sns0__MASK 0x40u
#define Input_Capsense_Sns__sw106_Sns0__PC CYREG_GPIO_PRT2_PC
#define Input_Capsense_Sns__sw106_Sns0__PC2 CYREG_GPIO_PRT2_PC2
#define Input_Capsense_Sns__sw106_Sns0__PORT 2u
#define Input_Capsense_Sns__sw106_Sns0__PS CYREG_GPIO_PRT2_PS
#define Input_Capsense_Sns__sw106_Sns0__SHIFT 6u
#define Input_Capsense_Sns__sw107_Sns0__DR CYREG_GPIO_PRT2_DR
#define Input_Capsense_Sns__sw107_Sns0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Input_Capsense_Sns__sw107_Sns0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Input_Capsense_Sns__sw107_Sns0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Input_Capsense_Sns__sw107_Sns0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Capsense_Sns__sw107_Sns0__INTR CYREG_GPIO_PRT2_INTR
#define Input_Capsense_Sns__sw107_Sns0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Input_Capsense_Sns__sw107_Sns0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Input_Capsense_Sns__sw107_Sns0__MASK 0x80u
#define Input_Capsense_Sns__sw107_Sns0__PC CYREG_GPIO_PRT2_PC
#define Input_Capsense_Sns__sw107_Sns0__PC2 CYREG_GPIO_PRT2_PC2
#define Input_Capsense_Sns__sw107_Sns0__PORT 2u
#define Input_Capsense_Sns__sw107_Sns0__PS CYREG_GPIO_PRT2_PS
#define Input_Capsense_Sns__sw107_Sns0__SHIFT 7u
#define Input_Capsense_Sns__sw108_Sns0__DR CYREG_GPIO_PRT6_DR
#define Input_Capsense_Sns__sw108_Sns0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define Input_Capsense_Sns__sw108_Sns0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define Input_Capsense_Sns__sw108_Sns0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define Input_Capsense_Sns__sw108_Sns0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define Input_Capsense_Sns__sw108_Sns0__INTR CYREG_GPIO_PRT6_INTR
#define Input_Capsense_Sns__sw108_Sns0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define Input_Capsense_Sns__sw108_Sns0__INTSTAT CYREG_GPIO_PRT6_INTR
#define Input_Capsense_Sns__sw108_Sns0__MASK 0x01u
#define Input_Capsense_Sns__sw108_Sns0__PC CYREG_GPIO_PRT6_PC
#define Input_Capsense_Sns__sw108_Sns0__PC2 CYREG_GPIO_PRT6_PC2
#define Input_Capsense_Sns__sw108_Sns0__PORT 6u
#define Input_Capsense_Sns__sw108_Sns0__PS CYREG_GPIO_PRT6_PS
#define Input_Capsense_Sns__sw108_Sns0__SHIFT 0u
#define Input_Capsense_Sns__sw109_Sns0__DR CYREG_GPIO_PRT6_DR
#define Input_Capsense_Sns__sw109_Sns0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define Input_Capsense_Sns__sw109_Sns0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define Input_Capsense_Sns__sw109_Sns0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define Input_Capsense_Sns__sw109_Sns0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define Input_Capsense_Sns__sw109_Sns0__INTR CYREG_GPIO_PRT6_INTR
#define Input_Capsense_Sns__sw109_Sns0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define Input_Capsense_Sns__sw109_Sns0__INTSTAT CYREG_GPIO_PRT6_INTR
#define Input_Capsense_Sns__sw109_Sns0__MASK 0x02u
#define Input_Capsense_Sns__sw109_Sns0__PC CYREG_GPIO_PRT6_PC
#define Input_Capsense_Sns__sw109_Sns0__PC2 CYREG_GPIO_PRT6_PC2
#define Input_Capsense_Sns__sw109_Sns0__PORT 6u
#define Input_Capsense_Sns__sw109_Sns0__PS CYREG_GPIO_PRT6_PS
#define Input_Capsense_Sns__sw109_Sns0__SHIFT 1u
#define Input_Capsense_Sns__sw110_Sns0__DR CYREG_GPIO_PRT6_DR
#define Input_Capsense_Sns__sw110_Sns0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define Input_Capsense_Sns__sw110_Sns0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define Input_Capsense_Sns__sw110_Sns0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define Input_Capsense_Sns__sw110_Sns0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define Input_Capsense_Sns__sw110_Sns0__INTR CYREG_GPIO_PRT6_INTR
#define Input_Capsense_Sns__sw110_Sns0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define Input_Capsense_Sns__sw110_Sns0__INTSTAT CYREG_GPIO_PRT6_INTR
#define Input_Capsense_Sns__sw110_Sns0__MASK 0x04u
#define Input_Capsense_Sns__sw110_Sns0__PC CYREG_GPIO_PRT6_PC
#define Input_Capsense_Sns__sw110_Sns0__PC2 CYREG_GPIO_PRT6_PC2
#define Input_Capsense_Sns__sw110_Sns0__PORT 6u
#define Input_Capsense_Sns__sw110_Sns0__PS CYREG_GPIO_PRT6_PS
#define Input_Capsense_Sns__sw110_Sns0__SHIFT 2u
#define Input_Capsense_Sns__sw111_Sns0__DR CYREG_GPIO_PRT6_DR
#define Input_Capsense_Sns__sw111_Sns0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define Input_Capsense_Sns__sw111_Sns0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define Input_Capsense_Sns__sw111_Sns0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define Input_Capsense_Sns__sw111_Sns0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define Input_Capsense_Sns__sw111_Sns0__INTR CYREG_GPIO_PRT6_INTR
#define Input_Capsense_Sns__sw111_Sns0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define Input_Capsense_Sns__sw111_Sns0__INTSTAT CYREG_GPIO_PRT6_INTR
#define Input_Capsense_Sns__sw111_Sns0__MASK 0x10u
#define Input_Capsense_Sns__sw111_Sns0__PC CYREG_GPIO_PRT6_PC
#define Input_Capsense_Sns__sw111_Sns0__PC2 CYREG_GPIO_PRT6_PC2
#define Input_Capsense_Sns__sw111_Sns0__PORT 6u
#define Input_Capsense_Sns__sw111_Sns0__PS CYREG_GPIO_PRT6_PS
#define Input_Capsense_Sns__sw111_Sns0__SHIFT 4u
#define Input_Capsense_Sns__sw112_Sns0__DR CYREG_GPIO_PRT3_DR
#define Input_Capsense_Sns__sw112_Sns0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Input_Capsense_Sns__sw112_Sns0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Input_Capsense_Sns__sw112_Sns0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Input_Capsense_Sns__sw112_Sns0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Input_Capsense_Sns__sw112_Sns0__INTR CYREG_GPIO_PRT3_INTR
#define Input_Capsense_Sns__sw112_Sns0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Input_Capsense_Sns__sw112_Sns0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Input_Capsense_Sns__sw112_Sns0__MASK 0x01u
#define Input_Capsense_Sns__sw112_Sns0__PC CYREG_GPIO_PRT3_PC
#define Input_Capsense_Sns__sw112_Sns0__PC2 CYREG_GPIO_PRT3_PC2
#define Input_Capsense_Sns__sw112_Sns0__PORT 3u
#define Input_Capsense_Sns__sw112_Sns0__PS CYREG_GPIO_PRT3_PS
#define Input_Capsense_Sns__sw112_Sns0__SHIFT 0u

/* SelectorKnobLE */
#define SelectorKnobLE__0__DR CYREG_GPIO_PRT5_DR
#define SelectorKnobLE__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define SelectorKnobLE__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define SelectorKnobLE__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define SelectorKnobLE__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define SelectorKnobLE__0__HSIOM_MASK 0x0000F000u
#define SelectorKnobLE__0__HSIOM_SHIFT 12u
#define SelectorKnobLE__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define SelectorKnobLE__0__INTR CYREG_GPIO_PRT5_INTR
#define SelectorKnobLE__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define SelectorKnobLE__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define SelectorKnobLE__0__MASK 0x08u
#define SelectorKnobLE__0__PC CYREG_GPIO_PRT5_PC
#define SelectorKnobLE__0__PC2 CYREG_GPIO_PRT5_PC2
#define SelectorKnobLE__0__PORT 5u
#define SelectorKnobLE__0__PS CYREG_GPIO_PRT5_PS
#define SelectorKnobLE__0__SHIFT 3u
#define SelectorKnobLE__DR CYREG_GPIO_PRT5_DR
#define SelectorKnobLE__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define SelectorKnobLE__DR_INV CYREG_GPIO_PRT5_DR_INV
#define SelectorKnobLE__DR_SET CYREG_GPIO_PRT5_DR_SET
#define SelectorKnobLE__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define SelectorKnobLE__INTR CYREG_GPIO_PRT5_INTR
#define SelectorKnobLE__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define SelectorKnobLE__INTSTAT CYREG_GPIO_PRT5_INTR
#define SelectorKnobLE__MASK 0x08u
#define SelectorKnobLE__PC CYREG_GPIO_PRT5_PC
#define SelectorKnobLE__PC2 CYREG_GPIO_PRT5_PC2
#define SelectorKnobLE__PORT 5u
#define SelectorKnobLE__PS CYREG_GPIO_PRT5_PS
#define SelectorKnobLE__SHIFT 3u

/* SelectorKnobOE */
#define SelectorKnobOE__0__DR CYREG_GPIO_PRT5_DR
#define SelectorKnobOE__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define SelectorKnobOE__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define SelectorKnobOE__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define SelectorKnobOE__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define SelectorKnobOE__0__HSIOM_MASK 0x000000F0u
#define SelectorKnobOE__0__HSIOM_SHIFT 4u
#define SelectorKnobOE__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define SelectorKnobOE__0__INTR CYREG_GPIO_PRT5_INTR
#define SelectorKnobOE__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define SelectorKnobOE__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define SelectorKnobOE__0__MASK 0x02u
#define SelectorKnobOE__0__PC CYREG_GPIO_PRT5_PC
#define SelectorKnobOE__0__PC2 CYREG_GPIO_PRT5_PC2
#define SelectorKnobOE__0__PORT 5u
#define SelectorKnobOE__0__PS CYREG_GPIO_PRT5_PS
#define SelectorKnobOE__0__SHIFT 1u
#define SelectorKnobOE__DR CYREG_GPIO_PRT5_DR
#define SelectorKnobOE__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define SelectorKnobOE__DR_INV CYREG_GPIO_PRT5_DR_INV
#define SelectorKnobOE__DR_SET CYREG_GPIO_PRT5_DR_SET
#define SelectorKnobOE__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define SelectorKnobOE__INTR CYREG_GPIO_PRT5_INTR
#define SelectorKnobOE__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define SelectorKnobOE__INTSTAT CYREG_GPIO_PRT5_INTR
#define SelectorKnobOE__MASK 0x02u
#define SelectorKnobOE__PC CYREG_GPIO_PRT5_PC
#define SelectorKnobOE__PC2 CYREG_GPIO_PRT5_PC2
#define SelectorKnobOE__PORT 5u
#define SelectorKnobOE__PS CYREG_GPIO_PRT5_PS
#define SelectorKnobOE__SHIFT 1u

/* Uart_PowerStart */
#define Uart_PowerStart_rx__0__DR CYREG_GPIO_PRT4_DR
#define Uart_PowerStart_rx__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define Uart_PowerStart_rx__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define Uart_PowerStart_rx__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define Uart_PowerStart_rx__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define Uart_PowerStart_rx__0__HSIOM_GPIO 0u
#define Uart_PowerStart_rx__0__HSIOM_I2C 14u
#define Uart_PowerStart_rx__0__HSIOM_I2C_SCL 14u
#define Uart_PowerStart_rx__0__HSIOM_MASK 0x0000000Fu
#define Uart_PowerStart_rx__0__HSIOM_SHIFT 0u
#define Uart_PowerStart_rx__0__HSIOM_SPI 15u
#define Uart_PowerStart_rx__0__HSIOM_SPI_MOSI 15u
#define Uart_PowerStart_rx__0__HSIOM_UART 9u
#define Uart_PowerStart_rx__0__HSIOM_UART_RX 9u
#define Uart_PowerStart_rx__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define Uart_PowerStart_rx__0__INTR CYREG_GPIO_PRT4_INTR
#define Uart_PowerStart_rx__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define Uart_PowerStart_rx__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define Uart_PowerStart_rx__0__MASK 0x01u
#define Uart_PowerStart_rx__0__PC CYREG_GPIO_PRT4_PC
#define Uart_PowerStart_rx__0__PC2 CYREG_GPIO_PRT4_PC2
#define Uart_PowerStart_rx__0__PORT 4u
#define Uart_PowerStart_rx__0__PS CYREG_GPIO_PRT4_PS
#define Uart_PowerStart_rx__0__SHIFT 0u
#define Uart_PowerStart_rx__DR CYREG_GPIO_PRT4_DR
#define Uart_PowerStart_rx__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define Uart_PowerStart_rx__DR_INV CYREG_GPIO_PRT4_DR_INV
#define Uart_PowerStart_rx__DR_SET CYREG_GPIO_PRT4_DR_SET
#define Uart_PowerStart_rx__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define Uart_PowerStart_rx__INTR CYREG_GPIO_PRT4_INTR
#define Uart_PowerStart_rx__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define Uart_PowerStart_rx__INTSTAT CYREG_GPIO_PRT4_INTR
#define Uart_PowerStart_rx__MASK 0x01u
#define Uart_PowerStart_rx__PC CYREG_GPIO_PRT4_PC
#define Uart_PowerStart_rx__PC2 CYREG_GPIO_PRT4_PC2
#define Uart_PowerStart_rx__PORT 4u
#define Uart_PowerStart_rx__PS CYREG_GPIO_PRT4_PS
#define Uart_PowerStart_rx__SHIFT 0u
#define Uart_PowerStart_SCB__CTRL CYREG_SCB0_CTRL
#define Uart_PowerStart_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define Uart_PowerStart_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define Uart_PowerStart_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define Uart_PowerStart_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define Uart_PowerStart_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define Uart_PowerStart_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define Uart_PowerStart_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define Uart_PowerStart_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define Uart_PowerStart_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define Uart_PowerStart_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define Uart_PowerStart_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define Uart_PowerStart_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define Uart_PowerStart_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define Uart_PowerStart_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define Uart_PowerStart_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define Uart_PowerStart_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define Uart_PowerStart_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define Uart_PowerStart_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define Uart_PowerStart_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define Uart_PowerStart_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define Uart_PowerStart_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define Uart_PowerStart_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define Uart_PowerStart_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define Uart_PowerStart_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define Uart_PowerStart_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define Uart_PowerStart_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define Uart_PowerStart_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define Uart_PowerStart_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define Uart_PowerStart_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define Uart_PowerStart_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define Uart_PowerStart_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define Uart_PowerStart_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define Uart_PowerStart_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define Uart_PowerStart_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define Uart_PowerStart_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define Uart_PowerStart_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define Uart_PowerStart_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define Uart_PowerStart_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define Uart_PowerStart_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define Uart_PowerStart_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define Uart_PowerStart_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define Uart_PowerStart_SCB__INTR_M CYREG_SCB0_INTR_M
#define Uart_PowerStart_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define Uart_PowerStart_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define Uart_PowerStart_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define Uart_PowerStart_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define Uart_PowerStart_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define Uart_PowerStart_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define Uart_PowerStart_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define Uart_PowerStart_SCB__INTR_S CYREG_SCB0_INTR_S
#define Uart_PowerStart_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define Uart_PowerStart_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define Uart_PowerStart_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define Uart_PowerStart_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define Uart_PowerStart_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define Uart_PowerStart_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define Uart_PowerStart_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define Uart_PowerStart_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define Uart_PowerStart_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define Uart_PowerStart_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define Uart_PowerStart_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define Uart_PowerStart_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define Uart_PowerStart_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define Uart_PowerStart_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define Uart_PowerStart_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define Uart_PowerStart_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define Uart_PowerStart_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define Uart_PowerStart_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define Uart_PowerStart_SCB__SS0_POSISTION 0u
#define Uart_PowerStart_SCB__SS1_POSISTION 1u
#define Uart_PowerStart_SCB__SS2_POSISTION 2u
#define Uart_PowerStart_SCB__SS3_POSISTION 3u
#define Uart_PowerStart_SCB__STATUS CYREG_SCB0_STATUS
#define Uart_PowerStart_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define Uart_PowerStart_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define Uart_PowerStart_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define Uart_PowerStart_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define Uart_PowerStart_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define Uart_PowerStart_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define Uart_PowerStart_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define Uart_PowerStart_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define Uart_PowerStart_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL
#define Uart_PowerStart_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0P_ICER
#define Uart_PowerStart_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0P_ICPR
#define Uart_PowerStart_SCB_IRQ__INTC_MASK 0x80u
#define Uart_PowerStart_SCB_IRQ__INTC_NUMBER 7u
#define Uart_PowerStart_SCB_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define Uart_PowerStart_SCB_IRQ__INTC_PRIOR_NUM 3u
#define Uart_PowerStart_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0P_IPR1
#define Uart_PowerStart_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0P_ISER
#define Uart_PowerStart_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0P_ISPR
#define Uart_PowerStart_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL0
#define Uart_PowerStart_SCBCLK__DIV_ID 0x00000042u
#define Uart_PowerStart_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define Uart_PowerStart_SCBCLK__PA_DIV_ID 0x000000FFu
#define Uart_PowerStart_tx__0__DR CYREG_GPIO_PRT4_DR
#define Uart_PowerStart_tx__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define Uart_PowerStart_tx__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define Uart_PowerStart_tx__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define Uart_PowerStart_tx__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define Uart_PowerStart_tx__0__HSIOM_GPIO 0u
#define Uart_PowerStart_tx__0__HSIOM_I2C 14u
#define Uart_PowerStart_tx__0__HSIOM_I2C_SDA 14u
#define Uart_PowerStart_tx__0__HSIOM_MASK 0x000000F0u
#define Uart_PowerStart_tx__0__HSIOM_SHIFT 4u
#define Uart_PowerStart_tx__0__HSIOM_SPI 15u
#define Uart_PowerStart_tx__0__HSIOM_SPI_MISO 15u
#define Uart_PowerStart_tx__0__HSIOM_UART 9u
#define Uart_PowerStart_tx__0__HSIOM_UART_TX 9u
#define Uart_PowerStart_tx__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define Uart_PowerStart_tx__0__INTR CYREG_GPIO_PRT4_INTR
#define Uart_PowerStart_tx__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define Uart_PowerStart_tx__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define Uart_PowerStart_tx__0__MASK 0x02u
#define Uart_PowerStart_tx__0__PC CYREG_GPIO_PRT4_PC
#define Uart_PowerStart_tx__0__PC2 CYREG_GPIO_PRT4_PC2
#define Uart_PowerStart_tx__0__PORT 4u
#define Uart_PowerStart_tx__0__PS CYREG_GPIO_PRT4_PS
#define Uart_PowerStart_tx__0__SHIFT 1u
#define Uart_PowerStart_tx__DR CYREG_GPIO_PRT4_DR
#define Uart_PowerStart_tx__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define Uart_PowerStart_tx__DR_INV CYREG_GPIO_PRT4_DR_INV
#define Uart_PowerStart_tx__DR_SET CYREG_GPIO_PRT4_DR_SET
#define Uart_PowerStart_tx__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define Uart_PowerStart_tx__INTR CYREG_GPIO_PRT4_INTR
#define Uart_PowerStart_tx__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define Uart_PowerStart_tx__INTSTAT CYREG_GPIO_PRT4_INTR
#define Uart_PowerStart_tx__MASK 0x02u
#define Uart_PowerStart_tx__PC CYREG_GPIO_PRT4_PC
#define Uart_PowerStart_tx__PC2 CYREG_GPIO_PRT4_PC2
#define Uart_PowerStart_tx__PORT 4u
#define Uart_PowerStart_tx__PS CYREG_GPIO_PRT4_PS
#define Uart_PowerStart_tx__SHIFT 1u

/* SelectorKnobData */
#define SelectorKnobData__0__DR CYREG_GPIO_PRT5_DR
#define SelectorKnobData__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define SelectorKnobData__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define SelectorKnobData__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define SelectorKnobData__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define SelectorKnobData__0__HSIOM_MASK 0x0000000Fu
#define SelectorKnobData__0__HSIOM_SHIFT 0u
#define SelectorKnobData__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define SelectorKnobData__0__INTR CYREG_GPIO_PRT5_INTR
#define SelectorKnobData__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define SelectorKnobData__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define SelectorKnobData__0__MASK 0x01u
#define SelectorKnobData__0__PC CYREG_GPIO_PRT5_PC
#define SelectorKnobData__0__PC2 CYREG_GPIO_PRT5_PC2
#define SelectorKnobData__0__PORT 5u
#define SelectorKnobData__0__PS CYREG_GPIO_PRT5_PS
#define SelectorKnobData__0__SHIFT 0u
#define SelectorKnobData__DR CYREG_GPIO_PRT5_DR
#define SelectorKnobData__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define SelectorKnobData__DR_INV CYREG_GPIO_PRT5_DR_INV
#define SelectorKnobData__DR_SET CYREG_GPIO_PRT5_DR_SET
#define SelectorKnobData__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define SelectorKnobData__INTR CYREG_GPIO_PRT5_INTR
#define SelectorKnobData__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define SelectorKnobData__INTSTAT CYREG_GPIO_PRT5_INTR
#define SelectorKnobData__MASK 0x01u
#define SelectorKnobData__PC CYREG_GPIO_PRT5_PC
#define SelectorKnobData__PC2 CYREG_GPIO_PRT5_PC2
#define SelectorKnobData__PORT 5u
#define SelectorKnobData__PS CYREG_GPIO_PRT5_PS
#define SelectorKnobData__SHIFT 0u

/* SelectorKnobClock */
#define SelectorKnobClock__0__DR CYREG_GPIO_PRT5_DR
#define SelectorKnobClock__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define SelectorKnobClock__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define SelectorKnobClock__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define SelectorKnobClock__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define SelectorKnobClock__0__HSIOM_MASK 0x00000F00u
#define SelectorKnobClock__0__HSIOM_SHIFT 8u
#define SelectorKnobClock__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define SelectorKnobClock__0__INTR CYREG_GPIO_PRT5_INTR
#define SelectorKnobClock__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define SelectorKnobClock__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define SelectorKnobClock__0__MASK 0x04u
#define SelectorKnobClock__0__PC CYREG_GPIO_PRT5_PC
#define SelectorKnobClock__0__PC2 CYREG_GPIO_PRT5_PC2
#define SelectorKnobClock__0__PORT 5u
#define SelectorKnobClock__0__PS CYREG_GPIO_PRT5_PS
#define SelectorKnobClock__0__SHIFT 2u
#define SelectorKnobClock__DR CYREG_GPIO_PRT5_DR
#define SelectorKnobClock__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define SelectorKnobClock__DR_INV CYREG_GPIO_PRT5_DR_INV
#define SelectorKnobClock__DR_SET CYREG_GPIO_PRT5_DR_SET
#define SelectorKnobClock__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define SelectorKnobClock__INTR CYREG_GPIO_PRT5_INTR
#define SelectorKnobClock__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define SelectorKnobClock__INTSTAT CYREG_GPIO_PRT5_INTR
#define SelectorKnobClock__MASK 0x04u
#define SelectorKnobClock__PC CYREG_GPIO_PRT5_PC
#define SelectorKnobClock__PC2 CYREG_GPIO_PRT5_PC2
#define SelectorKnobClock__PORT 5u
#define SelectorKnobClock__PS CYREG_GPIO_PRT5_PS
#define SelectorKnobClock__SHIFT 2u

/* Miscellaneous */
#define CY_PROJECT_NAME "laundry-captouch-demo"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_BANDGAP_VOLTAGE 1.200
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x255011B5u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4V
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4V_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 8u
#define CYDEV_DFT_SELECT_CLK1 9u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 14u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8cpussv3_VERSION 1
#define CYIPBLOCK_m0s8crypto_VERSION 2
#define CYIPBLOCK_m0s8csdv2_VERSION 2
#define CYIPBLOCK_m0s8exco_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8pass4a_VERSION 1
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8srsslt_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
