// Seed: 1104211445
module module_0 (
    input tri id_0,
    output tri1 id_1,
    input supply0 id_2,
    output supply0 id_3,
    output wand id_4,
    output tri0 id_5,
    input tri0 id_6,
    input uwire id_7,
    input wand id_8,
    output wor id_9,
    input uwire id_10,
    output tri1 id_11,
    output uwire id_12,
    input uwire id_13
);
  wire id_15;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd14
) (
    input supply0 id_0,
    output tri id_1,
    input uwire id_2,
    output tri1 id_3,
    input tri1 id_4,
    input tri1 id_5,
    output wor id_6,
    input tri0 id_7
    , id_22,
    input supply1 id_8,
    input tri0 id_9,
    output uwire id_10,
    input wor _id_11
    , id_23, id_24,
    output uwire id_12,
    input wor id_13,
    output supply1 id_14,
    output wire id_15,
    input uwire id_16,
    output supply0 id_17,
    output supply0 id_18,
    output tri0 id_19,
    input supply0 id_20
);
  wire id_25;
  logic [7:0] id_26;
  ;
  assign id_26[id_11] = id_2;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_13,
      id_6,
      id_10,
      id_19,
      id_20,
      id_0,
      id_4,
      id_18,
      id_13,
      id_14,
      id_18,
      id_7
  );
endmodule
