Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 19 03:07:43 2024
| Host         : RaijinPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OTTER_Wrapper_control_sets_placed.rpt
| Design       : OTTER_Wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              36 |            9 |
| Yes          | No                    | No                     |             133 |           64 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             126 |           53 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+-------------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|   Clock Signal  |                     Enable Signal                     |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+-------------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG  |                                                       |                                              |                1 |              1 |         1.00 |
|  CLK_50MHz_BUFG |                                                       | my_tc/r_ps_count[3]_i_1_n_1                  |                1 |              4 |         4.00 |
|  CLK_50MHz_BUFG | OTTER_CORE/my_fsm/FSM_sequential_PS_reg[2]_0          |                                              |                4 |              4 |         1.00 |
|  CLK_50MHz_BUFG | OTTER_CORE/OTTER_MEMORY/r_tc_csr[7]_i_5_1[0]          |                                              |                1 |              4 |         4.00 |
|  CLK_50MHz_BUFG | OTTER_CORE/OTTER_MEMORY/E[0]                          |                                              |                2 |              5 |         2.50 |
|  CLK_50MHz_BUFG | OTTER_CORE/OTTER_MEMORY/r_tc_csr[7]_i_5_2[0]          |                                              |                3 |              8 |         2.67 |
|  CLK_50MHz_BUFG | OTTER_CORE/OTTER_MEMORY/r_tc_csr[7]_i_5_3[0]          |                                              |                9 |             16 |         1.78 |
|  CLK_50MHz_BUFG |                                                       |                                              |               12 |             25 |         2.08 |
|  CLK_50MHz_BUFG | OTTER_CORE/my_fsm/p_0_out[1]                          | OTTER_CORE/my_fsm/FSM_sequential_PS_reg[0]_0 |               14 |             30 |         2.14 |
|  CLK_50MHz_BUFG | reg_file_reg_r1_0_31_0_5_i_132_n_1                    |                                              |               17 |             32 |         1.88 |
|  CLK_50MHz_BUFG | OTTER_CORE/my_fsm/FSM_sequential_PS_reg[0]_1          | OTTER_CORE/my_fsm/FSM_sequential_PS_reg[1]_0 |               14 |             32 |         2.29 |
|  CLK_50MHz_BUFG | OTTER_CORE/my_fsm/E[0]                                | OTTER_CORE/my_fsm/SR[0]                      |               15 |             32 |         2.13 |
|  CLK_50MHz_BUFG | OTTER_CORE/OTTER_MEMORY/FSM_sequential_PS_reg[1]      | OTTER_CORE/OTTER_MEMORY/ioBuffer[31]_i_1_n_1 |               10 |             32 |         3.20 |
|  CLK_50MHz_BUFG | OTTER_CORE/OTTER_MEMORY/r_tc_csr[7]_i_5_0[0]          |                                              |               10 |             32 |         3.20 |
|  CLK_50MHz_BUFG | OTTER_CORE/OTTER_MEMORY/FSM_sequential_PS_reg[1]_0[0] |                                              |               18 |             32 |         1.78 |
|  n_0_1799_BUFG  |                                                       | my_tc/r_counter32b[0]_i_1_n_1                |                8 |             32 |         4.00 |
|  CLK_50MHz_BUFG | OTTER_CORE/OTTER_MEMORY/p_0_in                        |                                              |               11 |             88 |         8.00 |
+-----------------+-------------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+


