# do zjh_Hardwiring_cpu.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:21:21 on Dec 17,2021
# vcom -work work zjh_Hardwiring_cpu.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclone10lp_atom_pack
# -- Loading package cyclone10lp_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity top_level
# -- Compiling architecture structure of top_level
# End time: 13:21:21 on Dec 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:21:22 on Dec 17,2021
# vcom -work work Waveform1.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_level_vhd_vec_tst
# -- Compiling architecture top_level_arch of top_level_vhd_vec_tst
# End time: 13:21:22 on Dec 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclone10lp -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.top_level_vhd_vec_tst 
# Start time: 13:21:22 on Dec 17,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.top_level_vhd_vec_tst(top_level_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cyclone10lp.cyclone10lp_atom_pack(body)
# Loading cyclone10lp.cyclone10lp_components
# Loading work.top_level(structure)
# Loading work.hard_block(structure)
# Loading ieee.std_logic_arith(body)
# Loading cyclone10lp.cyclone10lp_io_obuf(arch)
# Loading cyclone10lp.cyclone10lp_io_ibuf(arch)
# Loading cyclone10lp.cyclone10lp_clkctrl(vital_clkctrl)
# Loading cyclone10lp.cyclone10lp_ena_reg(behave)
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# ** Warning: Design size of 136698 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#35
# End time: 13:21:23 on Dec 17,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
