
/root/projects/compiled/non_crypto/stripped/bminor_binutils-gdb.git_macscp1_a3d9ebe6_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	44784801 	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   4:	bffef7ff 	svclt	0x00fef7ff
   8:	00000002 	andeq	r0, r0, r2
   c:	44784801 	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
  10:	bffef7ff 	svclt	0x00fef7ff
  14:	00000002 	andeq	r0, r0, r2
  18:	44784801 	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
  1c:	bffef7ff 	svclt	0x00fef7ff
  20:	00000002 	andeq	r0, r0, r2
  24:	44784801 	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
  28:	bffef7ff 	svclt	0x00fef7ff
  2c:	00000002 	andeq	r0, r0, r2
  30:	44784801 	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
  34:	bffef7ff 	svclt	0x00fef7ff
  38:	00000002 	andeq	r0, r0, r2
  3c:	44784801 	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
  40:	bffef7ff 	svclt	0x00fef7ff
  44:	00000002 	andeq	r0, r0, r2
  48:	44784801 	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
  4c:	bffef7ff 	svclt	0x00fef7ff
  50:	00000002 	andeq	r0, r0, r2
  54:	44784801 	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
  58:	bffef7ff 	svclt	0x00fef7ff
  5c:	00000002 	andeq	r0, r0, r2
  60:	44784801 	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
  64:	bffef7ff 	svclt	0x00fef7ff
  68:	00000002 	andeq	r0, r0, r2
  6c:	44784801 	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
  70:	bffef7ff 	svclt	0x00fef7ff
  74:	00000002 	andeq	r0, r0, r2
  78:	44784801 	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
  7c:	bffef7ff 	svclt	0x00fef7ff
  80:	00000002 	andeq	r0, r0, r2
  84:	bf004770 	svclt	0x00004770

Disassembly of section .text.startup:

00000000 <.text.startup>:
   0:	b5084817 	strlt	r4, [r8, #-2071]	; 0xfffff7e9
   4:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
   8:	4816fffe 	ldmdami	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   c:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
  10:	4815fffe 	ldmdami	r5, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  14:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
  18:	4814fffe 	ldmdami	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  1c:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
  20:	4813fffe 	ldmdami	r3, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  24:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
  28:	4812fffe 	ldmdami	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  2c:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
  30:	4811fffe 	ldmdami	r1, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  34:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
  38:	4810fffe 	ldmdami	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  3c:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
  40:	480ffffe 	stmdami	pc, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
  44:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
  48:	480efffe 	stmdami	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  4c:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
  50:	480dfffe 	stmdami	sp, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
  54:	f7ff4478 			; <UNDEFINED> instruction: 0xf7ff4478
  58:	2000fffe 	strdcs	pc, [r0], -lr
  5c:	bf00bd08 	svclt	0x0000bd08
  60:	00000058 	andeq	r0, r0, r8, asr r0
  64:	00000054 	andeq	r0, r0, r4, asr r0
  68:	00000050 	andeq	r0, r0, r0, asr r0
  6c:	0000004c 	andeq	r0, r0, ip, asr #32
  70:	00000048 	andeq	r0, r0, r8, asr #32
  74:	00000044 	andeq	r0, r0, r4, asr #32
  78:	00000040 	andeq	r0, r0, r0, asr #32
  7c:	0000003c 	andeq	r0, r0, ip, lsr r0
  80:	00000038 	andeq	r0, r0, r8, lsr r0
  84:	00000034 	andeq	r0, r0, r4, lsr r0
  88:	00000030 	andeq	r0, r0, r0, lsr r0
