{
  "creator": "Yosys 0.39+1 (git sha1 b3124f30e, x86_64-w64-mingw32-g++ 13.2.1 -Os)",
  "modules": {
    "simple_mem": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "simple_mem.v:1.1-28.10"
      },
      "parameter_default_values": {
        "MEM_SIZE": "00000000000000000000000000000100"
      },
      "ports": {
        "address": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        },
        "mem_data": {
          "direction": "output",
          "bits": [ 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 28 ]
        }
      },
      "cells": {
        "$procdff$14": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010010"
          },
          "attributes": {
            "src": "simple_mem.v:24.1-26.4"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 28 ],
            "D": [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46 ],
            "Q": [ 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27 ]
          }
        },
        "memory": {
          "hide_name": 0,
          "type": "$mem_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000001000",
            "INIT": "xxxxxxxxxxxxxxxxxx000000000000000010000000000000000001000000000000000000",
            "MEMID": "\\memory",
            "OFFSET": "00000000000000000000000000000000",
            "RD_ARST_VALUE": "xxxxxxxxxxxxxxxxxx",
            "RD_CE_OVER_SRST": "0",
            "RD_CLK_ENABLE": "0",
            "RD_CLK_POLARITY": "0",
            "RD_COLLISION_X_MASK": "0",
            "RD_INIT_VALUE": "xxxxxxxxxxxxxxxxxx",
            "RD_PORTS": "00000000000000000000000000000001",
            "RD_SRST_VALUE": "xxxxxxxxxxxxxxxxxx",
            "RD_TRANSPARENCY_MASK": "0",
            "RD_WIDE_CONTINUATION": "0",
            "SIZE": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000010010",
            "WR_CLK_ENABLE": "0",
            "WR_CLK_POLARITY": "0",
            "WR_PORTS": "00000000000000000000000000000000",
            "WR_PRIORITY_MASK": "0",
            "WR_WIDE_CONTINUATION": "0"
          },
          "attributes": {
            "src": "simple_mem.v:12.12-12.18"
          },
          "port_directions": {
            "RD_ADDR": "input",
            "RD_ARST": "input",
            "RD_CLK": "input",
            "RD_DATA": "output",
            "RD_EN": "input",
            "RD_SRST": "input",
            "WR_ADDR": "input",
            "WR_CLK": "input",
            "WR_DATA": "input",
            "WR_EN": "input"
          },
          "connections": {
            "RD_ADDR": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
            "RD_ARST": [ "0" ],
            "RD_CLK": [ "x" ],
            "RD_DATA": [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46 ],
            "RD_EN": [ "1" ],
            "RD_SRST": [ "0" ],
            "WR_ADDR": [ ],
            "WR_CLK": [ ],
            "WR_DATA": [ ],
            "WR_EN": [ ]
          }
        }
      },
      "netnames": {
        "$0$memwr$\\memory$simple_mem.v:18$2_EN[17:0]$11": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "simple_mem.v:0.0-0.0"
          }
        },
        "$0$memwr$\\memory$simple_mem.v:18$3_EN[17:0]$12": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "simple_mem.v:0.0-0.0"
          }
        },
        "$0$memwr$\\memory$simple_mem.v:18$4_EN[17:0]$13": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "simple_mem.v:0.0-0.0"
          }
        },
        "$0\\data_out[17:0]": {
          "hide_name": 1,
          "bits": [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46 ],
          "attributes": {
            "src": "simple_mem.v:24.1-26.4"
          }
        },
        "$0\\k[31:0]": {
          "hide_name": 1,
          "bits": [ "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "simple_mem.v:0.0-0.0"
          }
        },
        "$memrd$\\memory$simple_mem.v:25$6_DATA": {
          "hide_name": 1,
          "bits": [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46 ],
          "attributes": {
            "src": "simple_mem.v:25.17-25.23"
          }
        },
        "$memwr$\\memory$simple_mem.v:18$2_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "simple_mem.v:0.0-0.0"
          }
        },
        "$memwr$\\memory$simple_mem.v:18$3_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "simple_mem.v:0.0-0.0"
          }
        },
        "$memwr$\\memory$simple_mem.v:18$4_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "src": "simple_mem.v:0.0-0.0"
          }
        },
        "address": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          "attributes": {
            "src": "simple_mem.v:3.13-3.20"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "simple_mem.v:5.7-5.10"
          }
        },
        "data_out": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27 ],
          "attributes": {
            "src": "simple_mem.v:7.12-7.20"
          }
        },
        "k": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "src": "simple_mem.v:11.9-11.10"
          }
        },
        "mem_data": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27 ],
          "attributes": {
            "src": "simple_mem.v:4.15-4.23"
          }
        }
      }
    }
  }
}
