// Seed: 3214815625
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @* begin : id_10
    wait (!id_6);
    foreach (id_11[1]) #(id_2);
  end
endmodule
module module_1 (
    input wor id_0,
    input logic id_1,
    output logic id_2
    , id_11,
    input supply1 id_3,
    input tri1 id_4,
    input wor id_5,
    output wire id_6,
    input tri id_7,
    output wire id_8,
    input supply0 id_9
);
  always_latch @(id_7) begin
    if ((1)) id_2 <= id_1;
  end
  module_0(
      id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11
  );
endmodule
