var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[6.36777, 2.25189, 4.06516, 1.4127, 0.0347222], "total":[39910, 150917, 164, 2, 91], "name":"Kernel System", "max_resources":[1853108, 3712450, 11609, 5760, 92655], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[13132, 20030, 112, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[4121, 5284, 0, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 2 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes.  The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"dynproc_kernel", "compute_units":1, "type":"function", "total_percent":[4.83159, 1.32075, 3.38138, 0.4307, 0.0347222], "total_kernel_resources":[22655, 125532, 50, 1.5, 91], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'shift_reg\' (pathfinder_kernel_v5.cl:25)\\n - \'north\' (pathfinder_kernel_v5.cl:60)\\n - \'north_east\' (pathfinder_kernel_v5.cl:60)", "type":"resource", "data":[40, 56, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":25}], [{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":60}]], "details":[{"type":"text", "text":"Type: Shift Register (1 or fewer tap point)"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 32 width"}]}, {"name":"Coalesced Private Variables: \\n - \'shift_reg\' (pathfinder_kernel_v5.cl:25)\\n - \'north\' (pathfinder_kernel_v5.cl:60)\\n - \'north_east\' (pathfinder_kernel_v5.cl:60)\\n - \'north_west\' (pathfinder_kernel_v5.cl:60)", "type":"resource", "data":[568, 794, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":25}], [{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":60}]], "details":[{"type":"text", "text":"Type: Shift Register (15 or fewer tap points)"}, {"type":"text", "text":"1 register of width 5"}, {"type":"text", "text":"14 registers of width 32"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 5 width,\\n14 regs, 32 width"}]}, {"name":"Coalesced Private Variables: \\n - \'shift_reg\' (pathfinder_kernel_v5.cl:25)\\n - \'north_east\' (pathfinder_kernel_v5.cl:60)", "type":"resource", "data":[40, 56, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":25}], [{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":60}]], "details":[{"type":"text", "text":"Type: Shift Register (1 or fewer tap point)"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'bx\' (pathfinder_kernel_v5.cl:37)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":37}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'index\' (pathfinder_kernel_v5.cl:38)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":38}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'shift_reg\' (pathfinder_kernel_v5.cl:25)", "type":"resource", "data":[128, 1024, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":25}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width"}]}, {"name":"Private Variable: \\n - \'x\' (pathfinder_kernel_v5.cl:35)", "type":"resource", "data":[12, 16, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":35}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 8"}, {"type":"brief", "text":"Register,\\n1 reg, 8 width"}]}, {"name":"dynproc_kernel.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 130, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 33, 0, 0, 0]}, {"name":"pathfinder_kernel_v5.cl:113", "type":"resource", "data":[0, 31, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":113}]]}, {"name":"pathfinder_kernel_v5.cl:40", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":40}]]}, {"name":"pathfinder_kernel_v5.cl:82", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":82}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"pathfinder_kernel_v5.cl:17", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":17}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[20, 29, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"pathfinder_kernel_v5.cl:40", "type":"resource", "data":[76, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":40}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"pathfinder_kernel_v5.cl:82", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":82}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"pathfinder_kernel_v5.cl:113", "type":"resource", "data":[31, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":113}]], "children":[{"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[31, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"dynproc_kernel.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[672, 7421, 2, 0, 40], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[672, 7421, 2, 0, 40]}]}, {"name":"Feedback", "type":"resource", "data":[692, 265, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"pathfinder_kernel_v5.cl:104", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":104}]]}, {"name":"pathfinder_kernel_v5.cl:108", "type":"resource", "data":[4, 32, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":108}]]}, {"name":"pathfinder_kernel_v5.cl:113", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":113}]]}, {"name":"pathfinder_kernel_v5.cl:25", "type":"resource", "data":[462.5, 96, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":25}]]}, {"name":"pathfinder_kernel_v5.cl:35", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":35}]]}, {"name":"pathfinder_kernel_v5.cl:36", "type":"resource", "data":[44, 96, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":36}]]}, {"name":"pathfinder_kernel_v5.cl:37", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":37}]]}, {"name":"pathfinder_kernel_v5.cl:40", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":40}]]}, {"name":"pathfinder_kernel_v5.cl:60", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":60}]]}, {"name":"pathfinder_kernel_v5.cl:94", "type":"resource", "data":[117.5, 32, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":94}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[598, 1035, 0, 0, 50], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[8, 4, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":18, "data":[4, 4, 0, 0, 0]}]}, {"name":"pathfinder_kernel_v5.cl:25", "type":"resource", "data":[677.783, 214.833, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":25}]], "children":[{"name":"1-bit Or", "type":"resource", "count":16, "data":[3.78333, 0.333333, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":15, "data":[227.5, 6.5, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":31, "data":[416, 208, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"5-bit Integer Subtract", "type":"resource", "count":2, "data":[3.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"pathfinder_kernel_v5.cl:36", "type":"resource", "data":[221.2, 2, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":36}]], "children":[{"name":"1-bit Or", "type":"resource", "count":16, "data":[3.7, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[28.5, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[29, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[36, 1, 0, 0, 0]}, {"name":"33-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"pathfinder_kernel_v5.cl:37", "type":"resource", "data":[21.3333, 10.6667, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":37}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[10.6667, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[10.6667, 10.6667, 0, 0, 0]}], "replace_name":"true"}, {"name":"pathfinder_kernel_v5.cl:40", "type":"resource", "data":[66, 6, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":40}]], "children":[{"name":"1-bit And", "type":"resource", "count":31, "data":[16, 6, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":33, "data":[17, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"pathfinder_kernel_v5.cl:54", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":54}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"pathfinder_kernel_v5.cl:55", "type":"resource", "data":[480, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":55}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":15, "data":[480, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"pathfinder_kernel_v5.cl:56", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":56}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"pathfinder_kernel_v5.cl:57", "type":"resource", "data":[119, 46, 0, 1.5, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":57}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"pathfinder_kernel_v5.cl:58", "type":"resource", "data":[480, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":58}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":15, "data":[480, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"pathfinder_kernel_v5.cl:66", "type":"resource", "data":[4254, 52967, 16, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":66}]], "children":[{"name":"1-bit And", "type":"resource", "count":32, "data":[32, 16, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":15, "data":[15, 2, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":33, "data":[1131, 33, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":16, "data":[256, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[2820, 52916, 16, 0, 0], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"pathfinder_kernel_v5.cl:70", "type":"resource", "data":[1766.5, 311.5, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":70}]], "children":[{"name":"1-bit And", "type":"resource", "count":63, "data":[55.5, 7.5, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":16, "data":[16, 16, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":32, "data":[1120, 32, 0, 0, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":2, "data":[63, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":32, "data":[512, 256, 0, 0, 0]}], "replace_name":"true"}, {"name":"pathfinder_kernel_v5.cl:72", "type":"resource", "data":[3347.5, 53174, 16, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":72}]], "children":[{"name":"1-bit And", "type":"resource", "count":15, "data":[7.5, 2, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":16, "data":[8, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":32, "data":[512, 256, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[2820, 52916, 16, 0, 0], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"pathfinder_kernel_v5.cl:75", "type":"resource", "data":[20.95, 0.5, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":75}]], "children":[{"name":"1-bit Or", "type":"resource", "count":15, "data":[3.45, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[17.5, 0.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"pathfinder_kernel_v5.cl:78", "type":"resource", "data":[1072, 528, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":78}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":16, "data":[560, 16, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":16, "data":[512, 512, 0, 0, 0]}], "replace_name":"true"}, {"name":"pathfinder_kernel_v5.cl:82", "type":"resource", "data":[1072, 528, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":82}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":16, "data":[560, 16, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":16, "data":[512, 512, 0, 0, 0]}], "replace_name":"true"}, {"name":"pathfinder_kernel_v5.cl:86", "type":"resource", "data":[1843.95, 775.5, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":86}]], "children":[{"name":"1-bit Or", "type":"resource", "count":15, "data":[3.45, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":32, "data":[822.5, 23.5, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":48, "data":[1018, 752, 0, 0, 0]}], "replace_name":"true"}, {"name":"pathfinder_kernel_v5.cl:92", "type":"resource", "data":[39.5, 9.5, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":92}]], "children":[{"name":"1-bit And", "type":"resource", "count":30, "data":[22.5, 7.5, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":16, "data":[16, 1, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"pathfinder_kernel_v5.cl:94", "type":"resource", "data":[859.034, 66.3333, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":94}]], "children":[{"name":"1-bit Or", "type":"resource", "count":7, "data":[1.53333, 0.333333, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":16, "data":[512, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":6, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":22, "data":[272, 64, 0, 0, 0]}, {"name":"5-bit Integer Subtract", "type":"resource", "count":2, "data":[3.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"pathfinder_kernel_v5.cl:95", "type":"resource", "data":[13.5833, 1.83333, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":95}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[0.583333, 0.333333, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[11, 0.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"pathfinder_kernel_v5.cl:97", "type":"resource", "data":[3144.5, 5898, 16, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":97}]], "children":[{"name":"1-bit And", "type":"resource", "count":15, "data":[7.5, 4, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":16, "data":[8, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[3129, 5894, 16, 0, 0], "details":[{"type":"brief", "text":"Burst-coalesced non-aligned LSU"}, {"type":"text", "text":"Store uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"pathfinder_kernel_v5.cl:104", "type":"resource", "data":[9.75, 0.5, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":104}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1.5, 0.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"pathfinder_kernel_v5.cl:106", "type":"resource", "data":[1.75, 0.5, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":106}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1.5, 0.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"pathfinder_kernel_v5.cl:108", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":108}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"pathfinder_kernel_v5.cl:110", "type":"resource", "data":[37.3333, 10.6667, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":110}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[10.6667, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[26.6667, 10.6667, 0, 0, 0]}], "replace_name":"true"}, {"name":"pathfinder_kernel_v5.cl:113", "type":"resource", "data":[21.3333, 10.6667, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":113}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[10.6667, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[10.6667, 10.6667, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"dynproc_kernel.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"pathfinder_kernel_v5.cl:117", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":117}]]}]}]}]}]}';
var area_srcJSON='{"max_resources":[1853108,3712450,11609,5760,92655],"name":"Kernel System","children":[{"name":"Static Partition","type":"partition","children":[{"name":"Board interface","type":"resource","data":[13132,20030,112,0,0],"details":[{"text":"Platform interface logic.","type":"text"}]}]},{"name":"Global interconnect","type":"resource","data":[4121,5284,0,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"System description ROM","type":"resource","data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes.  The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}]},{"name":"dynproc_kernel","total_kernel_resources":[22655,125532,50,1.5,91],"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":25}]],"type":"function","total_percent":[4.83159,1.32075,3.38138,0.4307,0.0347222],"children":[{"name":"Data control overhead","type":"resource","data":[1322,1339,0,0,51],"details":[{"text":"Feedback+Cluster logic","type":"brief"}]},{"name":"Coalesced Private Variables: \\n - \'shift_reg\' (pathfinder_kernel_v5.cl:25)\\n - \'north\' (pathfinder_kernel_v5.cl:60)\\n - \'north_east\' (pathfinder_kernel_v5.cl:60)","type":"resource","data":[40,56,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Shift Register,\\n1 reg, 32 width","type":"brief"}]},{"name":"Coalesced Private Variables: \\n - \'shift_reg\' (pathfinder_kernel_v5.cl:25)\\n - \'north\' (pathfinder_kernel_v5.cl:60)\\n - \'north_east\' (pathfinder_kernel_v5.cl:60)\\n - \'north_west\' (pathfinder_kernel_v5.cl:60)","type":"resource","data":[568,794,0,0,0],"details":[{"text":"Type: Shift Register (15 or fewer tap points)","type":"text"},{"text":"1 register of width 5","type":"text"},{"text":"14 registers of width 32","type":"text"},{"text":"Shift Register,\\n1 reg, 5 width,\\n14 regs, 32 width","type":"brief"}]},{"name":"Coalesced Private Variables: \\n - \'shift_reg\' (pathfinder_kernel_v5.cl:25)\\n - \'north_east\' (pathfinder_kernel_v5.cl:60)","type":"resource","data":[40,56,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Shift Register,\\n1 reg, 32 width","type":"brief"}]},{"name":"Private Variable: \\n - \'bx\' (pathfinder_kernel_v5.cl:37)","type":"resource","data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}]},{"name":"Private Variable: \\n - \'index\' (pathfinder_kernel_v5.cl:38)","type":"resource","data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}]},{"name":"Private Variable: \\n - \'shift_reg\' (pathfinder_kernel_v5.cl:25)","type":"resource","data":[128,1024,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32","type":"text"},{"text":"Register,\\n16 regs, 32 width","type":"brief"}]},{"name":"Private Variable: \\n - \'x\' (pathfinder_kernel_v5.cl:35)","type":"resource","data":[12,16,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 8","type":"text"},{"text":"Register,\\n1 reg, 8 width","type":"brief"}]},{"name":"No Source Line","children":[{"count":2,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[672,7454,2,0,40]},{"count":2,"name":"1-bit And","debug":[[{"filename":"","line":0}]],"type":"resource","data":[2,0,0,0,0]},{"count":2,"name":"1-bit Or","debug":[[{"filename":"","line":0}]],"type":"resource","data":[2,0,0,0,0]},{"count":18,"name":"1-bit Xor","debug":[[{"filename":"","line":0}]],"type":"resource","data":[4,4,0,0,0]}],"type":"resource","data":[680,7458,2,0,40]},{"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl:113","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":113}]],"children":[{"count":1,"name":"State","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":113}]],"type":"resource","data":[0,31,0,0,0]},{"count":1,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":113}]],"name":"32-bit Integer Subtract","data":[31,0,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":113}]],"name":"32-bit Integer Add","data":[10.6667,0,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":113}]],"name":"32-bit Select","data":[10.6667,10.6667,0,0,0],"type":"resource"}],"type":"resource","data":[52.3334,41.6667,0,0,0]},{"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl:40","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":40}]],"children":[{"count":1,"name":"State","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":40}]],"type":"resource","data":[0,34,0,0,0]},{"count":1,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":40}]],"name":"32-bit Integer Add","data":[32,0,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":40}]],"name":"32-bit Integer Compare","data":[11,0,0,0,0],"type":"resource"},{"count":2,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":40}]],"name":"33-bit Integer Add","data":[66,0,0,0,0],"type":"resource"},{"count":31,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":40}]],"name":"1-bit And","data":[16,6,0,0,0],"type":"resource"},{"count":33,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":40}]],"name":"1-bit Or","data":[17,0,0,0,0],"type":"resource"}],"type":"resource","data":[142,40,0,0,0]},{"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl:82","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":82}]],"children":[{"count":1,"name":"State","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":82}]],"type":"resource","data":[0,32,0,0,0]},{"count":1,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":82}]],"name":"32-bit Integer Add","data":[32,0,0,0,0],"type":"resource"},{"count":16,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":82}]],"name":"32-bit Integer Compare","data":[560,16,0,0,0],"type":"resource"},{"count":16,"debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":82}]],"name":"32-bit Select","data":[512,512,0,0,0],"type":"resource"}],"type":"resource","data":[1104,560,0,0,0]},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":25}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl:25","children":[{"count":16,"name":"1-bit Or","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":25}]],"type":"resource","data":[3.78333,0.333333,0,0,0]},{"count":15,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":25}]],"type":"resource","data":[227.5,6.5,0,0,0]},{"count":31,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":25}]],"type":"resource","data":[416,208,0,0,0]},{"count":1,"name":"33-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":25}]],"type":"resource","data":[27,0,0,0,0]},{"count":2,"name":"5-bit Integer Subtract","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":25}]],"type":"resource","data":[3.5,0,0,0,0]}],"data":[677.783,214.833,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":36}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl:36","children":[{"count":16,"name":"1-bit Or","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":36}]],"type":"resource","data":[3.7,0,0,0,0]},{"count":3,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":36}]],"type":"resource","data":[28.5,1,0,0,0]},{"count":2,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":36}]],"type":"resource","data":[29,0,0,0,0]},{"count":2,"name":"33-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":36}]],"type":"resource","data":[66,0,0,0,0]},{"count":1,"name":"33-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":36}]],"type":"resource","data":[36,1,0,0,0]},{"count":1,"name":"33-bit Integer Subtract","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":36}]],"type":"resource","data":[32,0,0,0,0]},{"count":1,"name":"33-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":36}]],"type":"resource","data":[26,0,0,0,0]}],"data":[221.2,2,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":37}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl:37","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":37}]],"type":"resource","data":[10.6667,0,0,0,0]},{"count":1,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":37}]],"type":"resource","data":[10.6667,10.6667,0,0,0]}],"data":[21.3333,10.6667,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":54}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl:54","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":54}]],"type":"resource","data":[32,0,0,0,0]},{"count":1,"name":"32-bit Integer Subtract","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":54}]],"type":"resource","data":[32,0,0,0,0]}],"data":[64,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":55}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl:55","children":[{"count":15,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":55}]],"type":"resource","data":[480,0,0,0,0]}],"data":[480,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":56}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl:56","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":56}]],"type":"resource","data":[32,0,0,0,0]}],"data":[32,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":57}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl:57","children":[{"count":2,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":57}]],"type":"resource","data":[64,0,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":57}]],"type":"resource","data":[55,46,0,1.5,0]}],"data":[119,46,0,1.5,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":58}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl:58","children":[{"count":15,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":58}]],"type":"resource","data":[480,0,0,0,0]}],"data":[480,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":66}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl:66","children":[{"count":32,"name":"1-bit And","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":66}]],"type":"resource","data":[32,16,0,0,0]},{"count":15,"name":"1-bit Or","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":66}]],"type":"resource","data":[15,2,0,0,0]},{"count":33,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":66}]],"type":"resource","data":[1131,33,0,0,0]},{"count":16,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":66}]],"type":"resource","data":[256,0,0,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":66}]],"type":"resource","data":[2820,52916,16,0,0]}],"data":[4254,52967,16,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":70}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl:70","children":[{"count":63,"name":"1-bit And","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":70}]],"type":"resource","data":[55.5,7.5,0,0,0]},{"count":16,"name":"1-bit Or","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":70}]],"type":"resource","data":[16,16,0,0,0]},{"count":32,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":70}]],"type":"resource","data":[1120,32,0,0,0]},{"count":2,"name":"32-bit Integer Subtract","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":70}]],"type":"resource","data":[63,0,0,0,0]},{"count":32,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":70}]],"type":"resource","data":[512,256,0,0,0]}],"data":[1766.5,311.5,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":72}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl:72","children":[{"count":15,"name":"1-bit And","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":72}]],"type":"resource","data":[7.5,2,0,0,0]},{"count":16,"name":"1-bit Or","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":72}]],"type":"resource","data":[8,0,0,0,0]},{"count":32,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":72}]],"type":"resource","data":[512,256,0,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":72}]],"type":"resource","data":[2820,52916,16,0,0]}],"data":[3347.5,53174,16,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":75}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl:75","children":[{"count":15,"name":"1-bit Or","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":75}]],"type":"resource","data":[3.45,0,0,0,0]},{"count":1,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":75}]],"type":"resource","data":[17.5,0.5,0,0,0]}],"data":[20.95,0.5,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":78}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl:78","children":[{"count":16,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":78}]],"type":"resource","data":[560,16,0,0,0]},{"count":16,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":78}]],"type":"resource","data":[512,512,0,0,0]}],"data":[1072,528,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":86}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl:86","children":[{"count":15,"name":"1-bit Or","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":86}]],"type":"resource","data":[3.45,0,0,0,0]},{"count":32,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":86}]],"type":"resource","data":[822.5,23.5,0,0,0]},{"count":48,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":86}]],"type":"resource","data":[1018,752,0,0,0]}],"data":[1843.95,775.5,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":92}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl:92","children":[{"count":30,"name":"1-bit And","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":92}]],"type":"resource","data":[22.5,7.5,0,0,0]},{"count":16,"name":"1-bit Or","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":92}]],"type":"resource","data":[16,1,0,0,0]},{"count":1,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":92}]],"type":"resource","data":[1,1,0,0,0]}],"data":[39.5,9.5,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":94}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl:94","children":[{"count":7,"name":"1-bit Or","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":94}]],"type":"resource","data":[1.53333,0.333333,0,0,0]},{"count":16,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":94}]],"type":"resource","data":[512,0,0,0,0]},{"count":6,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":94}]],"type":"resource","data":[70,2,0,0,0]},{"count":22,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":94}]],"type":"resource","data":[272,64,0,0,0]},{"count":2,"name":"5-bit Integer Subtract","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":94}]],"type":"resource","data":[3.5,0,0,0,0]}],"data":[859.034,66.3333,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":95}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl:95","children":[{"count":2,"name":"1-bit And","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":95}]],"type":"resource","data":[2,1,0,0,0]},{"count":2,"name":"1-bit Or","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":95}]],"type":"resource","data":[0.583333,0.333333,0,0,0]},{"count":2,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":95}]],"type":"resource","data":[11,0.5,0,0,0]}],"data":[13.5833,1.83333,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":97}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl:97","children":[{"count":15,"name":"1-bit And","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":97}]],"type":"resource","data":[7.5,4,0,0,0]},{"count":16,"name":"1-bit Or","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":97}]],"type":"resource","data":[8,0,0,0,0]},{"count":1,"name":"Store","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":97}]],"type":"resource","data":[3129,5894,16,0,0]}],"data":[3144.5,5898,16,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":104}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl:104","children":[{"count":1,"name":"1-bit Or","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":104}]],"type":"resource","data":[0.25,0,0,0,0]},{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":104}]],"type":"resource","data":[8,0,0,0,0]},{"count":1,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":104}]],"type":"resource","data":[1.5,0.5,0,0,0]}],"data":[9.75,0.5,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":106}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl:106","children":[{"count":1,"name":"1-bit Or","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":106}]],"type":"resource","data":[0.25,0,0,0,0]},{"count":1,"name":"32-bit Integer Compare","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":106}]],"type":"resource","data":[1.5,0.5,0,0,0]}],"data":[1.75,0.5,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":108}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl:108","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":108}]],"type":"resource","data":[32,0,0,0,0]},{"count":1,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":108}]],"type":"resource","data":[13,0,0,0,0]}],"data":[45,0,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":110}]],"name":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl:110","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":110}]],"type":"resource","data":[10.6667,0,0,0,0]},{"count":2,"name":"32-bit Select","debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl","line":110}]],"type":"resource","data":[26.6667,10.6667,0,0,0]}],"data":[37.3333,10.6667,0,0,0],"type":"resource"}],"data":[22655.0003,125531.99973,50,1.5,91],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"compute_units":1}],"data":[26778.0003,130886.99973,52,1.5,91],"total_percent":[6.36777,2.25189,4.06516,1.4127,0.0347222],"total":[39910,150917,164,2,91],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"dynproc_kernel", "children":[{"type":"bb", "id":3, "name":"dynproc_kernel.B0", "details":[{"type":"table", "Latency":"9"}]}, {"type":"bb", "id":4, "name":"dynproc_kernel.B1", "children":[{"type":"inst", "id":6, "name":"Load", "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":66}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"28", "Latency":"217", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":7, "name":"Load", "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":72}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"28", "Latency":"217", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":8, "name":"Store", "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":97}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced non-aligned", "Stall-free":"No", "Start Cycle":"262", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"loop", "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":40}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"10"}]}, {"type":"inst", "id":10, "name":"loop end", "details":[{"type":"table", "Start Cycle":"264", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"264", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":5, "name":"dynproc_kernel.B2", "details":[{"type":"table", "Latency":"0"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":11, "name":"DDR", "details":[{"type":"table", "Number of banks":"1"}]}]}], "links":[{"from":10, "to":9}, {"from":3, "to":9}, {"from":6, "to":10}, {"from":7, "to":10}, {"from":8, "to":10}, {"from":10, "to":5}, {"from":9, "to":6}, {"from":9, "to":7}, {"from":6, "to":8}, {"from":7, "to":8}, {"from":11, "to":6}, {"from":8, "to":11}, {"from":11, "to":7}]}';
var lmvJSON='{"nodes":[], "links":[]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Bottleneck", "Details"], "children":[{"name":"Kernel: dynproc_kernel", "data":["", "", ""], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":17}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":29}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"dynproc_kernel.B1", "data":["Yes", "~1", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":40}]], "details":[{"type":"text", "text":"Loop orchestration compiler optimization is enabled."}, {"type":"brief", "text":"II is an approximation."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":"66"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":"72"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":"97"}]}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":46}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":52}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "HyperFlex Control Optimizations"], "children":[{"name":"dynproc_kernel", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Stall latency disabled due to instruction Load Operation which does not support stall latency."}], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":17}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"dynproc_kernel", "data":[22655, 125532, 50, 1.5, 91], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":17}]]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[4121, 5284, 0, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[13132, 20030, 112, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[39910, 150917, 164, 1, 91], "data_percent":[2.15368, 4.06516, 1.4127, 0.0347222, 6.28507]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1853108, 3712450, 11609, 5760, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":66}]]}, {"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":72}]]}, {"name":"Store uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "line":97}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"name":"Project Name","data":["pathfinder_kernel_v5"]},{"name":"Target Family, Device, Board","data":["Stratix 10, 1SG280LU3F50E1VGS1, s10_ref:s10gx"]},{"name":"AOC Version","data":["18.1.0 Build 222"]},{"name":"Quartus Version","data":["18.1.0 Build 222 Pro"]},{"name":"Command","data":["aoc  pathfinder_kernel_v5.cl -profile -fpc -board-package=/opt/IntelFPGA/18.1/hld/board/s10_ref -o /mnt/extra/Angelica/exm_binary/pathfinder_kernel_v5_profile_no.aocx"]},{"name":"Reports Generated At","data":["Mon May 20 21:44:55 2019"]}]}';
var warningsJSON='{"rows":[]}';
var quartusJSON='{"quartusFitClockSummary":{  "name":"Quartus Fit Clock Summary"  ,"columns":["", "Kernel fmax"]  ,"children":[  {    "name":"Frequency (MHz)","data":[350.0]  }]},"quartusFitResourceUsageSummary":{  "name":"Quartus Fit Resource Utilization Summary"  ,"columns":["", "ALMs", "FFs", "RAMs", "DSPs", "MLABs"]  ,"children":[  {"name":"dynproc_kernel","data":[21243.3 ,50422 ,79 ,2 ,113]  }]}}';
var fileJSON=[{"path":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_common.h", "name":"pathfinder_common.h", "has_active_debug_locs":false, "absName":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_common.h", "content":"#ifndef BSIZE\012	#define BSIZE 256\012#endif\012\012#ifndef SSIZE\012	#define SSIZE 16\012#endif"}, {"path":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "name":"pathfinder_kernel_v5.cl", "has_active_debug_locs":false, "absName":"/home/angelica/Documents/exm_GX/Rodinia_zh/rodinia_fpga/opencl/pathfinder/pathfinder_kernel_v5.cl", "content":"#include \"pathfinder_common.h\"\012\012#define MIN(a, b) ((a)<=(b) ? (a) : (b))\012\012// input shift register parameters\012#define IN_SR_BASE		BSIZE + 1				// this shows the point to write into the shift register; one row to reach north neighbor and one extra cell for north_west\012#define IN_SR_SIZE		IN_SR_BASE + SSIZE		// SSIZE extra indexes to support vectorization\012\012// offsets for reading from the input shift register\012#define SR_OFF_N		1					// north\012#define SR_OFF_NE		2					// north_east\012#define SR_OFF_NW		0					// north_west\012\012#define HALO_SIZE		rem_rows				// the dependency pattern forms a cone with the same base size and height\012\012__attribute__((max_global_work_dim(0)))\012__kernel void dynproc_kernel (__global int* restrict wall,\012                              __global int* restrict src,\012						__global int* restrict dst,\012                                       int           cols,\012                                       int           rem_rows,\012                                       int           starting_row,\012                                       int           comp_exit)\012{\012	int shift_reg[IN_SR_SIZE];								// shift register for spatial blocking\012\012	// initialize the shift register\012	#pragma unroll\012	for (int i = 0; i < IN_SR_SIZE; i++)\012	{\012		shift_reg[i] = 0.0f;\012	}\012\012	// starting points\012	int x = 0;\012	int y = 0;\012	int bx = 0;											// block number in x dimension\012	int index = 0;											// global index\012\012	while (index != comp_exit)\012	{\012		index++;											// increment global index\012		\012		// shift shift register by SSIZE\012		#pragma unroll\012		for (int i = 0; i < IN_SR_BASE; i++)\012		{\012			shift_reg[i] = shift_reg[i + SSIZE];\012		}\012\012		#pragma unroll\012		for (int i = 0; i < SSIZE; i++)\012		{\012			int gx = bx + x - HALO_SIZE;						// global x position offset\012			int real_x = gx + i;							// global x position\012			int real_y = y + starting_row;					// global y position\012			int read_offset = real_x + (real_y - 1) * cols;		// index to read from memory, wall input starts from second row of the input grid\012			int real_block_x = x + i - HALO_SIZE;				// local x position in block, adjusted for halo\012\012			int north = 0x7ffffff, north_east = 0x7ffffff, north_west = 0x7ffffff, center = 0x7ffffff; // initialize to biggest positive integer\012			int min = 0;\012\012			// this read is done here since if it is merged into the next condition,\012			// the compiler will refuse to coalesce the memory accesses\012			// only required in first block row, out-of-bound reads are also skipped\012			int in = (y == 0 && real_x >= 0 && real_x < cols) ? src[real_x] : 0;\012\012			// the following condition is to avoid halos and going out of bounds in all axes\012			// since the dependency pattern forms a cone, y gets involved in this case\012			if (real_block_x >= y - HALO_SIZE && real_block_x < BSIZE - 2 * y && real_x >= 0 && real_x < cols)\012			{\012				center = (y == 0) ? in : wall[read_offset];\012			}\012\012			if (y > 0)									// avoid first row in block since to computation is done\012			{\012				north = shift_reg[SR_OFF_N + i];\012				if (real_x > 0)							// avoid first column\012				{\012					north_west = shift_reg[SR_OFF_NW + i];\012				}\012				if (real_x < cols - 1)						// avoid last column\012				{\012					north_east = shift_reg[SR_OFF_NE + i];\012				}\012				min = MIN(north, MIN(north_east, north_west));\012			}\012\012			// write output values to shift register or memory\012			// the following condition is to avoid halos and going out of bounds in all axes\012			// since the dependency pattern forms a cone, y gets involved in this case\012			if (real_y >= 0 && real_block_x >= y - HALO_SIZE && real_block_x < BSIZE - 2 * y && real_x >= 0 && real_x < cols)\012			{\012				shift_reg[IN_SR_BASE + i] = center + min;\012				if (y == rem_rows)\012				{\012					dst[real_x] = shift_reg[IN_SR_BASE + i];\012				}\012				//if (y > 0)\012					//printf(\"row: %04d, col: %04d, center: %d, N: %d, NE: %d, NW: %d, min: %d, out: %d\\n\", real_y, real_x, center, north, north_east, north_west, min, shift_reg[IN_SR_BASE + i]);\012			}\012		}\012\012		x = (x + SSIZE) & (BSIZE - 1);						// move one chunk forward and reset to zero if end of row was reached, alternative for x = (x + SSIZE) % BSIZE\012\012		if (x == 0)										// if one row finished\012		{\012			y++;											// go to next row\012\012			if (y == rem_rows + 1)							// if on last row in block, traverses one more row than it should for write-back\012			{\012				y = 0;									// reset row number\012				bx += BSIZE - 2 * HALO_SIZE;					// go to next block, account for overlapping\012			}\012		}\012	}\012}"}];
