Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jan 27 15:23:41 2026
| Host         : LAPTOP-TUMB40HN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main1_final_control_sets_placed.rpt
| Design       : main1_final
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      6 |            2 |
|      7 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              45 |           11 |
| Yes          | No                    | No                     |               6 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               6 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------+----------------------------+------------------+----------------+
|     Clock Signal     |        Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------------+----------------------------+----------------------------+------------------+----------------+
|  U_CLK/CLK           |                            |                            |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG | U_CTRL/reg_secs[5]_i_2_n_0 | U_CTRL/reg_secs[5]_i_1_n_0 |                2 |              6 |
|  CLK100MHZ_IBUF_BUFG | U_CTRL/reg_mins[5]_i_1_n_0 |                            |                3 |              6 |
|  CLK100MHZ_IBUF_BUFG |                            |                            |                4 |              7 |
|  CLK100MHZ_IBUF_BUFG |                            | U_CLK/ref_reg              |                4 |             16 |
|  CLK100MHZ_IBUF_BUFG |                            | U_CTRL/SR[0]               |                7 |             29 |
+----------------------+----------------------------+----------------------------+------------------+----------------+


