# Transistor-level---DualVth
Development of a TCL command integrated into Prime Time that performs a post synthesis Dual-Vth cell assignment for leakage power optimization. The algorithm follows a trade-off between the power optimization and the execution time spent to accomplish the process.
