/*
 * Copyright (c) 2022-2025 Douglas H. Summerville, Binghamton University 
 *
 * Permission is hereby granted, free of charge, to any person obtaining a 
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 */

#ifndef RP2350_IO_BANK0_H
#define RP2350_IO_BANK0_H

#include <stdint.h>

#define _u(v)           (uint32_t)(v)
#define ALL1            _u(0xffffffff)

typedef struct {
    uint32_t gpio0_status;
    uint32_t gpio0_ctrl;
    uint32_t gpio1_status;
    uint32_t gpio1_ctrl;
    uint32_t gpio2_status;
    uint32_t gpio2_ctrl;
    uint32_t gpio3_status;
    uint32_t gpio3_ctrl;
    uint32_t gpio4_status;
    uint32_t gpio4_ctrl;
    uint32_t gpio5_status;
    uint32_t gpio5_ctrl;
    uint32_t gpio6_status;
    uint32_t gpio6_ctrl;
    uint32_t gpio7_status;
    uint32_t gpio7_ctrl;
    uint32_t gpio8_status;
    uint32_t gpio8_ctrl;
    uint32_t gpio9_status;
    uint32_t gpio9_ctrl;
    uint32_t gpio10_status;
    uint32_t gpio10_ctrl;
    uint32_t gpio11_status;
    uint32_t gpio11_ctrl;
    uint32_t gpio12_status;
    uint32_t gpio12_ctrl;
    uint32_t gpio13_status;
    uint32_t gpio13_ctrl;
    uint32_t gpio14_status;
    uint32_t gpio14_ctrl;
    uint32_t gpio15_status;
    uint32_t gpio15_ctrl;
    uint32_t gpio16_status;
    uint32_t gpio16_ctrl;
    uint32_t gpio17_status;
    uint32_t gpio17_ctrl;
    uint32_t gpio18_status;
    uint32_t gpio18_ctrl;
    uint32_t gpio19_status;
    uint32_t gpio19_ctrl;
    uint32_t gpio20_status;
    uint32_t gpio20_ctrl;
    uint32_t gpio21_status;
    uint32_t gpio21_ctrl;
    uint32_t gpio22_status;
    uint32_t gpio22_ctrl;
    uint32_t gpio23_status;
    uint32_t gpio23_ctrl;
    uint32_t gpio24_status;
    uint32_t gpio24_ctrl;
    uint32_t gpio25_status;
    uint32_t gpio25_ctrl;
    uint32_t gpio26_status;
    uint32_t gpio26_ctrl;
    uint32_t gpio27_status;
    uint32_t gpio27_ctrl;
    uint32_t gpio28_status;
    uint32_t gpio28_ctrl;
    uint32_t gpio29_status;
    uint32_t gpio29_ctrl;
    uint32_t gpio30_status;
    uint32_t gpio30_ctrl;
    uint32_t gpio31_status;
    uint32_t gpio31_ctrl;
    uint32_t gpio32_status;
    uint32_t gpio32_ctrl;
    uint32_t gpio33_status;
    uint32_t gpio33_ctrl;
    uint32_t gpio34_status;
    uint32_t gpio34_ctrl;
    uint32_t gpio35_status;
    uint32_t gpio35_ctrl;
    uint32_t gpio36_status;
    uint32_t gpio36_ctrl;
    uint32_t gpio37_status;
    uint32_t gpio37_ctrl;
    uint32_t gpio38_status;
    uint32_t gpio38_ctrl;
    uint32_t gpio39_status;
    uint32_t gpio39_ctrl;
    uint32_t gpio40_status;
    uint32_t gpio40_ctrl;
    uint32_t gpio41_status;
    uint32_t gpio41_ctrl;
    uint32_t gpio42_status;
    uint32_t gpio42_ctrl;
    uint32_t gpio43_status;
    uint32_t gpio43_ctrl;
    uint32_t gpio44_status;
    uint32_t gpio44_ctrl;
    uint32_t gpio45_status;
    uint32_t gpio45_ctrl;
    uint32_t gpio46_status;
    uint32_t gpio46_ctrl;
    uint32_t gpio47_status;
    uint32_t gpio47_ctrl;
    uint32_t RSVD0[32];
    uint32_t irqsummary_proc0_secure0;
    uint32_t irqsummary_proc0_secure1;
    uint32_t irqsummary_proc0_nonsecure0;
    uint32_t irqsummary_proc0_nonsecure1;
    uint32_t irqsummary_proc1_secure0;
    uint32_t irqsummary_proc1_secure1;
    uint32_t irqsummary_proc1_nonsecure0;
    uint32_t irqsummary_proc1_nonsecure1;
    uint32_t irqsummary_dormant_wake_secure0;
    uint32_t irqsummary_dormant_wake_secure1;
    uint32_t irqsummary_dormant_wake_nonsecure0;
    uint32_t irqsummary_dormant_wake_nonsecure1;
    uint32_t intr0;
    uint32_t intr1;
    uint32_t intr2;
    uint32_t intr3;
    uint32_t intr4;
    uint32_t intr5;
    uint32_t proc0_inte0;
    uint32_t proc0_inte1;
    uint32_t proc0_inte2;
    uint32_t proc0_inte3;
    uint32_t proc0_inte4;
    uint32_t proc0_inte5;
    uint32_t proc0_intf0;
    uint32_t proc0_intf1;
    uint32_t proc0_intf2;
    uint32_t proc0_intf3;
    uint32_t proc0_intf4;
    uint32_t proc0_intf5;
    uint32_t proc0_ints0;
    uint32_t proc0_ints1;
    uint32_t proc0_ints2;
    uint32_t proc0_ints3;
    uint32_t proc0_ints4;
    uint32_t proc0_ints5;
    uint32_t proc1_inte0;
    uint32_t proc1_inte1;
    uint32_t proc1_inte2;
    uint32_t proc1_inte3;
    uint32_t proc1_inte4;
    uint32_t proc1_inte5;
    uint32_t proc1_intf0;
    uint32_t proc1_intf1;
    uint32_t proc1_intf2;
    uint32_t proc1_intf3;
    uint32_t proc1_intf4;
    uint32_t proc1_intf5;
    uint32_t proc1_ints0;
    uint32_t proc1_ints1;
    uint32_t proc1_ints2;
    uint32_t proc1_ints3;
    uint32_t proc1_ints4;
    uint32_t proc1_ints5;
    uint32_t dormant_wake_inte0;
    uint32_t dormant_wake_inte1;
    uint32_t dormant_wake_inte2;
    uint32_t dormant_wake_inte3;
    uint32_t dormant_wake_inte4;
    uint32_t dormant_wake_inte5;
    uint32_t dormant_wake_intf0;
    uint32_t dormant_wake_intf1;
    uint32_t dormant_wake_intf2;
    uint32_t dormant_wake_intf3;
    uint32_t dormant_wake_intf4;
    uint32_t dormant_wake_intf5;
    uint32_t dormant_wake_ints0;
    uint32_t dormant_wake_ints1;
    uint32_t dormant_wake_ints2;
    uint32_t dormant_wake_ints3;
    uint32_t dormant_wake_ints4;
    uint32_t dormant_wake_ints5;
    uint32_t RSVD1[824];
    uint32_t gpio0_status_xor;
    uint32_t gpio0_ctrl_xor;
    uint32_t gpio1_status_xor;
    uint32_t gpio1_ctrl_xor;
    uint32_t gpio2_status_xor;
    uint32_t gpio2_ctrl_xor;
    uint32_t gpio3_status_xor;
    uint32_t gpio3_ctrl_xor;
    uint32_t gpio4_status_xor;
    uint32_t gpio4_ctrl_xor;
    uint32_t gpio5_status_xor;
    uint32_t gpio5_ctrl_xor;
    uint32_t gpio6_status_xor;
    uint32_t gpio6_ctrl_xor;
    uint32_t gpio7_status_xor;
    uint32_t gpio7_ctrl_xor;
    uint32_t gpio8_status_xor;
    uint32_t gpio8_ctrl_xor;
    uint32_t gpio9_status_xor;
    uint32_t gpio9_ctrl_xor;
    uint32_t gpio10_status_xor;
    uint32_t gpio10_ctrl_xor;
    uint32_t gpio11_status_xor;
    uint32_t gpio11_ctrl_xor;
    uint32_t gpio12_status_xor;
    uint32_t gpio12_ctrl_xor;
    uint32_t gpio13_status_xor;
    uint32_t gpio13_ctrl_xor;
    uint32_t gpio14_status_xor;
    uint32_t gpio14_ctrl_xor;
    uint32_t gpio15_status_xor;
    uint32_t gpio15_ctrl_xor;
    uint32_t gpio16_status_xor;
    uint32_t gpio16_ctrl_xor;
    uint32_t gpio17_status_xor;
    uint32_t gpio17_ctrl_xor;
    uint32_t gpio18_status_xor;
    uint32_t gpio18_ctrl_xor;
    uint32_t gpio19_status_xor;
    uint32_t gpio19_ctrl_xor;
    uint32_t gpio20_status_xor;
    uint32_t gpio20_ctrl_xor;
    uint32_t gpio21_status_xor;
    uint32_t gpio21_ctrl_xor;
    uint32_t gpio22_status_xor;
    uint32_t gpio22_ctrl_xor;
    uint32_t gpio23_status_xor;
    uint32_t gpio23_ctrl_xor;
    uint32_t gpio24_status_xor;
    uint32_t gpio24_ctrl_xor;
    uint32_t gpio25_status_xor;
    uint32_t gpio25_ctrl_xor;
    uint32_t gpio26_status_xor;
    uint32_t gpio26_ctrl_xor;
    uint32_t gpio27_status_xor;
    uint32_t gpio27_ctrl_xor;
    uint32_t gpio28_status_xor;
    uint32_t gpio28_ctrl_xor;
    uint32_t gpio29_status_xor;
    uint32_t gpio29_ctrl_xor;
    uint32_t gpio30_status_xor;
    uint32_t gpio30_ctrl_xor;
    uint32_t gpio31_status_xor;
    uint32_t gpio31_ctrl_xor;
    uint32_t gpio32_status_xor;
    uint32_t gpio32_ctrl_xor;
    uint32_t gpio33_status_xor;
    uint32_t gpio33_ctrl_xor;
    uint32_t gpio34_status_xor;
    uint32_t gpio34_ctrl_xor;
    uint32_t gpio35_status_xor;
    uint32_t gpio35_ctrl_xor;
    uint32_t gpio36_status_xor;
    uint32_t gpio36_ctrl_xor;
    uint32_t gpio37_status_xor;
    uint32_t gpio37_ctrl_xor;
    uint32_t gpio38_status_xor;
    uint32_t gpio38_ctrl_xor;
    uint32_t gpio39_status_xor;
    uint32_t gpio39_ctrl_xor;
    uint32_t gpio40_status_xor;
    uint32_t gpio40_ctrl_xor;
    uint32_t gpio41_status_xor;
    uint32_t gpio41_ctrl_xor;
    uint32_t gpio42_status_xor;
    uint32_t gpio42_ctrl_xor;
    uint32_t gpio43_status_xor;
    uint32_t gpio43_ctrl_xor;
    uint32_t gpio44_status_xor;
    uint32_t gpio44_ctrl_xor;
    uint32_t gpio45_status_xor;
    uint32_t gpio45_ctrl_xor;
    uint32_t gpio46_status_xor;
    uint32_t gpio46_ctrl_xor;
    uint32_t gpio47_status_xor;
    uint32_t gpio47_ctrl_xor;
    uint32_t RSVDxor_0[32];
    uint32_t irqsummary_proc0_secure0_xor;
    uint32_t irqsummary_proc0_secure1_xor;
    uint32_t irqsummary_proc0_nonsecure0_xor;
    uint32_t irqsummary_proc0_nonsecure1_xor;
    uint32_t irqsummary_proc1_secure0_xor;
    uint32_t irqsummary_proc1_secure1_xor;
    uint32_t irqsummary_proc1_nonsecure0_xor;
    uint32_t irqsummary_proc1_nonsecure1_xor;
    uint32_t irqsummary_dormant_wake_secure0_xor;
    uint32_t irqsummary_dormant_wake_secure1_xor;
    uint32_t irqsummary_dormant_wake_nonsecure0_xor;
    uint32_t irqsummary_dormant_wake_nonsecure1_xor;
    uint32_t intr0_xor;
    uint32_t intr1_xor;
    uint32_t intr2_xor;
    uint32_t intr3_xor;
    uint32_t intr4_xor;
    uint32_t intr5_xor;
    uint32_t proc0_inte0_xor;
    uint32_t proc0_inte1_xor;
    uint32_t proc0_inte2_xor;
    uint32_t proc0_inte3_xor;
    uint32_t proc0_inte4_xor;
    uint32_t proc0_inte5_xor;
    uint32_t proc0_intf0_xor;
    uint32_t proc0_intf1_xor;
    uint32_t proc0_intf2_xor;
    uint32_t proc0_intf3_xor;
    uint32_t proc0_intf4_xor;
    uint32_t proc0_intf5_xor;
    uint32_t proc0_ints0_xor;
    uint32_t proc0_ints1_xor;
    uint32_t proc0_ints2_xor;
    uint32_t proc0_ints3_xor;
    uint32_t proc0_ints4_xor;
    uint32_t proc0_ints5_xor;
    uint32_t proc1_inte0_xor;
    uint32_t proc1_inte1_xor;
    uint32_t proc1_inte2_xor;
    uint32_t proc1_inte3_xor;
    uint32_t proc1_inte4_xor;
    uint32_t proc1_inte5_xor;
    uint32_t proc1_intf0_xor;
    uint32_t proc1_intf1_xor;
    uint32_t proc1_intf2_xor;
    uint32_t proc1_intf3_xor;
    uint32_t proc1_intf4_xor;
    uint32_t proc1_intf5_xor;
    uint32_t proc1_ints0_xor;
    uint32_t proc1_ints1_xor;
    uint32_t proc1_ints2_xor;
    uint32_t proc1_ints3_xor;
    uint32_t proc1_ints4_xor;
    uint32_t proc1_ints5_xor;
    uint32_t dormant_wake_inte0_xor;
    uint32_t dormant_wake_inte1_xor;
    uint32_t dormant_wake_inte2_xor;
    uint32_t dormant_wake_inte3_xor;
    uint32_t dormant_wake_inte4_xor;
    uint32_t dormant_wake_inte5_xor;
    uint32_t dormant_wake_intf0_xor;
    uint32_t dormant_wake_intf1_xor;
    uint32_t dormant_wake_intf2_xor;
    uint32_t dormant_wake_intf3_xor;
    uint32_t dormant_wake_intf4_xor;
    uint32_t dormant_wake_intf5_xor;
    uint32_t dormant_wake_ints0_xor;
    uint32_t dormant_wake_ints1_xor;
    uint32_t dormant_wake_ints2_xor;
    uint32_t dormant_wake_ints3_xor;
    uint32_t dormant_wake_ints4_xor;
    uint32_t dormant_wake_ints5_xor;
    uint32_t RSVDxor_1[824];
    uint32_t gpio0_status_set;
    uint32_t gpio0_ctrl_set;
    uint32_t gpio1_status_set;
    uint32_t gpio1_ctrl_set;
    uint32_t gpio2_status_set;
    uint32_t gpio2_ctrl_set;
    uint32_t gpio3_status_set;
    uint32_t gpio3_ctrl_set;
    uint32_t gpio4_status_set;
    uint32_t gpio4_ctrl_set;
    uint32_t gpio5_status_set;
    uint32_t gpio5_ctrl_set;
    uint32_t gpio6_status_set;
    uint32_t gpio6_ctrl_set;
    uint32_t gpio7_status_set;
    uint32_t gpio7_ctrl_set;
    uint32_t gpio8_status_set;
    uint32_t gpio8_ctrl_set;
    uint32_t gpio9_status_set;
    uint32_t gpio9_ctrl_set;
    uint32_t gpio10_status_set;
    uint32_t gpio10_ctrl_set;
    uint32_t gpio11_status_set;
    uint32_t gpio11_ctrl_set;
    uint32_t gpio12_status_set;
    uint32_t gpio12_ctrl_set;
    uint32_t gpio13_status_set;
    uint32_t gpio13_ctrl_set;
    uint32_t gpio14_status_set;
    uint32_t gpio14_ctrl_set;
    uint32_t gpio15_status_set;
    uint32_t gpio15_ctrl_set;
    uint32_t gpio16_status_set;
    uint32_t gpio16_ctrl_set;
    uint32_t gpio17_status_set;
    uint32_t gpio17_ctrl_set;
    uint32_t gpio18_status_set;
    uint32_t gpio18_ctrl_set;
    uint32_t gpio19_status_set;
    uint32_t gpio19_ctrl_set;
    uint32_t gpio20_status_set;
    uint32_t gpio20_ctrl_set;
    uint32_t gpio21_status_set;
    uint32_t gpio21_ctrl_set;
    uint32_t gpio22_status_set;
    uint32_t gpio22_ctrl_set;
    uint32_t gpio23_status_set;
    uint32_t gpio23_ctrl_set;
    uint32_t gpio24_status_set;
    uint32_t gpio24_ctrl_set;
    uint32_t gpio25_status_set;
    uint32_t gpio25_ctrl_set;
    uint32_t gpio26_status_set;
    uint32_t gpio26_ctrl_set;
    uint32_t gpio27_status_set;
    uint32_t gpio27_ctrl_set;
    uint32_t gpio28_status_set;
    uint32_t gpio28_ctrl_set;
    uint32_t gpio29_status_set;
    uint32_t gpio29_ctrl_set;
    uint32_t gpio30_status_set;
    uint32_t gpio30_ctrl_set;
    uint32_t gpio31_status_set;
    uint32_t gpio31_ctrl_set;
    uint32_t gpio32_status_set;
    uint32_t gpio32_ctrl_set;
    uint32_t gpio33_status_set;
    uint32_t gpio33_ctrl_set;
    uint32_t gpio34_status_set;
    uint32_t gpio34_ctrl_set;
    uint32_t gpio35_status_set;
    uint32_t gpio35_ctrl_set;
    uint32_t gpio36_status_set;
    uint32_t gpio36_ctrl_set;
    uint32_t gpio37_status_set;
    uint32_t gpio37_ctrl_set;
    uint32_t gpio38_status_set;
    uint32_t gpio38_ctrl_set;
    uint32_t gpio39_status_set;
    uint32_t gpio39_ctrl_set;
    uint32_t gpio40_status_set;
    uint32_t gpio40_ctrl_set;
    uint32_t gpio41_status_set;
    uint32_t gpio41_ctrl_set;
    uint32_t gpio42_status_set;
    uint32_t gpio42_ctrl_set;
    uint32_t gpio43_status_set;
    uint32_t gpio43_ctrl_set;
    uint32_t gpio44_status_set;
    uint32_t gpio44_ctrl_set;
    uint32_t gpio45_status_set;
    uint32_t gpio45_ctrl_set;
    uint32_t gpio46_status_set;
    uint32_t gpio46_ctrl_set;
    uint32_t gpio47_status_set;
    uint32_t gpio47_ctrl_set;
    uint32_t RSVDset_0[32];
    uint32_t irqsummary_proc0_secure0_set;
    uint32_t irqsummary_proc0_secure1_set;
    uint32_t irqsummary_proc0_nonsecure0_set;
    uint32_t irqsummary_proc0_nonsecure1_set;
    uint32_t irqsummary_proc1_secure0_set;
    uint32_t irqsummary_proc1_secure1_set;
    uint32_t irqsummary_proc1_nonsecure0_set;
    uint32_t irqsummary_proc1_nonsecure1_set;
    uint32_t irqsummary_dormant_wake_secure0_set;
    uint32_t irqsummary_dormant_wake_secure1_set;
    uint32_t irqsummary_dormant_wake_nonsecure0_set;
    uint32_t irqsummary_dormant_wake_nonsecure1_set;
    uint32_t intr0_set;
    uint32_t intr1_set;
    uint32_t intr2_set;
    uint32_t intr3_set;
    uint32_t intr4_set;
    uint32_t intr5_set;
    uint32_t proc0_inte0_set;
    uint32_t proc0_inte1_set;
    uint32_t proc0_inte2_set;
    uint32_t proc0_inte3_set;
    uint32_t proc0_inte4_set;
    uint32_t proc0_inte5_set;
    uint32_t proc0_intf0_set;
    uint32_t proc0_intf1_set;
    uint32_t proc0_intf2_set;
    uint32_t proc0_intf3_set;
    uint32_t proc0_intf4_set;
    uint32_t proc0_intf5_set;
    uint32_t proc0_ints0_set;
    uint32_t proc0_ints1_set;
    uint32_t proc0_ints2_set;
    uint32_t proc0_ints3_set;
    uint32_t proc0_ints4_set;
    uint32_t proc0_ints5_set;
    uint32_t proc1_inte0_set;
    uint32_t proc1_inte1_set;
    uint32_t proc1_inte2_set;
    uint32_t proc1_inte3_set;
    uint32_t proc1_inte4_set;
    uint32_t proc1_inte5_set;
    uint32_t proc1_intf0_set;
    uint32_t proc1_intf1_set;
    uint32_t proc1_intf2_set;
    uint32_t proc1_intf3_set;
    uint32_t proc1_intf4_set;
    uint32_t proc1_intf5_set;
    uint32_t proc1_ints0_set;
    uint32_t proc1_ints1_set;
    uint32_t proc1_ints2_set;
    uint32_t proc1_ints3_set;
    uint32_t proc1_ints4_set;
    uint32_t proc1_ints5_set;
    uint32_t dormant_wake_inte0_set;
    uint32_t dormant_wake_inte1_set;
    uint32_t dormant_wake_inte2_set;
    uint32_t dormant_wake_inte3_set;
    uint32_t dormant_wake_inte4_set;
    uint32_t dormant_wake_inte5_set;
    uint32_t dormant_wake_intf0_set;
    uint32_t dormant_wake_intf1_set;
    uint32_t dormant_wake_intf2_set;
    uint32_t dormant_wake_intf3_set;
    uint32_t dormant_wake_intf4_set;
    uint32_t dormant_wake_intf5_set;
    uint32_t dormant_wake_ints0_set;
    uint32_t dormant_wake_ints1_set;
    uint32_t dormant_wake_ints2_set;
    uint32_t dormant_wake_ints3_set;
    uint32_t dormant_wake_ints4_set;
    uint32_t dormant_wake_ints5_set;
    uint32_t RSVDset_1[824];
    uint32_t gpio0_status_clr;
    uint32_t gpio0_ctrl_clr;
    uint32_t gpio1_status_clr;
    uint32_t gpio1_ctrl_clr;
    uint32_t gpio2_status_clr;
    uint32_t gpio2_ctrl_clr;
    uint32_t gpio3_status_clr;
    uint32_t gpio3_ctrl_clr;
    uint32_t gpio4_status_clr;
    uint32_t gpio4_ctrl_clr;
    uint32_t gpio5_status_clr;
    uint32_t gpio5_ctrl_clr;
    uint32_t gpio6_status_clr;
    uint32_t gpio6_ctrl_clr;
    uint32_t gpio7_status_clr;
    uint32_t gpio7_ctrl_clr;
    uint32_t gpio8_status_clr;
    uint32_t gpio8_ctrl_clr;
    uint32_t gpio9_status_clr;
    uint32_t gpio9_ctrl_clr;
    uint32_t gpio10_status_clr;
    uint32_t gpio10_ctrl_clr;
    uint32_t gpio11_status_clr;
    uint32_t gpio11_ctrl_clr;
    uint32_t gpio12_status_clr;
    uint32_t gpio12_ctrl_clr;
    uint32_t gpio13_status_clr;
    uint32_t gpio13_ctrl_clr;
    uint32_t gpio14_status_clr;
    uint32_t gpio14_ctrl_clr;
    uint32_t gpio15_status_clr;
    uint32_t gpio15_ctrl_clr;
    uint32_t gpio16_status_clr;
    uint32_t gpio16_ctrl_clr;
    uint32_t gpio17_status_clr;
    uint32_t gpio17_ctrl_clr;
    uint32_t gpio18_status_clr;
    uint32_t gpio18_ctrl_clr;
    uint32_t gpio19_status_clr;
    uint32_t gpio19_ctrl_clr;
    uint32_t gpio20_status_clr;
    uint32_t gpio20_ctrl_clr;
    uint32_t gpio21_status_clr;
    uint32_t gpio21_ctrl_clr;
    uint32_t gpio22_status_clr;
    uint32_t gpio22_ctrl_clr;
    uint32_t gpio23_status_clr;
    uint32_t gpio23_ctrl_clr;
    uint32_t gpio24_status_clr;
    uint32_t gpio24_ctrl_clr;
    uint32_t gpio25_status_clr;
    uint32_t gpio25_ctrl_clr;
    uint32_t gpio26_status_clr;
    uint32_t gpio26_ctrl_clr;
    uint32_t gpio27_status_clr;
    uint32_t gpio27_ctrl_clr;
    uint32_t gpio28_status_clr;
    uint32_t gpio28_ctrl_clr;
    uint32_t gpio29_status_clr;
    uint32_t gpio29_ctrl_clr;
    uint32_t gpio30_status_clr;
    uint32_t gpio30_ctrl_clr;
    uint32_t gpio31_status_clr;
    uint32_t gpio31_ctrl_clr;
    uint32_t gpio32_status_clr;
    uint32_t gpio32_ctrl_clr;
    uint32_t gpio33_status_clr;
    uint32_t gpio33_ctrl_clr;
    uint32_t gpio34_status_clr;
    uint32_t gpio34_ctrl_clr;
    uint32_t gpio35_status_clr;
    uint32_t gpio35_ctrl_clr;
    uint32_t gpio36_status_clr;
    uint32_t gpio36_ctrl_clr;
    uint32_t gpio37_status_clr;
    uint32_t gpio37_ctrl_clr;
    uint32_t gpio38_status_clr;
    uint32_t gpio38_ctrl_clr;
    uint32_t gpio39_status_clr;
    uint32_t gpio39_ctrl_clr;
    uint32_t gpio40_status_clr;
    uint32_t gpio40_ctrl_clr;
    uint32_t gpio41_status_clr;
    uint32_t gpio41_ctrl_clr;
    uint32_t gpio42_status_clr;
    uint32_t gpio42_ctrl_clr;
    uint32_t gpio43_status_clr;
    uint32_t gpio43_ctrl_clr;
    uint32_t gpio44_status_clr;
    uint32_t gpio44_ctrl_clr;
    uint32_t gpio45_status_clr;
    uint32_t gpio45_ctrl_clr;
    uint32_t gpio46_status_clr;
    uint32_t gpio46_ctrl_clr;
    uint32_t gpio47_status_clr;
    uint32_t gpio47_ctrl_clr;
    uint32_t RSVDclr_0[32];
    uint32_t irqsummary_proc0_secure0_clr;
    uint32_t irqsummary_proc0_secure1_clr;
    uint32_t irqsummary_proc0_nonsecure0_clr;
    uint32_t irqsummary_proc0_nonsecure1_clr;
    uint32_t irqsummary_proc1_secure0_clr;
    uint32_t irqsummary_proc1_secure1_clr;
    uint32_t irqsummary_proc1_nonsecure0_clr;
    uint32_t irqsummary_proc1_nonsecure1_clr;
    uint32_t irqsummary_dormant_wake_secure0_clr;
    uint32_t irqsummary_dormant_wake_secure1_clr;
    uint32_t irqsummary_dormant_wake_nonsecure0_clr;
    uint32_t irqsummary_dormant_wake_nonsecure1_clr;
    uint32_t intr0_clr;
    uint32_t intr1_clr;
    uint32_t intr2_clr;
    uint32_t intr3_clr;
    uint32_t intr4_clr;
    uint32_t intr5_clr;
    uint32_t proc0_inte0_clr;
    uint32_t proc0_inte1_clr;
    uint32_t proc0_inte2_clr;
    uint32_t proc0_inte3_clr;
    uint32_t proc0_inte4_clr;
    uint32_t proc0_inte5_clr;
    uint32_t proc0_intf0_clr;
    uint32_t proc0_intf1_clr;
    uint32_t proc0_intf2_clr;
    uint32_t proc0_intf3_clr;
    uint32_t proc0_intf4_clr;
    uint32_t proc0_intf5_clr;
    uint32_t proc0_ints0_clr;
    uint32_t proc0_ints1_clr;
    uint32_t proc0_ints2_clr;
    uint32_t proc0_ints3_clr;
    uint32_t proc0_ints4_clr;
    uint32_t proc0_ints5_clr;
    uint32_t proc1_inte0_clr;
    uint32_t proc1_inte1_clr;
    uint32_t proc1_inte2_clr;
    uint32_t proc1_inte3_clr;
    uint32_t proc1_inte4_clr;
    uint32_t proc1_inte5_clr;
    uint32_t proc1_intf0_clr;
    uint32_t proc1_intf1_clr;
    uint32_t proc1_intf2_clr;
    uint32_t proc1_intf3_clr;
    uint32_t proc1_intf4_clr;
    uint32_t proc1_intf5_clr;
    uint32_t proc1_ints0_clr;
    uint32_t proc1_ints1_clr;
    uint32_t proc1_ints2_clr;
    uint32_t proc1_ints3_clr;
    uint32_t proc1_ints4_clr;
    uint32_t proc1_ints5_clr;
    uint32_t dormant_wake_inte0_clr;
    uint32_t dormant_wake_inte1_clr;
    uint32_t dormant_wake_inte2_clr;
    uint32_t dormant_wake_inte3_clr;
    uint32_t dormant_wake_inte4_clr;
    uint32_t dormant_wake_inte5_clr;
    uint32_t dormant_wake_intf0_clr;
    uint32_t dormant_wake_intf1_clr;
    uint32_t dormant_wake_intf2_clr;
    uint32_t dormant_wake_intf3_clr;
    uint32_t dormant_wake_intf4_clr;
    uint32_t dormant_wake_intf5_clr;
    uint32_t dormant_wake_ints0_clr;
    uint32_t dormant_wake_ints1_clr;
    uint32_t dormant_wake_ints2_clr;
    uint32_t dormant_wake_ints3_clr;
    uint32_t dormant_wake_ints4_clr;
    uint32_t dormant_wake_ints5_clr;
    uint32_t RSVDclr_1[824];
} io_bank0_regs;

#define io_bank0 (*(volatile io_bank0_regs *)(_u(0x40028000)))

#define IO_BANK0_GPIO0_STATUS_IRQTOPROC     ((_u(v) & _u(0x1)) << _u(26))
#define IO_BANK0_GPIO0_STATUS_INFROMPAD     ((_u(v) & _u(0x1)) << _u(17))
#define IO_BANK0_GPIO0_STATUS_OETOPAD       ((_u(v) & _u(0x1)) << _u(13))
#define IO_BANK0_GPIO0_STATUS_OUTTOPAD      ((_u(v) & _u(0x1)) << _u(9))

#define IO_BANK0_GPIO0_CTRL_IRQOVER(v)      ((_u(v) & _u(0x3)) << _u(28))
#define IO_BANK0_GPIO0_CTRL_INOVER(v)       ((_u(v) & _u(0x3)) << _u(16))
#define IO_BANK0_GPIO0_CTRL_OEOVER(v)       ((_u(v) & _u(0x3)) << _u(14))
#define IO_BANK0_GPIO0_CTRL_OUTOVER(v)      ((_u(v) & _u(0x3)) << _u(12))
#define IO_BANK0_GPIO0_CTRL_FUNCSEL(v)      ((_u(v) & _u(0x1f)) << _u(0))

#define IO_BANK0_GPIO1_STATUS_IRQTOPROC     ((_u(v) & _u(0x1)) << _u(26))
#define IO_BANK0_GPIO1_STATUS_INFROMPAD     ((_u(v) & _u(0x1)) << _u(17))
#define IO_BANK0_GPIO1_STATUS_OETOPAD       ((_u(v) & _u(0x1)) << _u(13))
#define IO_BANK0_GPIO1_STATUS_OUTTOPAD      ((_u(v) & _u(0x1)) << _u(9))

#define IO_BANK0_GPIO1_CTRL_IRQOVER(v)      ((_u(v) & _u(0x3)) << _u(28))
#define IO_BANK0_GPIO1_CTRL_INOVER(v)       ((_u(v) & _u(0x3)) << _u(16))
#define IO_BANK0_GPIO1_CTRL_OEOVER(v)       ((_u(v) & _u(0x3)) << _u(14))
#define IO_BANK0_GPIO1_CTRL_OUTOVER(v)      ((_u(v) & _u(0x3)) << _u(12))
#define IO_BANK0_GPIO1_CTRL_FUNCSEL(v)      ((_u(v) & _u(0x1f)) << _u(0))

#define IO_BANK0_GPIO25_STATUS_IRQTOPROC    ((_u(v) & _u(0x1)) << _u(26))
#define IO_BANK0_GPIO25_STATUS_INFROMPAD    ((_u(v) & _u(0x1)) << _u(17))
#define IO_BANK0_GPIO25_STATUS_OETOPAD      ((_u(v) & _u(0x1)) << _u(13))
#define IO_BANK0_GPIO25_STATUS_OUTTOPAD     ((_u(v) & _u(0x1)) << _u(9))

#define IO_BANK0_GPIO25_CTRL_IRQOVER(v)     ((_u(v) & _u(0x3)) << _u(28))
#define IO_BANK0_GPIO25_CTRL_INOVER(v)      ((_u(v) & _u(0x3)) << _u(16))
#define IO_BANK0_GPIO25_CTRL_OEOVER(v)      ((_u(v) & _u(0x3)) << _u(14))
#define IO_BANK0_GPIO25_CTRL_OUTOVER(v)     ((_u(v) & _u(0x3)) << _u(12))
#define IO_BANK0_GPIO25_CTRL_FUNCSEL(v)     ((_u(v) & _u(0x1f)) << _u(0))

#endif
