
AVRASM ver. 2.1.30  D:\AVR\ltavr\k55\List\v.asm Fri Oct 09 21:11:24 2015

D:\AVR\ltavr\k55\List\v.asm(1059): warning: Register r5 already defined by the .DEF directive
D:\AVR\ltavr\k55\List\v.asm(1060): warning: Register r4 already defined by the .DEF directive
D:\AVR\ltavr\k55\List\v.asm(1061): warning: Register r7 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.05.0 Professional
                 ;(C) Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATmega16
                 ;Program type             : Application
                 ;Clock frequency          : 16.000000 MHz
                 ;Memory model             : Small
                 ;Optimize for             : Size
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 256 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;global 'const' stored in FLASH: No
                 ;Enhanced core instructions    : On
                 ;Smart register allocation     : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega16
                 	#pragma AVRPART MEMORY PROG_FLASH 16384
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1119
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF __lcd_x=R5
                 	.DEF __lcd_y=R4
                 	.DEF __lcd_maxx=R7
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 002f 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _0x2000003:
00002a c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
00002b 0002      	.DW  0x02
00002c 0160      	.DW  __base_y_G100
00002d 0054      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
00002e 0000      	.DW  0
                 
                 __RESET:
00002f 94f8      	CLI
000030 27ee      	CLR  R30
000031 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000032 e0f1      	LDI  R31,1
000033 bffb      	OUT  GICR,R31
000034 bfeb      	OUT  GICR,R30
000035 bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
000036 e1f8      	LDI  R31,0x18
000037 bdf1      	OUT  WDTCR,R31
000038 bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
000039 e08d      	LDI  R24,(14-2)+1
00003a e0a2      	LDI  R26,2
00003b 27bb      	CLR  R27
                 __CLEAR_REG:
00003c 93ed      	ST   X+,R30
00003d 958a      	DEC  R24
00003e f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00003f e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000040 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000041 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000042 93ed      	ST   X+,R30
000043 9701      	SBIW R24,1
000044 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000045 e5e6      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000046 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000047 9185      	LPM  R24,Z+
000048 9195      	LPM  R25,Z+
000049 9700      	SBIW R24,0
00004a f061      	BREQ __GLOBAL_INI_END
00004b 91a5      	LPM  R26,Z+
00004c 91b5      	LPM  R27,Z+
00004d 9005      	LPM  R0,Z+
00004e 9015      	LPM  R1,Z+
00004f 01bf      	MOVW R22,R30
000050 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000051 9005      	LPM  R0,Z+
000052 920d      	ST   X+,R0
000053 9701      	SBIW R24,1
000054 f7e1      	BRNE __GLOBAL_INI_LOOP
000055 01fb      	MOVW R30,R22
000056 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000057 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000058 bfed      	OUT  SPL,R30
000059 e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00005a bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00005b e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
00005c e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00005d 940c 00a3 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.05.0 Professional
                 ;Automatic Program Generator
                 ;© Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 10/9/2015
                 ;Author  : NeVaDa
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega16
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 16.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*****************************************************/
                 ;
                 ;#include <mega16.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;
                 ;// Alphanumeric LCD Module functions
                 ;#include <alcd.h>
                 ;
                 ;#define ADC_VREF_TYPE 0x60
                 ;
                 ;// Read the 8 most significant bits
                 ;// of the AD conversion result
                 ;unsigned char read_adc(unsigned char adc_input)
                 ; 0000 0024 {
                 
                 	.CSEG
                 _read_adc:
                 ; 0000 0025 ADMUX=adc_input | (ADC_VREF_TYPE & 0xff);
                 ;	adc_input -> Y+0
00005f 81e8      	LD   R30,Y
000060 66e0      	ORI  R30,LOW(0x60)
000061 b9e7      	OUT  0x7,R30
                 ; 0000 0026 // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 0027 delay_us(10);
                +
000062 e385     +LDI R24 , LOW ( 53 )
                +__DELAY_USB_LOOP :
000063 958a     +DEC R24
000064 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 53
                 ; 0000 0028 // Start the AD conversion
                 ; 0000 0029 ADCSRA|=0x40;
000065 9a36      	SBI  0x6,6
                 ; 0000 002A // Wait for the AD conversion to complete
                 ; 0000 002B while ((ADCSRA & 0x10)==0);
                 _0x3:
000066 9b34      	SBIS 0x6,4
000067 cffe      	RJMP _0x3
                 ; 0000 002C ADCSRA|=0x10;
000068 9a34      	SBI  0x6,4
                 ; 0000 002D return ADCH;
000069 b1e5      	IN   R30,0x5
00006a c10f      	RJMP _0x2020001
                 ; 0000 002E }
                 ;void lCD_hienso(unsigned int n){
                 ; 0000 002F void lCD_hienso(unsigned int n){
                 _lCD_hienso:
                 ; 0000 0030 unsigned int m=0,a;
                 ; 0000 0031 while(n!=0){
00006b 940e 0248 	CALL __SAVELOCR4
                 ;	n -> Y+4
                 ;	m -> R16,R17
                 ;	a -> R18,R19
                +
00006d e000     +LDI R16 , LOW ( 0 )
00006e e010     +LDI R17 , HIGH ( 0 )
                 	__GETWRN 16,17,0
                 _0x6:
00006f 81ec      	LDD  R30,Y+4
000070 81fd      	LDD  R31,Y+4+1
000071 9730      	SBIW R30,0
000072 f0c1      	BREQ _0x8
                 ; 0000 0032   m=m*10+n%10;
                +
000073 e0aa     +LDI R26 , 10
000074 9fa0     +MUL R26 , R16
000075 01f0     +MOVW R30 , R0
000076 9fa1     +MUL R26 , R17
000077 0df0     +ADD R31 , R0
                 	__MULBNWRU 16,17,10
000078 01bf      	MOVW R22,R30
000079 81ac      	LDD  R26,Y+4
00007a 81bd      	LDD  R27,Y+4+1
00007b e0ea      	LDI  R30,LOW(10)
00007c e0f0      	LDI  R31,HIGH(10)
00007d 940e 023b 	CALL __MODW21U
00007f 0fe6      	ADD  R30,R22
000080 1ff7      	ADC  R31,R23
000081 018f      	MOVW R16,R30
                 ; 0000 0033   n=n/10;
000082 81ac      	LDD  R26,Y+4
000083 81bd      	LDD  R27,Y+4+1
000084 e0ea      	LDI  R30,LOW(10)
000085 e0f0      	LDI  R31,HIGH(10)
000086 940e 0228 	CALL __DIVW21U
000088 83ec      	STD  Y+4,R30
000089 83fd      	STD  Y+4+1,R31
                 ; 0000 0034 }
00008a cfe4      	RJMP _0x6
                 _0x8:
                 ; 0000 0035 while(m!=0){
                 _0x9:
00008b 2e00      	MOV  R0,R16
00008c 2a01      	OR   R0,R17
00008d f089      	BREQ _0xB
                 ; 0000 0036   a=m%10;
00008e 01d8      	MOVW R26,R16
00008f e0ea      	LDI  R30,LOW(10)
000090 e0f0      	LDI  R31,HIGH(10)
000091 940e 023b 	CALL __MODW21U
000093 019f      	MOVW R18,R30
                 ; 0000 0037   m=m/10;
000094 01d8      	MOVW R26,R16
000095 e0ea      	LDI  R30,LOW(10)
000096 e0f0      	LDI  R31,HIGH(10)
000097 940e 0228 	CALL __DIVW21U
000099 018f      	MOVW R16,R30
                 ; 0000 0038 
                 ; 0000 0039   lcd_putchar(a+48);
00009a 2fe2      	MOV  R30,R18
00009b 5de0      	SUBI R30,-LOW(48)
00009c 93ea      	ST   -Y,R30
00009d d098      	RCALL _lcd_putchar
                 ; 0000 003A }
00009e cfec      	RJMP _0x9
                 _0xB:
                 ; 0000 003B }
00009f 940e 024d 	CALL __LOADLOCR4
0000a1 9626      	ADIW R28,6
0000a2 9508      	RET
                 ;// Declare your global variables here
                 ;
                 ;void main(void)
                 ; 0000 003F {
                 _main:
                 ; 0000 0040 // Declare your local variables here
                 ; 0000 0041 
                 ; 0000 0042 // Input/Output Ports initialization
                 ; 0000 0043 // Port A initialization
                 ; 0000 0044 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0045 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0046 PORTA=0x01;
0000a3 e0e1      	LDI  R30,LOW(1)
0000a4 bbeb      	OUT  0x1B,R30
                 ; 0000 0047 DDRA=0x00;
0000a5 e0e0      	LDI  R30,LOW(0)
0000a6 bbea      	OUT  0x1A,R30
                 ; 0000 0048 
                 ; 0000 0049 // Port B initialization
                 ; 0000 004A // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 004B // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 004C PORTB=0x00;
0000a7 bbe8      	OUT  0x18,R30
                 ; 0000 004D DDRB=0x00;
0000a8 bbe7      	OUT  0x17,R30
                 ; 0000 004E 
                 ; 0000 004F // Port C initialization
                 ; 0000 0050 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0051 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0052 PORTC=0x00;
0000a9 bbe5      	OUT  0x15,R30
                 ; 0000 0053 DDRC=0x00;
0000aa bbe4      	OUT  0x14,R30
                 ; 0000 0054 
                 ; 0000 0055 // Port D initialization
                 ; 0000 0056 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0057 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0058 PORTD=0x00;
0000ab bbe2      	OUT  0x12,R30
                 ; 0000 0059 DDRD=0x00;
0000ac bbe1      	OUT  0x11,R30
                 ; 0000 005A 
                 ; 0000 005B // Timer/Counter 0 initialization
                 ; 0000 005C // Clock source: System Clock
                 ; 0000 005D // Clock value: Timer 0 Stopped
                 ; 0000 005E // Mode: Normal top=0xFF
                 ; 0000 005F // OC0 output: Disconnected
                 ; 0000 0060 TCCR0=0x00;
0000ad bfe3      	OUT  0x33,R30
                 ; 0000 0061 TCNT0=0x00;
0000ae bfe2      	OUT  0x32,R30
                 ; 0000 0062 OCR0=0x00;
0000af bfec      	OUT  0x3C,R30
                 ; 0000 0063 
                 ; 0000 0064 // Timer/Counter 1 initialization
                 ; 0000 0065 // Clock source: System Clock
                 ; 0000 0066 // Clock value: Timer1 Stopped
                 ; 0000 0067 // Mode: Normal top=0xFFFF
                 ; 0000 0068 // OC1A output: Discon.
                 ; 0000 0069 // OC1B output: Discon.
                 ; 0000 006A // Noise Canceler: Off
                 ; 0000 006B // Input Capture on Falling Edge
                 ; 0000 006C // Timer1 Overflow Interrupt: Off
                 ; 0000 006D // Input Capture Interrupt: Off
                 ; 0000 006E // Compare A Match Interrupt: Off
                 ; 0000 006F // Compare B Match Interrupt: Off
                 ; 0000 0070 TCCR1A=0x00;
0000b0 bdef      	OUT  0x2F,R30
                 ; 0000 0071 TCCR1B=0x00;
0000b1 bdee      	OUT  0x2E,R30
                 ; 0000 0072 TCNT1H=0x00;
0000b2 bded      	OUT  0x2D,R30
                 ; 0000 0073 TCNT1L=0x00;
0000b3 bdec      	OUT  0x2C,R30
                 ; 0000 0074 ICR1H=0x00;
0000b4 bde7      	OUT  0x27,R30
                 ; 0000 0075 ICR1L=0x00;
0000b5 bde6      	OUT  0x26,R30
                 ; 0000 0076 OCR1AH=0x00;
0000b6 bdeb      	OUT  0x2B,R30
                 ; 0000 0077 OCR1AL=0x00;
0000b7 bdea      	OUT  0x2A,R30
                 ; 0000 0078 OCR1BH=0x00;
0000b8 bde9      	OUT  0x29,R30
                 ; 0000 0079 OCR1BL=0x00;
0000b9 bde8      	OUT  0x28,R30
                 ; 0000 007A 
                 ; 0000 007B // Timer/Counter 2 initialization
                 ; 0000 007C // Clock source: System Clock
                 ; 0000 007D // Clock value: Timer2 Stopped
                 ; 0000 007E // Mode: Normal top=0xFF
                 ; 0000 007F // OC2 output: Disconnected
                 ; 0000 0080 ASSR=0x00;
0000ba bde2      	OUT  0x22,R30
                 ; 0000 0081 TCCR2=0x00;
0000bb bde5      	OUT  0x25,R30
                 ; 0000 0082 TCNT2=0x00;
0000bc bde4      	OUT  0x24,R30
                 ; 0000 0083 OCR2=0x00;
0000bd bde3      	OUT  0x23,R30
                 ; 0000 0084 
                 ; 0000 0085 // External Interrupt(s) initialization
                 ; 0000 0086 // INT0: Off
                 ; 0000 0087 // INT1: Off
                 ; 0000 0088 // INT2: Off
                 ; 0000 0089 MCUCR=0x00;
0000be bfe5      	OUT  0x35,R30
                 ; 0000 008A MCUCSR=0x00;
0000bf bfe4      	OUT  0x34,R30
                 ; 0000 008B 
                 ; 0000 008C // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 008D TIMSK=0x00;
0000c0 bfe9      	OUT  0x39,R30
                 ; 0000 008E 
                 ; 0000 008F // USART initialization
                 ; 0000 0090 // USART disabled
                 ; 0000 0091 UCSRB=0x00;
0000c1 b9ea      	OUT  0xA,R30
                 ; 0000 0092 
                 ; 0000 0093 // Analog Comparator initialization
                 ; 0000 0094 // Analog Comparator: Off
                 ; 0000 0095 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 0096 ACSR=0x80;
0000c2 e8e0      	LDI  R30,LOW(128)
0000c3 b9e8      	OUT  0x8,R30
                 ; 0000 0097 SFIOR=0x00;
0000c4 e0e0      	LDI  R30,LOW(0)
0000c5 bfe0      	OUT  0x30,R30
                 ; 0000 0098 
                 ; 0000 0099 // ADC initialization
                 ; 0000 009A // ADC Clock frequency: 500.000 kHz
                 ; 0000 009B // ADC Voltage Reference: AVCC pin
                 ; 0000 009C // ADC Auto Trigger Source: Free Running
                 ; 0000 009D // Only the 8 most significant bits of
                 ; 0000 009E // the AD conversion result are used
                 ; 0000 009F ADMUX=ADC_VREF_TYPE & 0xff;
0000c6 e6e0      	LDI  R30,LOW(96)
0000c7 b9e7      	OUT  0x7,R30
                 ; 0000 00A0 ADCSRA=0xA5;
0000c8 eae5      	LDI  R30,LOW(165)
0000c9 b9e6      	OUT  0x6,R30
                 ; 0000 00A1 SFIOR&=0x1F;
0000ca b7e0      	IN   R30,0x30
0000cb 71ef      	ANDI R30,LOW(0x1F)
0000cc bfe0      	OUT  0x30,R30
                 ; 0000 00A2 
                 ; 0000 00A3 // SPI initialization
                 ; 0000 00A4 // SPI disabled
                 ; 0000 00A5 SPCR=0x00;
0000cd e0e0      	LDI  R30,LOW(0)
0000ce b9ed      	OUT  0xD,R30
                 ; 0000 00A6 
                 ; 0000 00A7 // TWI initialization
                 ; 0000 00A8 // TWI disabled
                 ; 0000 00A9 TWCR=0x00;
0000cf bfe6      	OUT  0x36,R30
                 ; 0000 00AA 
                 ; 0000 00AB // Alphanumeric LCD initialization
                 ; 0000 00AC // Connections specified in the
                 ; 0000 00AD // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 00AE // RS - PORTD Bit 0
                 ; 0000 00AF // RD - PORTD Bit 1
                 ; 0000 00B0 // EN - PORTD Bit 2
                 ; 0000 00B1 // D4 - PORTD Bit 4
                 ; 0000 00B2 // D5 - PORTD Bit 5
                 ; 0000 00B3 // D6 - PORTD Bit 6
                 ; 0000 00B4 // D7 - PORTD Bit 7
                 ; 0000 00B5 // Characters/line: 16
                 ; 0000 00B6 lcd_init(16);
0000d0 e1e0      	LDI  R30,LOW(16)
0000d1 93ea      	ST   -Y,R30
0000d2 d077      	RCALL _lcd_init
                 ; 0000 00B7 
                 ; 0000 00B8 while (1)
                 _0xC:
                 ; 0000 00B9       {
                 ; 0000 00BA       // Place your code here
                 ; 0000 00BB       float i, adc;
                 ; 0000 00BC       adc=read_adc(0);
0000d3 9728      	SBIW R28,8
                 ;	i -> Y+4
                 ;	adc -> Y+0
0000d4 e0e0      	LDI  R30,LOW(0)
0000d5 93ea      	ST   -Y,R30
0000d6 df88      	RCALL _read_adc
0000d7 27ff      	CLR  R31
0000d8 2766      	CLR  R22
0000d9 2777      	CLR  R23
0000da 940e 01ec 	CALL __CDF1
0000dc 940e 0243 	CALL __PUTD1S0
                 ; 0000 00BD      // adc=(adc*5000)/255;
                 ; 0000 00BE       lcd_gotoxy(0,0);
0000de e0e0      	LDI  R30,LOW(0)
0000df 93ea      	ST   -Y,R30
0000e0 93ea      	ST   -Y,R30
0000e1 d03c      	RCALL _lcd_gotoxy
                 ; 0000 00BF       lCD_hienso(adc);
0000e2 940e 023e 	CALL __GETD1S0
0000e4 940e 01b3 	CALL __CFD1U
0000e6 93fa      	ST   -Y,R31
0000e7 93ea      	ST   -Y,R30
0000e8 df82      	RCALL _lCD_hienso
                 ; 0000 00C0       //delay_ms(50);
                 ; 0000 00C1       }
0000e9 9628      	ADIW R28,8
0000ea cfe8      	RJMP _0xC
                 ; 0000 00C2 }
                 _0xF:
0000eb cfff      	RJMP _0xF
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G100:
0000ec 81e8      	LD   R30,Y
0000ed 71e0      	ANDI R30,LOW(0x10)
0000ee f011      	BREQ _0x2000004
0000ef 9a94      	SBI  0x12,4
0000f0 c001      	RJMP _0x2000005
                 _0x2000004:
0000f1 9894      	CBI  0x12,4
                 _0x2000005:
0000f2 81e8      	LD   R30,Y
0000f3 72e0      	ANDI R30,LOW(0x20)
0000f4 f011      	BREQ _0x2000006
0000f5 9a95      	SBI  0x12,5
0000f6 c001      	RJMP _0x2000007
                 _0x2000006:
0000f7 9895      	CBI  0x12,5
                 _0x2000007:
0000f8 81e8      	LD   R30,Y
0000f9 74e0      	ANDI R30,LOW(0x40)
0000fa f011      	BREQ _0x2000008
0000fb 9a96      	SBI  0x12,6
0000fc c001      	RJMP _0x2000009
                 _0x2000008:
0000fd 9896      	CBI  0x12,6
                 _0x2000009:
0000fe 81e8      	LD   R30,Y
0000ff 78e0      	ANDI R30,LOW(0x80)
000100 f011      	BREQ _0x200000A
000101 9a97      	SBI  0x12,7
000102 c001      	RJMP _0x200000B
                 _0x200000A:
000103 9897      	CBI  0x12,7
                 _0x200000B:
                +
000104 e08b     +LDI R24 , LOW ( 11 )
                +__DELAY_USB_LOOP :
000105 958a     +DEC R24
000106 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 11
000107 9a92      	SBI  0x12,2
                +
000108 e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
000109 958a     +DEC R24
00010a f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
00010b 9892      	CBI  0x12,2
                +
00010c e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
00010d 958a     +DEC R24
00010e f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
00010f c06a      	RJMP _0x2020001
                 __lcd_write_data:
000110 81e8      	LD   R30,Y
000111 93ea      	ST   -Y,R30
000112 dfd9      	RCALL __lcd_write_nibble_G100
000113 81e8          ld    r30,y
000114 95e2          swap  r30
000115 83e8          st    y,r30
000116 81e8      	LD   R30,Y
000117 93ea      	ST   -Y,R30
000118 dfd3      	RCALL __lcd_write_nibble_G100
                +
000119 ec88     +LDI R24 , LOW ( 200 )
00011a e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
00011b 9701     +SBIW R24 , 1
00011c f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
00011d c05c      	RJMP _0x2020001
                 _lcd_gotoxy:
00011e 81e8      	LD   R30,Y
00011f e0f0      	LDI  R31,0
000120 5ae0      	SUBI R30,LOW(-__base_y_G100)
000121 4ffe      	SBCI R31,HIGH(-__base_y_G100)
000122 81e0      	LD   R30,Z
000123 81a9      	LDD  R26,Y+1
000124 0fea      	ADD  R30,R26
000125 93ea      	ST   -Y,R30
000126 dfe9      	RCALL __lcd_write_data
000127 8059      	LDD  R5,Y+1
000128 8048      	LDD  R4,Y+0
000129 9622      	ADIW R28,2
00012a 9508      	RET
                 _lcd_clear:
00012b e0e2      	LDI  R30,LOW(2)
00012c d04f      	RCALL SUBOPT_0x0
00012d e0ec      	LDI  R30,LOW(12)
00012e 93ea      	ST   -Y,R30
00012f dfe0      	RCALL __lcd_write_data
000130 e0e1      	LDI  R30,LOW(1)
000131 d04a      	RCALL SUBOPT_0x0
000132 e0e0      	LDI  R30,LOW(0)
000133 2e4e      	MOV  R4,R30
000134 2e5e      	MOV  R5,R30
000135 9508      	RET
                 _lcd_putchar:
000136 81a8      	LD   R26,Y
000137 30aa      	CPI  R26,LOW(0xA)
000138 f011      	BREQ _0x2000011
000139 1457      	CP   R5,R7
00013a f040      	BRLO _0x2000010
                 _0x2000011:
00013b e0e0      	LDI  R30,LOW(0)
00013c 93ea      	ST   -Y,R30
00013d 9443      	INC  R4
00013e 924a      	ST   -Y,R4
00013f dfde      	RCALL _lcd_gotoxy
000140 81a8      	LD   R26,Y
000141 30aa      	CPI  R26,LOW(0xA)
000142 f1b9      	BREQ _0x2020001
                 _0x2000010:
000143 9453      	INC  R5
000144 9a90      	SBI  0x12,0
000145 81e8      	LD   R30,Y
000146 93ea      	ST   -Y,R30
000147 dfc8      	RCALL __lcd_write_data
000148 9890      	CBI  0x12,0
000149 c030      	RJMP _0x2020001
                 _lcd_init:
00014a 9a8c      	SBI  0x11,4
00014b 9a8d      	SBI  0x11,5
00014c 9a8e      	SBI  0x11,6
00014d 9a8f      	SBI  0x11,7
00014e 9a8a      	SBI  0x11,2
00014f 9a88      	SBI  0x11,0
000150 9a89      	SBI  0x11,1
000151 9892      	CBI  0x12,2
000152 9890      	CBI  0x12,0
000153 9891      	CBI  0x12,1
000154 8078      	LDD  R7,Y+0
000155 81e8      	LD   R30,Y
000156 58e0      	SUBI R30,-LOW(128)
                +
000157 93e0 0162+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
000159 81e8      	LD   R30,Y
00015a 54e0      	SUBI R30,-LOW(192)
                +
00015b 93e0 0163+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
00015d e1e4      	LDI  R30,LOW(20)
00015e e0f0      	LDI  R31,HIGH(20)
00015f 93fa      	ST   -Y,R31
000160 93ea      	ST   -Y,R30
000161 940e 018c 	CALL _delay_ms
000163 d020      	RCALL SUBOPT_0x1
000164 d01f      	RCALL SUBOPT_0x1
000165 d01e      	RCALL SUBOPT_0x1
000166 e2e0      	LDI  R30,LOW(32)
000167 93ea      	ST   -Y,R30
000168 df83      	RCALL __lcd_write_nibble_G100
                +
000169 e980     +LDI R24 , LOW ( 400 )
00016a e091     +LDI R25 , HIGH ( 400 )
                +__DELAY_USW_LOOP :
00016b 9701     +SBIW R24 , 1
00016c f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 400
00016d e2e8      	LDI  R30,LOW(40)
00016e 93ea      	ST   -Y,R30
00016f dfa0      	RCALL __lcd_write_data
000170 e0e4      	LDI  R30,LOW(4)
000171 93ea      	ST   -Y,R30
000172 df9d      	RCALL __lcd_write_data
000173 e8e5      	LDI  R30,LOW(133)
000174 93ea      	ST   -Y,R30
000175 df9a      	RCALL __lcd_write_data
000176 e0e6      	LDI  R30,LOW(6)
000177 93ea      	ST   -Y,R30
000178 df97      	RCALL __lcd_write_data
000179 dfb1      	RCALL _lcd_clear
                 _0x2020001:
00017a 9621      	ADIW R28,1
00017b 9508      	RET
                 
                 	.DSEG
                 __base_y_G100:
000160           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x0:
00017c 93ea      	ST   -Y,R30
00017d df92      	RCALL __lcd_write_data
00017e e0e3      	LDI  R30,LOW(3)
00017f e0f0      	LDI  R31,HIGH(3)
000180 93fa      	ST   -Y,R31
000181 93ea      	ST   -Y,R30
000182 940c 018c 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x1:
000184 e3e0      	LDI  R30,LOW(48)
000185 93ea      	ST   -Y,R30
000186 df65      	RCALL __lcd_write_nibble_G100
                +
000187 e980     +LDI R24 , LOW ( 400 )
000188 e091     +LDI R25 , HIGH ( 400 )
                +__DELAY_USW_LOOP :
000189 9701     +SBIW R24 , 1
00018a f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 400
00018b 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
00018c 91e9      	ld   r30,y+
00018d 91f9      	ld   r31,y+
00018e 9630      	adiw r30,0
00018f f039      	breq __delay_ms1
                 __delay_ms0:
                +
000190 ea80     +LDI R24 , LOW ( 0xFA0 )
000191 e09f     +LDI R25 , HIGH ( 0xFA0 )
                +__DELAY_USW_LOOP :
000192 9701     +SBIW R24 , 1
000193 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xFA0
000194 95a8      	wdr
000195 9731      	sbiw r30,1
000196 f7c9      	brne __delay_ms0
                 __delay_ms1:
000197 9508      	ret
                 
                 __REPACK:
000198 e850      	LDI  R21,0x80
000199 2757      	EOR  R21,R23
00019a f411      	BRNE __REPACK0
00019b 935f      	PUSH R21
00019c c06b      	RJMP __ZERORES
                 __REPACK0:
00019d 3f5f      	CPI  R21,0xFF
00019e f031      	BREQ __REPACK1
00019f 0f66      	LSL  R22
0001a0 0c00      	LSL  R0
0001a1 9557      	ROR  R21
0001a2 9567      	ROR  R22
0001a3 2f75      	MOV  R23,R21
0001a4 9508      	RET
                 __REPACK1:
0001a5 935f      	PUSH R21
0001a6 2000      	TST  R0
0001a7 f00a      	BRMI __REPACK2
0001a8 c06b      	RJMP __MAXRES
                 __REPACK2:
0001a9 c064      	RJMP __MINRES
                 
                 __UNPACK1:
0001aa e850      	LDI  R21,0x80
0001ab 2e07      	MOV  R0,R23
0001ac 2205      	AND  R0,R21
0001ad 0f66      	LSL  R22
0001ae 1f77      	ROL  R23
0001af 2775      	EOR  R23,R21
0001b0 0f55      	LSL  R21
0001b1 9567      	ROR  R22
0001b2 9508      	RET
                 
                 __CFD1U:
0001b3 9468      	SET
0001b4 c001      	RJMP __CFD1U0
                 __CFD1:
0001b5 94e8      	CLT
                 __CFD1U0:
0001b6 935f      	PUSH R21
0001b7 dff2      	RCALL __UNPACK1
0001b8 3870      	CPI  R23,0x80
0001b9 f018      	BRLO __CFD10
0001ba 3f7f      	CPI  R23,0xFF
0001bb f408      	BRCC __CFD10
0001bc c04b      	RJMP __ZERORES
                 __CFD10:
0001bd e156      	LDI  R21,22
0001be 1b57      	SUB  R21,R23
0001bf f4aa      	BRPL __CFD11
0001c0 9551      	NEG  R21
0001c1 3058      	CPI  R21,8
0001c2 f40e      	BRTC __CFD19
0001c3 3059      	CPI  R21,9
                 __CFD19:
0001c4 f030      	BRLO __CFD17
0001c5 efef      	SER  R30
0001c6 efff      	SER  R31
0001c7 ef6f      	SER  R22
0001c8 e77f      	LDI  R23,0x7F
0001c9 f977      	BLD  R23,7
0001ca c01a      	RJMP __CFD15
                 __CFD17:
0001cb 2777      	CLR  R23
0001cc 2355      	TST  R21
0001cd f0b9      	BREQ __CFD15
                 __CFD18:
0001ce 0fee      	LSL  R30
0001cf 1fff      	ROL  R31
0001d0 1f66      	ROL  R22
0001d1 1f77      	ROL  R23
0001d2 955a      	DEC  R21
0001d3 f7d1      	BRNE __CFD18
0001d4 c010      	RJMP __CFD15
                 __CFD11:
0001d5 2777      	CLR  R23
                 __CFD12:
0001d6 3058      	CPI  R21,8
0001d7 f028      	BRLO __CFD13
0001d8 2fef      	MOV  R30,R31
0001d9 2ff6      	MOV  R31,R22
0001da 2f67      	MOV  R22,R23
0001db 5058      	SUBI R21,8
0001dc cff9      	RJMP __CFD12
                 __CFD13:
0001dd 2355      	TST  R21
0001de f031      	BREQ __CFD15
                 __CFD14:
0001df 9576      	LSR  R23
0001e0 9567      	ROR  R22
0001e1 95f7      	ROR  R31
0001e2 95e7      	ROR  R30
0001e3 955a      	DEC  R21
0001e4 f7d1      	BRNE __CFD14
                 __CFD15:
0001e5 2000      	TST  R0
0001e6 f40a      	BRPL __CFD16
0001e7 d032      	RCALL __ANEGD1
                 __CFD16:
0001e8 915f      	POP  R21
0001e9 9508      	RET
                 
                 __CDF1U:
0001ea 9468      	SET
0001eb c001      	RJMP __CDF1U0
                 __CDF1:
0001ec 94e8      	CLT
                 __CDF1U0:
0001ed 9730      	SBIW R30,0
0001ee 4060      	SBCI R22,0
0001ef 4070      	SBCI R23,0
0001f0 f0b1      	BREQ __CDF10
0001f1 2400      	CLR  R0
0001f2 f026      	BRTS __CDF11
0001f3 2377      	TST  R23
0001f4 f412      	BRPL __CDF11
0001f5 9400      	COM  R0
0001f6 d023      	RCALL __ANEGD1
                 __CDF11:
0001f7 2e17      	MOV  R1,R23
0001f8 e17e      	LDI  R23,30
0001f9 2011      	TST  R1
                 __CDF12:
0001fa f032      	BRMI __CDF13
0001fb 957a      	DEC  R23
0001fc 0fee      	LSL  R30
0001fd 1fff      	ROL  R31
0001fe 1f66      	ROL  R22
0001ff 1c11      	ROL  R1
000200 cff9      	RJMP __CDF12
                 __CDF13:
000201 2fef      	MOV  R30,R31
000202 2ff6      	MOV  R31,R22
000203 2d61      	MOV  R22,R1
000204 935f      	PUSH R21
000205 df92      	RCALL __REPACK
000206 915f      	POP  R21
                 __CDF10:
000207 9508      	RET
                 
                 __ZERORES:
000208 27ee      	CLR  R30
000209 27ff      	CLR  R31
00020a 2766      	CLR  R22
00020b 2777      	CLR  R23
00020c 915f      	POP  R21
00020d 9508      	RET
                 
                 __MINRES:
00020e efef      	SER  R30
00020f efff      	SER  R31
000210 e76f      	LDI  R22,0x7F
000211 ef7f      	SER  R23
000212 915f      	POP  R21
000213 9508      	RET
                 
                 __MAXRES:
000214 efef      	SER  R30
000215 efff      	SER  R31
000216 e76f      	LDI  R22,0x7F
000217 e77f      	LDI  R23,0x7F
000218 915f      	POP  R21
000219 9508      	RET
                 
                 __ANEGD1:
00021a 95f0      	COM  R31
00021b 9560      	COM  R22
00021c 9570      	COM  R23
00021d 95e1      	NEG  R30
00021e 4fff      	SBCI R31,-1
00021f 4f6f      	SBCI R22,-1
000220 4f7f      	SBCI R23,-1
000221 9508      	RET
                 
                 __CBD1:
000222 2ffe      	MOV  R31,R30
000223 0fff      	ADD  R31,R31
000224 0bff      	SBC  R31,R31
000225 2f6f      	MOV  R22,R31
000226 2f7f      	MOV  R23,R31
000227 9508      	RET
                 
                 __DIVW21U:
000228 2400      	CLR  R0
000229 2411      	CLR  R1
00022a e190      	LDI  R25,16
                 __DIVW21U1:
00022b 0faa      	LSL  R26
00022c 1fbb      	ROL  R27
00022d 1c00      	ROL  R0
00022e 1c11      	ROL  R1
00022f 1a0e      	SUB  R0,R30
000230 0a1f      	SBC  R1,R31
000231 f418      	BRCC __DIVW21U2
000232 0e0e      	ADD  R0,R30
000233 1e1f      	ADC  R1,R31
000234 c001      	RJMP __DIVW21U3
                 __DIVW21U2:
000235 60a1      	SBR  R26,1
                 __DIVW21U3:
000236 959a      	DEC  R25
000237 f799      	BRNE __DIVW21U1
000238 01fd      	MOVW R30,R26
000239 01d0      	MOVW R26,R0
00023a 9508      	RET
                 
                 __MODW21U:
00023b dfec      	RCALL __DIVW21U
00023c 01fd      	MOVW R30,R26
00023d 9508      	RET
                 
                 __GETD1S0:
00023e 81e8      	LD   R30,Y
00023f 81f9      	LDD  R31,Y+1
000240 816a      	LDD  R22,Y+2
000241 817b      	LDD  R23,Y+3
000242 9508      	RET
                 
                 __PUTD1S0:
000243 83e8      	ST   Y,R30
000244 83f9      	STD  Y+1,R31
000245 836a      	STD  Y+2,R22
000246 837b      	STD  Y+3,R23
000247 9508      	RET
                 
                 __SAVELOCR4:
000248 933a      	ST   -Y,R19
                 __SAVELOCR3:
000249 932a      	ST   -Y,R18
                 __SAVELOCR2:
00024a 931a      	ST   -Y,R17
00024b 930a      	ST   -Y,R16
00024c 9508      	RET
                 
                 __LOADLOCR4:
00024d 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
00024e 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
00024f 8119      	LDD  R17,Y+1
000250 8108      	LD   R16,Y
000251 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega16 register use summary:
r0 :  20 r1 :   9 r2 :   0 r3 :   0 r4 :   4 r5 :   4 r6 :   0 r7 :   2 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   9 r17:   5 r18:   4 r19:   2 r20:   0 r21:  29 r22:  26 r23:  30 
r24:  23 r25:   8 r26:  21 r27:   5 r28:   6 r29:   1 r30: 163 r31:  46 
x  :   3 y  :  70 z  :   8 
Registers used: 23 out of 35 (65.7%)

ATmega16 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   2 add   :   5 
adiw  :   5 and   :   1 andi  :   5 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   2 brcs  :   0 break :   0 breq  :  14 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   4 
brlt  :   0 brmi  :   2 brne  :  16 brpl  :   3 brsh  :   0 brtc  :   1 
brts  :   1 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :  11 
cbi   :   9 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :  14 cls   :   0 clt   :   2 clv   :   0 clz   :   0 com   :   4 
cp    :   1 cpc   :   0 cpi   :   8 cpse  :   0 dec   :   9 des   :   0 
eor   :   2 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   2 inc   :   2 jmp   :  23 ld    :  19 ldd   :  16 ldi   :  71 
lds   :   0 lpm   :   7 lsl   :   7 lsr   :   1 mov   :  16 movw  :  13 
mul   :   2 muls  :   0 mulsu :   0 neg   :   2 nop   :   0 or    :   1 
ori   :   1 out   :  45 pop   :   5 push  :   4 rcall :  29 ret   :  21 
reti  :   0 rjmp  :  25 rol   :  10 ror   :   6 sbc   :   2 sbci  :   6 
sbi   :  15 sbic  :   0 sbis  :   1 sbiw  :  11 sbr   :   1 sbrc  :   0 
sbrs  :   0 sec   :   0 seh   :   0 sei   :   0 sen   :   0 ser   :   8 
ses   :   0 set   :   2 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  34 std   :   5 sts   :   2 sub   :   2 subi  :   5 swap  :   1 
tst   :   6 wdr   :   1 
Instructions used: 63 out of 116 (54.3%)

ATmega16 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0004a4   1178     10   1188   16384   7.3%
[.dseg] 0x000060 0x000164      0      4      4    1119   0.4%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 3 warnings
