<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_rst_clk_wiz_1_100M_0_synth_1" LaunchDir="C:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.runs/design_1_rst_clk_wiz_1_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_FPGA_ADC_interface_0_1_synth_1" LaunchDir="C:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.runs/design_1_FPGA_ADC_interface_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_proc_sys_reset_0_0_synth_1" LaunchDir="C:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.runs/design_1_proc_sys_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="design_1_FPGA_ADC_interface_0_1_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/FPGA_Projects/ADC_SRAM_UART/ADC_SRAM_UART.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="design_1_FPGA_ADC_interface_0_1_synth_1"/>
		<Parent Id="design_1_proc_sys_reset_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

