// Seed: 4216064268
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  integer id_6 = -1'b0;
  wire id_7 = id_6;
  logic id_8;
endmodule
module module_1 #(
    parameter id_1  = 32'd52,
    parameter id_14 = 32'd82
) (
    input supply0 id_0,
    input wor _id_1,
    input supply0 id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri id_5,
    input supply0 id_6,
    input tri0 id_7,
    input wire id_8,
    input tri id_9,
    input wor id_10,
    output tri1 id_11,
    input uwire id_12,
    input tri0 id_13,
    input supply1 _id_14,
    output wor id_15
);
  wire [id_1 : -1] id_17;
  wire id_18;
  logic ["" : id_14] id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_17,
      id_19,
      id_18
  );
endmodule
