

================================================================
== Vitis HLS Report for 'load_data_1'
================================================================
* Date:           Wed Jul 30 20:30:00 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        vadd
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_1  |        ?|        ?|         3|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     149|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        0|     396|    -|
|Register             |        -|     -|      202|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      202|     545|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln41_fu_150_p2     |         +|   0|  0|  38|          31|           1|
    |icmp_ln41_1_fu_145_p2  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln41_fu_90_p2     |      icmp|   0|  0|  39|          32|           1|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |empty_fu_100_p3        |    select|   0|  0|  31|           1|          31|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 149|          97|          66|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm         |  351|         76|    1|         76|
    |ap_done           |    9|          2|    1|          2|
    |gmem1_blk_n_AR    |    9|          2|    1|          2|
    |gmem1_blk_n_R     |    9|          2|    1|          2|
    |i_fu_56           |    9|          2|   31|         62|
    |in2_stream_blk_n  |    9|          2|    1|          2|
    +------------------+-----+-----------+-----+-----------+
    |Total             |  396|         86|   36|        146|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  75|   0|   75|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |empty_reg_173            |  31|   0|   31|          0|
    |gmem1_addr_read_reg_192  |  32|   0|   32|          0|
    |i_fu_56                  |  31|   0|   31|          0|
    |size_read_reg_168        |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 202|   0|  202|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|   load_data.1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|   load_data.1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|   load_data.1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|   load_data.1|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|   load_data.1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|   load_data.1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|   load_data.1|  return value|
|m_axi_gmem1_0_AWVALID      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWREADY      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWADDR       |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWID         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWLEN        |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWSIZE       |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWBURST      |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWLOCK       |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWCACHE      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWPROT       |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWQOS        |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWREGION     |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWUSER       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_WVALID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_WREADY       |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_WDATA        |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_WSTRB        |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_WLAST        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_WID          |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_WUSER        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARVALID      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARREADY      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARADDR       |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARID         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARLEN        |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARSIZE       |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARBURST      |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARLOCK       |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARCACHE      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARPROT       |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARQOS        |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARREGION     |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARUSER       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_RVALID       |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_RREADY       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_RDATA        |   in|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_RLAST        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_RID          |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_RFIFONUM     |   in|    9|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_RUSER        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_RRESP        |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_BVALID       |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_BREADY       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_BRESP        |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_BID          |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_BUSER        |   in|    1|       m_axi|         gmem1|       pointer|
|in_r                       |   in|   64|     ap_none|          in_r|        scalar|
|in2_stream_din             |  out|   32|     ap_fifo|    in2_stream|       pointer|
|in2_stream_full_n          |   in|    1|     ap_fifo|    in2_stream|       pointer|
|in2_stream_write           |  out|    1|     ap_fifo|    in2_stream|       pointer|
|in2_stream_num_data_valid  |   in|    3|     ap_fifo|    in2_stream|       pointer|
|in2_stream_fifo_cap        |   in|    3|     ap_fifo|    in2_stream|       pointer|
|size                       |   in|   32|     ap_none|          size|        scalar|
+---------------------------+-----+-----+------------+--------------+--------------+

