ARM GAS  /tmp/ccLX3HWH.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"periph_dma.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.periph_DMA_Serial,"ax",%progbits
  18              		.align	1
  19              		.global	periph_DMA_Serial
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	periph_DMA_Serial:
  27              	.LVL0:
  28              	.LFB123:
  29              		.file 1 "Bsp/periph_dma.c"
   1:Bsp/periph_dma.c **** #include "periph_dma.h"
   2:Bsp/periph_dma.c **** #include "stm32f4xx_dma.h"
   3:Bsp/periph_dma.c **** #include "periph_gpio.h"
   4:Bsp/periph_dma.c **** 
   5:Bsp/periph_dma.c **** void periph_DMA_Serial(DMA_InitTypeDef* DMA_InitStructure,uint32_t DMA_Channel,uint32_t Periph_ADDR
   6:Bsp/periph_dma.c **** {
  30              		.loc 1 6 1 view -0
  31              		.cfi_startproc
  32              		@ args = 8, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              		.loc 1 6 1 is_stmt 0 view .LVU1
  36 0000 10B4     		push	{r4}
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 4
  39              		.cfi_offset 4, -4
  40 0002 9DF80840 		ldrb	r4, [sp, #8]	@ zero_extendqisi2
   7:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_Channel = DMA_Channel;
  41              		.loc 1 7 2 is_stmt 1 view .LVU2
  42              		.loc 1 7 33 is_stmt 0 view .LVU3
  43 0006 0160     		str	r1, [r0]
   8:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_PeripheralBaseAddr = Periph_ADDR;
  44              		.loc 1 8 2 is_stmt 1 view .LVU4
  45              		.loc 1 8 44 is_stmt 0 view .LVU5
  46 0008 4260     		str	r2, [r0, #4]
   9:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_Memory0BaseAddr = Buff_ADDR;
  47              		.loc 1 9 2 is_stmt 1 view .LVU6
  48              		.loc 1 9 41 is_stmt 0 view .LVU7
  49 000a 8360     		str	r3, [r0, #8]
ARM GAS  /tmp/ccLX3HWH.s 			page 2


  10:Bsp/periph_dma.c **** 
  11:Bsp/periph_dma.c **** 	if(mode == Serial_DMA_RX)
  50              		.loc 1 11 2 is_stmt 1 view .LVU8
  51              		.loc 1 11 4 is_stmt 0 view .LVU9
  52 000c 022C     		cmp	r4, #2
  53 000e 15D0     		beq	.L5
  12:Bsp/periph_dma.c **** 	{
  13:Bsp/periph_dma.c **** 		DMA_InitStructure->DMA_DIR = DMA_DIR_PeripheralToMemory;
  14:Bsp/periph_dma.c **** 		DMA_InitStructure->DMA_Mode = DMA_Mode_Circular;
  15:Bsp/periph_dma.c **** 	}
  16:Bsp/periph_dma.c **** 	else if(mode == Serial_DMA_TX)
  54              		.loc 1 16 7 is_stmt 1 view .LVU10
  55              		.loc 1 16 9 is_stmt 0 view .LVU11
  56 0010 012C     		cmp	r4, #1
  57 0012 19D0     		beq	.L6
  58              	.LVL1:
  59              	.L3:
  17:Bsp/periph_dma.c **** 	{
  18:Bsp/periph_dma.c **** 		DMA_InitStructure->DMA_DIR = DMA_DIR_MemoryToPeripheral;
  19:Bsp/periph_dma.c **** 		DMA_InitStructure->DMA_Mode = DMA_Mode_Normal;
  20:Bsp/periph_dma.c **** 	}
  21:Bsp/periph_dma.c **** 	
  22:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_BufferSize = Buff_Size;
  60              		.loc 1 22 2 is_stmt 1 view .LVU12
  61              		.loc 1 22 36 is_stmt 0 view .LVU13
  62 0014 019B     		ldr	r3, [sp, #4]
  63 0016 0361     		str	r3, [r0, #16]
  23:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
  64              		.loc 1 23 2 is_stmt 1 view .LVU14
  65              		.loc 1 23 39 is_stmt 0 view .LVU15
  66 0018 0023     		movs	r3, #0
  67 001a 4361     		str	r3, [r0, #20]
  24:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_MemoryInc = DMA_MemoryInc_Enable;
  68              		.loc 1 24 2 is_stmt 1 view .LVU16
  69              		.loc 1 24 35 is_stmt 0 view .LVU17
  70 001c 4FF48062 		mov	r2, #1024
  71              	.LVL2:
  72              		.loc 1 24 35 view .LVU18
  73 0020 8261     		str	r2, [r0, #24]
  25:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
  74              		.loc 1 25 2 is_stmt 1 view .LVU19
  75              		.loc 1 25 44 is_stmt 0 view .LVU20
  76 0022 C361     		str	r3, [r0, #28]
  26:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;  
  77              		.loc 1 26 2 is_stmt 1 view .LVU21
  78              		.loc 1 26 40 is_stmt 0 view .LVU22
  79 0024 0362     		str	r3, [r0, #32]
  27:Bsp/periph_dma.c **** 
  28:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_Priority = DMA_Priority_Medium;
  80              		.loc 1 28 2 is_stmt 1 view .LVU23
  81              		.loc 1 28 34 is_stmt 0 view .LVU24
  82 0026 4FF48032 		mov	r2, #65536
  83 002a 8262     		str	r2, [r0, #40]
  29:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_FIFOMode = DMA_FIFOMode_Disable;
  84              		.loc 1 29 2 is_stmt 1 view .LVU25
  85              		.loc 1 29 34 is_stmt 0 view .LVU26
  86 002c C362     		str	r3, [r0, #44]
ARM GAS  /tmp/ccLX3HWH.s 			page 3


  30:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_FIFOThreshold = DMA_FIFOThreshold_Full;
  87              		.loc 1 30 2 is_stmt 1 view .LVU27
  88              		.loc 1 30 39 is_stmt 0 view .LVU28
  89 002e 0322     		movs	r2, #3
  90 0030 0263     		str	r2, [r0, #48]
  31:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_MemoryBurst = DMA_MemoryBurst_Single;
  91              		.loc 1 31 2 is_stmt 1 view .LVU29
  92              		.loc 1 31 37 is_stmt 0 view .LVU30
  93 0032 4363     		str	r3, [r0, #52]
  32:Bsp/periph_dma.c **** 	DMA_InitStructure->DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
  94              		.loc 1 32 2 is_stmt 1 view .LVU31
  95              		.loc 1 32 41 is_stmt 0 view .LVU32
  96 0034 8363     		str	r3, [r0, #56]
  33:Bsp/periph_dma.c **** }
  97              		.loc 1 33 1 view .LVU33
  98 0036 5DF8044B 		ldr	r4, [sp], #4
  99              	.LCFI1:
 100              		.cfi_remember_state
 101              		.cfi_restore 4
 102              		.cfi_def_cfa_offset 0
 103              	.LVL3:
 104              		.loc 1 33 1 view .LVU34
 105 003a 7047     		bx	lr
 106              	.LVL4:
 107              	.L5:
 108              	.LCFI2:
 109              		.cfi_restore_state
  13:Bsp/periph_dma.c **** 		DMA_InitStructure->DMA_Mode = DMA_Mode_Circular;
 110              		.loc 1 13 3 is_stmt 1 view .LVU35
  13:Bsp/periph_dma.c **** 		DMA_InitStructure->DMA_Mode = DMA_Mode_Circular;
 111              		.loc 1 13 30 is_stmt 0 view .LVU36
 112 003c 0023     		movs	r3, #0
 113              	.LVL5:
  13:Bsp/periph_dma.c **** 		DMA_InitStructure->DMA_Mode = DMA_Mode_Circular;
 114              		.loc 1 13 30 view .LVU37
 115 003e C360     		str	r3, [r0, #12]
  14:Bsp/periph_dma.c **** 	}
 116              		.loc 1 14 3 is_stmt 1 view .LVU38
  14:Bsp/periph_dma.c **** 	}
 117              		.loc 1 14 31 is_stmt 0 view .LVU39
 118 0040 4FF48073 		mov	r3, #256
 119 0044 4362     		str	r3, [r0, #36]
 120 0046 E5E7     		b	.L3
 121              	.LVL6:
 122              	.L6:
  18:Bsp/periph_dma.c **** 		DMA_InitStructure->DMA_Mode = DMA_Mode_Normal;
 123              		.loc 1 18 3 is_stmt 1 view .LVU40
  18:Bsp/periph_dma.c **** 		DMA_InitStructure->DMA_Mode = DMA_Mode_Normal;
 124              		.loc 1 18 30 is_stmt 0 view .LVU41
 125 0048 4023     		movs	r3, #64
 126              	.LVL7:
  18:Bsp/periph_dma.c **** 		DMA_InitStructure->DMA_Mode = DMA_Mode_Normal;
 127              		.loc 1 18 30 view .LVU42
 128 004a C360     		str	r3, [r0, #12]
  19:Bsp/periph_dma.c **** 	}
 129              		.loc 1 19 3 is_stmt 1 view .LVU43
  19:Bsp/periph_dma.c **** 	}
ARM GAS  /tmp/ccLX3HWH.s 			page 4


 130              		.loc 1 19 31 is_stmt 0 view .LVU44
 131 004c 0023     		movs	r3, #0
 132 004e 4362     		str	r3, [r0, #36]
 133 0050 E0E7     		b	.L3
 134              		.cfi_endproc
 135              	.LFE123:
 137              		.section	.text.periph_DMA_TIM,"ax",%progbits
 138              		.align	1
 139              		.global	periph_DMA_TIM
 140              		.syntax unified
 141              		.thumb
 142              		.thumb_func
 143              		.fpu fpv4-sp-d16
 145              	periph_DMA_TIM:
 146              	.LVL8:
 147              	.LFB124:
  34:Bsp/periph_dma.c **** 
  35:Bsp/periph_dma.c **** void periph_DMA_TIM(DMA_InitTypeDef* DMA_InitStructure,uint32_t DMA_Channel,uint32_t Periph_ADDR,ui
  36:Bsp/periph_dma.c **** {
 148              		.loc 1 36 1 is_stmt 1 view -0
 149              		.cfi_startproc
 150              		@ args = 4, pretend = 0, frame = 0
 151              		@ frame_needed = 0, uses_anonymous_args = 0
 152              		@ link register save eliminated.
  37:Bsp/periph_dma.c ****   DMA_InitStructure->DMA_Channel = DMA_Channel;  
 153              		.loc 1 37 3 view .LVU46
 154              		.loc 1 37 34 is_stmt 0 view .LVU47
 155 0000 0160     		str	r1, [r0]
  38:Bsp/periph_dma.c ****   DMA_InitStructure->DMA_PeripheralBaseAddr = Periph_ADDR; 
 156              		.loc 1 38 3 is_stmt 1 view .LVU48
 157              		.loc 1 38 45 is_stmt 0 view .LVU49
 158 0002 4260     		str	r2, [r0, #4]
  39:Bsp/periph_dma.c ****   DMA_InitStructure->DMA_Memory0BaseAddr = Buff_ADDR; 
 159              		.loc 1 39 3 is_stmt 1 view .LVU50
 160              		.loc 1 39 42 is_stmt 0 view .LVU51
 161 0004 8360     		str	r3, [r0, #8]
  40:Bsp/periph_dma.c ****   DMA_InitStructure->DMA_DIR = DMA_DIR_MemoryToPeripheral; 
 162              		.loc 1 40 3 is_stmt 1 view .LVU52
 163              		.loc 1 40 30 is_stmt 0 view .LVU53
 164 0006 4023     		movs	r3, #64
 165              	.LVL9:
 166              		.loc 1 40 30 view .LVU54
 167 0008 C360     		str	r3, [r0, #12]
  41:Bsp/periph_dma.c ****   DMA_InitStructure->DMA_BufferSize = Buff_Size; 
 168              		.loc 1 41 3 is_stmt 1 view .LVU55
 169              		.loc 1 41 37 is_stmt 0 view .LVU56
 170 000a 009B     		ldr	r3, [sp]
 171 000c 0361     		str	r3, [r0, #16]
  42:Bsp/periph_dma.c ****   DMA_InitStructure->DMA_PeripheralInc = DMA_PeripheralInc_Disable; 
 172              		.loc 1 42 3 is_stmt 1 view .LVU57
 173              		.loc 1 42 40 is_stmt 0 view .LVU58
 174 000e 0023     		movs	r3, #0
 175 0010 4361     		str	r3, [r0, #20]
  43:Bsp/periph_dma.c ****   DMA_InitStructure->DMA_MemoryInc = DMA_MemoryInc_Enable; 
 176              		.loc 1 43 3 is_stmt 1 view .LVU59
 177              		.loc 1 43 36 is_stmt 0 view .LVU60
 178 0012 4FF48062 		mov	r2, #1024
ARM GAS  /tmp/ccLX3HWH.s 			page 5


 179              	.LVL10:
 180              		.loc 1 43 36 view .LVU61
 181 0016 8261     		str	r2, [r0, #24]
  44:Bsp/periph_dma.c ****   DMA_InitStructure->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Word; 
 182              		.loc 1 44 3 is_stmt 1 view .LVU62
 183              		.loc 1 44 45 is_stmt 0 view .LVU63
 184 0018 4FF48052 		mov	r2, #4096
 185 001c C261     		str	r2, [r0, #28]
  45:Bsp/periph_dma.c ****   DMA_InitStructure->DMA_MemoryDataSize = DMA_PeripheralDataSize_Word; 
 186              		.loc 1 45 3 is_stmt 1 view .LVU64
 187              		.loc 1 45 41 is_stmt 0 view .LVU65
 188 001e 0262     		str	r2, [r0, #32]
  46:Bsp/periph_dma.c ****   DMA_InitStructure->DMA_Mode = DMA_Mode_Normal; 
 189              		.loc 1 46 3 is_stmt 1 view .LVU66
 190              		.loc 1 46 31 is_stmt 0 view .LVU67
 191 0020 4362     		str	r3, [r0, #36]
  47:Bsp/periph_dma.c ****   DMA_InitStructure->DMA_Priority = DMA_Priority_Medium; 
 192              		.loc 1 47 3 is_stmt 1 view .LVU68
 193              		.loc 1 47 35 is_stmt 0 view .LVU69
 194 0022 4FF48032 		mov	r2, #65536
 195 0026 8262     		str	r2, [r0, #40]
  48:Bsp/periph_dma.c ****   DMA_InitStructure->DMA_FIFOMode = DMA_FIFOMode_Disable;         
 196              		.loc 1 48 3 is_stmt 1 view .LVU70
 197              		.loc 1 48 35 is_stmt 0 view .LVU71
 198 0028 C362     		str	r3, [r0, #44]
  49:Bsp/periph_dma.c ****   DMA_InitStructure->DMA_FIFOThreshold = DMA_FIFOThreshold_Full;
 199              		.loc 1 49 3 is_stmt 1 view .LVU72
 200              		.loc 1 49 40 is_stmt 0 view .LVU73
 201 002a 0322     		movs	r2, #3
 202 002c 0263     		str	r2, [r0, #48]
  50:Bsp/periph_dma.c ****   DMA_InitStructure->DMA_MemoryBurst = DMA_MemoryBurst_Single; 
 203              		.loc 1 50 3 is_stmt 1 view .LVU74
 204              		.loc 1 50 38 is_stmt 0 view .LVU75
 205 002e 4363     		str	r3, [r0, #52]
  51:Bsp/periph_dma.c ****   DMA_InitStructure->DMA_PeripheralBurst = DMA_PeripheralBurst_Single; 
 206              		.loc 1 51 3 is_stmt 1 view .LVU76
 207              		.loc 1 51 42 is_stmt 0 view .LVU77
 208 0030 8363     		str	r3, [r0, #56]
  52:Bsp/periph_dma.c **** }
 209              		.loc 1 52 1 view .LVU78
 210 0032 7047     		bx	lr
 211              		.cfi_endproc
 212              	.LFE124:
 214              		.section	.text.periph_DMA_WithoutIRQ_Init,"ax",%progbits
 215              		.align	1
 216              		.global	periph_DMA_WithoutIRQ_Init
 217              		.syntax unified
 218              		.thumb
 219              		.thumb_func
 220              		.fpu fpv4-sp-d16
 222              	periph_DMA_WithoutIRQ_Init:
 223              	.LVL11:
 224              	.LFB125:
  53:Bsp/periph_dma.c **** 
  54:Bsp/periph_dma.c **** void periph_DMA_WithoutIRQ_Init(uint32_t DMA_CLK,DMA_Stream_TypeDef* DMA_Stream,DMA_InitTypeDef* DM
  55:Bsp/periph_dma.c **** {
 225              		.loc 1 55 1 is_stmt 1 view -0
ARM GAS  /tmp/ccLX3HWH.s 			page 6


 226              		.cfi_startproc
 227              		@ args = 0, pretend = 0, frame = 0
 228              		@ frame_needed = 0, uses_anonymous_args = 0
 229              		.loc 1 55 1 is_stmt 0 view .LVU80
 230 0000 70B5     		push	{r4, r5, r6, lr}
 231              	.LCFI3:
 232              		.cfi_def_cfa_offset 16
 233              		.cfi_offset 4, -16
 234              		.cfi_offset 5, -12
 235              		.cfi_offset 6, -8
 236              		.cfi_offset 14, -4
 237 0002 0C46     		mov	r4, r1
 238 0004 1646     		mov	r6, r2
 239 0006 1D46     		mov	r5, r3
  56:Bsp/periph_dma.c **** 	RCC_AHB1PeriphClockCmd(DMA_CLK, ENABLE);
 240              		.loc 1 56 2 is_stmt 1 view .LVU81
 241 0008 0121     		movs	r1, #1
 242              	.LVL12:
 243              		.loc 1 56 2 is_stmt 0 view .LVU82
 244 000a FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd
 245              	.LVL13:
  57:Bsp/periph_dma.c **** 	DMA_DeInit(DMA_Stream);
 246              		.loc 1 57 2 is_stmt 1 view .LVU83
 247 000e 2046     		mov	r0, r4
 248 0010 FFF7FEFF 		bl	DMA_DeInit
 249              	.LVL14:
  58:Bsp/periph_dma.c **** 	while(DMA_GetCmdStatus(DMA_Stream) != DISABLE);	
 250              		.loc 1 58 2 view .LVU84
 251              	.L9:
 252              		.loc 1 58 48 discriminator 1 view .LVU85
 253              		.loc 1 58 8 is_stmt 0 discriminator 1 view .LVU86
 254 0014 2046     		mov	r0, r4
 255 0016 FFF7FEFF 		bl	DMA_GetCmdStatus
 256              	.LVL15:
 257              		.loc 1 58 7 discriminator 1 view .LVU87
 258 001a 0028     		cmp	r0, #0
 259 001c FAD1     		bne	.L9
  59:Bsp/periph_dma.c **** 	DMA_Init(DMA_Stream, DMA_InitStructure);  
 260              		.loc 1 59 2 is_stmt 1 view .LVU88
 261 001e 3146     		mov	r1, r6
 262 0020 2046     		mov	r0, r4
 263 0022 FFF7FEFF 		bl	DMA_Init
 264              	.LVL16:
  60:Bsp/periph_dma.c **** 	DMA_Cmd(DMA_Stream, State);
 265              		.loc 1 60 2 view .LVU89
 266 0026 2946     		mov	r1, r5
 267 0028 2046     		mov	r0, r4
 268 002a FFF7FEFF 		bl	DMA_Cmd
 269              	.LVL17:
  61:Bsp/periph_dma.c **** }
 270              		.loc 1 61 1 is_stmt 0 view .LVU90
 271 002e 70BD     		pop	{r4, r5, r6, pc}
 272              		.loc 1 61 1 view .LVU91
 273              		.cfi_endproc
 274              	.LFE125:
 276              		.section	.text.periph_DMA_WithIRQ_Init,"ax",%progbits
 277              		.align	1
ARM GAS  /tmp/ccLX3HWH.s 			page 7


 278              		.global	periph_DMA_WithIRQ_Init
 279              		.syntax unified
 280              		.thumb
 281              		.thumb_func
 282              		.fpu fpv4-sp-d16
 284              	periph_DMA_WithIRQ_Init:
 285              	.LVL18:
 286              	.LFB126:
  62:Bsp/periph_dma.c **** 
  63:Bsp/periph_dma.c **** void periph_DMA_WithIRQ_Init(uint32_t DMA_CLK,DMA_Stream_TypeDef* DMA_Stream,DMA_InitTypeDef* DMA_I
  64:Bsp/periph_dma.c **** {	
 287              		.loc 1 64 1 is_stmt 1 view -0
 288              		.cfi_startproc
 289              		@ args = 4, pretend = 0, frame = 0
 290              		@ frame_needed = 0, uses_anonymous_args = 0
 291              		.loc 1 64 1 is_stmt 0 view .LVU93
 292 0000 70B5     		push	{r4, r5, r6, lr}
 293              	.LCFI4:
 294              		.cfi_def_cfa_offset 16
 295              		.cfi_offset 4, -16
 296              		.cfi_offset 5, -12
 297              		.cfi_offset 6, -8
 298              		.cfi_offset 14, -4
 299 0002 0C46     		mov	r4, r1
 300 0004 1646     		mov	r6, r2
 301 0006 1D46     		mov	r5, r3
  65:Bsp/periph_dma.c **** 	RCC_AHB1PeriphClockCmd(DMA_CLK, ENABLE);
 302              		.loc 1 65 2 is_stmt 1 view .LVU94
 303 0008 0121     		movs	r1, #1
 304              	.LVL19:
 305              		.loc 1 65 2 is_stmt 0 view .LVU95
 306 000a FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd
 307              	.LVL20:
  66:Bsp/periph_dma.c **** 	DMA_DeInit(DMA_Stream);
 308              		.loc 1 66 2 is_stmt 1 view .LVU96
 309 000e 2046     		mov	r0, r4
 310 0010 FFF7FEFF 		bl	DMA_DeInit
 311              	.LVL21:
  67:Bsp/periph_dma.c **** 	while(DMA_GetCmdStatus(DMA_Stream) != DISABLE);	
 312              		.loc 1 67 2 view .LVU97
 313              	.L12:
 314              		.loc 1 67 48 discriminator 1 view .LVU98
 315              		.loc 1 67 8 is_stmt 0 discriminator 1 view .LVU99
 316 0014 2046     		mov	r0, r4
 317 0016 FFF7FEFF 		bl	DMA_GetCmdStatus
 318              	.LVL22:
 319              		.loc 1 67 7 discriminator 1 view .LVU100
 320 001a 0028     		cmp	r0, #0
 321 001c FAD1     		bne	.L12
  68:Bsp/periph_dma.c **** 	DMA_Init(DMA_Stream, DMA_InitStructure);  
 322              		.loc 1 68 2 is_stmt 1 view .LVU101
 323 001e 3146     		mov	r1, r6
 324 0020 2046     		mov	r0, r4
 325 0022 FFF7FEFF 		bl	DMA_Init
 326              	.LVL23:
  69:Bsp/periph_dma.c **** 	DMA_ITConfig(DMA_Stream, DMA_IT, ENABLE);
 327              		.loc 1 69 2 view .LVU102
ARM GAS  /tmp/ccLX3HWH.s 			page 8


 328 0026 0122     		movs	r2, #1
 329 0028 2946     		mov	r1, r5
 330 002a 2046     		mov	r0, r4
 331 002c FFF7FEFF 		bl	DMA_ITConfig
 332              	.LVL24:
  70:Bsp/periph_dma.c **** 	DMA_Cmd(DMA_Stream, State);
 333              		.loc 1 70 2 view .LVU103
 334 0030 9DF81010 		ldrb	r1, [sp, #16]	@ zero_extendqisi2
 335 0034 2046     		mov	r0, r4
 336 0036 FFF7FEFF 		bl	DMA_Cmd
 337              	.LVL25:
  71:Bsp/periph_dma.c **** }
 338              		.loc 1 71 1 is_stmt 0 view .LVU104
 339 003a 70BD     		pop	{r4, r5, r6, pc}
 340              		.loc 1 71 1 view .LVU105
 341              		.cfi_endproc
 342              	.LFE126:
 344              		.section	.text.periph_DMA_Set_State,"ax",%progbits
 345              		.align	1
 346              		.global	periph_DMA_Set_State
 347              		.syntax unified
 348              		.thumb
 349              		.thumb_func
 350              		.fpu fpv4-sp-d16
 352              	periph_DMA_Set_State:
 353              	.LVL26:
 354              	.LFB127:
  72:Bsp/periph_dma.c **** 
  73:Bsp/periph_dma.c **** void periph_DMA_Set_State(DMA_Stream_TypeDef* DMA_Stream,FunctionalState State)
  74:Bsp/periph_dma.c **** {
 355              		.loc 1 74 1 is_stmt 1 view -0
 356              		.cfi_startproc
 357              		@ args = 0, pretend = 0, frame = 0
 358              		@ frame_needed = 0, uses_anonymous_args = 0
 359              		.loc 1 74 1 is_stmt 0 view .LVU107
 360 0000 08B5     		push	{r3, lr}
 361              	.LCFI5:
 362              		.cfi_def_cfa_offset 8
 363              		.cfi_offset 3, -8
 364              		.cfi_offset 14, -4
  75:Bsp/periph_dma.c **** 	DMA_Cmd(DMA_Stream, State);
 365              		.loc 1 75 2 is_stmt 1 view .LVU108
 366 0002 FFF7FEFF 		bl	DMA_Cmd
 367              	.LVL27:
  76:Bsp/periph_dma.c **** }
 368              		.loc 1 76 1 is_stmt 0 view .LVU109
 369 0006 08BD     		pop	{r3, pc}
 370              		.cfi_endproc
 371              	.LFE127:
 373              		.text
 374              	.Letext0:
 375              		.file 2 "/home/bt0/stm32/compile-tool/gcc-arm-none-eabi-8-2018-q4-major-linux/gcc-arm-none-eabi-8-
 376              		.file 3 "/home/bt0/stm32/compile-tool/gcc-arm-none-eabi-8-2018-q4-major-linux/gcc-arm-none-eabi-8-
 377              		.file 4 "F4_CORE/core_cm4.h"
 378              		.file 5 "USER/system_stm32f4xx.h"
 379              		.file 6 "USER/stm32f4xx.h"
 380              		.file 7 "FWLIB/inc/stm32f4xx_dma.h"
ARM GAS  /tmp/ccLX3HWH.s 			page 9


 381              		.file 8 "Bsp/periph_dma.h"
 382              		.file 9 "FWLIB/inc/stm32f4xx_rcc.h"
ARM GAS  /tmp/ccLX3HWH.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 periph_dma.c
     /tmp/ccLX3HWH.s:18     .text.periph_DMA_Serial:0000000000000000 $t
     /tmp/ccLX3HWH.s:26     .text.periph_DMA_Serial:0000000000000000 periph_DMA_Serial
     /tmp/ccLX3HWH.s:138    .text.periph_DMA_TIM:0000000000000000 $t
     /tmp/ccLX3HWH.s:145    .text.periph_DMA_TIM:0000000000000000 periph_DMA_TIM
     /tmp/ccLX3HWH.s:215    .text.periph_DMA_WithoutIRQ_Init:0000000000000000 $t
     /tmp/ccLX3HWH.s:222    .text.periph_DMA_WithoutIRQ_Init:0000000000000000 periph_DMA_WithoutIRQ_Init
     /tmp/ccLX3HWH.s:277    .text.periph_DMA_WithIRQ_Init:0000000000000000 $t
     /tmp/ccLX3HWH.s:284    .text.periph_DMA_WithIRQ_Init:0000000000000000 periph_DMA_WithIRQ_Init
     /tmp/ccLX3HWH.s:345    .text.periph_DMA_Set_State:0000000000000000 $t
     /tmp/ccLX3HWH.s:352    .text.periph_DMA_Set_State:0000000000000000 periph_DMA_Set_State

UNDEFINED SYMBOLS
RCC_AHB1PeriphClockCmd
DMA_DeInit
DMA_GetCmdStatus
DMA_Init
DMA_Cmd
DMA_ITConfig
