

================================================================
== Vitis HLS Report for 'l3'
================================================================
* Date:           Sun Feb  8 22:48:12 2026

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PBDVitisHLS2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+--------+--------+---------+
    |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
    +---------+---------+-----------+-----------+--------+--------+---------+
    |   786031|   852281|  15.721 ms|  17.046 ms|  786032|  852282|     none|
    +---------+---------+-----------+-----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                  |                       |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------+-----------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_generic_tanh_double_s_fu_704  |generic_tanh_double_s  |        2|       55|  40.000 ns|  1.100 us|    2|   55|     none|
        +----------------------------------+-----------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_1_VITIS_LOOP_57_2_VITIS_LOOP_58_3  |     1016|     1016|          4|          1|          1|  1014|       yes|
        |- MAIN_LOOP_VITIS_LOOP_71_4_VITIS_LOOP_72_5        |   785000|   851250|  628 ~ 681|          -|          -|  1250|        no|
        | + VITIS_LOOP_75_6_LOOP5_VITIS_LOOP_77_7           |      608|      608|         17|          8|          1|    75|       yes|
        +---------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 8, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 52
* Pipeline : 2
  Pipeline-0 : II = 1, D = 4, States = { 9 10 11 12 }
  Pipeline-1 : II = 8, D = 17, States = { 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 13 10 
10 --> 11 
11 --> 12 
12 --> 9 
13 --> 14 
14 --> 15 48 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 33 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 16 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 14 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%Layer3_Neurons_CPU_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Layer3_Neurons_CPU"   --->   Operation 53 'read' 'Layer3_Neurons_CPU_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%Layer2_Neurons_CPU_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Layer2_Neurons_CPU"   --->   Operation 54 'read' 'Layer2_Neurons_CPU_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (3.25ns)   --->   "%l2_buf_0 = alloca i64 1" [../PBDTemp/sourced/layers.c:51]   --->   Operation 55 'alloca' 'l2_buf_0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_1 : Operation 56 [1/1] (3.25ns)   --->   "%l2_buf_1 = alloca i64 1" [../PBDTemp/sourced/layers.c:51]   --->   Operation 56 'alloca' 'l2_buf_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_1 : Operation 57 [1/1] (3.25ns)   --->   "%l2_buf_2 = alloca i64 1" [../PBDTemp/sourced/layers.c:51]   --->   Operation 57 'alloca' 'l2_buf_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_1 : Operation 58 [1/1] (3.25ns)   --->   "%l2_buf_3 = alloca i64 1" [../PBDTemp/sourced/layers.c:51]   --->   Operation 58 'alloca' 'l2_buf_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_1 : Operation 59 [1/1] (3.25ns)   --->   "%l2_buf_4 = alloca i64 1" [../PBDTemp/sourced/layers.c:51]   --->   Operation 59 'alloca' 'l2_buf_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_1 : Operation 60 [1/1] (3.25ns)   --->   "%l2_buf_5 = alloca i64 1" [../PBDTemp/sourced/layers.c:51]   --->   Operation 60 'alloca' 'l2_buf_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %Layer2_Neurons_CPU_read, i32 2, i32 63" [../PBDTemp/sourced/layers.c:56]   --->   Operation 61 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i62 %trunc_ln" [../PBDTemp/sourced/layers.c:56]   --->   Operation 62 'sext' 'sext_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln56" [../PBDTemp/sourced/layers.c:56]   --->   Operation 63 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 64 [7/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1014" [../PBDTemp/sourced/layers.c:56]   --->   Operation 64 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 65 [6/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1014" [../PBDTemp/sourced/layers.c:56]   --->   Operation 65 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 66 [5/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1014" [../PBDTemp/sourced/layers.c:56]   --->   Operation 66 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 67 [4/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1014" [../PBDTemp/sourced/layers.c:56]   --->   Operation 67 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 68 [3/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1014" [../PBDTemp/sourced/layers.c:56]   --->   Operation 68 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 69 [2/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1014" [../PBDTemp/sourced/layers.c:56]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12"   --->   Operation 70 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer2_Neurons_CPU, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer2_Neurons_CPU, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer3_Neurons_CPU, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Layer3_Neurons_CPU, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_9, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%specresourcelimit_ln52 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 4, void @empty_10, void @empty_0, void @empty_0, void @empty_0" [../PBDTemp/sourced/layers.c:52]   --->   Operation 78 'specresourcelimit' 'specresourcelimit_ln52' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%specresourcelimit_ln53 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 4, void @empty_11, void @empty_0, void @empty_0, void @empty_0" [../PBDTemp/sourced/layers.c:53]   --->   Operation 79 'specresourcelimit' 'specresourcelimit_ln53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 1014" [../PBDTemp/sourced/layers.c:56]   --->   Operation 80 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 81 [1/1] (1.58ns)   --->   "%br_ln56 = br void" [../PBDTemp/sourced/layers.c:56]   --->   Operation 81 'br' 'br_ln56' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 6.38>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i10 0, void, i10 %add_ln56_1, void %.split138" [../PBDTemp/sourced/layers.c:56]   --->   Operation 82 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%c = phi i3 0, void, i3 %select_ln56_1, void %.split138" [../PBDTemp/sourced/layers.c:60]   --->   Operation 83 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void, i8 %select_ln57_2, void %.split138" [../PBDTemp/sourced/layers.c:57]   --->   Operation 84 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%y = phi i4 0, void, i4 %select_ln57_1, void %.split138" [../PBDTemp/sourced/layers.c:57]   --->   Operation 85 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%x = phi i4 0, void, i4 %add_ln58, void %.split138" [../PBDTemp/sourced/layers.c:58]   --->   Operation 86 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (1.73ns)   --->   "%add_ln56_1 = add i10 %indvar_flatten13, i10 1" [../PBDTemp/sourced/layers.c:56]   --->   Operation 87 'add' 'add_ln56_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (1.77ns)   --->   "%icmp_ln56 = icmp_eq  i10 %indvar_flatten13, i10 1014" [../PBDTemp/sourced/layers.c:56]   --->   Operation 88 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %.split17, void" [../PBDTemp/sourced/layers.c:56]   --->   Operation 89 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (1.65ns)   --->   "%add_ln56 = add i3 %c, i3 1" [../PBDTemp/sourced/layers.c:56]   --->   Operation 90 'add' 'add_ln56' <Predicate = (!icmp_ln56)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (1.55ns)   --->   "%icmp_ln57 = icmp_eq  i8 %indvar_flatten, i8 169" [../PBDTemp/sourced/layers.c:57]   --->   Operation 91 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln56)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (1.02ns)   --->   "%select_ln56 = select i1 %icmp_ln57, i4 0, i4 %y" [../PBDTemp/sourced/layers.c:56]   --->   Operation 92 'select' 'select_ln56' <Predicate = (!icmp_ln56)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln56)   --->   "%xor_ln56 = xor i1 %icmp_ln57, i1 1" [../PBDTemp/sourced/layers.c:56]   --->   Operation 93 'xor' 'xor_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (1.30ns)   --->   "%icmp_ln58 = icmp_eq  i4 %x, i4 13" [../PBDTemp/sourced/layers.c:58]   --->   Operation 94 'icmp' 'icmp_ln58' <Predicate = (!icmp_ln56)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln56 = and i1 %icmp_ln58, i1 %xor_ln56" [../PBDTemp/sourced/layers.c:56]   --->   Operation 95 'and' 'and_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.98ns)   --->   "%select_ln56_1 = select i1 %icmp_ln57, i3 %add_ln56, i3 %c" [../PBDTemp/sourced/layers.c:56]   --->   Operation 96 'select' 'select_ln56_1' <Predicate = (!icmp_ln56)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (1.73ns)   --->   "%add_ln57 = add i4 %select_ln56, i4 1" [../PBDTemp/sourced/layers.c:57]   --->   Operation 97 'add' 'add_ln57' <Predicate = (!icmp_ln56)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln57)   --->   "%or_ln57 = or i1 %and_ln56, i1 %icmp_ln57" [../PBDTemp/sourced/layers.c:57]   --->   Operation 98 'or' 'or_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln57 = select i1 %or_ln57, i4 0, i4 %x" [../PBDTemp/sourced/layers.c:57]   --->   Operation 99 'select' 'select_ln57' <Predicate = (!icmp_ln56)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (1.02ns)   --->   "%select_ln57_1 = select i1 %and_ln56, i4 %add_ln57, i4 %select_ln56" [../PBDTemp/sourced/layers.c:57]   --->   Operation 100 'select' 'select_ln57_1' <Predicate = (!icmp_ln56)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i4 %select_ln57_1" [../PBDTemp/sourced/layers.c:60]   --->   Operation 101 'zext' 'zext_ln60' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_9 : Operation 102 [3/3] (1.05ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i8 %zext_ln60, i8 13" [../PBDTemp/sourced/layers.c:60]   --->   Operation 102 'mul' 'mul_ln60' <Predicate = (!icmp_ln56)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 103 [1/1] (1.30ns)   --->   "%switch_ln60 = switch i3 %select_ln56_1, void %branch5, i3 0, void %branch0, i3 1, void %branch1, i3 2, void %branch2, i3 3, void %branch3, i3 4, void %branch4" [../PBDTemp/sourced/layers.c:60]   --->   Operation 103 'switch' 'switch_ln60' <Predicate = (!icmp_ln56)> <Delay = 1.30>
ST_9 : Operation 104 [1/1] (1.73ns)   --->   "%add_ln58 = add i4 %select_ln57, i4 1" [../PBDTemp/sourced/layers.c:58]   --->   Operation 104 'add' 'add_ln58' <Predicate = (!icmp_ln56)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (1.91ns)   --->   "%add_ln57_1 = add i8 %indvar_flatten, i8 1" [../PBDTemp/sourced/layers.c:57]   --->   Operation 105 'add' 'add_ln57_1' <Predicate = (!icmp_ln56)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (1.24ns)   --->   "%select_ln57_2 = select i1 %icmp_ln57, i8 1, i8 %add_ln57_1" [../PBDTemp/sourced/layers.c:57]   --->   Operation 106 'select' 'select_ln57_2' <Predicate = (!icmp_ln56)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 107 'br' 'br_ln0' <Predicate = (!icmp_ln56)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.05>
ST_10 : Operation 108 [2/3] (1.05ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i8 %zext_ln60, i8 13" [../PBDTemp/sourced/layers.c:60]   --->   Operation 108 'mul' 'mul_ln60' <Predicate = (!icmp_ln56)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 109 [1/3] (0.00ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i8 %zext_ln60, i8 13" [../PBDTemp/sourced/layers.c:60]   --->   Operation 109 'mul' 'mul_ln60' <Predicate = (!icmp_ln56)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i4 %select_ln57" [../PBDTemp/sourced/layers.c:60]   --->   Operation 110 'zext' 'zext_ln60_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_11 : Operation 111 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60 = add i8 %mul_ln60, i8 %zext_ln60_1" [../PBDTemp/sourced/layers.c:60]   --->   Operation 111 'add' 'add_ln60' <Predicate = (!icmp_ln56)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 112 [1/1] (14.6ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [../PBDTemp/sourced/layers.c:61]   --->   Operation 112 'read' 'gmem_addr_read' <Predicate = (!icmp_ln56)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 5.35>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_56_1_VITIS_LOOP_57_2_VITIS_LOOP_58_3_str"   --->   Operation 113 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1014, i64 1014, i64 1014"   --->   Operation 114 'speclooptripcount' 'empty_45' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_57_2_VITIS_LOOP_58_3_str"   --->   Operation 115 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_12 : Operation 116 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60 = add i8 %mul_ln60, i8 %zext_ln60_1" [../PBDTemp/sourced/layers.c:60]   --->   Operation 116 'add' 'add_ln60' <Predicate = (!icmp_ln56)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i8 %add_ln60" [../PBDTemp/sourced/layers.c:60]   --->   Operation 117 'zext' 'zext_ln60_2' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%l2_buf_0_addr = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln60_2" [../PBDTemp/sourced/layers.c:60]   --->   Operation 118 'getelementptr' 'l2_buf_0_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%l2_buf_1_addr = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln60_2" [../PBDTemp/sourced/layers.c:60]   --->   Operation 119 'getelementptr' 'l2_buf_1_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%l2_buf_2_addr = getelementptr i32 %l2_buf_2, i64 0, i64 %zext_ln60_2" [../PBDTemp/sourced/layers.c:60]   --->   Operation 120 'getelementptr' 'l2_buf_2_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%l2_buf_3_addr = getelementptr i32 %l2_buf_3, i64 0, i64 %zext_ln60_2" [../PBDTemp/sourced/layers.c:60]   --->   Operation 121 'getelementptr' 'l2_buf_3_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%l2_buf_4_addr = getelementptr i32 %l2_buf_4, i64 0, i64 %zext_ln60_2" [../PBDTemp/sourced/layers.c:60]   --->   Operation 122 'getelementptr' 'l2_buf_4_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%l2_buf_5_addr = getelementptr i32 %l2_buf_5, i64 0, i64 %zext_ln60_2" [../PBDTemp/sourced/layers.c:60]   --->   Operation 123 'getelementptr' 'l2_buf_5_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../PBDTemp/sourced/layers.c:58]   --->   Operation 124 'specpipeline' 'specpipeline_ln58' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../PBDTemp/sourced/layers.c:58]   --->   Operation 125 'specloopname' 'specloopname_ln58' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %gmem_addr_read" [../PBDTemp/sourced/layers.c:61]   --->   Operation 126 'bitcast' 'bitcast_ln61' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %bitcast_ln61, i8 %l2_buf_4_addr" [../PBDTemp/sourced/layers.c:60]   --->   Operation 127 'store' 'store_ln60' <Predicate = (select_ln56_1 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln60 = br void %.split138" [../PBDTemp/sourced/layers.c:60]   --->   Operation 128 'br' 'br_ln60' <Predicate = (select_ln56_1 == 4)> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %bitcast_ln61, i8 %l2_buf_3_addr" [../PBDTemp/sourced/layers.c:60]   --->   Operation 129 'store' 'store_ln60' <Predicate = (select_ln56_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln60 = br void %.split138" [../PBDTemp/sourced/layers.c:60]   --->   Operation 130 'br' 'br_ln60' <Predicate = (select_ln56_1 == 3)> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %bitcast_ln61, i8 %l2_buf_2_addr" [../PBDTemp/sourced/layers.c:60]   --->   Operation 131 'store' 'store_ln60' <Predicate = (select_ln56_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln60 = br void %.split138" [../PBDTemp/sourced/layers.c:60]   --->   Operation 132 'br' 'br_ln60' <Predicate = (select_ln56_1 == 2)> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %bitcast_ln61, i8 %l2_buf_1_addr" [../PBDTemp/sourced/layers.c:60]   --->   Operation 133 'store' 'store_ln60' <Predicate = (select_ln56_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln60 = br void %.split138" [../PBDTemp/sourced/layers.c:60]   --->   Operation 134 'br' 'br_ln60' <Predicate = (select_ln56_1 == 1)> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %bitcast_ln61, i8 %l2_buf_0_addr" [../PBDTemp/sourced/layers.c:60]   --->   Operation 135 'store' 'store_ln60' <Predicate = (select_ln56_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln60 = br void %.split138" [../PBDTemp/sourced/layers.c:60]   --->   Operation 136 'br' 'br_ln60' <Predicate = (select_ln56_1 == 0)> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %bitcast_ln61, i8 %l2_buf_5_addr" [../PBDTemp/sourced/layers.c:60]   --->   Operation 137 'store' 'store_ln60' <Predicate = (select_ln56_1 == 7) | (select_ln56_1 == 6) | (select_ln56_1 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln60 = br void %.split138" [../PBDTemp/sourced/layers.c:60]   --->   Operation 138 'br' 'br_ln60' <Predicate = (select_ln56_1 == 7) | (select_ln56_1 == 6) | (select_ln56_1 == 5)> <Delay = 0.00>

State 13 <SV = 9> <Delay = 14.6>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %Layer3_Neurons_CPU_read, i32 2, i32 63" [../PBDTemp/sourced/layers.c:70]   --->   Operation 139 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i62 %trunc_ln1" [../PBDTemp/sourced/layers.c:70]   --->   Operation 140 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln70" [../PBDTemp/sourced/layers.c:70]   --->   Operation 141 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (14.6ns)   --->   "%empty_46 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i32 1250" [../PBDTemp/sourced/layers.c:70]   --->   Operation 142 'writereq' 'empty_46' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 143 [1/1] (1.58ns)   --->   "%br_ln70 = br void" [../PBDTemp/sourced/layers.c:70]   --->   Operation 143 'br' 'br_ln70' <Predicate = true> <Delay = 1.58>

State 14 <SV = 10> <Delay = 10.6>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%indvar_flatten141 = phi i11 0, void, i11 %add_ln70_1, void" [../PBDTemp/sourced/layers.c:70]   --->   Operation 144 'phi' 'indvar_flatten141' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%i = phi i6 0, void, i6 %select_ln70_4, void" [../PBDTemp/sourced/layers.c:70]   --->   Operation 145 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%indvar_flatten118 = phi i6 0, void, i6 %select_ln71_3, void" [../PBDTemp/sourced/layers.c:71]   --->   Operation 146 'phi' 'indvar_flatten118' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%j = phi i3 0, void, i3 %select_ln71_2, void" [../PBDTemp/sourced/layers.c:71]   --->   Operation 147 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%k = phi i3 0, void, i3 %add_ln72, void" [../PBDTemp/sourced/layers.c:72]   --->   Operation 148 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (1.63ns)   --->   "%add_ln70_1 = add i11 %indvar_flatten141, i11 1" [../PBDTemp/sourced/layers.c:70]   --->   Operation 149 'add' 'add_ln70_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [1/1] (1.88ns)   --->   "%icmp_ln70 = icmp_eq  i11 %indvar_flatten141, i11 1250" [../PBDTemp/sourced/layers.c:70]   --->   Operation 150 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %.split11, void" [../PBDTemp/sourced/layers.c:70]   --->   Operation 151 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (1.82ns)   --->   "%add_ln70 = add i6 %i, i6 1" [../PBDTemp/sourced/layers.c:70]   --->   Operation 152 'add' 'add_ln70' <Predicate = (!icmp_ln70)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [1/1] (1.42ns)   --->   "%icmp_ln71 = icmp_eq  i6 %indvar_flatten118, i6 25" [../PBDTemp/sourced/layers.c:71]   --->   Operation 153 'icmp' 'icmp_ln71' <Predicate = (!icmp_ln70)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 154 [1/1] (1.18ns)   --->   "%select_ln70_2 = select i1 %icmp_ln71, i6 %add_ln70, i6 %i" [../PBDTemp/sourced/layers.c:70]   --->   Operation 154 'select' 'select_ln70_2' <Predicate = (!icmp_ln70)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i6 %select_ln70_2" [../PBDTemp/sourced/layers.c:70]   --->   Operation 155 'zext' 'zext_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (4.35ns)   --->   "%mul_ln70 = mul i13 %zext_ln70, i13 156" [../PBDTemp/sourced/layers.c:70]   --->   Operation 156 'mul' 'mul_ln70' <Predicate = (!icmp_ln70)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i13 %mul_ln70" [../PBDTemp/sourced/layers.c:70]   --->   Operation 157 'zext' 'zext_ln70_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln70_1" [../PBDTemp/sourced/layers.c:70]   --->   Operation 158 'getelementptr' 'Layer2_Weights_CPU_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_14 : Operation 159 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_2 = load i13 %Layer2_Weights_CPU_addr" [../PBDTemp/sourced/layers.c:70]   --->   Operation 159 'load' 'Layer2_Weights_CPU_load_2' <Predicate = (!icmp_ln70)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_14 : Operation 160 [1/1] (1.18ns)   --->   "%select_ln70_4 = select i1 %icmp_ln71, i6 %add_ln70, i6 %i" [../PBDTemp/sourced/layers.c:70]   --->   Operation 160 'select' 'select_ln70_4' <Predicate = (!icmp_ln70)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 11> <Delay = 3.65>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MAIN_LOOP_VITIS_LOOP_71_4_VITIS_LOOP_72_5_str"   --->   Operation 161 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1250, i64 1250, i64 1250"   --->   Operation 162 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (0.98ns)   --->   "%select_ln70 = select i1 %icmp_ln71, i3 0, i3 %j" [../PBDTemp/sourced/layers.c:70]   --->   Operation 163 'select' 'select_ln70' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%or_ln70 = or i13 %mul_ln70, i13 1" [../PBDTemp/sourced/layers.c:70]   --->   Operation 164 'or' 'or_ln70' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 165 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_2 = load i13 %Layer2_Weights_CPU_addr" [../PBDTemp/sourced/layers.c:70]   --->   Operation 165 'load' 'Layer2_Weights_CPU_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_15 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln71_1)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %j, i1 0" [../PBDTemp/sourced/layers.c:71]   --->   Operation 166 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln71_1)   --->   "%select_ln70_3 = select i1 %icmp_ln71, i4 0, i4 %tmp_s" [../PBDTemp/sourced/layers.c:70]   --->   Operation 167 'select' 'select_ln70_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node and_ln70)   --->   "%xor_ln70 = xor i1 %icmp_ln71, i1 1" [../PBDTemp/sourced/layers.c:70]   --->   Operation 168 'xor' 'xor_ln70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 169 [1/1] (1.13ns)   --->   "%icmp_ln72 = icmp_eq  i3 %k, i3 5" [../PBDTemp/sourced/layers.c:72]   --->   Operation 169 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 170 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln70 = and i1 %icmp_ln72, i1 %xor_ln70" [../PBDTemp/sourced/layers.c:70]   --->   Operation 170 'and' 'and_ln70' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (1.65ns)   --->   "%add_ln71 = add i3 %select_ln70, i3 1" [../PBDTemp/sourced/layers.c:71]   --->   Operation 171 'add' 'add_ln71' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_71_4_VITIS_LOOP_72_5_str"   --->   Operation 172 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln71)   --->   "%or_ln71 = or i1 %and_ln70, i1 %icmp_ln71" [../PBDTemp/sourced/layers.c:71]   --->   Operation 173 'or' 'or_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln71 = select i1 %or_ln71, i3 0, i3 %k" [../PBDTemp/sourced/layers.c:71]   --->   Operation 174 'select' 'select_ln71' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln71_1)   --->   "%p_mid = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %add_ln71, i1 0" [../PBDTemp/sourced/layers.c:71]   --->   Operation 175 'bitconcatenate' 'p_mid' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln71_1 = select i1 %and_ln70, i4 %p_mid, i4 %select_ln70_3" [../PBDTemp/sourced/layers.c:71]   --->   Operation 176 'select' 'select_ln71_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 177 [1/1] (0.98ns)   --->   "%select_ln71_2 = select i1 %and_ln70, i3 %add_ln71, i3 %select_ln70" [../PBDTemp/sourced/layers.c:71]   --->   Operation 177 'select' 'select_ln71_2' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [../PBDTemp/sourced/layers.c:67]   --->   Operation 178 'specloopname' 'specloopname_ln67' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln71, i1 0" [../PBDTemp/sourced/layers.c:71]   --->   Operation 179 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln75_3 = zext i4 %tmp_4" [../PBDTemp/sourced/layers.c:75]   --->   Operation 180 'zext' 'zext_ln75_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 181 [1/1] (1.58ns)   --->   "%br_ln75 = br void" [../PBDTemp/sourced/layers.c:75]   --->   Operation 181 'br' 'br_ln75' <Predicate = true> <Delay = 1.58>

State 16 <SV = 12> <Delay = 2.78>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%indvar_flatten107 = phi i7 0, void %.split11, i7 %add_ln75_1, void %.split16" [../PBDTemp/sourced/layers.c:75]   --->   Operation 182 'phi' 'indvar_flatten107' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%m = phi i3 0, void %.split11, i3 %select_ln75_1, void %.split16" [../PBDTemp/sourced/layers.c:75]   --->   Operation 183 'phi' 'm' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%indvar_flatten36 = phi i5 0, void %.split11, i5 %select_ln76_4, void %.split16" [../PBDTemp/sourced/layers.c:76]   --->   Operation 184 'phi' 'indvar_flatten36' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%c_1 = phi i3 0, void %.split11, i3 %add_ln77, void %.split16" [../PBDTemp/sourced/layers.c:79]   --->   Operation 185 'phi' 'c_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i3 %m" [../PBDTemp/sourced/layers.c:75]   --->   Operation 186 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (1.73ns)   --->   "%empty_47 = add i4 %zext_ln75, i4 %select_ln71_1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 187 'add' 'empty_47' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i4 %empty_47" [../PBDTemp/sourced/layers.c:79]   --->   Operation 188 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 189 [3/3] (1.05ns) (grouped into DSP with root node add_ln79_2)   --->   "%mul_ln79 = mul i8 %zext_ln79, i8 13" [../PBDTemp/sourced/layers.c:79]   --->   Operation 189 'mul' 'mul_ln79' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 190 [1/1] (1.48ns)   --->   "%icmp_ln75 = icmp_eq  i7 %indvar_flatten107, i7 75" [../PBDTemp/sourced/layers.c:75]   --->   Operation 190 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %.split5, void" [../PBDTemp/sourced/layers.c:75]   --->   Operation 191 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 192 [1/1] (1.36ns)   --->   "%icmp_ln76 = icmp_eq  i5 %indvar_flatten36, i5 15" [../PBDTemp/sourced/layers.c:76]   --->   Operation 192 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln75)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln75)   --->   "%xor_ln75 = xor i1 %icmp_ln76, i1 1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 193 'xor' 'xor_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 194 [1/1] (1.13ns)   --->   "%icmp_ln77 = icmp_eq  i3 %c_1, i3 6" [../PBDTemp/sourced/layers.c:77]   --->   Operation 194 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln75)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 195 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln75 = and i1 %icmp_ln77, i1 %xor_ln75" [../PBDTemp/sourced/layers.c:75]   --->   Operation 195 'and' 'and_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 196 [1/1] (1.78ns)   --->   "%add_ln76_2 = add i5 %indvar_flatten36, i5 1" [../PBDTemp/sourced/layers.c:76]   --->   Operation 196 'add' 'add_ln76_2' <Predicate = (!icmp_ln75)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 14.5>
ST_17 : Operation 197 [1/1] (0.00ns)   --->   "%n = phi i3 0, void %.split11, i3 %select_ln76_3, void %.split16" [../PBDTemp/sourced/layers.c:76]   --->   Operation 197 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %m, i2 0" [../PBDTemp/sourced/layers.c:75]   --->   Operation 198 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 199 [2/3] (1.05ns) (grouped into DSP with root node add_ln79_2)   --->   "%mul_ln79 = mul i8 %zext_ln79, i8 13" [../PBDTemp/sourced/layers.c:79]   --->   Operation 199 'mul' 'mul_ln79' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i3 %n" [../PBDTemp/sourced/layers.c:76]   --->   Operation 200 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 201 [1/1] (1.65ns)   --->   "%tmp1 = add i4 %zext_ln75, i4 %zext_ln76" [../PBDTemp/sourced/layers.c:75]   --->   Operation 201 'add' 'tmp1' <Predicate = (!icmp_ln76 & !and_ln75)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i4 %tmp1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 202 'zext' 'tmp1_cast' <Predicate = (!icmp_ln76 & !and_ln75)> <Delay = 0.00>
ST_17 : Operation 203 [1/1] (1.78ns)   --->   "%empty_48 = add i5 %tmp1_cast, i5 %p_shl" [../PBDTemp/sourced/layers.c:75]   --->   Operation 203 'add' 'empty_48' <Predicate = (!icmp_ln76 & !and_ln75)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_48, i3 0" [../PBDTemp/sourced/layers.c:75]   --->   Operation 204 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln76 & !and_ln75)> <Delay = 0.00>
ST_17 : Operation 205 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i8 %p_shl1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 205 'zext' 'p_shl1_cast' <Predicate = (!icmp_ln76 & !and_ln75)> <Delay = 0.00>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_48, i1 0" [../PBDTemp/sourced/layers.c:75]   --->   Operation 206 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln76 & !and_ln75)> <Delay = 0.00>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i6 %p_shl2" [../PBDTemp/sourced/layers.c:75]   --->   Operation 207 'zext' 'p_shl2_cast' <Predicate = (!icmp_ln76 & !and_ln75)> <Delay = 0.00>
ST_17 : Operation 208 [1/1] (1.91ns)   --->   "%empty_49 = sub i9 %p_shl1_cast, i9 %p_shl2_cast" [../PBDTemp/sourced/layers.c:75]   --->   Operation 208 'sub' 'empty_49' <Predicate = (!icmp_ln76 & !and_ln75)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 209 [1/1] (1.73ns)   --->   "%empty_50 = add i4 %zext_ln76, i4 %tmp_4" [../PBDTemp/sourced/layers.c:76]   --->   Operation 209 'add' 'empty_50' <Predicate = (!icmp_ln76 & !and_ln75)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 210 [1/1] (1.65ns)   --->   "%add_ln75 = add i3 %m, i3 1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 210 'add' 'add_ln75' <Predicate = (!icmp_ln75)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 211 [1/1] (0.98ns)   --->   "%select_ln75 = select i1 %icmp_ln76, i3 0, i3 %n" [../PBDTemp/sourced/layers.c:75]   --->   Operation 211 'select' 'select_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i3 %add_ln75" [../PBDTemp/sourced/layers.c:75]   --->   Operation 212 'zext' 'zext_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_17 : Operation 213 [1/1] (0.98ns)   --->   "%select_ln75_1 = select i1 %icmp_ln76, i3 %add_ln75, i3 %m" [../PBDTemp/sourced/layers.c:75]   --->   Operation 213 'select' 'select_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln75_4 = zext i3 %select_ln75_1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 214 'zext' 'zext_ln75_4' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 0.00>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln75_2 = zext i3 %add_ln75" [../PBDTemp/sourced/layers.c:75]   --->   Operation 215 'zext' 'zext_ln75_2' <Predicate = (!icmp_ln75 & icmp_ln76 & !and_ln75)> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %add_ln75, i2 0" [../PBDTemp/sourced/layers.c:75]   --->   Operation 216 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%select_ln75_2 = select i1 %icmp_ln76, i5 %p_shl_mid1, i5 %p_shl" [../PBDTemp/sourced/layers.c:75]   --->   Operation 217 'select' 'select_ln75_2' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 218 [1/1] (1.73ns)   --->   "%p_mid161 = add i4 %zext_ln75_1, i4 %select_ln71_1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 218 'add' 'p_mid161' <Predicate = (!icmp_ln75)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln79_4 = zext i4 %p_mid161" [../PBDTemp/sourced/layers.c:79]   --->   Operation 219 'zext' 'zext_ln79_4' <Predicate = (!icmp_ln75 & icmp_ln76 & !and_ln75)> <Delay = 0.00>
ST_17 : Operation 220 [3/3] (1.05ns) (grouped into DSP with root node add_ln79_3)   --->   "%mul_ln79_1 = mul i8 %zext_ln79_4, i8 13" [../PBDTemp/sourced/layers.c:79]   --->   Operation 220 'mul' 'mul_ln79_1' <Predicate = (!icmp_ln75 & icmp_ln76 & !and_ln75)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 221 [1/1] (1.02ns)   --->   "%select_ln75_3 = select i1 %icmp_ln76, i4 %p_mid161, i4 %empty_47" [../PBDTemp/sourced/layers.c:75]   --->   Operation 221 'select' 'select_ln75_3' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 222 [1/1] (1.78ns)   --->   "%p_mid169 = add i5 %zext_ln75_2, i5 %p_shl_mid1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 222 'add' 'p_mid169' <Predicate = (!icmp_ln75 & icmp_ln76 & !and_ln75)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 223 [1/1] (0.00ns)   --->   "%p_shl1_mid = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %p_mid169, i3 0" [../PBDTemp/sourced/layers.c:75]   --->   Operation 223 'bitconcatenate' 'p_shl1_mid' <Predicate = (!icmp_ln75 & icmp_ln76 & !and_ln75)> <Delay = 0.00>
ST_17 : Operation 224 [1/1] (0.00ns)   --->   "%p_shl1_cast_mid177 = zext i8 %p_shl1_mid" [../PBDTemp/sourced/layers.c:75]   --->   Operation 224 'zext' 'p_shl1_cast_mid177' <Predicate = (!icmp_ln75 & icmp_ln76 & !and_ln75)> <Delay = 0.00>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%p_shl2_mid = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %p_mid169, i1 0" [../PBDTemp/sourced/layers.c:75]   --->   Operation 225 'bitconcatenate' 'p_shl2_mid' <Predicate = (!icmp_ln75 & icmp_ln76 & !and_ln75)> <Delay = 0.00>
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "%p_shl2_cast_mid181 = zext i6 %p_shl2_mid" [../PBDTemp/sourced/layers.c:75]   --->   Operation 226 'zext' 'p_shl2_cast_mid181' <Predicate = (!icmp_ln75 & icmp_ln76 & !and_ln75)> <Delay = 0.00>
ST_17 : Operation 227 [1/1] (1.91ns)   --->   "%p_mid183 = sub i9 %p_shl1_cast_mid177, i9 %p_shl2_cast_mid181" [../PBDTemp/sourced/layers.c:75]   --->   Operation 227 'sub' 'p_mid183' <Predicate = (!icmp_ln75 & icmp_ln76 & !and_ln75)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node add_ln76_1)   --->   "%select_ln75_4 = select i1 %icmp_ln76, i9 %p_mid183, i9 %empty_49" [../PBDTemp/sourced/layers.c:75]   --->   Operation 228 'select' 'select_ln75_4' <Predicate = (!icmp_ln75 & !and_ln75)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 229 [1/1] (1.65ns)   --->   "%add_ln76 = add i3 %select_ln75, i3 1" [../PBDTemp/sourced/layers.c:76]   --->   Operation 229 'add' 'add_ln76' <Predicate = (!icmp_ln75)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node select_ln76)   --->   "%or_ln76 = or i1 %and_ln75, i1 %icmp_ln76" [../PBDTemp/sourced/layers.c:76]   --->   Operation 230 'or' 'or_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 231 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln76 = select i1 %or_ln76, i3 0, i3 %c_1" [../PBDTemp/sourced/layers.c:76]   --->   Operation 231 'select' 'select_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i3 %add_ln76" [../PBDTemp/sourced/layers.c:76]   --->   Operation 232 'zext' 'zext_ln76_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_17 : Operation 233 [1/1] (1.65ns)   --->   "%tmp1_mid1 = add i4 %zext_ln75_4, i4 %zext_ln76_1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 233 'add' 'tmp1_mid1' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%tmp1_cast_mid1 = zext i4 %tmp1_mid1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 234 'zext' 'tmp1_cast_mid1' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 0.00>
ST_17 : Operation 235 [1/1] (1.78ns) (out node of the LUT)   --->   "%p_mid1 = add i5 %tmp1_cast_mid1, i5 %select_ln75_2" [../PBDTemp/sourced/layers.c:75]   --->   Operation 235 'add' 'p_mid1' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 236 [1/1] (0.00ns)   --->   "%p_shl1_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %p_mid1, i3 0" [../PBDTemp/sourced/layers.c:75]   --->   Operation 236 'bitconcatenate' 'p_shl1_mid1' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 0.00>
ST_17 : Operation 237 [1/1] (0.00ns)   --->   "%p_shl1_cast_mid1 = zext i8 %p_shl1_mid1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 237 'zext' 'p_shl1_cast_mid1' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 0.00>
ST_17 : Operation 238 [1/1] (0.00ns)   --->   "%p_shl2_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %p_mid1, i1 0" [../PBDTemp/sourced/layers.c:75]   --->   Operation 238 'bitconcatenate' 'p_shl2_mid1' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 0.00>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%p_shl2_cast_mid1 = zext i6 %p_shl2_mid1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 239 'zext' 'p_shl2_cast_mid1' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 0.00>
ST_17 : Operation 240 [1/1] (1.91ns)   --->   "%p_mid130 = sub i9 %p_shl1_cast_mid1, i9 %p_shl2_cast_mid1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 240 'sub' 'p_mid130' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node add_ln76_1)   --->   "%select_ln76_1 = select i1 %and_ln75, i9 %p_mid130, i9 %select_ln75_4" [../PBDTemp/sourced/layers.c:76]   --->   Operation 241 'select' 'select_ln76_1' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node add_ln76_1)   --->   "%sext_ln76 = sext i9 %select_ln76_1" [../PBDTemp/sourced/layers.c:76]   --->   Operation 242 'sext' 'sext_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_17 : Operation 243 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln76_1 = add i13 %sext_ln76, i13 %or_ln70" [../PBDTemp/sourced/layers.c:76]   --->   Operation 243 'add' 'add_ln76_1' <Predicate = (!icmp_ln75)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 244 [1/1] (1.73ns)   --->   "%p_mid134 = add i4 %zext_ln76_1, i4 %tmp_4" [../PBDTemp/sourced/layers.c:76]   --->   Operation 244 'add' 'p_mid134' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 245 [1/1] (0.00ns)   --->   "%c_1_cast6 = zext i3 %select_ln76" [../PBDTemp/sourced/layers.c:76]   --->   Operation 245 'zext' 'c_1_cast6' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_17 : Operation 246 [1/1] (1.67ns)   --->   "%add_ln79 = add i13 %c_1_cast6, i13 %add_ln76_1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 246 'add' 'add_ln79' <Predicate = (!icmp_ln75)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i13 %add_ln79" [../PBDTemp/sourced/layers.c:79]   --->   Operation 247 'zext' 'zext_ln79_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_17 : Operation 248 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_1 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln79_1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 248 'getelementptr' 'Layer2_Weights_CPU_addr_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_17 : Operation 249 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load = load i13 %Layer2_Weights_CPU_addr_1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 249 'load' 'Layer2_Weights_CPU_load' <Predicate = (!icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_17 : Operation 250 [1/1] (0.00ns)   --->   "%or_ln77 = or i3 %select_ln76, i3 1" [../PBDTemp/sourced/layers.c:77]   --->   Operation 250 'or' 'or_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_17 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i3 %or_ln77" [../PBDTemp/sourced/layers.c:66]   --->   Operation 251 'zext' 'zext_ln66' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_17 : Operation 252 [1/1] (1.67ns)   --->   "%add_ln79_1 = add i13 %zext_ln66, i13 %add_ln76_1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 252 'add' 'add_ln79_1' <Predicate = (!icmp_ln75)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 253 [1/1] (1.13ns)   --->   "%icmp_ln79 = icmp_eq  i3 %or_ln77, i3 1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 253 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln75)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 254 [1/1] (1.13ns)   --->   "%icmp_ln79_1 = icmp_eq  i3 %or_ln77, i3 3" [../PBDTemp/sourced/layers.c:79]   --->   Operation 254 'icmp' 'icmp_ln79_1' <Predicate = (!icmp_ln75)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 14> <Delay = 3.25>
ST_18 : Operation 255 [1/3] (0.00ns) (grouped into DSP with root node add_ln79_2)   --->   "%mul_ln79 = mul i8 %zext_ln79, i8 13" [../PBDTemp/sourced/layers.c:79]   --->   Operation 255 'mul' 'mul_ln79' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln79_3 = zext i4 %empty_50" [../PBDTemp/sourced/layers.c:79]   --->   Operation 256 'zext' 'zext_ln79_3' <Predicate = (!icmp_ln76 & !and_ln75)> <Delay = 0.00>
ST_18 : Operation 257 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln79_2 = add i8 %mul_ln79, i8 %zext_ln79_3" [../PBDTemp/sourced/layers.c:79]   --->   Operation 257 'add' 'add_ln79_2' <Predicate = (!icmp_ln76 & !and_ln75)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 258 [2/3] (1.05ns) (grouped into DSP with root node add_ln79_3)   --->   "%mul_ln79_1 = mul i8 %zext_ln79_4, i8 13" [../PBDTemp/sourced/layers.c:79]   --->   Operation 258 'mul' 'mul_ln79_1' <Predicate = (!icmp_ln75 & icmp_ln76 & !and_ln75)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln79_5 = zext i4 %select_ln75_3" [../PBDTemp/sourced/layers.c:79]   --->   Operation 259 'zext' 'zext_ln79_5' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 0.00>
ST_18 : Operation 260 [3/3] (1.05ns) (grouped into DSP with root node add_ln79_4)   --->   "%mul_ln79_2 = mul i8 %zext_ln79_5, i8 13" [../PBDTemp/sourced/layers.c:79]   --->   Operation 260 'mul' 'mul_ln79_2' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 261 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load = load i13 %Layer2_Weights_CPU_addr_1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 261 'load' 'Layer2_Weights_CPU_load' <Predicate = (!icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>
ST_18 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i13 %add_ln79_1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 262 'zext' 'zext_ln79_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_18 : Operation 263 [1/1] (0.00ns)   --->   "%Layer2_Weights_CPU_addr_2 = getelementptr i32 %Layer2_Weights_CPU, i64 0, i64 %zext_ln79_2" [../PBDTemp/sourced/layers.c:79]   --->   Operation 263 'getelementptr' 'Layer2_Weights_CPU_addr_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_18 : Operation 264 [2/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_1 = load i13 %Layer2_Weights_CPU_addr_2" [../PBDTemp/sourced/layers.c:79]   --->   Operation 264 'load' 'Layer2_Weights_CPU_load_1' <Predicate = (!icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>

State 19 <SV = 15> <Delay = 3.25>
ST_19 : Operation 265 [1/1] (0.00ns)   --->   "%somme_1 = phi i32 %Layer2_Weights_CPU_load_2, void %.split11, i32 %somme, void %.split16"   --->   Operation 265 'phi' 'somme_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 266 [1/1] (1.87ns)   --->   "%add_ln75_1 = add i7 %indvar_flatten107, i7 1" [../PBDTemp/sourced/layers.c:75]   --->   Operation 266 'add' 'add_ln75_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 267 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln79_2 = add i8 %mul_ln79, i8 %zext_ln79_3" [../PBDTemp/sourced/layers.c:79]   --->   Operation 267 'add' 'add_ln79_2' <Predicate = (!icmp_ln76 & !and_ln75)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 268 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 268 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 269 [1/3] (0.00ns) (grouped into DSP with root node add_ln79_3)   --->   "%mul_ln79_1 = mul i8 %zext_ln79_4, i8 13" [../PBDTemp/sourced/layers.c:79]   --->   Operation 269 'mul' 'mul_ln79_1' <Predicate = (!icmp_ln75 & icmp_ln76 & !and_ln75)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 270 [2/3] (1.05ns) (grouped into DSP with root node add_ln79_4)   --->   "%mul_ln79_2 = mul i8 %zext_ln79_5, i8 13" [../PBDTemp/sourced/layers.c:79]   --->   Operation 270 'mul' 'mul_ln79_2' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 271 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln79_3 = add i8 %mul_ln79_1, i8 %zext_ln75_3" [../PBDTemp/sourced/layers.c:79]   --->   Operation 271 'add' 'add_ln79_3' <Predicate = (!icmp_ln75 & icmp_ln76 & !and_ln75)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 272 [1/2] (3.25ns)   --->   "%Layer2_Weights_CPU_load_1 = load i13 %Layer2_Weights_CPU_addr_2" [../PBDTemp/sourced/layers.c:79]   --->   Operation 272 'load' 'Layer2_Weights_CPU_load_1' <Predicate = (!icmp_ln75)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7800> <ROM>

State 20 <SV = 16> <Delay = 2.10>
ST_20 : Operation 273 [1/3] (0.00ns) (grouped into DSP with root node add_ln79_4)   --->   "%mul_ln79_2 = mul i8 %zext_ln79_5, i8 13" [../PBDTemp/sourced/layers.c:79]   --->   Operation 273 'mul' 'mul_ln79_2' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 274 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln79_3 = add i8 %mul_ln79_1, i8 %zext_ln75_3" [../PBDTemp/sourced/layers.c:79]   --->   Operation 274 'add' 'add_ln79_3' <Predicate = (!icmp_ln75 & icmp_ln76 & !and_ln75)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln79_6 = zext i4 %p_mid134" [../PBDTemp/sourced/layers.c:79]   --->   Operation 275 'zext' 'zext_ln79_6' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 0.00>
ST_20 : Operation 276 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln79_4 = add i8 %mul_ln79_2, i8 %zext_ln79_6" [../PBDTemp/sourced/layers.c:79]   --->   Operation 276 'add' 'add_ln79_4' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 17> <Delay = 6.60>
ST_21 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node select_ln76_2)   --->   "%select_ln75_5 = select i1 %icmp_ln76, i8 %add_ln79_3, i8 %add_ln79_2" [../PBDTemp/sourced/layers.c:75]   --->   Operation 277 'select' 'select_ln75_5' <Predicate = (!icmp_ln75 & !and_ln75)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 278 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln79_4 = add i8 %mul_ln79_2, i8 %zext_ln79_6" [../PBDTemp/sourced/layers.c:79]   --->   Operation 278 'add' 'add_ln79_4' <Predicate = (!icmp_ln75 & and_ln75)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 279 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln76_2 = select i1 %and_ln75, i8 %add_ln79_4, i8 %select_ln75_5" [../PBDTemp/sourced/layers.c:76]   --->   Operation 279 'select' 'select_ln76_2' <Predicate = (!icmp_ln75)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln79_7 = zext i8 %select_ln76_2" [../PBDTemp/sourced/layers.c:79]   --->   Operation 280 'zext' 'zext_ln79_7' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_21 : Operation 281 [1/1] (0.00ns)   --->   "%l2_buf_4_addr_1 = getelementptr i32 %l2_buf_4, i64 0, i64 %zext_ln79_7" [../PBDTemp/sourced/layers.c:79]   --->   Operation 281 'getelementptr' 'l2_buf_4_addr_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_21 : Operation 282 [2/2] (3.25ns)   --->   "%l2_buf_4_load = load i8 %l2_buf_4_addr_1" [../PBDTemp/sourced/layers.c:76]   --->   Operation 282 'load' 'l2_buf_4_load' <Predicate = (!icmp_ln75)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_21 : Operation 283 [1/1] (0.00ns)   --->   "%l2_buf_5_addr_1 = getelementptr i32 %l2_buf_5, i64 0, i64 %zext_ln79_7" [../PBDTemp/sourced/layers.c:79]   --->   Operation 283 'getelementptr' 'l2_buf_5_addr_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !icmp_ln79_1)> <Delay = 0.00>
ST_21 : Operation 284 [2/2] (3.25ns)   --->   "%l2_buf_5_load = load i8 %l2_buf_5_addr_1" [../PBDTemp/sourced/layers.c:76]   --->   Operation 284 'load' 'l2_buf_5_load' <Predicate = (!icmp_ln75 & !icmp_ln79 & !icmp_ln79_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_21 : Operation 285 [1/1] (0.00ns)   --->   "%l2_buf_1_addr_1 = getelementptr i32 %l2_buf_1, i64 0, i64 %zext_ln79_7" [../PBDTemp/sourced/layers.c:79]   --->   Operation 285 'getelementptr' 'l2_buf_1_addr_1' <Predicate = (!icmp_ln75 & icmp_ln79 & !icmp_ln79_1)> <Delay = 0.00>
ST_21 : Operation 286 [2/2] (3.25ns)   --->   "%l2_buf_1_load = load i8 %l2_buf_1_addr_1" [../PBDTemp/sourced/layers.c:76]   --->   Operation 286 'load' 'l2_buf_1_load' <Predicate = (!icmp_ln75 & icmp_ln79 & !icmp_ln79_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_21 : Operation 287 [1/1] (0.00ns)   --->   "%l2_buf_3_addr_1 = getelementptr i32 %l2_buf_3, i64 0, i64 %zext_ln79_7" [../PBDTemp/sourced/layers.c:79]   --->   Operation 287 'getelementptr' 'l2_buf_3_addr_1' <Predicate = (!icmp_ln75 & icmp_ln79_1)> <Delay = 0.00>
ST_21 : Operation 288 [2/2] (3.25ns)   --->   "%l2_buf_3_load = load i8 %l2_buf_3_addr_1" [../PBDTemp/sourced/layers.c:76]   --->   Operation 288 'load' 'l2_buf_3_load' <Predicate = (!icmp_ln75 & icmp_ln79_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_21 : Operation 289 [1/1] (0.00ns)   --->   "%l2_buf_0_addr_1 = getelementptr i32 %l2_buf_0, i64 0, i64 %zext_ln79_7" [../PBDTemp/sourced/layers.c:79]   --->   Operation 289 'getelementptr' 'l2_buf_0_addr_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_21 : Operation 290 [2/2] (3.25ns)   --->   "%l2_buf_0_load = load i8 %l2_buf_0_addr_1" [../PBDTemp/sourced/layers.c:76]   --->   Operation 290 'load' 'l2_buf_0_load' <Predicate = (!icmp_ln75)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_21 : Operation 291 [1/1] (0.00ns)   --->   "%l2_buf_2_addr_1 = getelementptr i32 %l2_buf_2, i64 0, i64 %zext_ln79_7" [../PBDTemp/sourced/layers.c:79]   --->   Operation 291 'getelementptr' 'l2_buf_2_addr_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_21 : Operation 292 [2/2] (3.25ns)   --->   "%l2_buf_2_load = load i8 %l2_buf_2_addr_1" [../PBDTemp/sourced/layers.c:76]   --->   Operation 292 'load' 'l2_buf_2_load' <Predicate = (!icmp_ln75)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>

State 22 <SV = 18> <Delay = 3.95>
ST_22 : Operation 293 [1/2] (3.25ns)   --->   "%l2_buf_4_load = load i8 %l2_buf_4_addr_1" [../PBDTemp/sourced/layers.c:76]   --->   Operation 293 'load' 'l2_buf_4_load' <Predicate = (!icmp_ln75)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_22 : Operation 294 [1/2] (3.25ns)   --->   "%l2_buf_5_load = load i8 %l2_buf_5_addr_1" [../PBDTemp/sourced/layers.c:76]   --->   Operation 294 'load' 'l2_buf_5_load' <Predicate = (!icmp_ln75 & !icmp_ln79 & !icmp_ln79_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_22 : Operation 295 [1/2] (3.25ns)   --->   "%l2_buf_1_load = load i8 %l2_buf_1_addr_1" [../PBDTemp/sourced/layers.c:76]   --->   Operation 295 'load' 'l2_buf_1_load' <Predicate = (!icmp_ln75 & icmp_ln79 & !icmp_ln79_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_22 : Operation 296 [1/2] (3.25ns)   --->   "%l2_buf_3_load = load i8 %l2_buf_3_addr_1" [../PBDTemp/sourced/layers.c:76]   --->   Operation 296 'load' 'l2_buf_3_load' <Predicate = (!icmp_ln75 & icmp_ln79_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_22 : Operation 297 [1/2] (3.25ns)   --->   "%l2_buf_0_load = load i8 %l2_buf_0_addr_1" [../PBDTemp/sourced/layers.c:76]   --->   Operation 297 'load' 'l2_buf_0_load' <Predicate = (!icmp_ln75)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_22 : Operation 298 [1/2] (3.25ns)   --->   "%l2_buf_2_load = load i8 %l2_buf_2_addr_1" [../PBDTemp/sourced/layers.c:76]   --->   Operation 298 'load' 'l2_buf_2_load' <Predicate = (!icmp_ln75)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_22 : Operation 299 [1/1] (1.70ns)   --->   "%switch_ln79 = switch i3 %select_ln76, void %branch10, i3 0, void %.split16, i3 2, void %branch8" [../PBDTemp/sourced/layers.c:79]   --->   Operation 299 'switch' 'switch_ln79' <Predicate = (!icmp_ln75)> <Delay = 1.70>
ST_22 : Operation 300 [1/1] (1.70ns)   --->   "%br_ln79 = br void %.split16" [../PBDTemp/sourced/layers.c:79]   --->   Operation 300 'br' 'br_ln79' <Predicate = (!icmp_ln75 & select_ln76 == 2)> <Delay = 1.70>
ST_22 : Operation 301 [1/1] (1.70ns)   --->   "%br_ln79 = br void %.split16" [../PBDTemp/sourced/layers.c:79]   --->   Operation 301 'br' 'br_ln79' <Predicate = (!icmp_ln75 & select_ln76 != 0 & select_ln76 != 2)> <Delay = 1.70>
ST_22 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln79_1)   --->   "%select_ln79 = select i1 %icmp_ln79, i32 %l2_buf_1_load, i32 %l2_buf_5_load" [../PBDTemp/sourced/layers.c:79]   --->   Operation 302 'select' 'select_ln79' <Predicate = (!icmp_ln75 & !icmp_ln79_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 303 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln79_1 = select i1 %icmp_ln79_1, i32 %l2_buf_3_load, i32 %select_ln79" [../PBDTemp/sourced/layers.c:79]   --->   Operation 303 'select' 'select_ln79_1' <Predicate = (!icmp_ln75)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 19> <Delay = 12.3>
ST_23 : Operation 304 [1/1] (0.00ns)   --->   "%phi_ln79 = phi i32 %l2_buf_2_load, void %branch8, i32 %l2_buf_4_load, void %branch10, i32 %l2_buf_0_load, void %.split5" [../PBDTemp/sourced/layers.c:79]   --->   Operation 304 'phi' 'phi_ln79' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_23 : Operation 305 [2/2] (12.3ns)   --->   "%mul1 = fmul i32 %Layer2_Weights_CPU_load, i32 %phi_ln79" [../PBDTemp/sourced/layers.c:79]   --->   Operation 305 'fmul' 'mul1' <Predicate = (!icmp_ln75)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 306 [2/2] (12.3ns)   --->   "%mul43_1 = fmul i32 %Layer2_Weights_CPU_load_1, i32 %select_ln79_1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 306 'fmul' 'mul43_1' <Predicate = (!icmp_ln75)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 307 [1/1] (1.65ns)   --->   "%add_ln77 = add i3 %select_ln76, i3 2" [../PBDTemp/sourced/layers.c:77]   --->   Operation 307 'add' 'add_ln77' <Predicate = (!icmp_ln75)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 308 [1/1] (1.21ns)   --->   "%select_ln76_4 = select i1 %icmp_ln76, i5 1, i5 %add_ln76_2" [../PBDTemp/sourced/layers.c:76]   --->   Operation 308 'select' 'select_ln76_4' <Predicate = (!icmp_ln75)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 20> <Delay = 12.3>
ST_24 : Operation 309 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_75_6_LOOP5_VITIS_LOOP_77_7_str"   --->   Operation 309 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_24 : Operation 310 [1/1] (0.00ns)   --->   "%empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 75, i64 75, i64 75"   --->   Operation 310 'speclooptripcount' 'empty_51' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_24 : Operation 311 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 311 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_24 : Operation 312 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP5_VITIS_LOOP_77_7_str"   --->   Operation 312 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_24 : Operation 313 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 313 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_24 : Operation 314 [1/1] (0.98ns)   --->   "%select_ln76_3 = select i1 %and_ln75, i3 %add_ln76, i3 %select_ln75" [../PBDTemp/sourced/layers.c:76]   --->   Operation 314 'select' 'select_ln76_3' <Predicate = (!icmp_ln75)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 315 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../PBDTemp/sourced/layers.c:66]   --->   Operation 315 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_24 : Operation 316 [1/2] (12.3ns)   --->   "%mul1 = fmul i32 %Layer2_Weights_CPU_load, i32 %phi_ln79" [../PBDTemp/sourced/layers.c:79]   --->   Operation 316 'fmul' 'mul1' <Predicate = (!icmp_ln75)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 317 [1/2] (12.3ns)   --->   "%mul43_1 = fmul i32 %Layer2_Weights_CPU_load_1, i32 %select_ln79_1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 317 'fmul' 'mul43_1' <Predicate = (!icmp_ln75)> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 21> <Delay = 10.5>
ST_25 : Operation 318 [4/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_1, i32 %mul1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 318 'fadd' 'somme_2' <Predicate = (!icmp_ln75)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 22> <Delay = 10.5>
ST_26 : Operation 319 [3/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_1, i32 %mul1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 319 'fadd' 'somme_2' <Predicate = (!icmp_ln75)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 23> <Delay = 10.5>
ST_27 : Operation 320 [2/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_1, i32 %mul1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 320 'fadd' 'somme_2' <Predicate = (!icmp_ln75)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 24> <Delay = 10.5>
ST_28 : Operation 321 [1/4] (10.5ns)   --->   "%somme_2 = fadd i32 %somme_1, i32 %mul1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 321 'fadd' 'somme_2' <Predicate = (!icmp_ln75)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 25> <Delay = 10.5>
ST_29 : Operation 322 [4/4] (10.5ns)   --->   "%somme = fadd i32 %somme_2, i32 %mul43_1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 322 'fadd' 'somme' <Predicate = (!icmp_ln75)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 26> <Delay = 10.5>
ST_30 : Operation 323 [3/4] (10.5ns)   --->   "%somme = fadd i32 %somme_2, i32 %mul43_1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 323 'fadd' 'somme' <Predicate = (!icmp_ln75)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 27> <Delay = 10.5>
ST_31 : Operation 324 [2/4] (10.5ns)   --->   "%somme = fadd i32 %somme_2, i32 %mul43_1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 324 'fadd' 'somme' <Predicate = (!icmp_ln75)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 28> <Delay = 10.5>
ST_32 : Operation 325 [1/4] (10.5ns)   --->   "%somme = fadd i32 %somme_2, i32 %mul43_1" [../PBDTemp/sourced/layers.c:79]   --->   Operation 325 'fadd' 'somme' <Predicate = (!icmp_ln75)> <Delay = 10.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 326 'br' 'br_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 33 <SV = 16> <Delay = 4.43>
ST_33 : Operation 327 [2/2] (4.43ns)   --->   "%conv = fpext i32 %somme_1" [../PBDTemp/sourced/layers.c:82]   --->   Operation 327 'fpext' 'conv' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 328 [1/1] (1.65ns)   --->   "%add_ln72 = add i3 %select_ln71, i3 1" [../PBDTemp/sourced/layers.c:72]   --->   Operation 328 'add' 'add_ln72' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 329 [1/1] (1.82ns)   --->   "%add_ln71_1 = add i6 %indvar_flatten118, i6 1" [../PBDTemp/sourced/layers.c:71]   --->   Operation 329 'add' 'add_ln71_1' <Predicate = (!icmp_ln71)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 330 [1/1] (1.18ns)   --->   "%select_ln71_3 = select i1 %icmp_ln71, i6 1, i6 %add_ln71_1" [../PBDTemp/sourced/layers.c:71]   --->   Operation 330 'select' 'select_ln71_3' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 34 <SV = 17> <Delay = 4.43>
ST_34 : Operation 331 [1/2] (4.43ns)   --->   "%conv = fpext i32 %somme_1" [../PBDTemp/sourced/layers.c:82]   --->   Operation 331 'fpext' 'conv' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 18> <Delay = 13.9>
ST_35 : Operation 332 [4/4] (13.9ns)   --->   "%x_assign = dmul i64 %conv, i64 0.666667" [../PBDTemp/sourced/layers.c:82]   --->   Operation 332 'dmul' 'x_assign' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 19> <Delay = 13.9>
ST_36 : Operation 333 [3/4] (13.9ns)   --->   "%x_assign = dmul i64 %conv, i64 0.666667" [../PBDTemp/sourced/layers.c:82]   --->   Operation 333 'dmul' 'x_assign' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 20> <Delay = 13.9>
ST_37 : Operation 334 [2/4] (13.9ns)   --->   "%x_assign = dmul i64 %conv, i64 0.666667" [../PBDTemp/sourced/layers.c:82]   --->   Operation 334 'dmul' 'x_assign' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 21> <Delay = 13.9>
ST_38 : Operation 335 [1/4] (13.9ns)   --->   "%x_assign = dmul i64 %conv, i64 0.666667" [../PBDTemp/sourced/layers.c:82]   --->   Operation 335 'dmul' 'x_assign' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 22> <Delay = 8.23>
ST_39 : Operation 336 [2/2] (8.23ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 336 'call' 'tmp' <Predicate = true> <Delay = 8.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 23> <Delay = 11.6>
ST_40 : Operation 337 [1/2] (11.6ns)   --->   "%tmp = call i64 @generic_tanh<double>, i64 %x_assign, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/tanhdouble.cpp:7]   --->   Operation 337 'call' 'tmp' <Predicate = true> <Delay = 11.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 24> <Delay = 13.9>
ST_41 : Operation 338 [4/4] (13.9ns)   --->   "%mul = dmul i64 %tmp, i64 1.7159" [../PBDTemp/sourced/layers.c:82]   --->   Operation 338 'dmul' 'mul' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 25> <Delay = 13.9>
ST_42 : Operation 339 [3/4] (13.9ns)   --->   "%mul = dmul i64 %tmp, i64 1.7159" [../PBDTemp/sourced/layers.c:82]   --->   Operation 339 'dmul' 'mul' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 26> <Delay = 13.9>
ST_43 : Operation 340 [2/4] (13.9ns)   --->   "%mul = dmul i64 %tmp, i64 1.7159" [../PBDTemp/sourced/layers.c:82]   --->   Operation 340 'dmul' 'mul' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 27> <Delay = 13.9>
ST_44 : Operation 341 [1/4] (13.9ns)   --->   "%mul = dmul i64 %tmp, i64 1.7159" [../PBDTemp/sourced/layers.c:82]   --->   Operation 341 'dmul' 'mul' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 28> <Delay = 5.20>
ST_45 : Operation 342 [2/2] (5.20ns)   --->   "%conv1 = fptrunc i64 %mul" [../PBDTemp/sourced/layers.c:82]   --->   Operation 342 'fptrunc' 'conv1' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 29> <Delay = 5.20>
ST_46 : Operation 343 [1/2] (5.20ns)   --->   "%conv1 = fptrunc i64 %mul" [../PBDTemp/sourced/layers.c:82]   --->   Operation 343 'fptrunc' 'conv1' <Predicate = true> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 30> <Delay = 14.6>
ST_47 : Operation 344 [1/1] (0.00ns)   --->   "%bitcast_ln82 = bitcast i32 %conv1" [../PBDTemp/sourced/layers.c:82]   --->   Operation 344 'bitcast' 'bitcast_ln82' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 345 [1/1] (14.6ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %bitcast_ln82, i4 15" [../PBDTemp/sourced/layers.c:82]   --->   Operation 345 'write' 'write_ln82' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 346 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 48 <SV = 11> <Delay = 14.6>
ST_48 : Operation 347 [5/5] (14.6ns)   --->   "%empty_53 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [../PBDTemp/sourced/layers.c:85]   --->   Operation 347 'writeresp' 'empty_53' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 12> <Delay = 14.6>
ST_49 : Operation 348 [4/5] (14.6ns)   --->   "%empty_53 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [../PBDTemp/sourced/layers.c:85]   --->   Operation 348 'writeresp' 'empty_53' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 13> <Delay = 14.6>
ST_50 : Operation 349 [3/5] (14.6ns)   --->   "%empty_53 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [../PBDTemp/sourced/layers.c:85]   --->   Operation 349 'writeresp' 'empty_53' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 14> <Delay = 14.6>
ST_51 : Operation 350 [2/5] (14.6ns)   --->   "%empty_53 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [../PBDTemp/sourced/layers.c:85]   --->   Operation 350 'writeresp' 'empty_53' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 15> <Delay = 14.6>
ST_52 : Operation 351 [1/5] (14.6ns)   --->   "%empty_53 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [../PBDTemp/sourced/layers.c:85]   --->   Operation 351 'writeresp' 'empty_53' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 352 [1/1] (0.00ns)   --->   "%ret_ln85 = ret" [../PBDTemp/sourced/layers.c:85]   --->   Operation 352 'ret' 'ret_ln85' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ Layer2_Neurons_CPU]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Layer3_Neurons_CPU]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Layer2_Weights_CPU]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Layer3_Neurons_CPU_read   (read             ) [ 00111111111111000000000000000000000000000000000000000]
Layer2_Neurons_CPU_read   (read             ) [ 00000000000000000000000000000000000000000000000000000]
l2_buf_0                  (alloca           ) [ 00111111111111111111111111111111111111111111111100000]
l2_buf_1                  (alloca           ) [ 00111111111111111111111111111111111111111111111100000]
l2_buf_2                  (alloca           ) [ 00111111111111111111111111111111111111111111111100000]
l2_buf_3                  (alloca           ) [ 00111111111111111111111111111111111111111111111100000]
l2_buf_4                  (alloca           ) [ 00111111111111111111111111111111111111111111111100000]
l2_buf_5                  (alloca           ) [ 00111111111111111111111111111111111111111111111100000]
trunc_ln                  (partselect       ) [ 00000000000000000000000000000000000000000000000000000]
sext_ln56                 (sext             ) [ 00000000000000000000000000000000000000000000000000000]
gmem_addr                 (getelementptr    ) [ 00111111111110000000000000000000000000000000000000000]
spectopmodule_ln0         (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000000000000000000000000000000]
specresourcelimit_ln52    (specresourcelimit) [ 00000000000000000000000000000000000000000000000000000]
specresourcelimit_ln53    (specresourcelimit) [ 00000000000000000000000000000000000000000000000000000]
empty                     (readreq          ) [ 00000000000000000000000000000000000000000000000000000]
br_ln56                   (br               ) [ 00000000111110000000000000000000000000000000000000000]
indvar_flatten13          (phi              ) [ 00000000011110000000000000000000000000000000000000000]
c                         (phi              ) [ 00000000011110000000000000000000000000000000000000000]
indvar_flatten            (phi              ) [ 00000000011110000000000000000000000000000000000000000]
y                         (phi              ) [ 00000000011110000000000000000000000000000000000000000]
x                         (phi              ) [ 00000000011110000000000000000000000000000000000000000]
add_ln56_1                (add              ) [ 00000000111110000000000000000000000000000000000000000]
icmp_ln56                 (icmp             ) [ 00000000011110000000000000000000000000000000000000000]
br_ln56                   (br               ) [ 00000000000000000000000000000000000000000000000000000]
add_ln56                  (add              ) [ 00000000000000000000000000000000000000000000000000000]
icmp_ln57                 (icmp             ) [ 00000000000000000000000000000000000000000000000000000]
select_ln56               (select           ) [ 00000000000000000000000000000000000000000000000000000]
xor_ln56                  (xor              ) [ 00000000000000000000000000000000000000000000000000000]
icmp_ln58                 (icmp             ) [ 00000000000000000000000000000000000000000000000000000]
and_ln56                  (and              ) [ 00000000000000000000000000000000000000000000000000000]
select_ln56_1             (select           ) [ 00000000111110000000000000000000000000000000000000000]
add_ln57                  (add              ) [ 00000000000000000000000000000000000000000000000000000]
or_ln57                   (or               ) [ 00000000000000000000000000000000000000000000000000000]
select_ln57               (select           ) [ 00000000011100000000000000000000000000000000000000000]
select_ln57_1             (select           ) [ 00000000111110000000000000000000000000000000000000000]
zext_ln60                 (zext             ) [ 00000000011100000000000000000000000000000000000000000]
switch_ln60               (switch           ) [ 00000000000000000000000000000000000000000000000000000]
add_ln58                  (add              ) [ 00000000111110000000000000000000000000000000000000000]
add_ln57_1                (add              ) [ 00000000000000000000000000000000000000000000000000000]
select_ln57_2             (select           ) [ 00000000111110000000000000000000000000000000000000000]
br_ln0                    (br               ) [ 00000000111110000000000000000000000000000000000000000]
mul_ln60                  (mul              ) [ 00000000010010000000000000000000000000000000000000000]
zext_ln60_1               (zext             ) [ 00000000010010000000000000000000000000000000000000000]
gmem_addr_read            (read             ) [ 00000000010010000000000000000000000000000000000000000]
specloopname_ln0          (specloopname     ) [ 00000000000000000000000000000000000000000000000000000]
empty_45                  (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000]
specloopname_ln0          (specloopname     ) [ 00000000000000000000000000000000000000000000000000000]
add_ln60                  (add              ) [ 00000000000000000000000000000000000000000000000000000]
zext_ln60_2               (zext             ) [ 00000000000000000000000000000000000000000000000000000]
l2_buf_0_addr             (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000]
l2_buf_1_addr             (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000]
l2_buf_2_addr             (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000]
l2_buf_3_addr             (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000]
l2_buf_4_addr             (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000]
l2_buf_5_addr             (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000]
specpipeline_ln58         (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000]
specloopname_ln58         (specloopname     ) [ 00000000000000000000000000000000000000000000000000000]
bitcast_ln61              (bitcast          ) [ 00000000000000000000000000000000000000000000000000000]
store_ln60                (store            ) [ 00000000000000000000000000000000000000000000000000000]
br_ln60                   (br               ) [ 00000000000000000000000000000000000000000000000000000]
store_ln60                (store            ) [ 00000000000000000000000000000000000000000000000000000]
br_ln60                   (br               ) [ 00000000000000000000000000000000000000000000000000000]
store_ln60                (store            ) [ 00000000000000000000000000000000000000000000000000000]
br_ln60                   (br               ) [ 00000000000000000000000000000000000000000000000000000]
store_ln60                (store            ) [ 00000000000000000000000000000000000000000000000000000]
br_ln60                   (br               ) [ 00000000000000000000000000000000000000000000000000000]
store_ln60                (store            ) [ 00000000000000000000000000000000000000000000000000000]
br_ln60                   (br               ) [ 00000000000000000000000000000000000000000000000000000]
store_ln60                (store            ) [ 00000000000000000000000000000000000000000000000000000]
br_ln60                   (br               ) [ 00000000000000000000000000000000000000000000000000000]
trunc_ln1                 (partselect       ) [ 00000000000000000000000000000000000000000000000000000]
sext_ln70                 (sext             ) [ 00000000000000000000000000000000000000000000000000000]
gmem_addr_1               (getelementptr    ) [ 00000000000000111111111111111111111111111111111111111]
empty_46                  (writereq         ) [ 00000000000000000000000000000000000000000000000000000]
br_ln70                   (br               ) [ 00000000000001111111111111111111111111111111111100000]
indvar_flatten141         (phi              ) [ 00000000000000100000000000000000000000000000000000000]
i                         (phi              ) [ 00000000000000100000000000000000000000000000000000000]
indvar_flatten118         (phi              ) [ 00000000000000111111111111111111110000000000000000000]
j                         (phi              ) [ 00000000000000110000000000000000000000000000000000000]
k                         (phi              ) [ 00000000000000110000000000000000000000000000000000000]
add_ln70_1                (add              ) [ 00000000000001111111111111111111111111111111111100000]
icmp_ln70                 (icmp             ) [ 00000000000000111111111111111111111111111111111100000]
br_ln70                   (br               ) [ 00000000000000000000000000000000000000000000000000000]
add_ln70                  (add              ) [ 00000000000000000000000000000000000000000000000000000]
icmp_ln71                 (icmp             ) [ 00000000000000011111111111111111110000000000000000000]
select_ln70_2             (select           ) [ 00000000000000000000000000000000000000000000000000000]
zext_ln70                 (zext             ) [ 00000000000000000000000000000000000000000000000000000]
mul_ln70                  (mul              ) [ 00000000000000010000000000000000000000000000000000000]
zext_ln70_1               (zext             ) [ 00000000000000000000000000000000000000000000000000000]
Layer2_Weights_CPU_addr   (getelementptr    ) [ 00000000000000010000000000000000000000000000000000000]
select_ln70_4             (select           ) [ 00000000000001111111111111111111111111111111111100000]
specloopname_ln0          (specloopname     ) [ 00000000000000000000000000000000000000000000000000000]
empty_52                  (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000]
select_ln70               (select           ) [ 00000000000000000000000000000000000000000000000000000]
or_ln70                   (or               ) [ 00000000000000001111111111111111100000000000000000000]
Layer2_Weights_CPU_load_2 (load             ) [ 00000000000000111111111111111111111111111111111100000]
tmp_s                     (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000]
select_ln70_3             (select           ) [ 00000000000000000000000000000000000000000000000000000]
xor_ln70                  (xor              ) [ 00000000000000000000000000000000000000000000000000000]
icmp_ln72                 (icmp             ) [ 00000000000000000000000000000000000000000000000000000]
and_ln70                  (and              ) [ 00000000000000000000000000000000000000000000000000000]
add_ln71                  (add              ) [ 00000000000000000000000000000000000000000000000000000]
specloopname_ln0          (specloopname     ) [ 00000000000000000000000000000000000000000000000000000]
or_ln71                   (or               ) [ 00000000000000000000000000000000000000000000000000000]
select_ln71               (select           ) [ 00000000000000001111111111111111110000000000000000000]
p_mid                     (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000]
select_ln71_1             (select           ) [ 00000000000000001111111111111111100000000000000000000]
select_ln71_2             (select           ) [ 00000000000001101111111111111111111111111111111100000]
specloopname_ln67         (specloopname     ) [ 00000000000000000000000000000000000000000000000000000]
tmp_4                     (bitconcatenate   ) [ 00000000000000001111111111111111100000000000000000000]
zext_ln75_3               (zext             ) [ 00000000000000001111111111111111100000000000000000000]
br_ln75                   (br               ) [ 00000000000000111111111111111111111111111111111100000]
indvar_flatten107         (phi              ) [ 00000000000000001111000000000000000000000000000000000]
m                         (phi              ) [ 00000000000000001100000000000000000000000000000000000]
indvar_flatten36          (phi              ) [ 00000000000000001000000000000000000000000000000000000]
c_1                       (phi              ) [ 00000000000000001100000000000000000000000000000000000]
zext_ln75                 (zext             ) [ 00000000000000000100000000000000000000000000000000000]
empty_47                  (add              ) [ 00000000000000000100000000000000000000000000000000000]
zext_ln79                 (zext             ) [ 00000000000000000110000000000000000000000000000000000]
icmp_ln75                 (icmp             ) [ 00000000000000111111111111111111111111111111111100000]
br_ln75                   (br               ) [ 00000000000000000000000000000000000000000000000000000]
icmp_ln76                 (icmp             ) [ 00000000000000000111111100000000000000000000000000000]
xor_ln75                  (xor              ) [ 00000000000000000000000000000000000000000000000000000]
icmp_ln77                 (icmp             ) [ 00000000000000000000000000000000000000000000000000000]
and_ln75                  (and              ) [ 00000000000000001111111110000000000000000000000000000]
add_ln76_2                (add              ) [ 00000000000000000111111100000000000000000000000000000]
n                         (phi              ) [ 00000000000000001100000000000000000000000000000000000]
p_shl                     (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000]
zext_ln76                 (zext             ) [ 00000000000000000000000000000000000000000000000000000]
tmp1                      (add              ) [ 00000000000000000000000000000000000000000000000000000]
tmp1_cast                 (zext             ) [ 00000000000000000000000000000000000000000000000000000]
empty_48                  (add              ) [ 00000000000000000000000000000000000000000000000000000]
p_shl1                    (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000]
p_shl1_cast               (zext             ) [ 00000000000000000000000000000000000000000000000000000]
p_shl2                    (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000]
p_shl2_cast               (zext             ) [ 00000000000000000000000000000000000000000000000000000]
empty_49                  (sub              ) [ 00000000000000000000000000000000000000000000000000000]
empty_50                  (add              ) [ 00000000000000000010000000000000000000000000000000000]
add_ln75                  (add              ) [ 00000000000000000000000000000000000000000000000000000]
select_ln75               (select           ) [ 00000000000000001011111110000000000000000000000000000]
zext_ln75_1               (zext             ) [ 00000000000000000000000000000000000000000000000000000]
select_ln75_1             (select           ) [ 00000000000000111111111111111111111111111111111100000]
zext_ln75_4               (zext             ) [ 00000000000000000000000000000000000000000000000000000]
zext_ln75_2               (zext             ) [ 00000000000000000000000000000000000000000000000000000]
p_shl_mid1                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000]
select_ln75_2             (select           ) [ 00000000000000000000000000000000000000000000000000000]
p_mid161                  (add              ) [ 00000000000000000000000000000000000000000000000000000]
zext_ln79_4               (zext             ) [ 00000000000000000011000000000000000000000000000000000]
select_ln75_3             (select           ) [ 00000000000000000010000000000000000000000000000000000]
p_mid169                  (add              ) [ 00000000000000000000000000000000000000000000000000000]
p_shl1_mid                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000]
p_shl1_cast_mid177        (zext             ) [ 00000000000000000000000000000000000000000000000000000]
p_shl2_mid                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000]
p_shl2_cast_mid181        (zext             ) [ 00000000000000000000000000000000000000000000000000000]
p_mid183                  (sub              ) [ 00000000000000000000000000000000000000000000000000000]
select_ln75_4             (select           ) [ 00000000000000000000000000000000000000000000000000000]
add_ln76                  (add              ) [ 00000000000000001011111110000000000000000000000000000]
or_ln76                   (or               ) [ 00000000000000000000000000000000000000000000000000000]
select_ln76               (select           ) [ 00000000000000001111111111111111100000000000000000000]
zext_ln76_1               (zext             ) [ 00000000000000000000000000000000000000000000000000000]
tmp1_mid1                 (add              ) [ 00000000000000000000000000000000000000000000000000000]
tmp1_cast_mid1            (zext             ) [ 00000000000000000000000000000000000000000000000000000]
p_mid1                    (add              ) [ 00000000000000000000000000000000000000000000000000000]
p_shl1_mid1               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000]
p_shl1_cast_mid1          (zext             ) [ 00000000000000000000000000000000000000000000000000000]
p_shl2_mid1               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000]
p_shl2_cast_mid1          (zext             ) [ 00000000000000000000000000000000000000000000000000000]
p_mid130                  (sub              ) [ 00000000000000000000000000000000000000000000000000000]
select_ln76_1             (select           ) [ 00000000000000000000000000000000000000000000000000000]
sext_ln76                 (sext             ) [ 00000000000000000000000000000000000000000000000000000]
add_ln76_1                (add              ) [ 00000000000000000000000000000000000000000000000000000]
p_mid134                  (add              ) [ 00000000000000000011100000000000000000000000000000000]
c_1_cast6                 (zext             ) [ 00000000000000000000000000000000000000000000000000000]
add_ln79                  (add              ) [ 00000000000000000000000000000000000000000000000000000]
zext_ln79_1               (zext             ) [ 00000000000000000000000000000000000000000000000000000]
Layer2_Weights_CPU_addr_1 (getelementptr    ) [ 00000000000000000010000000000000000000000000000000000]
or_ln77                   (or               ) [ 00000000000000000000000000000000000000000000000000000]
zext_ln66                 (zext             ) [ 00000000000000000000000000000000000000000000000000000]
add_ln79_1                (add              ) [ 00000000000000000010000000000000000000000000000000000]
icmp_ln79                 (icmp             ) [ 00000000000000000011111000000000000000000000000000000]
icmp_ln79_1               (icmp             ) [ 00000000000000000011111000000000000000000000000000000]
mul_ln79                  (mul              ) [ 00000000000000000001000000000000000000000000000000000]
zext_ln79_3               (zext             ) [ 00000000000000000001000000000000000000000000000000000]
zext_ln79_5               (zext             ) [ 00000000000000000001100000000000000000000000000000000]
Layer2_Weights_CPU_load   (load             ) [ 00000000000000001001111110000000000000000000000000000]
zext_ln79_2               (zext             ) [ 00000000000000000000000000000000000000000000000000000]
Layer2_Weights_CPU_addr_2 (getelementptr    ) [ 00000000000000000001000000000000000000000000000000000]
somme_1                   (phi              ) [ 00000000000000001111111111111000011000000000000000000]
add_ln75_1                (add              ) [ 00000000000000111111111111111111111111111111111100000]
add_ln79_2                (add              ) [ 00000000000000000000110000000000000000000000000000000]
specpipeline_ln0          (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000]
mul_ln79_1                (mul              ) [ 00000000000000000000100000000000000000000000000000000]
Layer2_Weights_CPU_load_1 (load             ) [ 00000000000000001000111110000000000000000000000000000]
mul_ln79_2                (mul              ) [ 00000000000000000000010000000000000000000000000000000]
add_ln79_3                (add              ) [ 00000000000000000000010000000000000000000000000000000]
zext_ln79_6               (zext             ) [ 00000000000000000000010000000000000000000000000000000]
select_ln75_5             (select           ) [ 00000000000000000000000000000000000000000000000000000]
add_ln79_4                (add              ) [ 00000000000000000000000000000000000000000000000000000]
select_ln76_2             (select           ) [ 00000000000000000000000000000000000000000000000000000]
zext_ln79_7               (zext             ) [ 00000000000000000000000000000000000000000000000000000]
l2_buf_4_addr_1           (getelementptr    ) [ 00000000000000000000001000000000000000000000000000000]
l2_buf_5_addr_1           (getelementptr    ) [ 00000000000000000000001000000000000000000000000000000]
l2_buf_1_addr_1           (getelementptr    ) [ 00000000000000000000001000000000000000000000000000000]
l2_buf_3_addr_1           (getelementptr    ) [ 00000000000000000000001000000000000000000000000000000]
l2_buf_0_addr_1           (getelementptr    ) [ 00000000000000000000001000000000000000000000000000000]
l2_buf_2_addr_1           (getelementptr    ) [ 00000000000000000000001000000000000000000000000000000]
l2_buf_4_load             (load             ) [ 00000000000000111111111111111111111111111111111100000]
l2_buf_5_load             (load             ) [ 00000000000000000000000000000000000000000000000000000]
l2_buf_1_load             (load             ) [ 00000000000000000000000000000000000000000000000000000]
l2_buf_3_load             (load             ) [ 00000000000000000000000000000000000000000000000000000]
l2_buf_0_load             (load             ) [ 00000000000000111111111111111111111111111111111100000]
l2_buf_2_load             (load             ) [ 00000000000000111111111111111111111111111111111100000]
switch_ln79               (switch           ) [ 00000000000000111111111111111111111111111111111100000]
br_ln79                   (br               ) [ 00000000000000111111111111111111111111111111111100000]
br_ln79                   (br               ) [ 00000000000000111111111111111111111111111111111100000]
select_ln79               (select           ) [ 00000000000000000000000000000000000000000000000000000]
select_ln79_1             (select           ) [ 00000000000000001000000110000000000000000000000000000]
phi_ln79                  (phi              ) [ 00000000000000001000000110000000000000000000000000000]
add_ln77                  (add              ) [ 00000000000000111111111111111111111111111111111100000]
select_ln76_4             (select           ) [ 00000000000000111111111111111111111111111111111100000]
specloopname_ln0          (specloopname     ) [ 00000000000000000000000000000000000000000000000000000]
empty_51                  (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000]
specpipeline_ln0          (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000]
specloopname_ln0          (specloopname     ) [ 00000000000000000000000000000000000000000000000000000]
specpipeline_ln0          (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000]
select_ln76_3             (select           ) [ 00000000000000111111111101111111111111111111111100000]
specloopname_ln66         (specloopname     ) [ 00000000000000000000000000000000000000000000000000000]
mul1                      (fmul             ) [ 00000000000000000111100001111000000000000000000000000]
mul43_1                   (fmul             ) [ 00000000000000001111111101111111100000000000000000000]
somme_2                   (fadd             ) [ 00000000000000001000011100000111100000000000000000000]
somme                     (fadd             ) [ 00000000000000111111111111111111111111111111111100000]
br_ln0                    (br               ) [ 00000000000000111111111111111111111111111111111100000]
add_ln72                  (add              ) [ 00000000000001100000000000000000001111111111111100000]
add_ln71_1                (add              ) [ 00000000000000000000000000000000000000000000000000000]
select_ln71_3             (select           ) [ 00000000000001100000000000000000001111111111111100000]
conv                      (fpext            ) [ 00000000000000000000000000000000000111100000000000000]
x_assign                  (dmul             ) [ 00000000000000000000000000000000000000011000000000000]
tmp                       (call             ) [ 00000000000000000000000000000000000000000111100000000]
mul                       (dmul             ) [ 00000000000000000000000000000000000000000000011000000]
conv1                     (fptrunc          ) [ 00000000000000000000000000000000000000000000000100000]
bitcast_ln82              (bitcast          ) [ 00000000000000000000000000000000000000000000000000000]
write_ln82                (write            ) [ 00000000000000000000000000000000000000000000000000000]
br_ln0                    (br               ) [ 00000000000001111111111111111111111111111111111100000]
empty_53                  (writeresp        ) [ 00000000000000000000000000000000000000000000000000000]
ret_ln85                  (ret              ) [ 00000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Layer2_Neurons_CPU">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer2_Neurons_CPU"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Layer3_Neurons_CPU">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer3_Neurons_CPU"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Layer2_Weights_CPU">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer2_Weights_CPU"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_56_1_VITIS_LOOP_57_2_VITIS_LOOP_58_3_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_57_2_VITIS_LOOP_58_3_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="MAIN_LOOP_VITIS_LOOP_71_4_VITIS_LOOP_72_5_str"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_71_4_VITIS_LOOP_72_5_str"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_75_6_LOOP5_VITIS_LOOP_77_7_str"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP5_VITIS_LOOP_77_7_str"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_tanh<double>"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="202" class="1004" name="l2_buf_0_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l2_buf_0/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="l2_buf_1_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l2_buf_1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="l2_buf_2_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l2_buf_2/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="l2_buf_3_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l2_buf_3/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="l2_buf_4_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l2_buf_4/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="l2_buf_5_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l2_buf_5/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="Layer3_Neurons_CPU_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="0"/>
<pin id="229" dir="1" index="2" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Layer3_Neurons_CPU_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="Layer2_Neurons_CPU_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Layer2_Neurons_CPU_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_readreq_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="1"/>
<pin id="241" dir="0" index="2" bw="11" slack="0"/>
<pin id="242" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="gmem_addr_read_read_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="10"/>
<pin id="248" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/11 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_writeresp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="0" index="2" bw="12" slack="0"/>
<pin id="254" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_46/13 empty_53/48 "/>
</bind>
</comp>

<comp id="257" class="1004" name="write_ln82_write_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="0" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="21"/>
<pin id="260" dir="0" index="2" bw="32" slack="0"/>
<pin id="261" dir="0" index="3" bw="1" slack="0"/>
<pin id="262" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln82/47 "/>
</bind>
</comp>

<comp id="266" class="1004" name="l2_buf_0_addr_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="8" slack="0"/>
<pin id="270" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l2_buf_0_addr/12 "/>
</bind>
</comp>

<comp id="272" class="1004" name="l2_buf_1_addr_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="8" slack="0"/>
<pin id="276" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l2_buf_1_addr/12 "/>
</bind>
</comp>

<comp id="278" class="1004" name="l2_buf_2_addr_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="8" slack="0"/>
<pin id="282" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l2_buf_2_addr/12 "/>
</bind>
</comp>

<comp id="284" class="1004" name="l2_buf_3_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="8" slack="0"/>
<pin id="288" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l2_buf_3_addr/12 "/>
</bind>
</comp>

<comp id="290" class="1004" name="l2_buf_4_addr_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="8" slack="0"/>
<pin id="294" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l2_buf_4_addr/12 "/>
</bind>
</comp>

<comp id="296" class="1004" name="l2_buf_5_addr_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="8" slack="0"/>
<pin id="300" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l2_buf_5_addr/12 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln60/12 l2_buf_4_load/21 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln60/12 l2_buf_3_load/21 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln60/12 l2_buf_2_load/21 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_access_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln60/12 l2_buf_1_load/21 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln60/12 l2_buf_0_load/21 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_access_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln60/12 l2_buf_5_load/21 "/>
</bind>
</comp>

<comp id="338" class="1004" name="Layer2_Weights_CPU_addr_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="13" slack="0"/>
<pin id="342" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer2_Weights_CPU_addr/14 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_access_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="13" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="348" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Layer2_Weights_CPU_load_2/14 Layer2_Weights_CPU_load/17 Layer2_Weights_CPU_load_1/18 "/>
</bind>
</comp>

<comp id="351" class="1004" name="Layer2_Weights_CPU_addr_1_gep_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="13" slack="0"/>
<pin id="355" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer2_Weights_CPU_addr_1/17 "/>
</bind>
</comp>

<comp id="359" class="1004" name="Layer2_Weights_CPU_addr_2_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="13" slack="0"/>
<pin id="363" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Layer2_Weights_CPU_addr_2/18 "/>
</bind>
</comp>

<comp id="367" class="1004" name="l2_buf_4_addr_1_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="8" slack="0"/>
<pin id="371" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l2_buf_4_addr_1/21 "/>
</bind>
</comp>

<comp id="374" class="1004" name="l2_buf_5_addr_1_gep_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="8" slack="0"/>
<pin id="378" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l2_buf_5_addr_1/21 "/>
</bind>
</comp>

<comp id="381" class="1004" name="l2_buf_1_addr_1_gep_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="8" slack="0"/>
<pin id="385" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l2_buf_1_addr_1/21 "/>
</bind>
</comp>

<comp id="388" class="1004" name="l2_buf_3_addr_1_gep_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="8" slack="0"/>
<pin id="392" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l2_buf_3_addr_1/21 "/>
</bind>
</comp>

<comp id="395" class="1004" name="l2_buf_0_addr_1_gep_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="8" slack="0"/>
<pin id="399" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l2_buf_0_addr_1/21 "/>
</bind>
</comp>

<comp id="402" class="1004" name="l2_buf_2_addr_1_gep_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="0" index="2" bw="8" slack="0"/>
<pin id="406" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l2_buf_2_addr_1/21 "/>
</bind>
</comp>

<comp id="409" class="1005" name="indvar_flatten13_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="10" slack="1"/>
<pin id="411" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="413" class="1004" name="indvar_flatten13_phi_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="1"/>
<pin id="415" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="416" dir="0" index="2" bw="10" slack="0"/>
<pin id="417" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/9 "/>
</bind>
</comp>

<comp id="420" class="1005" name="c_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="3" slack="1"/>
<pin id="422" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="424" class="1004" name="c_phi_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="3" slack="0"/>
<pin id="428" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/9 "/>
</bind>
</comp>

<comp id="431" class="1005" name="indvar_flatten_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="1"/>
<pin id="433" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="435" class="1004" name="indvar_flatten_phi_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="1"/>
<pin id="437" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="438" dir="0" index="2" bw="8" slack="0"/>
<pin id="439" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="440" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/9 "/>
</bind>
</comp>

<comp id="442" class="1005" name="y_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="1"/>
<pin id="444" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="446" class="1004" name="y_phi_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="449" dir="0" index="2" bw="4" slack="0"/>
<pin id="450" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="451" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/9 "/>
</bind>
</comp>

<comp id="453" class="1005" name="x_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="1"/>
<pin id="455" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="457" class="1004" name="x_phi_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="460" dir="0" index="2" bw="4" slack="0"/>
<pin id="461" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="462" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/9 "/>
</bind>
</comp>

<comp id="464" class="1005" name="indvar_flatten141_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="11" slack="1"/>
<pin id="466" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten141 (phireg) "/>
</bind>
</comp>

<comp id="468" class="1004" name="indvar_flatten141_phi_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="1"/>
<pin id="470" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="2" bw="11" slack="0"/>
<pin id="472" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="473" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten141/14 "/>
</bind>
</comp>

<comp id="475" class="1005" name="i_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="6" slack="1"/>
<pin id="477" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="479" class="1004" name="i_phi_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="1"/>
<pin id="481" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="482" dir="0" index="2" bw="6" slack="0"/>
<pin id="483" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="484" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/14 "/>
</bind>
</comp>

<comp id="486" class="1005" name="indvar_flatten118_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="6" slack="1"/>
<pin id="488" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten118 (phireg) "/>
</bind>
</comp>

<comp id="490" class="1004" name="indvar_flatten118_phi_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="1"/>
<pin id="492" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="493" dir="0" index="2" bw="6" slack="1"/>
<pin id="494" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="495" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten118/14 "/>
</bind>
</comp>

<comp id="498" class="1005" name="j_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="3" slack="1"/>
<pin id="500" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="502" class="1004" name="j_phi_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="505" dir="0" index="2" bw="3" slack="1"/>
<pin id="506" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="507" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/14 "/>
</bind>
</comp>

<comp id="510" class="1005" name="k_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="3" slack="1"/>
<pin id="512" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="514" class="1004" name="k_phi_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="1"/>
<pin id="516" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="517" dir="0" index="2" bw="3" slack="1"/>
<pin id="518" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="519" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/14 "/>
</bind>
</comp>

<comp id="522" class="1005" name="indvar_flatten107_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="7" slack="1"/>
<pin id="524" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten107 (phireg) "/>
</bind>
</comp>

<comp id="526" class="1004" name="indvar_flatten107_phi_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="1"/>
<pin id="528" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="529" dir="0" index="2" bw="7" slack="1"/>
<pin id="530" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="531" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten107/16 "/>
</bind>
</comp>

<comp id="534" class="1005" name="m_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="3" slack="1"/>
<pin id="536" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="538" class="1004" name="m_phi_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="1"/>
<pin id="540" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="541" dir="0" index="2" bw="3" slack="1"/>
<pin id="542" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="543" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/16 "/>
</bind>
</comp>

<comp id="546" class="1005" name="indvar_flatten36_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="5" slack="1"/>
<pin id="548" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten36 (phireg) "/>
</bind>
</comp>

<comp id="550" class="1004" name="indvar_flatten36_phi_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="1"/>
<pin id="552" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="553" dir="0" index="2" bw="5" slack="1"/>
<pin id="554" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="555" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten36/16 "/>
</bind>
</comp>

<comp id="557" class="1005" name="c_1_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="3" slack="1"/>
<pin id="559" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_1 (phireg) "/>
</bind>
</comp>

<comp id="561" class="1004" name="c_1_phi_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="1"/>
<pin id="563" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="564" dir="0" index="2" bw="3" slack="1"/>
<pin id="565" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="566" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_1/16 "/>
</bind>
</comp>

<comp id="569" class="1005" name="n_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="3" slack="2"/>
<pin id="571" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="573" class="1004" name="n_phi_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="2"/>
<pin id="575" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="576" dir="0" index="2" bw="3" slack="1"/>
<pin id="577" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="578" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/17 "/>
</bind>
</comp>

<comp id="580" class="1005" name="somme_1_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="somme_1 (phireg) "/>
</bind>
</comp>

<comp id="583" class="1004" name="somme_1_phi_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="4"/>
<pin id="585" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="586" dir="0" index="2" bw="32" slack="1"/>
<pin id="587" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="588" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="somme_1/19 "/>
</bind>
</comp>

<comp id="590" class="1005" name="phi_ln79_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln79 (phireg) "/>
</bind>
</comp>

<comp id="593" class="1004" name="phi_ln79_phi_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="1"/>
<pin id="595" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="596" dir="0" index="2" bw="32" slack="1"/>
<pin id="597" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="598" dir="0" index="4" bw="32" slack="1"/>
<pin id="599" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="600" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln79/23 "/>
</bind>
</comp>

<comp id="602" class="1004" name="grp_fu_602">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="4"/>
<pin id="695" dir="0" index="1" bw="32" slack="1"/>
<pin id="696" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul43_1/23 "/>
</bind>
</comp>

<comp id="603" class="1004" name="grp_fu_603">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="6"/>
<pin id="623" dir="0" index="1" bw="32" slack="1"/>
<pin id="624" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="somme_2/25 "/>
</bind>
</comp>

<comp id="605" class="1004" name="grp_fu_605">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="1"/>
<pin id="639" dir="0" index="1" bw="32" slack="5"/>
<pin id="640" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="somme/29 "/>
</bind>
</comp>

<comp id="645" class="1004" name="grp_fu_645">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="5"/>
<pin id="691" dir="0" index="1" bw="32" slack="0"/>
<pin id="692" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/23 "/>
</bind>
</comp>

<comp id="704" class="1004" name="grp_generic_tanh_double_s_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="64" slack="0"/>
<pin id="706" dir="0" index="1" bw="64" slack="1"/>
<pin id="707" dir="0" index="2" bw="58" slack="0"/>
<pin id="708" dir="0" index="3" bw="26" slack="0"/>
<pin id="709" dir="0" index="4" bw="42" slack="0"/>
<pin id="710" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/39 "/>
</bind>
</comp>

<comp id="715" class="1004" name="grp_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="64" slack="1"/>
<pin id="717" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="conv1/45 "/>
</bind>
</comp>

<comp id="718" class="1004" name="grp_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="1"/>
<pin id="720" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv/33 "/>
</bind>
</comp>

<comp id="722" class="1004" name="grp_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="64" slack="1"/>
<pin id="724" dir="0" index="1" bw="64" slack="0"/>
<pin id="725" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="x_assign/35 mul/41 "/>
</bind>
</comp>

<comp id="728" class="1005" name="reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="64" slack="1"/>
<pin id="730" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign mul "/>
</bind>
</comp>

<comp id="734" class="1004" name="trunc_ln_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="62" slack="0"/>
<pin id="736" dir="0" index="1" bw="64" slack="0"/>
<pin id="737" dir="0" index="2" bw="3" slack="0"/>
<pin id="738" dir="0" index="3" bw="7" slack="0"/>
<pin id="739" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="744" class="1004" name="sext_ln56_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="62" slack="0"/>
<pin id="746" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln56/1 "/>
</bind>
</comp>

<comp id="748" class="1004" name="gmem_addr_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="0"/>
<pin id="750" dir="0" index="1" bw="62" slack="0"/>
<pin id="751" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="754" class="1004" name="add_ln56_1_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="10" slack="0"/>
<pin id="756" dir="0" index="1" bw="1" slack="0"/>
<pin id="757" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56_1/9 "/>
</bind>
</comp>

<comp id="760" class="1004" name="icmp_ln56_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="10" slack="0"/>
<pin id="762" dir="0" index="1" bw="5" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/9 "/>
</bind>
</comp>

<comp id="766" class="1004" name="add_ln56_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="3" slack="0"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/9 "/>
</bind>
</comp>

<comp id="772" class="1004" name="icmp_ln57_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="0"/>
<pin id="774" dir="0" index="1" bw="8" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/9 "/>
</bind>
</comp>

<comp id="778" class="1004" name="select_ln56_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="1" slack="0"/>
<pin id="781" dir="0" index="2" bw="4" slack="0"/>
<pin id="782" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56/9 "/>
</bind>
</comp>

<comp id="786" class="1004" name="xor_ln56_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="1" slack="0"/>
<pin id="789" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56/9 "/>
</bind>
</comp>

<comp id="792" class="1004" name="icmp_ln58_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="4" slack="0"/>
<pin id="794" dir="0" index="1" bw="3" slack="0"/>
<pin id="795" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/9 "/>
</bind>
</comp>

<comp id="798" class="1004" name="and_ln56_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="1" slack="0"/>
<pin id="801" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln56/9 "/>
</bind>
</comp>

<comp id="804" class="1004" name="select_ln56_1_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="0" index="1" bw="3" slack="0"/>
<pin id="807" dir="0" index="2" bw="3" slack="0"/>
<pin id="808" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56_1/9 "/>
</bind>
</comp>

<comp id="812" class="1004" name="add_ln57_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="4" slack="0"/>
<pin id="814" dir="0" index="1" bw="1" slack="0"/>
<pin id="815" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/9 "/>
</bind>
</comp>

<comp id="818" class="1004" name="or_ln57_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="0"/>
<pin id="820" dir="0" index="1" bw="1" slack="0"/>
<pin id="821" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln57/9 "/>
</bind>
</comp>

<comp id="824" class="1004" name="select_ln57_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="0" index="2" bw="4" slack="0"/>
<pin id="828" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57/9 "/>
</bind>
</comp>

<comp id="832" class="1004" name="select_ln57_1_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="4" slack="0"/>
<pin id="835" dir="0" index="2" bw="4" slack="0"/>
<pin id="836" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57_1/9 "/>
</bind>
</comp>

<comp id="840" class="1004" name="zext_ln60_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="4" slack="0"/>
<pin id="842" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/9 "/>
</bind>
</comp>

<comp id="844" class="1004" name="add_ln58_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="4" slack="0"/>
<pin id="846" dir="0" index="1" bw="1" slack="0"/>
<pin id="847" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/9 "/>
</bind>
</comp>

<comp id="850" class="1004" name="add_ln57_1_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="8" slack="0"/>
<pin id="852" dir="0" index="1" bw="1" slack="0"/>
<pin id="853" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_1/9 "/>
</bind>
</comp>

<comp id="856" class="1004" name="select_ln57_2_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="0" index="2" bw="8" slack="0"/>
<pin id="860" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57_2/9 "/>
</bind>
</comp>

<comp id="864" class="1004" name="zext_ln60_1_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="4" slack="2"/>
<pin id="866" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/11 "/>
</bind>
</comp>

<comp id="867" class="1004" name="zext_ln60_2_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="8" slack="0"/>
<pin id="869" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_2/12 "/>
</bind>
</comp>

<comp id="876" class="1004" name="bitcast_ln61_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="32" slack="1"/>
<pin id="878" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln61/12 "/>
</bind>
</comp>

<comp id="885" class="1004" name="trunc_ln1_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="62" slack="0"/>
<pin id="887" dir="0" index="1" bw="64" slack="9"/>
<pin id="888" dir="0" index="2" bw="3" slack="0"/>
<pin id="889" dir="0" index="3" bw="7" slack="0"/>
<pin id="890" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/13 "/>
</bind>
</comp>

<comp id="894" class="1004" name="sext_ln70_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="62" slack="0"/>
<pin id="896" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln70/13 "/>
</bind>
</comp>

<comp id="898" class="1004" name="gmem_addr_1_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="0"/>
<pin id="900" dir="0" index="1" bw="62" slack="0"/>
<pin id="901" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/13 "/>
</bind>
</comp>

<comp id="905" class="1004" name="add_ln70_1_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="11" slack="0"/>
<pin id="907" dir="0" index="1" bw="1" slack="0"/>
<pin id="908" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70_1/14 "/>
</bind>
</comp>

<comp id="911" class="1004" name="icmp_ln70_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="11" slack="0"/>
<pin id="913" dir="0" index="1" bw="11" slack="0"/>
<pin id="914" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/14 "/>
</bind>
</comp>

<comp id="917" class="1004" name="add_ln70_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="6" slack="0"/>
<pin id="919" dir="0" index="1" bw="1" slack="0"/>
<pin id="920" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/14 "/>
</bind>
</comp>

<comp id="923" class="1004" name="icmp_ln71_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="6" slack="0"/>
<pin id="925" dir="0" index="1" bw="6" slack="0"/>
<pin id="926" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/14 "/>
</bind>
</comp>

<comp id="929" class="1004" name="select_ln70_2_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="0"/>
<pin id="931" dir="0" index="1" bw="6" slack="0"/>
<pin id="932" dir="0" index="2" bw="6" slack="0"/>
<pin id="933" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln70_2/14 "/>
</bind>
</comp>

<comp id="937" class="1004" name="zext_ln70_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="6" slack="0"/>
<pin id="939" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/14 "/>
</bind>
</comp>

<comp id="941" class="1004" name="mul_ln70_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="6" slack="0"/>
<pin id="943" dir="0" index="1" bw="9" slack="0"/>
<pin id="944" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln70/14 "/>
</bind>
</comp>

<comp id="947" class="1004" name="zext_ln70_1_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="13" slack="0"/>
<pin id="949" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_1/14 "/>
</bind>
</comp>

<comp id="952" class="1004" name="select_ln70_4_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="0"/>
<pin id="954" dir="0" index="1" bw="6" slack="0"/>
<pin id="955" dir="0" index="2" bw="6" slack="0"/>
<pin id="956" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln70_4/14 "/>
</bind>
</comp>

<comp id="960" class="1004" name="select_ln70_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="1"/>
<pin id="962" dir="0" index="1" bw="1" slack="0"/>
<pin id="963" dir="0" index="2" bw="3" slack="1"/>
<pin id="964" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln70/15 "/>
</bind>
</comp>

<comp id="967" class="1004" name="or_ln70_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="13" slack="1"/>
<pin id="969" dir="0" index="1" bw="1" slack="0"/>
<pin id="970" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln70/15 "/>
</bind>
</comp>

<comp id="972" class="1004" name="tmp_s_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="4" slack="0"/>
<pin id="974" dir="0" index="1" bw="3" slack="1"/>
<pin id="975" dir="0" index="2" bw="1" slack="0"/>
<pin id="976" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/15 "/>
</bind>
</comp>

<comp id="980" class="1004" name="select_ln70_3_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="1" slack="1"/>
<pin id="982" dir="0" index="1" bw="1" slack="0"/>
<pin id="983" dir="0" index="2" bw="4" slack="0"/>
<pin id="984" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln70_3/15 "/>
</bind>
</comp>

<comp id="987" class="1004" name="xor_ln70_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="1"/>
<pin id="989" dir="0" index="1" bw="1" slack="0"/>
<pin id="990" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln70/15 "/>
</bind>
</comp>

<comp id="992" class="1004" name="icmp_ln72_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="3" slack="1"/>
<pin id="994" dir="0" index="1" bw="3" slack="0"/>
<pin id="995" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/15 "/>
</bind>
</comp>

<comp id="998" class="1004" name="and_ln70_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="0"/>
<pin id="1000" dir="0" index="1" bw="1" slack="0"/>
<pin id="1001" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln70/15 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="add_ln71_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="3" slack="0"/>
<pin id="1006" dir="0" index="1" bw="1" slack="0"/>
<pin id="1007" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/15 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="or_ln71_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="0"/>
<pin id="1012" dir="0" index="1" bw="1" slack="1"/>
<pin id="1013" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln71/15 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="select_ln71_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="0"/>
<pin id="1017" dir="0" index="1" bw="1" slack="0"/>
<pin id="1018" dir="0" index="2" bw="3" slack="1"/>
<pin id="1019" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71/15 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="p_mid_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="4" slack="0"/>
<pin id="1025" dir="0" index="1" bw="3" slack="0"/>
<pin id="1026" dir="0" index="2" bw="1" slack="0"/>
<pin id="1027" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid/15 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="select_ln71_1_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="0"/>
<pin id="1033" dir="0" index="1" bw="4" slack="0"/>
<pin id="1034" dir="0" index="2" bw="4" slack="0"/>
<pin id="1035" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_1/15 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="select_ln71_2_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="0"/>
<pin id="1041" dir="0" index="1" bw="3" slack="0"/>
<pin id="1042" dir="0" index="2" bw="3" slack="0"/>
<pin id="1043" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_2/15 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="tmp_4_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="4" slack="0"/>
<pin id="1049" dir="0" index="1" bw="3" slack="0"/>
<pin id="1050" dir="0" index="2" bw="1" slack="0"/>
<pin id="1051" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/15 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="zext_ln75_3_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="4" slack="0"/>
<pin id="1057" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_3/15 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="zext_ln75_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="3" slack="0"/>
<pin id="1061" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/16 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="empty_47_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="3" slack="0"/>
<pin id="1065" dir="0" index="1" bw="4" slack="1"/>
<pin id="1066" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_47/16 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="zext_ln79_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="4" slack="0"/>
<pin id="1070" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/16 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="icmp_ln75_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="7" slack="0"/>
<pin id="1074" dir="0" index="1" bw="7" slack="0"/>
<pin id="1075" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/16 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="icmp_ln76_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="5" slack="0"/>
<pin id="1080" dir="0" index="1" bw="5" slack="0"/>
<pin id="1081" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/16 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="xor_ln75_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="1" slack="0"/>
<pin id="1086" dir="0" index="1" bw="1" slack="0"/>
<pin id="1087" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75/16 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="icmp_ln77_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="3" slack="0"/>
<pin id="1092" dir="0" index="1" bw="2" slack="0"/>
<pin id="1093" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/16 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="and_ln75_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="0"/>
<pin id="1098" dir="0" index="1" bw="1" slack="0"/>
<pin id="1099" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln75/16 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="add_ln76_2_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="5" slack="0"/>
<pin id="1104" dir="0" index="1" bw="1" slack="0"/>
<pin id="1105" dir="1" index="2" bw="5" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_2/16 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="p_shl_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="5" slack="0"/>
<pin id="1110" dir="0" index="1" bw="3" slack="1"/>
<pin id="1111" dir="0" index="2" bw="1" slack="0"/>
<pin id="1112" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/17 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="zext_ln76_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="3" slack="0"/>
<pin id="1118" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/17 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="tmp1_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="3" slack="1"/>
<pin id="1122" dir="0" index="1" bw="3" slack="0"/>
<pin id="1123" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/17 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="tmp1_cast_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="4" slack="0"/>
<pin id="1127" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/17 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="empty_48_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="4" slack="0"/>
<pin id="1131" dir="0" index="1" bw="5" slack="0"/>
<pin id="1132" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_48/17 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="p_shl1_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="8" slack="0"/>
<pin id="1137" dir="0" index="1" bw="5" slack="0"/>
<pin id="1138" dir="0" index="2" bw="1" slack="0"/>
<pin id="1139" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/17 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="p_shl1_cast_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="8" slack="0"/>
<pin id="1145" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/17 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="p_shl2_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="6" slack="0"/>
<pin id="1149" dir="0" index="1" bw="5" slack="0"/>
<pin id="1150" dir="0" index="2" bw="1" slack="0"/>
<pin id="1151" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/17 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="p_shl2_cast_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="6" slack="0"/>
<pin id="1157" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/17 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="empty_49_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="8" slack="0"/>
<pin id="1161" dir="0" index="1" bw="6" slack="0"/>
<pin id="1162" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_49/17 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="empty_50_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="3" slack="0"/>
<pin id="1167" dir="0" index="1" bw="4" slack="2"/>
<pin id="1168" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_50/17 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="add_ln75_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="3" slack="1"/>
<pin id="1172" dir="0" index="1" bw="1" slack="0"/>
<pin id="1173" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/17 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="select_ln75_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="1" slack="1"/>
<pin id="1178" dir="0" index="1" bw="1" slack="0"/>
<pin id="1179" dir="0" index="2" bw="3" slack="0"/>
<pin id="1180" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75/17 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="zext_ln75_1_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="3" slack="0"/>
<pin id="1185" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_1/17 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="select_ln75_1_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1" slack="1"/>
<pin id="1189" dir="0" index="1" bw="3" slack="0"/>
<pin id="1190" dir="0" index="2" bw="3" slack="1"/>
<pin id="1191" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75_1/17 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="zext_ln75_4_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="3" slack="0"/>
<pin id="1196" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_4/17 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="zext_ln75_2_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="3" slack="0"/>
<pin id="1200" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_2/17 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="p_shl_mid1_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="5" slack="0"/>
<pin id="1204" dir="0" index="1" bw="3" slack="0"/>
<pin id="1205" dir="0" index="2" bw="1" slack="0"/>
<pin id="1206" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid1/17 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="select_ln75_2_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="1" slack="1"/>
<pin id="1212" dir="0" index="1" bw="5" slack="0"/>
<pin id="1213" dir="0" index="2" bw="5" slack="0"/>
<pin id="1214" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75_2/17 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="p_mid161_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="3" slack="0"/>
<pin id="1219" dir="0" index="1" bw="4" slack="2"/>
<pin id="1220" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid161/17 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="zext_ln79_4_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="4" slack="0"/>
<pin id="1224" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_4/17 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="select_ln75_3_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="1" slack="1"/>
<pin id="1228" dir="0" index="1" bw="4" slack="0"/>
<pin id="1229" dir="0" index="2" bw="4" slack="1"/>
<pin id="1230" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75_3/17 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="p_mid169_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="3" slack="0"/>
<pin id="1234" dir="0" index="1" bw="5" slack="0"/>
<pin id="1235" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid169/17 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="p_shl1_mid_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="8" slack="0"/>
<pin id="1240" dir="0" index="1" bw="5" slack="0"/>
<pin id="1241" dir="0" index="2" bw="1" slack="0"/>
<pin id="1242" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_mid/17 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="p_shl1_cast_mid177_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="8" slack="0"/>
<pin id="1248" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast_mid177/17 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="p_shl2_mid_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="6" slack="0"/>
<pin id="1252" dir="0" index="1" bw="5" slack="0"/>
<pin id="1253" dir="0" index="2" bw="1" slack="0"/>
<pin id="1254" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_mid/17 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="p_shl2_cast_mid181_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="6" slack="0"/>
<pin id="1260" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast_mid181/17 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="p_mid183_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="8" slack="0"/>
<pin id="1264" dir="0" index="1" bw="6" slack="0"/>
<pin id="1265" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid183/17 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="select_ln75_4_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="1" slack="1"/>
<pin id="1270" dir="0" index="1" bw="9" slack="0"/>
<pin id="1271" dir="0" index="2" bw="9" slack="0"/>
<pin id="1272" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75_4/17 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="add_ln76_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="3" slack="0"/>
<pin id="1277" dir="0" index="1" bw="1" slack="0"/>
<pin id="1278" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/17 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="or_ln76_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="1" slack="1"/>
<pin id="1283" dir="0" index="1" bw="1" slack="1"/>
<pin id="1284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln76/17 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="select_ln76_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="1" slack="0"/>
<pin id="1287" dir="0" index="1" bw="1" slack="0"/>
<pin id="1288" dir="0" index="2" bw="3" slack="1"/>
<pin id="1289" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76/17 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="zext_ln76_1_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="3" slack="0"/>
<pin id="1295" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_1/17 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="tmp1_mid1_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="3" slack="0"/>
<pin id="1299" dir="0" index="1" bw="3" slack="0"/>
<pin id="1300" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1_mid1/17 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="tmp1_cast_mid1_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="4" slack="0"/>
<pin id="1305" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast_mid1/17 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="p_mid1_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="4" slack="0"/>
<pin id="1309" dir="0" index="1" bw="5" slack="0"/>
<pin id="1310" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/17 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="p_shl1_mid1_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="8" slack="0"/>
<pin id="1315" dir="0" index="1" bw="5" slack="0"/>
<pin id="1316" dir="0" index="2" bw="1" slack="0"/>
<pin id="1317" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_mid1/17 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="p_shl1_cast_mid1_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="8" slack="0"/>
<pin id="1323" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast_mid1/17 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="p_shl2_mid1_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="6" slack="0"/>
<pin id="1327" dir="0" index="1" bw="5" slack="0"/>
<pin id="1328" dir="0" index="2" bw="1" slack="0"/>
<pin id="1329" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_mid1/17 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="p_shl2_cast_mid1_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="6" slack="0"/>
<pin id="1335" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast_mid1/17 "/>
</bind>
</comp>

<comp id="1337" class="1004" name="p_mid130_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="8" slack="0"/>
<pin id="1339" dir="0" index="1" bw="6" slack="0"/>
<pin id="1340" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid130/17 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="select_ln76_1_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="1" slack="1"/>
<pin id="1345" dir="0" index="1" bw="9" slack="0"/>
<pin id="1346" dir="0" index="2" bw="9" slack="0"/>
<pin id="1347" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_1/17 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="sext_ln76_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="9" slack="0"/>
<pin id="1352" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76/17 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="add_ln76_1_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="9" slack="0"/>
<pin id="1356" dir="0" index="1" bw="13" slack="2"/>
<pin id="1357" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_1/17 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="p_mid134_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="3" slack="0"/>
<pin id="1361" dir="0" index="1" bw="4" slack="2"/>
<pin id="1362" dir="1" index="2" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid134/17 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="c_1_cast6_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="3" slack="0"/>
<pin id="1366" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_1_cast6/17 "/>
</bind>
</comp>

<comp id="1368" class="1004" name="add_ln79_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="3" slack="0"/>
<pin id="1370" dir="0" index="1" bw="13" slack="0"/>
<pin id="1371" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/17 "/>
</bind>
</comp>

<comp id="1374" class="1004" name="zext_ln79_1_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="13" slack="0"/>
<pin id="1376" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_1/17 "/>
</bind>
</comp>

<comp id="1379" class="1004" name="or_ln77_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="3" slack="0"/>
<pin id="1381" dir="0" index="1" bw="1" slack="0"/>
<pin id="1382" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77/17 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="zext_ln66_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="3" slack="0"/>
<pin id="1387" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/17 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="add_ln79_1_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="3" slack="0"/>
<pin id="1391" dir="0" index="1" bw="13" slack="0"/>
<pin id="1392" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_1/17 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="icmp_ln79_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="3" slack="0"/>
<pin id="1397" dir="0" index="1" bw="1" slack="0"/>
<pin id="1398" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/17 "/>
</bind>
</comp>

<comp id="1401" class="1004" name="icmp_ln79_1_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="3" slack="0"/>
<pin id="1403" dir="0" index="1" bw="3" slack="0"/>
<pin id="1404" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79_1/17 "/>
</bind>
</comp>

<comp id="1407" class="1004" name="zext_ln79_3_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="4" slack="1"/>
<pin id="1409" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_3/18 "/>
</bind>
</comp>

<comp id="1410" class="1004" name="zext_ln79_5_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="4" slack="1"/>
<pin id="1412" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_5/18 "/>
</bind>
</comp>

<comp id="1413" class="1004" name="zext_ln79_2_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="13" slack="1"/>
<pin id="1415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_2/18 "/>
</bind>
</comp>

<comp id="1417" class="1004" name="add_ln75_1_fu_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="7" slack="3"/>
<pin id="1419" dir="0" index="1" bw="1" slack="0"/>
<pin id="1420" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_1/19 "/>
</bind>
</comp>

<comp id="1423" class="1004" name="zext_ln79_6_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="4" slack="3"/>
<pin id="1425" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_6/20 "/>
</bind>
</comp>

<comp id="1426" class="1004" name="select_ln75_5_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="1" slack="5"/>
<pin id="1428" dir="0" index="1" bw="8" slack="1"/>
<pin id="1429" dir="0" index="2" bw="8" slack="2"/>
<pin id="1430" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75_5/21 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="select_ln76_2_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="1" slack="5"/>
<pin id="1433" dir="0" index="1" bw="8" slack="0"/>
<pin id="1434" dir="0" index="2" bw="8" slack="0"/>
<pin id="1435" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_2/21 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="zext_ln79_7_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="8" slack="0"/>
<pin id="1439" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_7/21 "/>
</bind>
</comp>

<comp id="1447" class="1004" name="select_ln79_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="1" slack="5"/>
<pin id="1449" dir="0" index="1" bw="32" slack="0"/>
<pin id="1450" dir="0" index="2" bw="32" slack="0"/>
<pin id="1451" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/22 "/>
</bind>
</comp>

<comp id="1454" class="1004" name="select_ln79_1_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="1" slack="5"/>
<pin id="1456" dir="0" index="1" bw="32" slack="0"/>
<pin id="1457" dir="0" index="2" bw="32" slack="0"/>
<pin id="1458" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_1/22 "/>
</bind>
</comp>

<comp id="1461" class="1004" name="add_ln77_fu_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="3" slack="6"/>
<pin id="1463" dir="0" index="1" bw="3" slack="0"/>
<pin id="1464" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/23 "/>
</bind>
</comp>

<comp id="1466" class="1004" name="select_ln76_4_fu_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="1" slack="7"/>
<pin id="1468" dir="0" index="1" bw="1" slack="0"/>
<pin id="1469" dir="0" index="2" bw="5" slack="7"/>
<pin id="1470" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_4/23 "/>
</bind>
</comp>

<comp id="1472" class="1004" name="select_ln76_3_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="1" slack="8"/>
<pin id="1474" dir="0" index="1" bw="3" slack="7"/>
<pin id="1475" dir="0" index="2" bw="3" slack="7"/>
<pin id="1476" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_3/24 "/>
</bind>
</comp>

<comp id="1477" class="1004" name="add_ln72_fu_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="3" slack="5"/>
<pin id="1479" dir="0" index="1" bw="1" slack="0"/>
<pin id="1480" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/33 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="add_ln71_1_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="6" slack="6"/>
<pin id="1484" dir="0" index="1" bw="1" slack="0"/>
<pin id="1485" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_1/33 "/>
</bind>
</comp>

<comp id="1488" class="1004" name="select_ln71_3_fu_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="1" slack="6"/>
<pin id="1490" dir="0" index="1" bw="1" slack="0"/>
<pin id="1491" dir="0" index="2" bw="6" slack="0"/>
<pin id="1492" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_3/33 "/>
</bind>
</comp>

<comp id="1495" class="1004" name="bitcast_ln82_fu_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="32" slack="1"/>
<pin id="1497" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln82/47 "/>
</bind>
</comp>

<comp id="1499" class="1007" name="grp_fu_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="4" slack="0"/>
<pin id="1501" dir="0" index="1" bw="8" slack="0"/>
<pin id="1502" dir="0" index="2" bw="4" slack="0"/>
<pin id="1503" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60/9 add_ln60/11 "/>
</bind>
</comp>

<comp id="1508" class="1007" name="grp_fu_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="4" slack="0"/>
<pin id="1510" dir="0" index="1" bw="8" slack="0"/>
<pin id="1511" dir="0" index="2" bw="4" slack="0"/>
<pin id="1512" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln79/16 add_ln79_2/18 "/>
</bind>
</comp>

<comp id="1516" class="1007" name="grp_fu_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="4" slack="0"/>
<pin id="1518" dir="0" index="1" bw="8" slack="0"/>
<pin id="1519" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="1520" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln79_1/17 add_ln79_3/19 "/>
</bind>
</comp>

<comp id="1523" class="1007" name="grp_fu_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="4" slack="0"/>
<pin id="1525" dir="0" index="1" bw="8" slack="0"/>
<pin id="1526" dir="0" index="2" bw="4" slack="0"/>
<pin id="1527" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln79_2/18 add_ln79_4/20 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="Layer3_Neurons_CPU_read_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="64" slack="9"/>
<pin id="1534" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="Layer3_Neurons_CPU_read "/>
</bind>
</comp>

<comp id="1537" class="1005" name="gmem_addr_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="32" slack="1"/>
<pin id="1539" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1543" class="1005" name="add_ln56_1_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="10" slack="0"/>
<pin id="1545" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln56_1 "/>
</bind>
</comp>

<comp id="1548" class="1005" name="icmp_ln56_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="1" slack="1"/>
<pin id="1550" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="select_ln56_1_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="3" slack="0"/>
<pin id="1554" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln56_1 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="select_ln57_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="4" slack="2"/>
<pin id="1559" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln57 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="select_ln57_1_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="4" slack="0"/>
<pin id="1564" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln57_1 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="zext_ln60_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="8" slack="1"/>
<pin id="1569" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln60 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="add_ln58_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="4" slack="0"/>
<pin id="1574" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln58 "/>
</bind>
</comp>

<comp id="1577" class="1005" name="select_ln57_2_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="8" slack="0"/>
<pin id="1579" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln57_2 "/>
</bind>
</comp>

<comp id="1582" class="1005" name="zext_ln60_1_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="8" slack="1"/>
<pin id="1584" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln60_1 "/>
</bind>
</comp>

<comp id="1587" class="1005" name="gmem_addr_read_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="32" slack="1"/>
<pin id="1589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="1592" class="1005" name="gmem_addr_1_reg_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="32" slack="2"/>
<pin id="1594" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="1598" class="1005" name="add_ln70_1_reg_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="11" slack="0"/>
<pin id="1600" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln70_1 "/>
</bind>
</comp>

<comp id="1606" class="1005" name="icmp_ln71_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="1" slack="1"/>
<pin id="1608" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln71 "/>
</bind>
</comp>

<comp id="1615" class="1005" name="mul_ln70_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="13" slack="1"/>
<pin id="1617" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln70 "/>
</bind>
</comp>

<comp id="1620" class="1005" name="Layer2_Weights_CPU_addr_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="13" slack="1"/>
<pin id="1622" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Weights_CPU_addr "/>
</bind>
</comp>

<comp id="1625" class="1005" name="select_ln70_4_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="6" slack="0"/>
<pin id="1627" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln70_4 "/>
</bind>
</comp>

<comp id="1630" class="1005" name="or_ln70_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="13" slack="2"/>
<pin id="1632" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="or_ln70 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="Layer2_Weights_CPU_load_2_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="32" slack="4"/>
<pin id="1637" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="Layer2_Weights_CPU_load_2 "/>
</bind>
</comp>

<comp id="1640" class="1005" name="select_ln71_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="3" slack="5"/>
<pin id="1642" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="select_ln71 "/>
</bind>
</comp>

<comp id="1645" class="1005" name="select_ln71_1_reg_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="4" slack="1"/>
<pin id="1647" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln71_1 "/>
</bind>
</comp>

<comp id="1651" class="1005" name="select_ln71_2_reg_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="3" slack="1"/>
<pin id="1653" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln71_2 "/>
</bind>
</comp>

<comp id="1656" class="1005" name="tmp_4_reg_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="4" slack="2"/>
<pin id="1658" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1662" class="1005" name="zext_ln75_3_reg_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="8" slack="4"/>
<pin id="1664" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln75_3 "/>
</bind>
</comp>

<comp id="1667" class="1005" name="zext_ln75_reg_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="4" slack="1"/>
<pin id="1669" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln75 "/>
</bind>
</comp>

<comp id="1672" class="1005" name="empty_47_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="4" slack="1"/>
<pin id="1674" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty_47 "/>
</bind>
</comp>

<comp id="1677" class="1005" name="zext_ln79_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="8" slack="1"/>
<pin id="1679" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln79 "/>
</bind>
</comp>

<comp id="1682" class="1005" name="icmp_ln75_reg_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="1" slack="1"/>
<pin id="1684" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln75 "/>
</bind>
</comp>

<comp id="1686" class="1005" name="icmp_ln76_reg_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="1" slack="1"/>
<pin id="1688" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="1698" class="1005" name="and_ln75_reg_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="1" slack="1"/>
<pin id="1700" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln75 "/>
</bind>
</comp>

<comp id="1706" class="1005" name="add_ln76_2_reg_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="5" slack="7"/>
<pin id="1708" dir="1" index="1" bw="5" slack="7"/>
</pin_list>
<bind>
<opset="add_ln76_2 "/>
</bind>
</comp>

<comp id="1711" class="1005" name="empty_50_reg_1711">
<pin_list>
<pin id="1712" dir="0" index="0" bw="4" slack="1"/>
<pin id="1713" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty_50 "/>
</bind>
</comp>

<comp id="1716" class="1005" name="select_ln75_reg_1716">
<pin_list>
<pin id="1717" dir="0" index="0" bw="3" slack="7"/>
<pin id="1718" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="select_ln75 "/>
</bind>
</comp>

<comp id="1721" class="1005" name="select_ln75_1_reg_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="3" slack="1"/>
<pin id="1723" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln75_1 "/>
</bind>
</comp>

<comp id="1726" class="1005" name="zext_ln79_4_reg_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="8" slack="1"/>
<pin id="1728" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln79_4 "/>
</bind>
</comp>

<comp id="1731" class="1005" name="select_ln75_3_reg_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="4" slack="1"/>
<pin id="1733" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln75_3 "/>
</bind>
</comp>

<comp id="1736" class="1005" name="add_ln76_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="3" slack="7"/>
<pin id="1738" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="add_ln76 "/>
</bind>
</comp>

<comp id="1741" class="1005" name="select_ln76_reg_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="3" slack="5"/>
<pin id="1743" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="select_ln76 "/>
</bind>
</comp>

<comp id="1746" class="1005" name="p_mid134_reg_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="4" slack="3"/>
<pin id="1748" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="p_mid134 "/>
</bind>
</comp>

<comp id="1751" class="1005" name="Layer2_Weights_CPU_addr_1_reg_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="13" slack="1"/>
<pin id="1753" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Weights_CPU_addr_1 "/>
</bind>
</comp>

<comp id="1756" class="1005" name="add_ln79_1_reg_1756">
<pin_list>
<pin id="1757" dir="0" index="0" bw="13" slack="1"/>
<pin id="1758" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln79_1 "/>
</bind>
</comp>

<comp id="1761" class="1005" name="icmp_ln79_reg_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="1" slack="4"/>
<pin id="1763" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln79 "/>
</bind>
</comp>

<comp id="1766" class="1005" name="icmp_ln79_1_reg_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="1" slack="4"/>
<pin id="1768" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln79_1 "/>
</bind>
</comp>

<comp id="1771" class="1005" name="zext_ln79_3_reg_1771">
<pin_list>
<pin id="1772" dir="0" index="0" bw="8" slack="1"/>
<pin id="1773" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln79_3 "/>
</bind>
</comp>

<comp id="1776" class="1005" name="zext_ln79_5_reg_1776">
<pin_list>
<pin id="1777" dir="0" index="0" bw="8" slack="1"/>
<pin id="1778" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln79_5 "/>
</bind>
</comp>

<comp id="1781" class="1005" name="Layer2_Weights_CPU_load_reg_1781">
<pin_list>
<pin id="1782" dir="0" index="0" bw="32" slack="5"/>
<pin id="1783" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="Layer2_Weights_CPU_load "/>
</bind>
</comp>

<comp id="1786" class="1005" name="Layer2_Weights_CPU_addr_2_reg_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="13" slack="1"/>
<pin id="1788" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Layer2_Weights_CPU_addr_2 "/>
</bind>
</comp>

<comp id="1791" class="1005" name="add_ln75_1_reg_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="7" slack="1"/>
<pin id="1793" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln75_1 "/>
</bind>
</comp>

<comp id="1796" class="1005" name="add_ln79_2_reg_1796">
<pin_list>
<pin id="1797" dir="0" index="0" bw="8" slack="2"/>
<pin id="1798" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="add_ln79_2 "/>
</bind>
</comp>

<comp id="1801" class="1005" name="Layer2_Weights_CPU_load_1_reg_1801">
<pin_list>
<pin id="1802" dir="0" index="0" bw="32" slack="4"/>
<pin id="1803" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="Layer2_Weights_CPU_load_1 "/>
</bind>
</comp>

<comp id="1806" class="1005" name="add_ln79_3_reg_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="8" slack="1"/>
<pin id="1808" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln79_3 "/>
</bind>
</comp>

<comp id="1811" class="1005" name="zext_ln79_6_reg_1811">
<pin_list>
<pin id="1812" dir="0" index="0" bw="8" slack="1"/>
<pin id="1813" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln79_6 "/>
</bind>
</comp>

<comp id="1816" class="1005" name="l2_buf_4_addr_1_reg_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="8" slack="1"/>
<pin id="1818" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="l2_buf_4_addr_1 "/>
</bind>
</comp>

<comp id="1821" class="1005" name="l2_buf_5_addr_1_reg_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="8" slack="1"/>
<pin id="1823" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="l2_buf_5_addr_1 "/>
</bind>
</comp>

<comp id="1826" class="1005" name="l2_buf_1_addr_1_reg_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="8" slack="1"/>
<pin id="1828" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="l2_buf_1_addr_1 "/>
</bind>
</comp>

<comp id="1831" class="1005" name="l2_buf_3_addr_1_reg_1831">
<pin_list>
<pin id="1832" dir="0" index="0" bw="8" slack="1"/>
<pin id="1833" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="l2_buf_3_addr_1 "/>
</bind>
</comp>

<comp id="1836" class="1005" name="l2_buf_0_addr_1_reg_1836">
<pin_list>
<pin id="1837" dir="0" index="0" bw="8" slack="1"/>
<pin id="1838" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="l2_buf_0_addr_1 "/>
</bind>
</comp>

<comp id="1841" class="1005" name="l2_buf_2_addr_1_reg_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="8" slack="1"/>
<pin id="1843" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="l2_buf_2_addr_1 "/>
</bind>
</comp>

<comp id="1846" class="1005" name="l2_buf_4_load_reg_1846">
<pin_list>
<pin id="1847" dir="0" index="0" bw="32" slack="1"/>
<pin id="1848" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l2_buf_4_load "/>
</bind>
</comp>

<comp id="1851" class="1005" name="l2_buf_0_load_reg_1851">
<pin_list>
<pin id="1852" dir="0" index="0" bw="32" slack="1"/>
<pin id="1853" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l2_buf_0_load "/>
</bind>
</comp>

<comp id="1856" class="1005" name="l2_buf_2_load_reg_1856">
<pin_list>
<pin id="1857" dir="0" index="0" bw="32" slack="1"/>
<pin id="1858" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l2_buf_2_load "/>
</bind>
</comp>

<comp id="1861" class="1005" name="select_ln79_1_reg_1861">
<pin_list>
<pin id="1862" dir="0" index="0" bw="32" slack="1"/>
<pin id="1863" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_1 "/>
</bind>
</comp>

<comp id="1866" class="1005" name="add_ln77_reg_1866">
<pin_list>
<pin id="1867" dir="0" index="0" bw="3" slack="1"/>
<pin id="1868" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln77 "/>
</bind>
</comp>

<comp id="1871" class="1005" name="select_ln76_4_reg_1871">
<pin_list>
<pin id="1872" dir="0" index="0" bw="5" slack="1"/>
<pin id="1873" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln76_4 "/>
</bind>
</comp>

<comp id="1876" class="1005" name="select_ln76_3_reg_1876">
<pin_list>
<pin id="1877" dir="0" index="0" bw="3" slack="1"/>
<pin id="1878" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln76_3 "/>
</bind>
</comp>

<comp id="1881" class="1005" name="mul1_reg_1881">
<pin_list>
<pin id="1882" dir="0" index="0" bw="32" slack="1"/>
<pin id="1883" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="1886" class="1005" name="mul43_1_reg_1886">
<pin_list>
<pin id="1887" dir="0" index="0" bw="32" slack="5"/>
<pin id="1888" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="mul43_1 "/>
</bind>
</comp>

<comp id="1891" class="1005" name="somme_2_reg_1891">
<pin_list>
<pin id="1892" dir="0" index="0" bw="32" slack="1"/>
<pin id="1893" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="somme_2 "/>
</bind>
</comp>

<comp id="1896" class="1005" name="somme_reg_1896">
<pin_list>
<pin id="1897" dir="0" index="0" bw="32" slack="1"/>
<pin id="1898" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="somme "/>
</bind>
</comp>

<comp id="1901" class="1005" name="add_ln72_reg_1901">
<pin_list>
<pin id="1902" dir="0" index="0" bw="3" slack="1"/>
<pin id="1903" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln72 "/>
</bind>
</comp>

<comp id="1906" class="1005" name="select_ln71_3_reg_1906">
<pin_list>
<pin id="1907" dir="0" index="0" bw="6" slack="1"/>
<pin id="1908" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln71_3 "/>
</bind>
</comp>

<comp id="1911" class="1005" name="conv_reg_1911">
<pin_list>
<pin id="1912" dir="0" index="0" bw="64" slack="1"/>
<pin id="1913" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="1916" class="1005" name="tmp_reg_1916">
<pin_list>
<pin id="1917" dir="0" index="0" bw="64" slack="1"/>
<pin id="1918" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1921" class="1005" name="conv1_reg_1921">
<pin_list>
<pin id="1922" dir="0" index="0" bw="32" slack="1"/>
<pin id="1923" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="205"><net_src comp="16" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="16" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="16" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="16" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="16" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="14" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="14" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="2" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="24" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="26" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="249"><net_src comp="102" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="122" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="124" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="263"><net_src comp="196" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="198" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="265"><net_src comp="200" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="271"><net_src comp="114" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="277"><net_src comp="114" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="114" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="114" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="114" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="114" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="290" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="284" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="319"><net_src comp="278" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="272" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="331"><net_src comp="266" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="337"><net_src comp="296" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="343"><net_src comp="6" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="114" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="350"><net_src comp="338" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="356"><net_src comp="6" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="114" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="351" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="364"><net_src comp="6" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="114" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="359" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="372"><net_src comp="114" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="373"><net_src comp="367" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="379"><net_src comp="114" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="380"><net_src comp="374" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="386"><net_src comp="114" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="387"><net_src comp="381" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="393"><net_src comp="114" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="394"><net_src comp="388" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="400"><net_src comp="114" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="401"><net_src comp="395" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="407"><net_src comp="114" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="408"><net_src comp="402" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="412"><net_src comp="70" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="419"><net_src comp="409" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="423"><net_src comp="72" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="430"><net_src comp="420" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="434"><net_src comp="74" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="441"><net_src comp="431" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="445"><net_src comp="76" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="452"><net_src comp="442" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="456"><net_src comp="76" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="453" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="467"><net_src comp="126" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="474"><net_src comp="464" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="478"><net_src comp="128" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="485"><net_src comp="475" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="489"><net_src comp="128" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="496"><net_src comp="486" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="490" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="501"><net_src comp="72" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="508"><net_src comp="498" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="502" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="513"><net_src comp="72" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="520"><net_src comp="510" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="514" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="525"><net_src comp="156" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="532"><net_src comp="522" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="526" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="537"><net_src comp="72" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="544"><net_src comp="534" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="538" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="549"><net_src comp="158" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="556"><net_src comp="546" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="560"><net_src comp="72" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="567"><net_src comp="557" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="561" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="572"><net_src comp="72" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="579"><net_src comp="569" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="589"><net_src comp="583" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="601"><net_src comp="593" pin="6"/><net_sink comp="590" pin=0"/></net>

<net id="625"><net_src comp="580" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="693"><net_src comp="593" pin="6"/><net_sink comp="645" pin=1"/></net>

<net id="711"><net_src comp="192" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="8" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="713"><net_src comp="10" pin="0"/><net_sink comp="704" pin=3"/></net>

<net id="714"><net_src comp="12" pin="0"/><net_sink comp="704" pin=4"/></net>

<net id="721"><net_src comp="580" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="190" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="727"><net_src comp="194" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="731"><net_src comp="722" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="740"><net_src comp="18" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="232" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="742"><net_src comp="20" pin="0"/><net_sink comp="734" pin=2"/></net>

<net id="743"><net_src comp="22" pin="0"/><net_sink comp="734" pin=3"/></net>

<net id="747"><net_src comp="734" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="752"><net_src comp="0" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="744" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="758"><net_src comp="413" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="78" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="413" pin="4"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="80" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="770"><net_src comp="424" pin="4"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="82" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="435" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="84" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="783"><net_src comp="772" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="784"><net_src comp="76" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="785"><net_src comp="446" pin="4"/><net_sink comp="778" pin=2"/></net>

<net id="790"><net_src comp="772" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="86" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="796"><net_src comp="457" pin="4"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="88" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="802"><net_src comp="792" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="786" pin="2"/><net_sink comp="798" pin=1"/></net>

<net id="809"><net_src comp="772" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="810"><net_src comp="766" pin="2"/><net_sink comp="804" pin=1"/></net>

<net id="811"><net_src comp="424" pin="4"/><net_sink comp="804" pin=2"/></net>

<net id="816"><net_src comp="778" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="90" pin="0"/><net_sink comp="812" pin=1"/></net>

<net id="822"><net_src comp="798" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="772" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="829"><net_src comp="818" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="830"><net_src comp="76" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="831"><net_src comp="457" pin="4"/><net_sink comp="824" pin=2"/></net>

<net id="837"><net_src comp="798" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="838"><net_src comp="812" pin="2"/><net_sink comp="832" pin=1"/></net>

<net id="839"><net_src comp="778" pin="3"/><net_sink comp="832" pin=2"/></net>

<net id="843"><net_src comp="832" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="848"><net_src comp="824" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="90" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="854"><net_src comp="435" pin="4"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="100" pin="0"/><net_sink comp="850" pin=1"/></net>

<net id="861"><net_src comp="772" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="100" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="863"><net_src comp="850" pin="2"/><net_sink comp="856" pin=2"/></net>

<net id="870"><net_src comp="867" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="872"><net_src comp="867" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="873"><net_src comp="867" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="874"><net_src comp="867" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="875"><net_src comp="867" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="879"><net_src comp="876" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="882"><net_src comp="876" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="883"><net_src comp="876" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="884"><net_src comp="876" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="891"><net_src comp="18" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="892"><net_src comp="20" pin="0"/><net_sink comp="885" pin=2"/></net>

<net id="893"><net_src comp="22" pin="0"/><net_sink comp="885" pin=3"/></net>

<net id="897"><net_src comp="885" pin="4"/><net_sink comp="894" pin=0"/></net>

<net id="902"><net_src comp="0" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="894" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="904"><net_src comp="898" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="909"><net_src comp="468" pin="4"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="130" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="915"><net_src comp="468" pin="4"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="132" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="921"><net_src comp="479" pin="4"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="134" pin="0"/><net_sink comp="917" pin=1"/></net>

<net id="927"><net_src comp="490" pin="4"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="136" pin="0"/><net_sink comp="923" pin=1"/></net>

<net id="934"><net_src comp="923" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="935"><net_src comp="917" pin="2"/><net_sink comp="929" pin=1"/></net>

<net id="936"><net_src comp="479" pin="4"/><net_sink comp="929" pin=2"/></net>

<net id="940"><net_src comp="929" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="945"><net_src comp="937" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="138" pin="0"/><net_sink comp="941" pin=1"/></net>

<net id="950"><net_src comp="941" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="957"><net_src comp="923" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="958"><net_src comp="917" pin="2"/><net_sink comp="952" pin=1"/></net>

<net id="959"><net_src comp="479" pin="4"/><net_sink comp="952" pin=2"/></net>

<net id="965"><net_src comp="72" pin="0"/><net_sink comp="960" pin=1"/></net>

<net id="966"><net_src comp="498" pin="1"/><net_sink comp="960" pin=2"/></net>

<net id="971"><net_src comp="144" pin="0"/><net_sink comp="967" pin=1"/></net>

<net id="977"><net_src comp="146" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="978"><net_src comp="498" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="979"><net_src comp="148" pin="0"/><net_sink comp="972" pin=2"/></net>

<net id="985"><net_src comp="76" pin="0"/><net_sink comp="980" pin=1"/></net>

<net id="986"><net_src comp="972" pin="3"/><net_sink comp="980" pin=2"/></net>

<net id="991"><net_src comp="86" pin="0"/><net_sink comp="987" pin=1"/></net>

<net id="996"><net_src comp="510" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="150" pin="0"/><net_sink comp="992" pin=1"/></net>

<net id="1002"><net_src comp="992" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="987" pin="2"/><net_sink comp="998" pin=1"/></net>

<net id="1008"><net_src comp="960" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="82" pin="0"/><net_sink comp="1004" pin=1"/></net>

<net id="1014"><net_src comp="998" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1020"><net_src comp="1010" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1021"><net_src comp="72" pin="0"/><net_sink comp="1015" pin=1"/></net>

<net id="1022"><net_src comp="510" pin="1"/><net_sink comp="1015" pin=2"/></net>

<net id="1028"><net_src comp="146" pin="0"/><net_sink comp="1023" pin=0"/></net>

<net id="1029"><net_src comp="1004" pin="2"/><net_sink comp="1023" pin=1"/></net>

<net id="1030"><net_src comp="148" pin="0"/><net_sink comp="1023" pin=2"/></net>

<net id="1036"><net_src comp="998" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1037"><net_src comp="1023" pin="3"/><net_sink comp="1031" pin=1"/></net>

<net id="1038"><net_src comp="980" pin="3"/><net_sink comp="1031" pin=2"/></net>

<net id="1044"><net_src comp="998" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1045"><net_src comp="1004" pin="2"/><net_sink comp="1039" pin=1"/></net>

<net id="1046"><net_src comp="960" pin="3"/><net_sink comp="1039" pin=2"/></net>

<net id="1052"><net_src comp="146" pin="0"/><net_sink comp="1047" pin=0"/></net>

<net id="1053"><net_src comp="1015" pin="3"/><net_sink comp="1047" pin=1"/></net>

<net id="1054"><net_src comp="148" pin="0"/><net_sink comp="1047" pin=2"/></net>

<net id="1058"><net_src comp="1047" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1062"><net_src comp="538" pin="4"/><net_sink comp="1059" pin=0"/></net>

<net id="1067"><net_src comp="1059" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1071"><net_src comp="1063" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1076"><net_src comp="526" pin="4"/><net_sink comp="1072" pin=0"/></net>

<net id="1077"><net_src comp="160" pin="0"/><net_sink comp="1072" pin=1"/></net>

<net id="1082"><net_src comp="550" pin="4"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="162" pin="0"/><net_sink comp="1078" pin=1"/></net>

<net id="1088"><net_src comp="1078" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1089"><net_src comp="86" pin="0"/><net_sink comp="1084" pin=1"/></net>

<net id="1094"><net_src comp="561" pin="4"/><net_sink comp="1090" pin=0"/></net>

<net id="1095"><net_src comp="164" pin="0"/><net_sink comp="1090" pin=1"/></net>

<net id="1100"><net_src comp="1090" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1101"><net_src comp="1084" pin="2"/><net_sink comp="1096" pin=1"/></net>

<net id="1106"><net_src comp="550" pin="4"/><net_sink comp="1102" pin=0"/></net>

<net id="1107"><net_src comp="166" pin="0"/><net_sink comp="1102" pin=1"/></net>

<net id="1113"><net_src comp="168" pin="0"/><net_sink comp="1108" pin=0"/></net>

<net id="1114"><net_src comp="534" pin="1"/><net_sink comp="1108" pin=1"/></net>

<net id="1115"><net_src comp="170" pin="0"/><net_sink comp="1108" pin=2"/></net>

<net id="1119"><net_src comp="573" pin="4"/><net_sink comp="1116" pin=0"/></net>

<net id="1124"><net_src comp="1116" pin="1"/><net_sink comp="1120" pin=1"/></net>

<net id="1128"><net_src comp="1120" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1133"><net_src comp="1125" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1134"><net_src comp="1108" pin="3"/><net_sink comp="1129" pin=1"/></net>

<net id="1140"><net_src comp="172" pin="0"/><net_sink comp="1135" pin=0"/></net>

<net id="1141"><net_src comp="1129" pin="2"/><net_sink comp="1135" pin=1"/></net>

<net id="1142"><net_src comp="72" pin="0"/><net_sink comp="1135" pin=2"/></net>

<net id="1146"><net_src comp="1135" pin="3"/><net_sink comp="1143" pin=0"/></net>

<net id="1152"><net_src comp="174" pin="0"/><net_sink comp="1147" pin=0"/></net>

<net id="1153"><net_src comp="1129" pin="2"/><net_sink comp="1147" pin=1"/></net>

<net id="1154"><net_src comp="148" pin="0"/><net_sink comp="1147" pin=2"/></net>

<net id="1158"><net_src comp="1147" pin="3"/><net_sink comp="1155" pin=0"/></net>

<net id="1163"><net_src comp="1143" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1164"><net_src comp="1155" pin="1"/><net_sink comp="1159" pin=1"/></net>

<net id="1169"><net_src comp="1116" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1174"><net_src comp="534" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1175"><net_src comp="82" pin="0"/><net_sink comp="1170" pin=1"/></net>

<net id="1181"><net_src comp="72" pin="0"/><net_sink comp="1176" pin=1"/></net>

<net id="1182"><net_src comp="573" pin="4"/><net_sink comp="1176" pin=2"/></net>

<net id="1186"><net_src comp="1170" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1192"><net_src comp="1170" pin="2"/><net_sink comp="1187" pin=1"/></net>

<net id="1193"><net_src comp="534" pin="1"/><net_sink comp="1187" pin=2"/></net>

<net id="1197"><net_src comp="1187" pin="3"/><net_sink comp="1194" pin=0"/></net>

<net id="1201"><net_src comp="1170" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1207"><net_src comp="168" pin="0"/><net_sink comp="1202" pin=0"/></net>

<net id="1208"><net_src comp="1170" pin="2"/><net_sink comp="1202" pin=1"/></net>

<net id="1209"><net_src comp="170" pin="0"/><net_sink comp="1202" pin=2"/></net>

<net id="1215"><net_src comp="1202" pin="3"/><net_sink comp="1210" pin=1"/></net>

<net id="1216"><net_src comp="1108" pin="3"/><net_sink comp="1210" pin=2"/></net>

<net id="1221"><net_src comp="1183" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1225"><net_src comp="1217" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1231"><net_src comp="1217" pin="2"/><net_sink comp="1226" pin=1"/></net>

<net id="1236"><net_src comp="1198" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="1237"><net_src comp="1202" pin="3"/><net_sink comp="1232" pin=1"/></net>

<net id="1243"><net_src comp="172" pin="0"/><net_sink comp="1238" pin=0"/></net>

<net id="1244"><net_src comp="1232" pin="2"/><net_sink comp="1238" pin=1"/></net>

<net id="1245"><net_src comp="72" pin="0"/><net_sink comp="1238" pin=2"/></net>

<net id="1249"><net_src comp="1238" pin="3"/><net_sink comp="1246" pin=0"/></net>

<net id="1255"><net_src comp="174" pin="0"/><net_sink comp="1250" pin=0"/></net>

<net id="1256"><net_src comp="1232" pin="2"/><net_sink comp="1250" pin=1"/></net>

<net id="1257"><net_src comp="148" pin="0"/><net_sink comp="1250" pin=2"/></net>

<net id="1261"><net_src comp="1250" pin="3"/><net_sink comp="1258" pin=0"/></net>

<net id="1266"><net_src comp="1246" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1267"><net_src comp="1258" pin="1"/><net_sink comp="1262" pin=1"/></net>

<net id="1273"><net_src comp="1262" pin="2"/><net_sink comp="1268" pin=1"/></net>

<net id="1274"><net_src comp="1159" pin="2"/><net_sink comp="1268" pin=2"/></net>

<net id="1279"><net_src comp="1176" pin="3"/><net_sink comp="1275" pin=0"/></net>

<net id="1280"><net_src comp="82" pin="0"/><net_sink comp="1275" pin=1"/></net>

<net id="1290"><net_src comp="1281" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1291"><net_src comp="72" pin="0"/><net_sink comp="1285" pin=1"/></net>

<net id="1292"><net_src comp="557" pin="1"/><net_sink comp="1285" pin=2"/></net>

<net id="1296"><net_src comp="1275" pin="2"/><net_sink comp="1293" pin=0"/></net>

<net id="1301"><net_src comp="1194" pin="1"/><net_sink comp="1297" pin=0"/></net>

<net id="1302"><net_src comp="1293" pin="1"/><net_sink comp="1297" pin=1"/></net>

<net id="1306"><net_src comp="1297" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1311"><net_src comp="1303" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="1312"><net_src comp="1210" pin="3"/><net_sink comp="1307" pin=1"/></net>

<net id="1318"><net_src comp="172" pin="0"/><net_sink comp="1313" pin=0"/></net>

<net id="1319"><net_src comp="1307" pin="2"/><net_sink comp="1313" pin=1"/></net>

<net id="1320"><net_src comp="72" pin="0"/><net_sink comp="1313" pin=2"/></net>

<net id="1324"><net_src comp="1313" pin="3"/><net_sink comp="1321" pin=0"/></net>

<net id="1330"><net_src comp="174" pin="0"/><net_sink comp="1325" pin=0"/></net>

<net id="1331"><net_src comp="1307" pin="2"/><net_sink comp="1325" pin=1"/></net>

<net id="1332"><net_src comp="148" pin="0"/><net_sink comp="1325" pin=2"/></net>

<net id="1336"><net_src comp="1325" pin="3"/><net_sink comp="1333" pin=0"/></net>

<net id="1341"><net_src comp="1321" pin="1"/><net_sink comp="1337" pin=0"/></net>

<net id="1342"><net_src comp="1333" pin="1"/><net_sink comp="1337" pin=1"/></net>

<net id="1348"><net_src comp="1337" pin="2"/><net_sink comp="1343" pin=1"/></net>

<net id="1349"><net_src comp="1268" pin="3"/><net_sink comp="1343" pin=2"/></net>

<net id="1353"><net_src comp="1343" pin="3"/><net_sink comp="1350" pin=0"/></net>

<net id="1358"><net_src comp="1350" pin="1"/><net_sink comp="1354" pin=0"/></net>

<net id="1363"><net_src comp="1293" pin="1"/><net_sink comp="1359" pin=0"/></net>

<net id="1367"><net_src comp="1285" pin="3"/><net_sink comp="1364" pin=0"/></net>

<net id="1372"><net_src comp="1364" pin="1"/><net_sink comp="1368" pin=0"/></net>

<net id="1373"><net_src comp="1354" pin="2"/><net_sink comp="1368" pin=1"/></net>

<net id="1377"><net_src comp="1368" pin="2"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="1383"><net_src comp="1285" pin="3"/><net_sink comp="1379" pin=0"/></net>

<net id="1384"><net_src comp="82" pin="0"/><net_sink comp="1379" pin=1"/></net>

<net id="1388"><net_src comp="1379" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1393"><net_src comp="1385" pin="1"/><net_sink comp="1389" pin=0"/></net>

<net id="1394"><net_src comp="1354" pin="2"/><net_sink comp="1389" pin=1"/></net>

<net id="1399"><net_src comp="1379" pin="2"/><net_sink comp="1395" pin=0"/></net>

<net id="1400"><net_src comp="82" pin="0"/><net_sink comp="1395" pin=1"/></net>

<net id="1405"><net_src comp="1379" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1406"><net_src comp="96" pin="0"/><net_sink comp="1401" pin=1"/></net>

<net id="1416"><net_src comp="1413" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="1421"><net_src comp="522" pin="1"/><net_sink comp="1417" pin=0"/></net>

<net id="1422"><net_src comp="176" pin="0"/><net_sink comp="1417" pin=1"/></net>

<net id="1436"><net_src comp="1426" pin="3"/><net_sink comp="1431" pin=2"/></net>

<net id="1440"><net_src comp="1431" pin="3"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="1442"><net_src comp="1437" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="1443"><net_src comp="1437" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="1444"><net_src comp="1437" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="1445"><net_src comp="1437" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="1446"><net_src comp="1437" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="1452"><net_src comp="320" pin="3"/><net_sink comp="1447" pin=1"/></net>

<net id="1453"><net_src comp="332" pin="3"/><net_sink comp="1447" pin=2"/></net>

<net id="1459"><net_src comp="308" pin="3"/><net_sink comp="1454" pin=1"/></net>

<net id="1460"><net_src comp="1447" pin="3"/><net_sink comp="1454" pin=2"/></net>

<net id="1465"><net_src comp="94" pin="0"/><net_sink comp="1461" pin=1"/></net>

<net id="1471"><net_src comp="166" pin="0"/><net_sink comp="1466" pin=1"/></net>

<net id="1481"><net_src comp="82" pin="0"/><net_sink comp="1477" pin=1"/></net>

<net id="1486"><net_src comp="486" pin="1"/><net_sink comp="1482" pin=0"/></net>

<net id="1487"><net_src comp="134" pin="0"/><net_sink comp="1482" pin=1"/></net>

<net id="1493"><net_src comp="134" pin="0"/><net_sink comp="1488" pin=1"/></net>

<net id="1494"><net_src comp="1482" pin="2"/><net_sink comp="1488" pin=2"/></net>

<net id="1498"><net_src comp="1495" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="1504"><net_src comp="840" pin="1"/><net_sink comp="1499" pin=0"/></net>

<net id="1505"><net_src comp="92" pin="0"/><net_sink comp="1499" pin=1"/></net>

<net id="1506"><net_src comp="864" pin="1"/><net_sink comp="1499" pin=2"/></net>

<net id="1507"><net_src comp="1499" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="1513"><net_src comp="1068" pin="1"/><net_sink comp="1508" pin=0"/></net>

<net id="1514"><net_src comp="92" pin="0"/><net_sink comp="1508" pin=1"/></net>

<net id="1515"><net_src comp="1407" pin="1"/><net_sink comp="1508" pin=2"/></net>

<net id="1521"><net_src comp="1222" pin="1"/><net_sink comp="1516" pin=0"/></net>

<net id="1522"><net_src comp="92" pin="0"/><net_sink comp="1516" pin=1"/></net>

<net id="1528"><net_src comp="1410" pin="1"/><net_sink comp="1523" pin=0"/></net>

<net id="1529"><net_src comp="92" pin="0"/><net_sink comp="1523" pin=1"/></net>

<net id="1530"><net_src comp="1423" pin="1"/><net_sink comp="1523" pin=2"/></net>

<net id="1531"><net_src comp="1523" pin="3"/><net_sink comp="1431" pin=1"/></net>

<net id="1535"><net_src comp="226" pin="2"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="1540"><net_src comp="748" pin="2"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="1542"><net_src comp="1537" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="1546"><net_src comp="754" pin="2"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="1551"><net_src comp="760" pin="2"/><net_sink comp="1548" pin=0"/></net>

<net id="1555"><net_src comp="804" pin="3"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="1560"><net_src comp="824" pin="3"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1565"><net_src comp="832" pin="3"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="1570"><net_src comp="840" pin="1"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="1499" pin=0"/></net>

<net id="1575"><net_src comp="844" pin="2"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="1580"><net_src comp="856" pin="3"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="1585"><net_src comp="864" pin="1"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="1499" pin=1"/></net>

<net id="1590"><net_src comp="245" pin="2"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1595"><net_src comp="898" pin="2"/><net_sink comp="1592" pin=0"/></net>

<net id="1596"><net_src comp="1592" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="1597"><net_src comp="1592" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="1601"><net_src comp="905" pin="2"/><net_sink comp="1598" pin=0"/></net>

<net id="1602"><net_src comp="1598" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="1609"><net_src comp="923" pin="2"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="1611"><net_src comp="1606" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="1612"><net_src comp="1606" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1613"><net_src comp="1606" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="1614"><net_src comp="1606" pin="1"/><net_sink comp="1488" pin=0"/></net>

<net id="1618"><net_src comp="941" pin="2"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="1623"><net_src comp="338" pin="3"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="1628"><net_src comp="952" pin="3"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="1633"><net_src comp="967" pin="2"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="1354" pin=1"/></net>

<net id="1638"><net_src comp="345" pin="3"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="1643"><net_src comp="1015" pin="3"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="1477" pin=0"/></net>

<net id="1648"><net_src comp="1031" pin="3"/><net_sink comp="1645" pin=0"/></net>

<net id="1649"><net_src comp="1645" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1650"><net_src comp="1645" pin="1"/><net_sink comp="1217" pin=1"/></net>

<net id="1654"><net_src comp="1039" pin="3"/><net_sink comp="1651" pin=0"/></net>

<net id="1655"><net_src comp="1651" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="1659"><net_src comp="1047" pin="3"/><net_sink comp="1656" pin=0"/></net>

<net id="1660"><net_src comp="1656" pin="1"/><net_sink comp="1165" pin=1"/></net>

<net id="1661"><net_src comp="1656" pin="1"/><net_sink comp="1359" pin=1"/></net>

<net id="1665"><net_src comp="1055" pin="1"/><net_sink comp="1662" pin=0"/></net>

<net id="1666"><net_src comp="1662" pin="1"/><net_sink comp="1516" pin=1"/></net>

<net id="1670"><net_src comp="1059" pin="1"/><net_sink comp="1667" pin=0"/></net>

<net id="1671"><net_src comp="1667" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1675"><net_src comp="1063" pin="2"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="1226" pin=2"/></net>

<net id="1680"><net_src comp="1068" pin="1"/><net_sink comp="1677" pin=0"/></net>

<net id="1681"><net_src comp="1677" pin="1"/><net_sink comp="1508" pin=0"/></net>

<net id="1685"><net_src comp="1072" pin="2"/><net_sink comp="1682" pin=0"/></net>

<net id="1689"><net_src comp="1078" pin="2"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1691"><net_src comp="1686" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1692"><net_src comp="1686" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1693"><net_src comp="1686" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1694"><net_src comp="1686" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1695"><net_src comp="1686" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1696"><net_src comp="1686" pin="1"/><net_sink comp="1426" pin=0"/></net>

<net id="1697"><net_src comp="1686" pin="1"/><net_sink comp="1466" pin=0"/></net>

<net id="1701"><net_src comp="1096" pin="2"/><net_sink comp="1698" pin=0"/></net>

<net id="1702"><net_src comp="1698" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1703"><net_src comp="1698" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="1704"><net_src comp="1698" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="1705"><net_src comp="1698" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="1709"><net_src comp="1102" pin="2"/><net_sink comp="1706" pin=0"/></net>

<net id="1710"><net_src comp="1706" pin="1"/><net_sink comp="1466" pin=2"/></net>

<net id="1714"><net_src comp="1165" pin="2"/><net_sink comp="1711" pin=0"/></net>

<net id="1715"><net_src comp="1711" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1719"><net_src comp="1176" pin="3"/><net_sink comp="1716" pin=0"/></net>

<net id="1720"><net_src comp="1716" pin="1"/><net_sink comp="1472" pin=2"/></net>

<net id="1724"><net_src comp="1187" pin="3"/><net_sink comp="1721" pin=0"/></net>

<net id="1725"><net_src comp="1721" pin="1"/><net_sink comp="538" pin=2"/></net>

<net id="1729"><net_src comp="1222" pin="1"/><net_sink comp="1726" pin=0"/></net>

<net id="1730"><net_src comp="1726" pin="1"/><net_sink comp="1516" pin=0"/></net>

<net id="1734"><net_src comp="1226" pin="3"/><net_sink comp="1731" pin=0"/></net>

<net id="1735"><net_src comp="1731" pin="1"/><net_sink comp="1410" pin=0"/></net>

<net id="1739"><net_src comp="1275" pin="2"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="1472" pin=1"/></net>

<net id="1744"><net_src comp="1285" pin="3"/><net_sink comp="1741" pin=0"/></net>

<net id="1745"><net_src comp="1741" pin="1"/><net_sink comp="1461" pin=0"/></net>

<net id="1749"><net_src comp="1359" pin="2"/><net_sink comp="1746" pin=0"/></net>

<net id="1750"><net_src comp="1746" pin="1"/><net_sink comp="1423" pin=0"/></net>

<net id="1754"><net_src comp="351" pin="3"/><net_sink comp="1751" pin=0"/></net>

<net id="1755"><net_src comp="1751" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="1759"><net_src comp="1389" pin="2"/><net_sink comp="1756" pin=0"/></net>

<net id="1760"><net_src comp="1756" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="1764"><net_src comp="1395" pin="2"/><net_sink comp="1761" pin=0"/></net>

<net id="1765"><net_src comp="1761" pin="1"/><net_sink comp="1447" pin=0"/></net>

<net id="1769"><net_src comp="1401" pin="2"/><net_sink comp="1766" pin=0"/></net>

<net id="1770"><net_src comp="1766" pin="1"/><net_sink comp="1454" pin=0"/></net>

<net id="1774"><net_src comp="1407" pin="1"/><net_sink comp="1771" pin=0"/></net>

<net id="1775"><net_src comp="1771" pin="1"/><net_sink comp="1508" pin=1"/></net>

<net id="1779"><net_src comp="1410" pin="1"/><net_sink comp="1776" pin=0"/></net>

<net id="1780"><net_src comp="1776" pin="1"/><net_sink comp="1523" pin=0"/></net>

<net id="1784"><net_src comp="345" pin="3"/><net_sink comp="1781" pin=0"/></net>

<net id="1785"><net_src comp="1781" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="1789"><net_src comp="359" pin="3"/><net_sink comp="1786" pin=0"/></net>

<net id="1790"><net_src comp="1786" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="1794"><net_src comp="1417" pin="2"/><net_sink comp="1791" pin=0"/></net>

<net id="1795"><net_src comp="1791" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="1799"><net_src comp="1508" pin="3"/><net_sink comp="1796" pin=0"/></net>

<net id="1800"><net_src comp="1796" pin="1"/><net_sink comp="1426" pin=2"/></net>

<net id="1804"><net_src comp="345" pin="3"/><net_sink comp="1801" pin=0"/></net>

<net id="1805"><net_src comp="1801" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="1809"><net_src comp="1516" pin="3"/><net_sink comp="1806" pin=0"/></net>

<net id="1810"><net_src comp="1806" pin="1"/><net_sink comp="1426" pin=1"/></net>

<net id="1814"><net_src comp="1423" pin="1"/><net_sink comp="1811" pin=0"/></net>

<net id="1815"><net_src comp="1811" pin="1"/><net_sink comp="1523" pin=1"/></net>

<net id="1819"><net_src comp="367" pin="3"/><net_sink comp="1816" pin=0"/></net>

<net id="1820"><net_src comp="1816" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1824"><net_src comp="374" pin="3"/><net_sink comp="1821" pin=0"/></net>

<net id="1825"><net_src comp="1821" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="1829"><net_src comp="381" pin="3"/><net_sink comp="1826" pin=0"/></net>

<net id="1830"><net_src comp="1826" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1834"><net_src comp="388" pin="3"/><net_sink comp="1831" pin=0"/></net>

<net id="1835"><net_src comp="1831" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="1839"><net_src comp="395" pin="3"/><net_sink comp="1836" pin=0"/></net>

<net id="1840"><net_src comp="1836" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="1844"><net_src comp="402" pin="3"/><net_sink comp="1841" pin=0"/></net>

<net id="1845"><net_src comp="1841" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1849"><net_src comp="302" pin="3"/><net_sink comp="1846" pin=0"/></net>

<net id="1850"><net_src comp="1846" pin="1"/><net_sink comp="593" pin=2"/></net>

<net id="1854"><net_src comp="326" pin="3"/><net_sink comp="1851" pin=0"/></net>

<net id="1855"><net_src comp="1851" pin="1"/><net_sink comp="593" pin=4"/></net>

<net id="1859"><net_src comp="314" pin="3"/><net_sink comp="1856" pin=0"/></net>

<net id="1860"><net_src comp="1856" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1864"><net_src comp="1454" pin="3"/><net_sink comp="1861" pin=0"/></net>

<net id="1865"><net_src comp="1861" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="1869"><net_src comp="1461" pin="2"/><net_sink comp="1866" pin=0"/></net>

<net id="1870"><net_src comp="1866" pin="1"/><net_sink comp="561" pin=2"/></net>

<net id="1874"><net_src comp="1466" pin="3"/><net_sink comp="1871" pin=0"/></net>

<net id="1875"><net_src comp="1871" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="1879"><net_src comp="1472" pin="3"/><net_sink comp="1876" pin=0"/></net>

<net id="1880"><net_src comp="1876" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="1884"><net_src comp="645" pin="2"/><net_sink comp="1881" pin=0"/></net>

<net id="1885"><net_src comp="1881" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="1889"><net_src comp="602" pin="2"/><net_sink comp="1886" pin=0"/></net>

<net id="1890"><net_src comp="1886" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="1894"><net_src comp="603" pin="2"/><net_sink comp="1891" pin=0"/></net>

<net id="1895"><net_src comp="1891" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="1899"><net_src comp="605" pin="2"/><net_sink comp="1896" pin=0"/></net>

<net id="1900"><net_src comp="1896" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="1904"><net_src comp="1477" pin="2"/><net_sink comp="1901" pin=0"/></net>

<net id="1905"><net_src comp="1901" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="1909"><net_src comp="1488" pin="3"/><net_sink comp="1906" pin=0"/></net>

<net id="1910"><net_src comp="1906" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="1914"><net_src comp="718" pin="1"/><net_sink comp="1911" pin=0"/></net>

<net id="1915"><net_src comp="1911" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1919"><net_src comp="704" pin="5"/><net_sink comp="1916" pin=0"/></net>

<net id="1920"><net_src comp="1916" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1924"><net_src comp="715" pin="1"/><net_sink comp="1921" pin=0"/></net>

<net id="1925"><net_src comp="1921" pin="1"/><net_sink comp="1495" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {13 47 48 49 50 51 52 }
 - Input state : 
	Port: l3 : gmem | {2 3 4 5 6 7 8 11 }
	Port: l3 : Layer2_Neurons_CPU | {1 }
	Port: l3 : Layer3_Neurons_CPU | {1 }
	Port: l3 : Layer2_Weights_CPU | {14 15 17 18 19 }
	Port: l3 : table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {39 40 }
	Port: l3 : table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {39 40 }
	Port: l3 : table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {39 40 }
  - Chain level:
	State 1
		sext_ln56 : 1
		gmem_addr : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		add_ln56_1 : 1
		icmp_ln56 : 1
		br_ln56 : 2
		add_ln56 : 1
		icmp_ln57 : 1
		select_ln56 : 2
		xor_ln56 : 2
		icmp_ln58 : 1
		and_ln56 : 2
		select_ln56_1 : 2
		add_ln57 : 3
		or_ln57 : 2
		select_ln57 : 2
		select_ln57_1 : 2
		zext_ln60 : 3
		mul_ln60 : 4
		switch_ln60 : 3
		add_ln58 : 3
		add_ln57_1 : 1
		select_ln57_2 : 2
	State 10
	State 11
		add_ln60 : 1
	State 12
		zext_ln60_2 : 1
		l2_buf_0_addr : 2
		l2_buf_1_addr : 2
		l2_buf_2_addr : 2
		l2_buf_3_addr : 2
		l2_buf_4_addr : 2
		l2_buf_5_addr : 2
		store_ln60 : 3
		store_ln60 : 3
		store_ln60 : 3
		store_ln60 : 3
		store_ln60 : 3
		store_ln60 : 3
	State 13
		sext_ln70 : 1
		gmem_addr_1 : 2
		empty_46 : 3
	State 14
		add_ln70_1 : 1
		icmp_ln70 : 1
		br_ln70 : 2
		add_ln70 : 1
		icmp_ln71 : 1
		select_ln70_2 : 2
		zext_ln70 : 3
		mul_ln70 : 4
		zext_ln70_1 : 5
		Layer2_Weights_CPU_addr : 6
		Layer2_Weights_CPU_load_2 : 7
		select_ln70_4 : 2
	State 15
		select_ln70_3 : 1
		and_ln70 : 1
		add_ln71 : 1
		or_ln71 : 1
		select_ln71 : 1
		p_mid : 2
		select_ln71_1 : 3
		select_ln71_2 : 1
		tmp_4 : 2
		zext_ln75_3 : 3
	State 16
		zext_ln75 : 1
		empty_47 : 2
		zext_ln79 : 3
		mul_ln79 : 4
		icmp_ln75 : 1
		br_ln75 : 2
		icmp_ln76 : 1
		xor_ln75 : 2
		icmp_ln77 : 1
		and_ln75 : 2
		add_ln76_2 : 1
	State 17
		zext_ln76 : 1
		tmp1 : 2
		tmp1_cast : 3
		empty_48 : 4
		p_shl1 : 5
		p_shl1_cast : 6
		p_shl2 : 5
		p_shl2_cast : 6
		empty_49 : 7
		empty_50 : 2
		select_ln75 : 1
		zext_ln75_1 : 1
		select_ln75_1 : 1
		zext_ln75_4 : 2
		zext_ln75_2 : 1
		p_shl_mid1 : 1
		select_ln75_2 : 2
		p_mid161 : 2
		zext_ln79_4 : 3
		mul_ln79_1 : 4
		select_ln75_3 : 3
		p_mid169 : 2
		p_shl1_mid : 3
		p_shl1_cast_mid177 : 4
		p_shl2_mid : 3
		p_shl2_cast_mid181 : 4
		p_mid183 : 5
		select_ln75_4 : 8
		add_ln76 : 2
		zext_ln76_1 : 3
		tmp1_mid1 : 4
		tmp1_cast_mid1 : 5
		p_mid1 : 6
		p_shl1_mid1 : 7
		p_shl1_cast_mid1 : 8
		p_shl2_mid1 : 7
		p_shl2_cast_mid1 : 8
		p_mid130 : 9
		select_ln76_1 : 10
		sext_ln76 : 11
		add_ln76_1 : 12
		p_mid134 : 4
		c_1_cast6 : 1
		add_ln79 : 13
		zext_ln79_1 : 14
		Layer2_Weights_CPU_addr_1 : 15
		Layer2_Weights_CPU_load : 16
		or_ln77 : 1
		zext_ln66 : 1
		add_ln79_1 : 13
		icmp_ln79 : 1
		icmp_ln79_1 : 1
	State 18
		add_ln79_2 : 1
		mul_ln79_2 : 1
		Layer2_Weights_CPU_addr_2 : 1
		Layer2_Weights_CPU_load_1 : 2
	State 19
		add_ln79_3 : 1
	State 20
		add_ln79_4 : 1
	State 21
		select_ln76_2 : 1
		zext_ln79_7 : 2
		l2_buf_4_addr_1 : 3
		l2_buf_4_load : 4
		l2_buf_5_addr_1 : 3
		l2_buf_5_load : 4
		l2_buf_1_addr_1 : 3
		l2_buf_1_load : 4
		l2_buf_3_addr_1 : 3
		l2_buf_3_load : 4
		l2_buf_0_addr_1 : 3
		l2_buf_0_load : 4
		l2_buf_2_addr_1 : 3
		l2_buf_2_load : 4
	State 22
		select_ln79 : 1
		select_ln79_1 : 2
	State 23
		mul1 : 1
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		select_ln71_3 : 1
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
		write_ln82 : 1
	State 48
	State 49
	State 50
	State 51
	State 52


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|---------|
|   call   |   grp_generic_tanh_double_s_fu_704  |    20   |  15.485 |   2494  |   4819  |
|----------|-------------------------------------|---------|---------|---------|---------|
|   fadd   |              grp_fu_603             |    2    |    0    |   227   |   403   |
|          |              grp_fu_605             |    2    |    0    |   227   |   403   |
|----------|-------------------------------------|---------|---------|---------|---------|
|   fmul   |              grp_fu_602             |    3    |    0    |   128   |   320   |
|          |              grp_fu_645             |    3    |    0    |   128   |   320   |
|----------|-------------------------------------|---------|---------|---------|---------|
|   dmul   |              grp_fu_722             |    11   |    0    |   275   |   558   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |          add_ln56_1_fu_754          |    0    |    0    |    0    |    13   |
|          |           add_ln56_fu_766           |    0    |    0    |    0    |    11   |
|          |           add_ln57_fu_812           |    0    |    0    |    0    |    13   |
|          |           add_ln58_fu_844           |    0    |    0    |    0    |    13   |
|          |          add_ln57_1_fu_850          |    0    |    0    |    0    |    15   |
|          |          add_ln70_1_fu_905          |    0    |    0    |    0    |    12   |
|          |           add_ln70_fu_917           |    0    |    0    |    0    |    14   |
|          |           add_ln71_fu_1004          |    0    |    0    |    0    |    11   |
|          |           empty_47_fu_1063          |    0    |    0    |    0    |    13   |
|          |          add_ln76_2_fu_1102         |    0    |    0    |    0    |    13   |
|          |             tmp1_fu_1120            |    0    |    0    |    0    |    11   |
|          |           empty_48_fu_1129          |    0    |    0    |    0    |    13   |
|          |           empty_50_fu_1165          |    0    |    0    |    0    |    13   |
|    add   |           add_ln75_fu_1170          |    0    |    0    |    0    |    11   |
|          |           p_mid161_fu_1217          |    0    |    0    |    0    |    13   |
|          |           p_mid169_fu_1232          |    0    |    0    |    0    |    13   |
|          |           add_ln76_fu_1275          |    0    |    0    |    0    |    11   |
|          |          tmp1_mid1_fu_1297          |    0    |    0    |    0    |    11   |
|          |            p_mid1_fu_1307           |    0    |    0    |    0    |    13   |
|          |          add_ln76_1_fu_1354         |    0    |    0    |    0    |    14   |
|          |           p_mid134_fu_1359          |    0    |    0    |    0    |    13   |
|          |           add_ln79_fu_1368          |    0    |    0    |    0    |    14   |
|          |          add_ln79_1_fu_1389         |    0    |    0    |    0    |    14   |
|          |          add_ln75_1_fu_1417         |    0    |    0    |    0    |    14   |
|          |           add_ln77_fu_1461          |    0    |    0    |    0    |    11   |
|          |           add_ln72_fu_1477          |    0    |    0    |    0    |    11   |
|          |          add_ln71_1_fu_1482         |    0    |    0    |    0    |    14   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |          select_ln56_fu_778         |    0    |    0    |    0    |    4    |
|          |         select_ln56_1_fu_804        |    0    |    0    |    0    |    3    |
|          |          select_ln57_fu_824         |    0    |    0    |    0    |    4    |
|          |         select_ln57_1_fu_832        |    0    |    0    |    0    |    4    |
|          |         select_ln57_2_fu_856        |    0    |    0    |    0    |    8    |
|          |         select_ln70_2_fu_929        |    0    |    0    |    0    |    6    |
|          |         select_ln70_4_fu_952        |    0    |    0    |    0    |    6    |
|          |          select_ln70_fu_960         |    0    |    0    |    0    |    3    |
|          |         select_ln70_3_fu_980        |    0    |    0    |    0    |    4    |
|          |         select_ln71_fu_1015         |    0    |    0    |    0    |    3    |
|          |        select_ln71_1_fu_1031        |    0    |    0    |    0    |    4    |
|          |        select_ln71_2_fu_1039        |    0    |    0    |    0    |    3    |
|  select  |         select_ln75_fu_1176         |    0    |    0    |    0    |    3    |
|          |        select_ln75_1_fu_1187        |    0    |    0    |    0    |    3    |
|          |        select_ln75_2_fu_1210        |    0    |    0    |    0    |    5    |
|          |        select_ln75_3_fu_1226        |    0    |    0    |    0    |    4    |
|          |        select_ln75_4_fu_1268        |    0    |    0    |    0    |    9    |
|          |         select_ln76_fu_1285         |    0    |    0    |    0    |    3    |
|          |        select_ln76_1_fu_1343        |    0    |    0    |    0    |    9    |
|          |        select_ln75_5_fu_1426        |    0    |    0    |    0    |    8    |
|          |        select_ln76_2_fu_1431        |    0    |    0    |    0    |    8    |
|          |         select_ln79_fu_1447         |    0    |    0    |    0    |    32   |
|          |        select_ln79_1_fu_1454        |    0    |    0    |    0    |    32   |
|          |        select_ln76_4_fu_1466        |    0    |    0    |    0    |    5    |
|          |        select_ln76_3_fu_1472        |    0    |    0    |    0    |    3    |
|          |        select_ln71_3_fu_1488        |    0    |    0    |    0    |    6    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |           icmp_ln56_fu_760          |    0    |    0    |    0    |    11   |
|          |           icmp_ln57_fu_772          |    0    |    0    |    0    |    11   |
|          |           icmp_ln58_fu_792          |    0    |    0    |    0    |    9    |
|          |           icmp_ln70_fu_911          |    0    |    0    |    0    |    11   |
|          |           icmp_ln71_fu_923          |    0    |    0    |    0    |    10   |
|   icmp   |           icmp_ln72_fu_992          |    0    |    0    |    0    |    8    |
|          |          icmp_ln75_fu_1072          |    0    |    0    |    0    |    10   |
|          |          icmp_ln76_fu_1078          |    0    |    0    |    0    |    9    |
|          |          icmp_ln77_fu_1090          |    0    |    0    |    0    |    8    |
|          |          icmp_ln79_fu_1395          |    0    |    0    |    0    |    8    |
|          |         icmp_ln79_1_fu_1401         |    0    |    0    |    0    |    8    |
|----------|-------------------------------------|---------|---------|---------|---------|
|    mul   |           mul_ln70_fu_941           |    0    |    0    |    0    |    51   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |           empty_49_fu_1159          |    0    |    0    |    0    |    15   |
|    sub   |           p_mid183_fu_1262          |    0    |    0    |    0    |    15   |
|          |           p_mid130_fu_1337          |    0    |    0    |    0    |    15   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |           xor_ln56_fu_786           |    0    |    0    |    0    |    2    |
|    xor   |           xor_ln70_fu_987           |    0    |    0    |    0    |    2    |
|          |           xor_ln75_fu_1084          |    0    |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |           and_ln56_fu_798           |    0    |    0    |    0    |    2    |
|    and   |           and_ln70_fu_998           |    0    |    0    |    0    |    2    |
|          |           and_ln75_fu_1096          |    0    |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |            or_ln57_fu_818           |    0    |    0    |    0    |    2    |
|          |            or_ln70_fu_967           |    0    |    0    |    0    |    0    |
|    or    |           or_ln71_fu_1010           |    0    |    0    |    0    |    2    |
|          |           or_ln76_fu_1281           |    0    |    0    |    0    |    2    |
|          |           or_ln77_fu_1379           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |             grp_fu_1499             |    1    |    0    |    0    |    0    |
|  muladd  |             grp_fu_1508             |    1    |    0    |    0    |    0    |
|          |             grp_fu_1516             |    1    |    0    |    0    |    0    |
|          |             grp_fu_1523             |    1    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          | Layer3_Neurons_CPU_read_read_fu_226 |    0    |    0    |    0    |    0    |
|   read   | Layer2_Neurons_CPU_read_read_fu_232 |    0    |    0    |    0    |    0    |
|          |      gmem_addr_read_read_fu_245     |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|  readreq |          grp_readreq_fu_238         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
| writeresp|         grp_writeresp_fu_250        |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   write  |       write_ln82_write_fu_257       |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|  fptrunc |              grp_fu_715             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   fpext  |              grp_fu_718             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|partselect|           trunc_ln_fu_734           |    0    |    0    |    0    |    0    |
|          |           trunc_ln1_fu_885          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |           sext_ln56_fu_744          |    0    |    0    |    0    |    0    |
|   sext   |           sext_ln70_fu_894          |    0    |    0    |    0    |    0    |
|          |          sext_ln76_fu_1350          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |           zext_ln60_fu_840          |    0    |    0    |    0    |    0    |
|          |          zext_ln60_1_fu_864         |    0    |    0    |    0    |    0    |
|          |          zext_ln60_2_fu_867         |    0    |    0    |    0    |    0    |
|          |           zext_ln70_fu_937          |    0    |    0    |    0    |    0    |
|          |          zext_ln70_1_fu_947         |    0    |    0    |    0    |    0    |
|          |         zext_ln75_3_fu_1055         |    0    |    0    |    0    |    0    |
|          |          zext_ln75_fu_1059          |    0    |    0    |    0    |    0    |
|          |          zext_ln79_fu_1068          |    0    |    0    |    0    |    0    |
|          |          zext_ln76_fu_1116          |    0    |    0    |    0    |    0    |
|          |          tmp1_cast_fu_1125          |    0    |    0    |    0    |    0    |
|          |         p_shl1_cast_fu_1143         |    0    |    0    |    0    |    0    |
|          |         p_shl2_cast_fu_1155         |    0    |    0    |    0    |    0    |
|          |         zext_ln75_1_fu_1183         |    0    |    0    |    0    |    0    |
|          |         zext_ln75_4_fu_1194         |    0    |    0    |    0    |    0    |
|   zext   |         zext_ln75_2_fu_1198         |    0    |    0    |    0    |    0    |
|          |         zext_ln79_4_fu_1222         |    0    |    0    |    0    |    0    |
|          |      p_shl1_cast_mid177_fu_1246     |    0    |    0    |    0    |    0    |
|          |      p_shl2_cast_mid181_fu_1258     |    0    |    0    |    0    |    0    |
|          |         zext_ln76_1_fu_1293         |    0    |    0    |    0    |    0    |
|          |        tmp1_cast_mid1_fu_1303       |    0    |    0    |    0    |    0    |
|          |       p_shl1_cast_mid1_fu_1321      |    0    |    0    |    0    |    0    |
|          |       p_shl2_cast_mid1_fu_1333      |    0    |    0    |    0    |    0    |
|          |          c_1_cast6_fu_1364          |    0    |    0    |    0    |    0    |
|          |         zext_ln79_1_fu_1374         |    0    |    0    |    0    |    0    |
|          |          zext_ln66_fu_1385          |    0    |    0    |    0    |    0    |
|          |         zext_ln79_3_fu_1407         |    0    |    0    |    0    |    0    |
|          |         zext_ln79_5_fu_1410         |    0    |    0    |    0    |    0    |
|          |         zext_ln79_2_fu_1413         |    0    |    0    |    0    |    0    |
|          |         zext_ln79_6_fu_1423         |    0    |    0    |    0    |    0    |
|          |         zext_ln79_7_fu_1437         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |             tmp_s_fu_972            |    0    |    0    |    0    |    0    |
|          |            p_mid_fu_1023            |    0    |    0    |    0    |    0    |
|          |            tmp_4_fu_1047            |    0    |    0    |    0    |    0    |
|          |            p_shl_fu_1108            |    0    |    0    |    0    |    0    |
|          |            p_shl1_fu_1135           |    0    |    0    |    0    |    0    |
|bitconcatenate|            p_shl2_fu_1147           |    0    |    0    |    0    |    0    |
|          |          p_shl_mid1_fu_1202         |    0    |    0    |    0    |    0    |
|          |          p_shl1_mid_fu_1238         |    0    |    0    |    0    |    0    |
|          |          p_shl2_mid_fu_1250         |    0    |    0    |    0    |    0    |
|          |         p_shl1_mid1_fu_1313         |    0    |    0    |    0    |    0    |
|          |         p_shl2_mid1_fu_1325         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   Total  |                                     |    45   |  15.485 |   3479  |   7564  |
|----------|-------------------------------------|---------|---------|---------|---------|

Memories:
+-------------------------------------------------------------+--------+--------+--------+
|                                                             |  BRAM  |   FF   |   LUT  |
+-------------------------------------------------------------+--------+--------+--------+
|                      Layer2_Weights_CPU                     |   16   |    0   |    0   |
|                           l2_buf_0                          |    1   |    0   |    0   |
|                           l2_buf_1                          |    1   |    0   |    0   |
|                           l2_buf_2                          |    1   |    0   |    0   |
|                           l2_buf_3                          |    1   |    0   |    0   |
|                           l2_buf_4                          |    1   |    0   |    0   |
|                           l2_buf_5                          |    1   |    0   |    0   |
|table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V|    2   |    0   |    0   |
| table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V |    2   |    0   |    0   |
| table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V |    1   |    0   |    0   |
+-------------------------------------------------------------+--------+--------+--------+
|                            Total                            |   27   |    0   |    0   |
+-------------------------------------------------------------+--------+--------+--------+

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|Layer2_Weights_CPU_addr_1_reg_1751|   13   |
|Layer2_Weights_CPU_addr_2_reg_1786|   13   |
| Layer2_Weights_CPU_addr_reg_1620 |   13   |
|Layer2_Weights_CPU_load_1_reg_1801|   32   |
|Layer2_Weights_CPU_load_2_reg_1635|   32   |
| Layer2_Weights_CPU_load_reg_1781 |   32   |
| Layer3_Neurons_CPU_read_reg_1532 |   64   |
|        add_ln56_1_reg_1543       |   10   |
|         add_ln58_reg_1572        |    4   |
|        add_ln70_1_reg_1598       |   11   |
|         add_ln72_reg_1901        |    3   |
|        add_ln75_1_reg_1791       |    7   |
|        add_ln76_2_reg_1706       |    5   |
|         add_ln76_reg_1736        |    3   |
|         add_ln77_reg_1866        |    3   |
|        add_ln79_1_reg_1756       |   13   |
|        add_ln79_2_reg_1796       |    8   |
|        add_ln79_3_reg_1806       |    8   |
|         and_ln75_reg_1698        |    1   |
|            c_1_reg_557           |    3   |
|             c_reg_420            |    3   |
|          conv1_reg_1921          |   32   |
|           conv_reg_1911          |   64   |
|         empty_47_reg_1672        |    4   |
|         empty_50_reg_1711        |    4   |
|       gmem_addr_1_reg_1592       |   32   |
|      gmem_addr_read_reg_1587     |   32   |
|        gmem_addr_reg_1537        |   32   |
|             i_reg_475            |    6   |
|        icmp_ln56_reg_1548        |    1   |
|        icmp_ln71_reg_1606        |    1   |
|        icmp_ln75_reg_1682        |    1   |
|        icmp_ln76_reg_1686        |    1   |
|       icmp_ln79_1_reg_1766       |    1   |
|        icmp_ln79_reg_1761        |    1   |
|     indvar_flatten107_reg_522    |    7   |
|     indvar_flatten118_reg_486    |    6   |
|     indvar_flatten13_reg_409     |   10   |
|     indvar_flatten141_reg_464    |   11   |
|     indvar_flatten36_reg_546     |    5   |
|      indvar_flatten_reg_431      |    8   |
|             j_reg_498            |    3   |
|             k_reg_510            |    3   |
|     l2_buf_0_addr_1_reg_1836     |    8   |
|      l2_buf_0_load_reg_1851      |   32   |
|     l2_buf_1_addr_1_reg_1826     |    8   |
|     l2_buf_2_addr_1_reg_1841     |    8   |
|      l2_buf_2_load_reg_1856      |   32   |
|     l2_buf_3_addr_1_reg_1831     |    8   |
|     l2_buf_4_addr_1_reg_1816     |    8   |
|      l2_buf_4_load_reg_1846      |   32   |
|     l2_buf_5_addr_1_reg_1821     |    8   |
|             m_reg_534            |    3   |
|           mul1_reg_1881          |   32   |
|         mul43_1_reg_1886         |   32   |
|         mul_ln70_reg_1615        |   13   |
|             n_reg_569            |    3   |
|         or_ln70_reg_1630         |   13   |
|         p_mid134_reg_1746        |    4   |
|         phi_ln79_reg_590         |   32   |
|              reg_728             |   64   |
|      select_ln56_1_reg_1552      |    3   |
|      select_ln57_1_reg_1562      |    4   |
|      select_ln57_2_reg_1577      |    8   |
|       select_ln57_reg_1557       |    4   |
|      select_ln70_4_reg_1625      |    6   |
|      select_ln71_1_reg_1645      |    4   |
|      select_ln71_2_reg_1651      |    3   |
|      select_ln71_3_reg_1906      |    6   |
|       select_ln71_reg_1640       |    3   |
|      select_ln75_1_reg_1721      |    3   |
|      select_ln75_3_reg_1731      |    4   |
|       select_ln75_reg_1716       |    3   |
|      select_ln76_3_reg_1876      |    3   |
|      select_ln76_4_reg_1871      |    5   |
|       select_ln76_reg_1741       |    3   |
|      select_ln79_1_reg_1861      |   32   |
|          somme_1_reg_580         |   32   |
|         somme_2_reg_1891         |   32   |
|          somme_reg_1896          |   32   |
|          tmp_4_reg_1656          |    4   |
|           tmp_reg_1916           |   64   |
|             x_reg_453            |    4   |
|             y_reg_442            |    4   |
|       zext_ln60_1_reg_1582       |    8   |
|        zext_ln60_reg_1567        |    8   |
|       zext_ln75_3_reg_1662       |    8   |
|        zext_ln75_reg_1667        |    4   |
|       zext_ln79_3_reg_1771       |    8   |
|       zext_ln79_4_reg_1726       |    8   |
|       zext_ln79_5_reg_1776       |    8   |
|       zext_ln79_6_reg_1811       |    8   |
|        zext_ln79_reg_1677        |    8   |
+----------------------------------+--------+
|               Total              |  1220  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
|    grp_writeresp_fu_250   |  p0  |   2  |   1  |    2   |
|    grp_writeresp_fu_250   |  p1  |   2  |  32  |   64   ||    9    |
|     grp_access_fu_302     |  p0  |   3  |   8  |   24   ||    14   |
|     grp_access_fu_308     |  p0  |   3  |   8  |   24   ||    14   |
|     grp_access_fu_314     |  p0  |   3  |   8  |   24   ||    14   |
|     grp_access_fu_320     |  p0  |   3  |   8  |   24   ||    14   |
|     grp_access_fu_326     |  p0  |   3  |   8  |   24   ||    14   |
|     grp_access_fu_332     |  p0  |   3  |   8  |   24   ||    14   |
|     grp_access_fu_345     |  p0  |   6  |  13  |   78   ||    31   |
| indvar_flatten118_reg_486 |  p0  |   2  |   6  |   12   ||    9    |
|         j_reg_498         |  p0  |   2  |   3  |    6   ||    9    |
|         k_reg_510         |  p0  |   2  |   3  |    6   ||    9    |
| indvar_flatten107_reg_522 |  p0  |   2  |   7  |   14   ||    9    |
|         m_reg_534         |  p0  |   2  |   3  |    6   ||    9    |
|        c_1_reg_557        |  p0  |   2  |   3  |    6   ||    9    |
|         grp_fu_722        |  p0  |   2  |  64  |   128  ||    9    |
|         grp_fu_722        |  p1  |   2  |  64  |   128  |
|        grp_fu_1499        |  p0  |   2  |   4  |    8   ||    9    |
|        grp_fu_1499        |  p1  |   2  |   8  |   16   ||    9    |
|        grp_fu_1508        |  p0  |   2  |   4  |    8   ||    9    |
|        grp_fu_1508        |  p1  |   2  |   8  |   16   ||    9    |
|        grp_fu_1516        |  p0  |   2  |   4  |    8   ||    9    |
|        grp_fu_1516        |  p1  |   2  |   8  |   16   ||    9    |
|        grp_fu_1523        |  p0  |   2  |   4  |    8   ||    9    |
|        grp_fu_1523        |  p1  |   2  |   8  |   16   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   690  ||  40.893 ||   259   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   45   |   15   |  3479  |  7564  |
|   Memory  |   27   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   40   |    -   |   259  |
|  Register |    -   |    -   |    -   |  1220  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   27   |   45   |   56   |  4699  |  7823  |
+-----------+--------+--------+--------+--------+--------+
