[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3676756 heartbeat IPC: 2.72 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 33 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3676756 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 33 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3676756 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 33 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12506278 heartbeat IPC: 1.133 cumulative IPC: 1.133 (Simulation time: 00 hr 01 min 25 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 24879938 heartbeat IPC: 0.8082 cumulative IPC: 0.9433 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 38109377 heartbeat IPC: 0.7559 cumulative IPC: 0.8713 (Simulation time: 00 hr 03 min 40 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 43407996 cumulative IPC: 0.9215 (Simulation time: 00 hr 04 min 32 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 43407996 cumulative IPC: 0.9215 (Simulation time: 00 hr 04 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/pouria/ChampSim/xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9215 instructions: 40000000 cycles: 43407996
CPU 0 Branch Prediction Accuracy: 96.28% MPKI: 10.4 Average ROB Occupancy at Mispredict: 36.84
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 5.853
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457622 HIT:     419895 MISS:      37727 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457622 HIT:     419895 MISS:      37727 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 389.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685262 HIT:     467699 MISS:     217563 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359654 HIT:     292116 MISS:      67538 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96831 HIT:       6370 MISS:      90461 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142865 HIT:     142537 MISS:        328 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85912 HIT:      26676 MISS:      59236 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 170.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6835878 HIT:    6750999 MISS:      84879 MSHR_MERGE:      27766
cpu0->cpu0_L1I LOAD         ACCESS:    6835878 HIT:    6750999 MISS:      84879 MSHR_MERGE:      27766
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 18.99 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13117044 HIT:   12101767 MISS:    1015277 MSHR_MERGE:     529987
cpu0->cpu0_L1D LOAD         ACCESS:    8032310 HIT:    7501628 MISS:     530682 MSHR_MERGE:     228137
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4991105 HIT:    4594005 MISS:     397100 MSHR_MERGE:     300267
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93629 HIT:       6134 MISS:      87495 MSHR_MERGE:       1583
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 83.45 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5838430 HIT:    5726313 MISS:     112117 MSHR_MERGE:      50945
cpu0->cpu0_ITLB LOAD         ACCESS:    5838430 HIT:    5726313 MISS:     112117 MSHR_MERGE:      50945
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.826 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12415559 HIT:   11696726 MISS:     718833 MSHR_MERGE:     322383
cpu0->cpu0_DTLB LOAD         ACCESS:   12415559 HIT:   11696726 MISS:     718833 MSHR_MERGE:     322383
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 41.76 cycles
cpu0->LLC TOTAL        ACCESS:     335206 HIT:      58246 MISS:     276960 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67538 HIT:      18470 MISS:      49068 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90461 HIT:      14288 MISS:      76173 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     117971 HIT:      11200 MISS:     106771 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59236 HIT:      14288 MISS:      44948 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 124.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1292
  ROW_BUFFER_MISS:     168874
  AVG DBUS CONGESTED CYCLE: 13.06
Channel 0 WQ ROW_BUFFER_HIT:      15262
  ROW_BUFFER_MISS:      92843
  FULL:          0
Channel 0 REFRESHES ISSUED:       3617
