//========================================================//
//  cache.c                                               //
//  Source file for the Cache Simulator                   //
//                                                        //
//  Implement the I-cache, D-Cache and L2-cache as        //
//  described in the README                               //
//========================================================//

#include "cache.hpp"

//
// TODO:Student Information
//
const char *studentName = "NAME";
const char *studentID   = "PID";
const char *email       = "EMAIL";

//------------------------------------//
//        Cache Configuration         //
//------------------------------------//

uint32_t icacheSets;      // Number of sets in the I$
uint32_t icacheAssoc;     // Associativity of the I$
uint32_t icacheBlocksize; // Blocksize of the I$
uint32_t icacheHitTime;   // Hit Time of the I$

uint32_t dcacheSets;      // Number of sets in the D$
uint32_t dcacheAssoc;     // Associativity of the D$
uint32_t dcacheBlocksize; // Blocksize of the D$
uint32_t dcacheHitTime;   // Hit Time of the D$

uint32_t l2cacheSets;     // Number of sets in the L2$
uint32_t l2cacheAssoc;    // Associativity of the L2$
uint32_t l2cacheBlocksize;// Blocksize of the L2$
uint32_t l2cacheHitTime;  // Hit Time of the L2$
uint32_t inclusive;       // Indicates if the L2 is inclusive

uint32_t prefetch;        // Indicate if prefetching is enabled

uint32_t memspeed;        // Latency of Main Memory

//------------------------------------//
//          Cache Statistics          //
//------------------------------------//

uint64_t icacheRefs;       // I$ references
uint64_t icacheMisses;     // I$ misses
uint64_t icachePenalties;  // I$ penalties

uint64_t dcacheRefs;       // D$ references
uint64_t dcacheMisses;     // D$ misses
uint64_t dcachePenalties;  // D$ penalties

uint64_t l2cacheRefs;      // L2$ references
uint64_t l2cacheMisses;    // L2$ misses
uint64_t l2cachePenalties; // L2$ penalties

uint64_t compulsory_miss;  // Compulsory misses on all caches
uint64_t other_miss;       // Other misses (Conflict / Capacity miss) on all caches

//------------------------------------//
//        Cache Data Structures       //
//------------------------------------//

struct cache_line
{
  uint32_t tag;
  struct cache_line *next;
  struct cache_line *prev;
};

struct cache_line *icache;
struct cache_line *dcache;
struct cache_line *l2cache;

uint32_t icache_index_mask;
uint32_t dcache_index_mask;
uint32_t l2cache_index_mask;

uint8_t icache_index_bit;
uint8_t dcache_index_bit;
uint8_t l2cache_index_bit;

uint8_t icache_block_offset_bit;
uint8_t dcache_block_offset_bit;
uint8_t l2cache_block_offset_bit;

uint8_t
get_msb_index(uint32_t n)
{
  uint8_t index = 0;
  do
  {
    n = n >> 1;
    index++;
  } while (n != 0);

  return index - 1;
}

uint8_t
access_cache(uint32_t addr, struct cache_line *cache, uint32_t index_mask, uint8_t index_bit, uint32_t assoc, uint32_t block_offset_bit, uint32_t update, uint32_t pre)
{
  uint32_t index = (addr >> block_offset_bit) & index_mask;
  uint32_t tag = addr >> (block_offset_bit + index_bit);

  struct cache_line *p = cache[index].next;
  struct cache_line *p_prev = NULL;
  uint32_t cnt = 0;

  while (p != NULL)
  {
    cnt++;
    if (p->tag == tag)
    {
      if (p->next != NULL)
      {
        p->next->prev = p->prev;
      }

      p->prev->next = p->next;
      p->next = cache[index].next;
      if (cache[index].next)
      {
        cache[index].next->prev = p;
      }
      p->prev = &cache[index];
      cache[index].next = p;

      return TRUE;
    }
    p_prev = p;
    p = p->next;
  }

  if (pre == 0)
  {
    if (p_prev == NULL)
      compulsory_miss++;
    else
      other_miss++;
  }

  if (update == 0)
  {
    return FALSE;
  }

  if (cnt == assoc)
  {
    p_prev->prev->next = NULL;
    free(p_prev);
  }

  p = (struct cache_line*) malloc(sizeof(struct cache_line));
  p->tag = tag;
  p->next = cache[index].next;
  if (cache[index].next)
  {
    cache[index].next->prev = p;
  }
  p->prev = &cache[index];
  cache[index].next = p;

  return FALSE;
}

//------------------------------------//
//          Cache Functions           //
//------------------------------------//

// Initialize the Cache Hierarchy
//
void
init_cache()
{
  // Initialize cache stats
  icacheRefs        = 0;
  icacheMisses      = 0;
  icachePenalties   = 0;
  dcacheRefs        = 0;
  dcacheMisses      = 0;
  dcachePenalties   = 0;
  l2cacheRefs       = 0;
  l2cacheMisses     = 0;
  l2cachePenalties  = 0;

  compulsory_miss = 0;
  other_miss = 0;
  
  icache_index_mask = icacheSets - 1;
  dcache_index_mask = dcacheSets - 1;
  l2cache_index_mask = l2cacheSets - 1;

  icache_index_bit = get_msb_index(icacheSets);
  dcache_index_bit = get_msb_index(dcacheSets);
  l2cache_index_bit = get_msb_index(l2cacheSets);
  icache_block_offset_bit = get_msb_index(icacheBlocksize);
  dcache_block_offset_bit = get_msb_index(dcacheBlocksize);
  l2cache_block_offset_bit = get_msb_index(l2cacheBlocksize);

  icache = (struct cache_line*) calloc(icacheSets, sizeof(struct cache_line));
  dcache = (struct cache_line*) calloc(dcacheSets, sizeof(struct cache_line));
  l2cache = (struct cache_line*) calloc(l2cacheSets, sizeof(struct cache_line));
}

void
free_cache(struct cache_line *cache, uint32_t cacheSets)
{
  for(uint32_t i = 0; i < cacheSets; i++)
  {
    struct cache_line* p = cache[i].next;
    while(p != NULL)
    {
      struct cache_line* p_tmp = p->next;
      free(p);
      p = p_tmp;
    }
  }
  free(cache);
}


// Clean Up the Cache Hierarchy
//
void
clean_cache()
{
  free_cache(icache, icacheSets);
  free_cache(dcache, dcacheSets);
  free_cache(l2cache, l2cacheSets);
}

// Perform a memory access through the icache interface for the address 'addr'
// Return the access time for the memory operation
//
uint32_t
icache_access(uint32_t addr)
{
  if (icacheSets == 0)
  {
    return l2cache_access(addr);
  }
  icacheRefs++;
  if (access_cache(addr, icache, icache_index_mask, icache_index_bit, icacheAssoc, icache_block_offset_bit, 1, 0) == TRUE)
  {
    return icacheHitTime;
  }
  else
  {
    icacheMisses++;
    uint32_t access_time = l2cache_access(addr);
    icachePenalties += access_time;
    return access_time + icacheHitTime;
  }
}

// Perform a memory access through the dcache interface for the address 'addr'
// Return the access time for the memory operation
//
uint32_t
dcache_access(uint32_t addr)
{
  if (dcacheSets == 0)
  {
    return l2cache_access(addr);
  }
  dcacheRefs++;
  if (access_cache(addr, dcache, dcache_index_mask, dcache_index_bit, dcacheAssoc, dcache_block_offset_bit, 1, 0) == TRUE)
  {
    return dcacheHitTime;
  }
  else
  {
    dcacheMisses++;
    uint32_t access_time = l2cache_access(addr);
    dcachePenalties += access_time;
    return access_time + dcacheHitTime;
  }
}

// Perform a memory access to the l2cache for the address 'addr'
// Return the access time for the memory operation
//
uint32_t
l2cache_access(uint32_t addr)
{
  if (l2cacheSets == 0)
  {
    return memspeed;
  }
  l2cacheRefs++;
  if (access_cache(addr, l2cache, l2cache_index_mask, l2cache_index_bit, l2cacheAssoc, l2cache_block_offset_bit, 1, 0) == TRUE)
  {
    return l2cacheHitTime;
  }
  else
  {
    l2cacheMisses++;
    l2cachePenalties += memspeed;
    return memspeed + l2cacheHitTime;
  }
}

// Predict an address to prefetch on icache with the information of last icache access:
// 'pc':     Program Counter of the instruction of last icache access
// 'addr':   Accessed Address of last icache access
// 'r_or_w': Read/Write of last icache access
uint32_t
icache_prefetch_addr(uint32_t pc, uint32_t addr, char r_or_w)
{
  return addr + icacheBlocksize; // Next line prefetching
  //
  //TODO: Implement a better prefetching strategy
  //
}

// Predict an address to prefetch on dcache with the information of last dcache access:
// 'pc':     Program Counter of the instruction of last dcache access
// 'addr':   Accessed Address of last dcache access
// 'r_or_w': Read/Write of last dcache access
uint32_t
dcache_prefetch_addr(uint32_t pc, uint32_t addr, char r_or_w)
{
  return addr + dcacheBlocksize; // Next line prefetching
  //
  //TODO: Implement a better prefetching strategy
  //
}

// Perform a prefetch operation to I$ for the address 'addr'
void
icache_prefetch(uint32_t addr)
{
  if (icacheSets == 0)
  {
    return;
  }

  access_cache(addr, icache, icache_index_mask, icache_index_bit, icacheAssoc, icache_block_offset_bit, 1, 1);
}

// Perform a prefetch operation to D$ for the address 'addr'
void
dcache_prefetch(uint32_t addr)
{
  if (dcacheSets == 0)
  {
    return;
  }

  access_cache(addr, dcache, dcache_index_mask, dcache_index_bit, dcacheAssoc, dcache_block_offset_bit, 1, 1);
}
