<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver hwicap v10_0: xhwicap_clb_lut.h File Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>xhwicap_clb_lut.h File Reference</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_hw_icap___clb_lut.html">XHwIcap_ClbLut</a></td></tr>
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__clb__lut_8h.html#a99e85f88b4a699a1861e900a94b2594d">XHWICAP_CLB_LUT_H_</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__clb__lut_8h.html#a3a141d9d1061661cf520c4731a96b743">XHI_CLB_LUT_F</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__clb__lut_8h.html#aa9d80bc68a5060fe1f1a0d7cc816e660">XHI_CLB_LUT_G</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td colspan="2"><h2>Variables</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="struct_x_hw_icap___clb_lut.html">XHwIcap_ClbLut</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhwicap__clb__lut_8h.html#a64edb5b5223971ba0238bafbe66ad1cc">XHI_CLB_LUT</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This header file contains bit information about the CLB LUT resource. This header file can be used with the <a class="el" href="xhwicap_8h.html#a5ba7825248dfb330bed8c2777a5e4bb5">XHwIcap_GetClbBits()</a> and <a class="el" href="xhwicap_8h.html#ace333a5fa0524552e1f931a20a383b02">XHwIcap_SetClbBits()</a> functions.</p>
<pre>
 MODIFICATION HISTORY:</pre><pre> Ver   Who  Date     Changes
 ----- ---- -------- -------------------------------------------------------
 1.00a bjb  11/14/03 First release
 1.01a bjb  04/10/06 V4 Support
 2.00a ecm  10/20/07 V5 Support
 4.00a hvm  11/13/09 V6 Support
 </pre> <hr/><h2>Define Documentation</h2>
<a class="anchor" id="a3a141d9d1061661cf520c4731a96b743"></a><!-- doxytag: member="xhwicap_clb_lut.h::XHI_CLB_LUT_F" ref="a3a141d9d1061661cf520c4731a96b743" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHI_CLB_LUT_F&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Index into SLICE and MODE for F LUT. </p>

</div>
</div>
<a class="anchor" id="aa9d80bc68a5060fe1f1a0d7cc816e660"></a><!-- doxytag: member="xhwicap_clb_lut.h::XHI_CLB_LUT_G" ref="aa9d80bc68a5060fe1f1a0d7cc816e660" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHI_CLB_LUT_G&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Index into SLICE and MODE for G LUT. </p>

</div>
</div>
<a class="anchor" id="a99e85f88b4a699a1861e900a94b2594d"></a><!-- doxytag: member="xhwicap_clb_lut.h::XHWICAP_CLB_LUT_H_" ref="a99e85f88b4a699a1861e900a94b2594d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHWICAP_CLB_LUT_H_</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/><h2>Variable Documentation</h2>
<a class="anchor" id="a64edb5b5223971ba0238bafbe66ad1cc"></a><!-- doxytag: member="xhwicap_clb_lut.h::XHI_CLB_LUT" ref="a64edb5b5223971ba0238bafbe66ad1cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="struct_x_hw_icap___clb_lut.html">XHwIcap_ClbLut</a> <a class="el" href="xhwicap__clb__lut_8h.html#a64edb5b5223971ba0238bafbe66ad1cc">XHI_CLB_LUT</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>This structure defines the Look Up Tables, or <em>LUTs</em>. in the Virtex4 CLB. Note that there are 8 16-bit LUTs, the F and G LUTs in Slice 0, 1, 2 and 3. These LUTs can take any arbitrary bit pattern.</p>
<p>Note, that DUAL_PORT mode cannot be configured here. Thats because it is essentially always in effect. But, it can only be used in the top two slices (2 and 3) using the address lines from the bottom two slices (0 and 1) for the write address. Although you can technically put the bottom two slice LUTs in dual port mode in the fpga_editor, the read and write addresses will always be the same. This is different from the Virtex where the two LUTs in a slice were combined to make a dual port RAM. In Virtex4, every LUT is dual ported, but only the top two have different read/write addresses. </p>

</div>
</div>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>

