/*
 * Copyright (C) 2019 Waldemar Kozaczuk.
 *
 * This work is open source software, licensed under the terms of the
 * BSD license as described in the LICENSE file in the top-level directory.
 */

#ifndef VIRTIO_PCI_DEVICE_HH
#define VIRTIO_PCI_DEVICE_HH

#include <osv/pci.hh>
#include <osv/interrupt.hh>
#include <osv/msi.hh>

#include "virtio-device.hh"

namespace virtio {

enum VIRTIO_PCI_CONFIG {
    /* A 32-bit r/o bitmask of the features supported by the host */
    VIRTIO_PCI_HOST_FEATURES = 0,
    /* A 32-bit r/o bitmask of the features supported by the host */
    VIRTIO_PCI_HOST_FEATURES_HIGH = 1,
    /* A 32-bit r/w bitmask of features activated by the guest */
    VIRTIO_PCI_GUEST_FEATURES = 4,
    /* A 32-bit r/w PFN for the currently selected queue */
    VIRTIO_PCI_QUEUE_PFN = 8,
    /* A 16-bit r/o queue size for the currently selected queue */
    VIRTIO_PCI_QUEUE_NUM = 12,
    /* A 16-bit r/w queue selector */
    VIRTIO_PCI_QUEUE_SEL = 14,
    /* A 16-bit r/w queue notifier */
    VIRTIO_PCI_QUEUE_NOTIFY = 16,
    /* An 8-bit device status register.  */
    VIRTIO_PCI_STATUS = 18,
    /* An 8-bit r/o interrupt status register.  Reading the value will return the
     * current contents of the ISR and will also clear it.  This is effectively
     * a read-and-acknowledge. */
    VIRTIO_PCI_ISR = 19,
    /* The bit of the ISR which indicates a device configuration change. */
    VIRTIO_PCI_ISR_CONFIG  = 0x2,
    /* MSI-X registers: only enabled if MSI-X is enabled. */
    /* A 16-bit vector for configuration changes. */
    VIRTIO_MSI_CONFIG_VECTOR = 20,
    /* A 16-bit vector for selected queue notifications. */
    VIRTIO_MSI_QUEUE_VECTOR = 22,
    /* Vector value used to disable MSI for queue */
    VIRTIO_MSI_NO_VECTOR = 0xffff,
    /* Virtio ABI version, this must match exactly */
    VIRTIO_PCI_ABI_VERSION = 0,
    /* How many bits to shift physical queue address written to QUEUE_PFN.
     * 12 is historical, and due to x86 page size. */
    VIRTIO_PCI_QUEUE_ADDR_SHIFT = 12,
    /* The alignment to use between consumer and producer parts of vring.
     * x86 pagesize again. */
    VIRTIO_PCI_VRING_ALIGN = 4096,
    VIRTIO_PCI_ID_MIN = 0x1000,
    VIRTIO_PCI_ID_MAX = 0x103f,
};

#define VIRTIO_ALIGN(x) ((x + (VIRTIO_PCI_VRING_ALIGN-1)) & ~(VIRTIO_PCI_VRING_ALIGN-1))

class virtio_pci_device : public virtio_device {
public:
    explicit virtio_pci_device(pci::device *dev);
    ~virtio_pci_device();

    virtual hw_device_id get_id() { return _dev->get_id(); }
    virtual void print() { _dev->print(); }
    virtual void reset() { _dev->reset(); }

    bool is_attached()  { return _dev->is_attached(); }
    void set_attached() { _dev->set_attached(); }

protected:
    pci::device *_dev;
    interrupt_manager _msi;
    std::unique_ptr<pci_interrupt> _irq;
};

class virtio_legacy_pci_device : public virtio_pci_device {
public:
    explicit virtio_legacy_pci_device(pci::device dev);
    ~virtio_legacy_pci_device();

    virtual void init();
    virtual void register_interrupt(interrupt_factory irq_factory);

    virtual void select_queue(int queue);
    virtual u16 get_queue_size();
    virtual void activate_queue(vring *queue);
    virtual void kick_queue(int queue);

    virtual u64 get_available_features();
    virtual bool get_available_feature_bit(int bit);

    virtual void set_enabled_features(u64 features);
    virtual void set_enabled_feature_bit(int bit, bool on);
    virtual u64 get_enabled_features();
    virtual bool get_enabled_feature_bit(int bit);

    virtual u8 get_status();
    virtual void set_status(u8 status);

    virtual u8 read_config(u32 offset);
    virtual u8 ack_irq();

    // The remaining space is defined by each driver as the per-driver
    // configuration space
    virtual int config_offset() {return (_dev->is_msix_enabled())? 24 : 20;}

    virtual bool is_modern() { return false; };
private:
    bool parse_pci_config();

    // Access the virtio conf address space set by pci bar 1
    bool get_virtio_config_bit(u32 offset, int bit);
    void set_virtio_config_bit(u32 offset, int bit, bool on);

    // Access virtio config space
    u8 virtio_conf_readb(u32 offset) { return _bar1->readb(offset);};
    u16 virtio_conf_readw(u32 offset) { return _bar1->readw(offset);};
    u32 virtio_conf_readl(u32 offset) { return _bar1->readl(offset);};
    void virtio_conf_writeb(u32 offset, u8 val) { _bar1->writeb(offset, val);};
    void virtio_conf_writew(u32 offset, u16 val) { _bar1->writew(offset, val);};
    void virtio_conf_writel(u32 offset, u32 val) { _bar1->writel(offset, val);};

    pci::bar* _bar1;
};

class virtio_modern_pci_device : public virtio_pci_device {
public:
    explicit virtio_modern_pci_device(pci::device dev);
    ~virtio_modern_pci_device();

    virtual bool is_modern() { return true; };
};

}

#endif //VIRTIO_PCI_DEVICE_HH
