`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date:    14:34:29 10/27/2019 
// Design Name: 
// Module Name:    control_unit 
// Project Name: 
// Target Devices: 
// Tool versions: 
// Description: 
//
// Dependencies: 
//
// Revision: 
// Revision 0.01 - File Created
// Additional Comments: 
//
//////////////////////////////////////////////////////////////////////////////////
module control_unit(
	input clk,	//Ê±ï¿½ï¿½
	input [5:0] op_code,
	input [10:0] alu_func,
	input equal,	//BEQï¿½ï¿½ï¿½ï¿½Ð¶ï¿
	output reg alu_select_a,	//aluï¿½ï¿½ï¿½ï¿½Ñ¡ï¿½ï¿½
	output reg alu_select_b,	//aluï¿½ï¿½ï¿½ï¿½Ñ¡ï¿½ï¿½
	output reg reg_write_select,	//regÐ´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ñ¡ï¿½ï¿½
	output reg reg_write,	//regÐ´ï¿½ï¿½ï¿½Åºï¿½
	output reg instruction_read,	//Ö¸ï¿½ï¿½æ´¢ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿
	output reg data_memory_read,	//ï¿½ï¿½ï¿½Ý´æ´¢ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½
	output reg data_memory_write,	//ï¿½ï¿½ï¿½Ý´æ´¢ï¿½ï¿½Ð´ï¿½Åºï¿½
	output reg reg_write_address_select,	//ï¿½Ä´ï¿½ï¿½ï¿½Ð´ï¿½Øµï¿½Ö·Ñ¡ï¿½ï¿½
	output reg extender_select,	//ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Õ¹Ñ¡ï¿½ï¿½
	output reg next_address_select, //pcï¿½ï¿½Ö·Ñ¡ï¿½ï¿½
	output reg [2:0] alu_op,	//aluï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
	output reg ir_write,	//irï¿½ï¿½ï¿½Åºï¿½
	output reg [4:0] current_state,
	output reg renew_pc
);

	// Ö¸ï¿½ï¿½Ö´ï¿½Ð½×¶ï¿½ï¿½ï¿½
	parameter [4:0]	sIF = 5'b00001,
							sID = 5'b00010,
							sEX = 5'b00100,
							sMEM = 5'b01000,
							sWB = 5'b10000;
	
	parameter [5:0]	J = 6'b000000,
							BEQ = 6'b000010,
							ALU = 6'b000100,
							SW = 6'b001100,
							LW = 6'b001110;
	
	reg [4:0] next_state;
	
	initial begin
		alu_select_a = 0;
		alu_select_b = 0;
		reg_write_select = 0;
		reg_write = 0;
		instruction_read = 1;
		data_memory_read = 0;
		data_memory_write = 0;
		reg_write_address_select = 0;
		extender_select = 0;
		next_address_select = 0;
		alu_op = 3'b000;
		ir_write = 0;
		current_state = sIF;
		renew_pc = 0;
	end
	
	// ï¿½ï¿½ï¿½Âµï¿½ï¿½ï¿½Ò»ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
	always @(posedge clk) begin
		current_state <= next_state;
	end
	
	// È·ï¿½ï¿½ï¿½ï¿½Ò»ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
	always @(current_state) begin
		case(current_state)
			sIF: next_state = sID;
			sID: next_state = sEX;
			sEX: next_state = sMEM;
			sMEM: next_state = sWB;
			sWB: next_state = sIF;
		endcase
	end
	
	always @(negedge clk) begin
		case(current_state)
			//sID: if(op_code == J) renew_pc <= 1;
			//sEX: if(op_code == BEQ) renew_pc <= 1;
			sWB: renew_pc <= 1;
			default: renew_pc <= 0;
		endcase
	end
	
	// ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ð¶Ï¸ï¿½ï¿½ï¿½Ê¹ï¿½ï¿½ï¿½Åºï¿½
	always @(current_state) begin
		
		alu_select_a = (op_code == J || op_code == BEQ)?1:0;
		
		alu_select_b = (op_code == J || op_code == BEQ || op_code == SW || op_code == LW)?1:0;

		reg_write_select = (op_code == LW)?1:0;

		reg_write = (current_state == sWB && (op_code == ALU || op_code == LW))?1:0;

		data_memory_read = (current_state == sMEM && op_code == LW)?1:0;

		data_memory_write = (current_state == sMEM && op_code == SW)?1:0;

		reg_write_address_select = (op_code == LW)?0:1;

		extender_select = (op_code == BEQ || op_code == LW || op_code == SW)?0:1;
		
		next_address_select = (op_code == J || (op_code == BEQ && equal == 1))?1:0;

		ir_write = (current_state == sIF)?1:0;

		if(op_code == ALU) alu_op = alu_func[2:0];
		else if(op_code == BEQ) alu_op = 3'b110;
		else if(op_code == J) alu_op = 3'b111;
		else alu_op = 3'b000;
		
	end
	
endmodule
