[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2920014 heartbeat IPC: 3.425 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 28 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2920014 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 28 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2920014 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 12942166 heartbeat IPC: 0.9978 cumulative IPC: 0.9978 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 21752222 heartbeat IPC: 1.135 cumulative IPC: 1.062 (Simulation time: 00 hr 02 min 09 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29465811 heartbeat IPC: 1.296 cumulative IPC: 1.13 (Simulation time: 00 hr 02 min 53 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 35381877 cumulative IPC: 1.131 (Simulation time: 00 hr 03 min 43 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 35381877 cumulative IPC: 1.131 (Simulation time: 00 hr 03 min 43 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.131 instructions: 40000002 cycles: 35381877
CPU 0 Branch Prediction Accuracy: 94.63% MPKI: 11.93 Average ROB Occupancy at Mispredict: 41.53
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.142
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331479 HIT:     329931 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331479 HIT:     329931 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 350.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875367 HIT:     830799 MISS:      44568 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711579 HIT:     678220 MISS:      33359 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43636 HIT:      35547 MISS:       8089 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116933 HIT:     116834 MISS:         99 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3219 HIT:        198 MISS:       3021 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 60.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4646100 HIT:    4230893 MISS:     415207 MSHR_MERGE:     108630
cpu0->cpu0_L1I LOAD         ACCESS:    4646100 HIT:    4230893 MISS:     415207 MSHR_MERGE:     108630
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.873 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14227978 HIT:   13613701 MISS:     614277 MSHR_MERGE:     162419
cpu0->cpu0_L1D LOAD         ACCESS:    7892151 HIT:    7397676 MISS:     494475 MSHR_MERGE:      89473
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6332359 HIT:    6215785 MISS:     116574 MSHR_MERGE:      72937
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3468 HIT:        240 MISS:       3228 MSHR_MERGE:          9
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.64 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4072143 HIT:    3971798 MISS:     100345 MSHR_MERGE:      63278
cpu0->cpu0_ITLB LOAD         ACCESS:    4072143 HIT:    3971798 MISS:     100345 MSHR_MERGE:      63278
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.844 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13485886 HIT:   13107470 MISS:     378416 MSHR_MERGE:      84004
cpu0->cpu0_DTLB LOAD         ACCESS:   13485886 HIT:   13107470 MISS:     378416 MSHR_MERGE:      84004
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.742 cycles
cpu0->LLC TOTAL        ACCESS:      58647 HIT:      46535 MISS:      12112 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      33359 HIT:      25725 MISS:       7634 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8089 HIT:       5276 MISS:       2813 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14178 HIT:      14152 MISS:         26 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3021 HIT:       1382 MISS:       1639 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 167.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        674
  ROW_BUFFER_MISS:      11412
  AVG DBUS CONGESTED CYCLE: 19.36
Channel 0 WQ ROW_BUFFER_HIT:        285
  ROW_BUFFER_MISS:        920
  FULL:          0
Channel 0 REFRESHES ISSUED:       2948
