[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   9630       tick       2988661       1361690       1312457       2988661 
      2   9630       tick       4565056       2190527       2174821       4565056 
      3   9630       tick       4575260       2194913       2176083       4575260 
      4   9630       tick       4570683       2191653       2173289       4570683 
      5   9630       tick       4570202       2191953       2168776       4570202 
      6   9630       tick       4577216       2195923       2173393       4577216 
      7   9630       tick       4565238       2190889       2172224       4565238 
      8   9630       tick       4571734       2191776       2170606       4571734 
      9   9630       tick       4569356       2191626       2170860       4569356 
     10   9630       tick       4568668       2190809       2175248       4568668 
     11   9630       tick       4569381       2191122       2174882       4569381 
     12   9630       tick       4571384       2192860       2177354       4571384 
     13   9630       tick       4567259       2191144       2172280       4567259 
     14   9630       tick       4573552       2194587       2176311       4573552 
     15   9630       tick       4570708       2191215       2172515       4570708 
     16   9630       tick       4565258       2190058       2169300       4565258 
     17   9630       tick       4578735       2195713       2177019       4578735 
     18   9630       tick       4546237       2179974       2160150       4546237 
     19   9630       tick       4585869       2199299       2181652       4585869 
     20   9630       exit       1842361        883916        876161       1842361 
