library ieee;
use ieee.std_logic_1164.all;

entity datamem is
	
	port (
		address,write_data: in std_logic_vector (31 downto 0);
		memwrite,memread: in std_logic;
		read_data: out std_logic_vector (31 downto 0);
	);
end datamem;

architecture bvr of datamem is
	
	begin
		process(memwrite,memread)
			type mem is array of (0 to 31) of std_logic_vector(31 downto 0);
			variable mem_data: mem;
			begin
				if(memwrite='1')then
					mem_data( integer(to_unsigned (address))):=write_data;
				end if;
				
				if(memread='1')then
					read_data<= mem_data( integer (to_unsigned (address)));
				end if;
				
		end process;
end bvr;