// Seed: 3286555627
module module_0 (
    input wand id_0,
    output wire id_1,
    input wand id_2,
    output tri0 id_3,
    output wand id_4,
    input tri1 id_5,
    output tri1 id_6,
    input wor id_7,
    input wor id_8,
    output supply0 id_9,
    output wand id_10,
    output tri1 id_11,
    output wor id_12,
    input uwire id_13,
    input wor id_14
);
  assign id_9 = 1;
endmodule
module module_1 (
    output tri0 id_0
    , id_8,
    input wor id_1,
    input uwire id_2,
    inout wand id_3,
    input tri1 id_4,
    input supply0 id_5,
    output tri0 id_6
);
  assign id_3 = 1;
  wire id_9;
  module_0(
      id_3, id_3, id_1, id_0, id_3, id_3, id_6, id_1, id_3, id_0, id_6, id_0, id_0, id_1, id_3
  );
  wire id_10;
endmodule
