###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx20.ecn.purdue.edu)
#  Generated on:      Thu Mar  3 18:47:43 2016
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.897
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.982
  Arrival Time                  1.425
  Slack Time                    0.443
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.343 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |   -0.202 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.122 | 
     | nclk__L2_I6                                   | A v -> Y ^     | INVX8  | 0.311 | 0.309 |   0.875 |    0.431 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.088 | 0.550 |   1.425 |    0.982 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1]    | D v            | DFFSR  | 0.088 | 0.000 |   1.425 |    0.982 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.543 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.684 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    1.009 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.319 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | CLK ^          | DFFSR  | 0.364 | 0.021 |   0.897 |    1.340 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.985
  Arrival Time                  1.442
  Slack Time                    0.457
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.357 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |   -0.216 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.109 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    0.419 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.089 | 0.566 |   1.442 |    0.985 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | D v            | DFFSR  | 0.089 | 0.000 |   1.442 |    0.985 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.557 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.698 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    1.023 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.333 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | CLK ^          | DFFSR  | 0.366 | 0.024 |   0.900 |    1.357 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.903
+ Hold                          0.086
+ Phase Shift                   0.000
= Required Time                 0.989
  Arrival Time                  1.447
  Slack Time                    0.459
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.359 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |   -0.218 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.107 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    0.417 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.091 | 0.571 |   1.447 |    0.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | D v            | DFFSR  | 0.091 | 0.000 |   1.447 |    0.989 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.559 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.699 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    1.024 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.335 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | CLK ^          | DFFSR  | 0.368 | 0.027 |   0.903 |    1.362 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.912
+ Hold                          0.086
+ Phase Shift                   0.000
= Required Time                 0.998
  Arrival Time                  1.458
  Slack Time                    0.460
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.360 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |   -0.219 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.105 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    0.416 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.088 | 0.582 |   1.458 |    0.997 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] | D v            | DFFSR  | 0.088 | 0.000 |   1.458 |    0.998 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.560 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.701 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    1.026 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.336 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] | CLK ^          | DFFSR  | 0.371 | 0.036 |   0.912 |    1.372 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.903
+ Hold                          0.083
+ Phase Shift                   0.000
= Required Time                 0.986
  Arrival Time                  1.447
  Slack Time                    0.461
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.361 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |   -0.220 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.105 | 
     | nclk__L2_I6                                | A v -> Y ^     | INVX8  | 0.311 | 0.309 |   0.875 |    0.414 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.117 | 0.572 |   1.447 |    0.986 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] | D v            | DFFSR  | 0.117 | 0.000 |   1.447 |    0.986 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.561 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.702 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    1.026 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] | CLK ^          | DFFSR  | 0.368 | 0.027 |   0.903 |    1.364 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.909
+ Hold                          0.086
+ Phase Shift                   0.000
= Required Time                 0.995
  Arrival Time                  1.457
  Slack Time                    0.462
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.362 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |   -0.221 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.104 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    0.414 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.090 | 0.580 |   1.456 |    0.995 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3]    | D v            | DFFSR  | 0.090 | 0.000 |   1.457 |    0.995 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.562 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.703 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    1.027 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.338 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | CLK ^          | DFFSR  | 0.370 | 0.033 |   0.909 |    1.371 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.985
  Arrival Time                  1.449
  Slack Time                    0.463
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.363 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |   -0.222 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.102 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    0.413 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.094 | 0.572 |   1.448 |    0.985 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0]    | D v            | DFFSR  | 0.094 | 0.000 |   1.449 |    0.985 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.563 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.704 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    1.029 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.339 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | CLK ^          | DFFSR  | 0.366 | 0.024 |   0.900 |    1.364 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.913
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.998
  Arrival Time                  1.469
  Slack Time                    0.471
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.371 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |   -0.230 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.095 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    0.405 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.101 | 0.592 |   1.468 |    0.997 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2]    | D v            | DFFSR  | 0.101 | 0.000 |   1.469 |    0.998 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.571 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.712 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    1.037 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.347 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] | CLK ^          | DFFSR  | 0.371 | 0.036 |   0.913 |    1.384 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.912
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.997
  Arrival Time                  1.470
  Slack Time                    0.473
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.373 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |   -0.232 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.093 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    0.403 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.105 | 0.594 |   1.470 |    0.997 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3]    | D v            | DFFSR  | 0.105 | 0.000 |   1.470 |    0.997 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.573 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.714 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    1.039 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] | CLK ^          | DFFSR  | 0.371 | 0.036 |   0.912 |    1.385 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.910
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.995
  Arrival Time                  1.468
  Slack Time                    0.473
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.373 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |   -0.232 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.092 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    0.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.104 | 0.592 |   1.468 |    0.994 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2]    | D v            | DFFSR  | 0.104 | 0.000 |   1.468 |    0.995 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.573 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.714 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    1.039 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.349 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] | CLK ^          | DFFSR  | 0.370 | 0.034 |   0.910 |    1.383 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.908
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.992
  Arrival Time                  1.466
  Slack Time                    0.474
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.374 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |   -0.233 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.092 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    0.402 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.101 | 0.590 |   1.466 |    0.992 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] | D v            | DFFSR  | 0.101 | 0.000 |   1.466 |    0.992 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.574 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.715 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    1.039 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.350 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] | CLK ^          | DFFSR  | 0.370 | 0.032 |   0.908 |    1.381 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.905
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 0.990
  Arrival Time                  1.464
  Slack Time                    0.475
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.375 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |   -0.234 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.091 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    0.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.103 | 0.588 |   1.464 |    0.989 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0]    | D v            | DFFSR  | 0.103 | 0.000 |   1.464 |    0.990 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.575 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.715 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    1.040 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.351 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | CLK ^          | DFFSR  | 0.369 | 0.029 |   0.905 |    1.380 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.904
+ Hold                          0.084
+ Phase Shift                   0.000
= Required Time                 0.988
  Arrival Time                  1.465
  Slack Time                    0.477
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.377 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |   -0.236 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.088 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    0.399 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.107 | 0.589 |   1.465 |    0.988 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | D v            | DFFSR  | 0.107 | 0.000 |   1.465 |    0.988 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.577 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.718 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    1.043 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.353 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | CLK ^          | DFFSR  | 0.368 | 0.028 |   0.904 |    1.381 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.911
+ Hold                          0.083
+ Phase Shift                   0.000
= Required Time                 0.994
  Arrival Time                  1.484
  Slack Time                    0.490
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.390 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |   -0.249 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.076 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    0.386 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.126 | 0.608 |   1.484 |    0.994 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] | D v            | DFFSR  | 0.126 | 0.000 |   1.484 |    0.994 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.590 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.731 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    1.056 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.366 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] | CLK ^          | DFFSR  | 0.370 | 0.035 |   0.911 |    1.401 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /D    (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.888
+ Hold                          0.077
+ Phase Shift                   0.000
= Required Time                 0.965
  Arrival Time                  1.456
  Slack Time                    0.491
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |   -0.391 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |   -0.250 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.074 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    0.385 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[1] | CLK ^ -> Q v   | DFFSR  | 0.098 | 0.580 |   1.456 |    0.965 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1]    | D v            | DFFSR  | 0.098 | 0.000 |   1.456 |    0.965 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.591 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.732 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    1.057 | 
     | nclk__L2_I6                                | A v -> Y ^     | INVX8  | 0.311 | 0.309 |   0.875 |    1.366 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | CLK ^          | DFFSR  | 0.322 | 0.013 |   0.888 |    1.379 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.910
+ Hold                          0.082
+ Phase Shift                   0.000
= Required Time                 0.992
  Arrival Time                  1.498
  Slack Time                    0.506
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.406 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |   -0.265 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    0.059 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    0.370 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.140 | 0.622 |   1.498 |    0.991 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] | D v            | DFFSR  | 0.140 | 0.001 |   1.498 |    0.992 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.606 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.077 | 0.141 |   0.241 |    0.747 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.401 | 0.325 |   0.566 |    1.072 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.340 | 0.310 |   0.876 |    1.382 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] | CLK ^          | DFFSR  | 0.370 | 0.034 |   0.910 |    1.417 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.896
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.797
  Arrival Time                  1.499
  Slack Time                    0.701
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.601 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.460 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.136 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    0.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.191 | 0.355 |   1.226 |    0.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U229               | A ^ -> Y v     | INVX1    | 0.130 | 0.138 |   1.364 |    0.663 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228               | A v -> Y ^     | MUX2X1   | 0.137 | 0.134 |   1.498 |    0.797 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | D ^            | DFFPOSX1 | 0.137 | 0.000 |   1.499 |    0.797 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.801 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.942 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.267 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    1.572 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.337 | 0.025 |   0.896 |    1.597 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.894
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.798
  Arrival Time                  1.501
  Slack Time                    0.703
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.603 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.462 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.138 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    0.168 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.189 | 0.353 |   1.224 |    0.521 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U156               | A ^ -> Y v     | INVX1    | 0.136 | 0.145 |   1.369 |    0.666 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | A v -> Y ^     | MUX2X1   | 0.133 | 0.132 |   1.501 |    0.797 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | D ^            | DFFPOSX1 | 0.133 | 0.000 |   1.501 |    0.798 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.803 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.944 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.269 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    1.575 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.357 | 0.023 |   0.894 |    1.597 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.877
+ Hold                         -0.102
+ Phase Shift                   0.000
= Required Time                 0.775
  Arrival Time                  1.479
  Slack Time                    0.704
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.604 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.463 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.138 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.873 |    0.169 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.190 | 0.332 |   1.205 |    0.501 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U225               | A ^ -> Y v     | INVX1    | 0.131 | 0.140 |   1.344 |    0.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U222               | A v -> Y ^     | MUX2X1   | 0.137 | 0.134 |   1.479 |    0.775 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | D ^            | DFFPOSX1 | 0.137 | 0.000 |   1.479 |    0.775 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.804 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.945 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.270 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.873 |    1.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.301 | 0.004 |   0.877 |    1.581 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.802
  Arrival Time                  1.508
  Slack Time                    0.706
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.606 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.465 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.140 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    0.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.182 | 0.351 |   1.222 |    0.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U177               | A ^ -> Y v     | INVX1    | 0.144 | 0.153 |   1.374 |    0.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U176               | A v -> Y ^     | MUX2X1   | 0.136 | 0.133 |   1.508 |    0.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | D ^            | DFFPOSX1 | 0.136 | 0.000 |   1.508 |    0.802 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.806 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.947 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.272 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    1.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.337 | 0.029 |   0.900 |    1.606 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.887
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.788
  Arrival Time                  1.496
  Slack Time                    0.707
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.607 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.467 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.142 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.315 | 0.296 |   0.861 |    0.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.187 | 0.352 |   1.213 |    0.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U257               | A ^ -> Y v     | INVX1    | 0.140 | 0.149 |   1.362 |    0.655 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256               | A v -> Y ^     | MUX2X1   | 0.134 | 0.133 |   1.495 |    0.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | D ^            | DFFPOSX1 | 0.134 | 0.000 |   1.496 |    0.788 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.807 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.948 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.273 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.315 | 0.296 |   0.861 |    1.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.334 | 0.026 |   0.887 |    1.595 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.883
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.785
  Arrival Time                  1.493
  Slack Time                    0.708
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.608 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.467 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.143 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    0.163 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.187 | 0.339 |   1.210 |    0.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U185               | A ^ -> Y v     | INVX1    | 0.137 | 0.146 |   1.356 |    0.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184               | A v -> Y ^     | MUX2X1   | 0.140 | 0.136 |   1.493 |    0.784 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | D ^            | DFFPOSX1 | 0.140 | 0.000 |   1.493 |    0.785 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.808 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.949 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.274 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    1.579 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.331 | 0.012 |   0.883 |    1.592 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.891
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.792
  Arrival Time                  1.501
  Slack Time                    0.710
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.610 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.469 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.144 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    0.162 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.197 | 0.354 |   1.225 |    0.515 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U267               | A ^ -> Y v     | INVX1    | 0.138 | 0.146 |   1.371 |    0.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266               | A v -> Y ^     | MUX2X1   | 0.129 | 0.130 |   1.501 |    0.791 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | D ^            | DFFPOSX1 | 0.129 | 0.000 |   1.501 |    0.792 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.810 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.950 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.275 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    1.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.335 | 0.020 |   0.891 |    1.600 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.801
  Arrival Time                  1.511
  Slack Time                    0.710
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.610 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.469 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.144 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    0.161 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^ -> Q ^   | DFFPOSX1 | 0.201 | 0.367 |   1.238 |    0.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244               | A ^ -> Y v     | INVX1    | 0.135 | 0.143 |   1.380 |    0.671 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243               | A v -> Y ^     | MUX2X1   | 0.132 | 0.130 |   1.511 |    0.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | D ^            | DFFPOSX1 | 0.132 | 0.000 |   1.511 |    0.801 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.810 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.951 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.275 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    1.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.337 | 0.029 |   0.900 |    1.610 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.905
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.808
  Arrival Time                  1.520
  Slack Time                    0.713
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.613 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.472 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.147 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.315 |   0.880 |    0.168 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.191 | 0.356 |   1.236 |    0.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U250               | A ^ -> Y v     | INVX1    | 0.138 | 0.147 |   1.384 |    0.671 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U249               | A v -> Y ^     | MUX2X1   | 0.138 | 0.137 |   1.520 |    0.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | D ^            | DFFPOSX1 | 0.138 | 0.000 |   1.520 |    0.808 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.812 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.953 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.278 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.315 |   0.880 |    1.593 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.346 | 0.025 |   0.905 |    1.618 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.891
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.792
  Arrival Time                  1.505
  Slack Time                    0.713
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.613 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.472 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.147 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.875 |    0.162 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.189 | 0.344 |   1.219 |    0.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261               | A ^ -> Y v     | INVX1    | 0.135 | 0.144 |   1.362 |    0.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259               | A v -> Y ^     | MUX2X1   | 0.145 | 0.142 |   1.504 |    0.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | D ^            | DFFPOSX1 | 0.145 | 0.000 |   1.505 |    0.792 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.813 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.954 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.278 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.875 |    1.587 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.323 | 0.017 |   0.891 |    1.604 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.808
  Arrival Time                  1.521
  Slack Time                    0.713
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.613 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.472 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.147 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.315 |   0.880 |    0.167 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.193 | 0.358 |   1.238 |    0.525 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U179               | A ^ -> Y v     | INVX1    | 0.139 | 0.147 |   1.386 |    0.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U178               | A v -> Y ^     | MUX2X1   | 0.139 | 0.136 |   1.521 |    0.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | D ^            | DFFPOSX1 | 0.139 | 0.000 |   1.521 |    0.808 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.813 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.954 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.279 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.315 |   0.880 |    1.593 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.346 | 0.025 |   0.906 |    1.619 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.894
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.798
  Arrival Time                  1.512
  Slack Time                    0.714
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.614 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.473 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.148 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    0.157 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.204 | 0.365 |   1.236 |    0.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U173               | A ^ -> Y v     | INVX1    | 0.133 | 0.141 |   1.377 |    0.663 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U171               | A v -> Y ^     | MUX2X1   | 0.138 | 0.135 |   1.512 |    0.798 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | D ^            | DFFPOSX1 | 0.138 | 0.000 |   1.512 |    0.798 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.814 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.955 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.280 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    1.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.358 | 0.023 |   0.894 |    1.608 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.877
+ Hold                         -0.102
+ Phase Shift                   0.000
= Required Time                 0.775
  Arrival Time                  1.490
  Slack Time                    0.715
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.615 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.474 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.150 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.873 |    0.157 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.185 | 0.326 |   1.199 |    0.484 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U190               | A ^ -> Y v     | INVX1    | 0.141 | 0.150 |   1.349 |    0.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188               | A v -> Y ^     | MUX2X1   | 0.146 | 0.141 |   1.490 |    0.775 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | D ^            | DFFPOSX1 | 0.146 | 0.000 |   1.490 |    0.775 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.815 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.956 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.281 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.873 |    1.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.301 | 0.004 |   0.877 |    1.592 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.802
  Arrival Time                  1.518
  Slack Time                    0.716
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.616 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.475 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.150 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    0.155 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.193 | 0.361 |   1.232 |    0.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U211               | A ^ -> Y v     | INVX1    | 0.139 | 0.146 |   1.378 |    0.663 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U210               | A v -> Y ^     | MUX2X1   | 0.142 | 0.139 |   1.518 |    0.802 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | D ^            | DFFPOSX1 | 0.142 | 0.000 |   1.518 |    0.802 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.816 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.957 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.281 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    1.587 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.337 | 0.029 |   0.900 |    1.616 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.902
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.805
  Arrival Time                  1.521
  Slack Time                    0.716
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.616 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.475 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.150 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.315 |   0.880 |    0.164 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.193 | 0.354 |   1.234 |    0.519 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U213               | A ^ -> Y v     | INVX1    | 0.143 | 0.152 |   1.386 |    0.670 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U212               | A v -> Y ^     | MUX2X1   | 0.136 | 0.134 |   1.520 |    0.804 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | D ^            | DFFPOSX1 | 0.136 | 0.000 |   1.521 |    0.805 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.816 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.957 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.282 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.315 |   0.880 |    1.596 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.345 | 0.022 |   0.902 |    1.618 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.802
  Arrival Time                  1.518
  Slack Time                    0.716
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.616 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.475 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.150 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.315 | 0.296 |   0.861 |    0.145 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.190 | 0.368 |   1.230 |    0.514 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U170               | A ^ -> Y v     | INVX1    | 0.150 | 0.159 |   1.388 |    0.672 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169               | A v -> Y ^     | MUX2X1   | 0.132 | 0.129 |   1.517 |    0.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | D ^            | DFFPOSX1 | 0.132 | 0.000 |   1.518 |    0.802 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.816 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.957 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.282 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.315 | 0.296 |   0.861 |    1.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.335 | 0.039 |   0.900 |    1.616 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.901
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.802
  Arrival Time                  1.519
  Slack Time                    0.717
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.617 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.476 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.151 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.315 | 0.296 |   0.861 |    0.145 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.195 | 0.373 |   1.234 |    0.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U204               | A ^ -> Y v     | INVX1    | 0.139 | 0.148 |   1.382 |    0.665 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203               | A v -> Y ^     | MUX2X1   | 0.140 | 0.137 |   1.518 |    0.802 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | D ^            | DFFPOSX1 | 0.140 | 0.000 |   1.519 |    0.802 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.816 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.957 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.282 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.315 | 0.296 |   0.861 |    1.578 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.335 | 0.040 |   0.901 |    1.617 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.912
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.815
  Arrival Time                  1.532
  Slack Time                    0.717
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.617 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.476 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.152 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.315 |   0.880 |    0.163 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.197 | 0.368 |   1.248 |    0.531 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U181               | A ^ -> Y v     | INVX1    | 0.144 | 0.152 |   1.400 |    0.683 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180               | A v -> Y ^     | MUX2X1   | 0.134 | 0.131 |   1.531 |    0.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | D ^            | DFFPOSX1 | 0.134 | 0.000 |   1.532 |    0.815 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.817 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.958 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.283 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.315 |   0.880 |    1.597 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.347 | 0.032 |   0.912 |    1.629 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.907
+ Hold                         -0.095
+ Phase Shift                   0.000
= Required Time                 0.812
  Arrival Time                  1.529
  Slack Time                    0.717
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.617 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.476 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.152 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    0.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^ -> Q ^   | DFFPOSX1 | 0.203 | 0.377 |   1.248 |    0.531 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U217               | A ^ -> Y v     | INVX1    | 0.134 | 0.142 |   1.390 |    0.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216               | A v -> Y ^     | MUX2X1   | 0.142 | 0.138 |   1.529 |    0.811 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | D ^            | DFFPOSX1 | 0.142 | 0.000 |   1.529 |    0.812 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.817 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.958 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.283 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    1.589 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.363 | 0.036 |   0.907 |    1.624 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.908
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.812
  Arrival Time                  1.530
  Slack Time                    0.717
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.617 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.476 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.152 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    0.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^ -> Q ^   | DFFPOSX1 | 0.195 | 0.371 |   1.243 |    0.525 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U149               | A ^ -> Y v     | INVX1    | 0.142 | 0.150 |   1.393 |    0.675 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148               | A v -> Y ^     | MUX2X1   | 0.139 | 0.137 |   1.529 |    0.812 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | D ^            | DFFPOSX1 | 0.139 | 0.000 |   1.530 |    0.812 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.817 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.958 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.283 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    1.589 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.363 | 0.036 |   0.908 |    1.625 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.884
+ Hold                         -0.102
+ Phase Shift                   0.000
= Required Time                 0.781
  Arrival Time                  1.499
  Slack Time                    0.717
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.617 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.477 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.152 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.873 |    0.155 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.202 | 0.347 |   1.220 |    0.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U248               | A ^ -> Y v     | INVX1    | 0.141 | 0.149 |   1.369 |    0.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247               | A v -> Y ^     | MUX2X1   | 0.130 | 0.129 |   1.499 |    0.781 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | D ^            | DFFPOSX1 | 0.130 | 0.000 |   1.499 |    0.781 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.817 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.958 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.283 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.873 |    1.590 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.304 | 0.011 |   0.884 |    1.601 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.897
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.799
  Arrival Time                  1.518
  Slack Time                    0.718
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.618 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.477 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.153 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.322 | 0.306 |   0.872 |    0.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.200 | 0.364 |   1.235 |    0.517 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U168               | A ^ -> Y v     | INVX1    | 0.139 | 0.147 |   1.382 |    0.664 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167               | A v -> Y ^     | MUX2X1   | 0.139 | 0.135 |   1.517 |    0.799 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | D ^            | DFFPOSX1 | 0.139 | 0.000 |   1.518 |    0.799 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.818 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.959 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.284 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.322 | 0.306 |   0.872 |    1.590 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.340 | 0.026 |   0.897 |    1.616 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.797
  Arrival Time                  1.515
  Slack Time                    0.718
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.618 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.477 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.153 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    0.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^ -> Q ^   | DFFPOSX1 | 0.203 | 0.363 |   1.234 |    0.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U278               | A ^ -> Y v     | INVX1    | 0.138 | 0.146 |   1.380 |    0.661 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275               | A v -> Y ^     | MUX2X1   | 0.135 | 0.135 |   1.515 |    0.796 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | D ^            | DFFPOSX1 | 0.135 | 0.000 |   1.515 |    0.797 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.818 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.959 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.284 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.332 | 0.306 |   0.871 |    1.590 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.357 | 0.022 |   0.893 |    1.611 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.887
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                 0.787
  Arrival Time                  1.505
  Slack Time                    0.718
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.618 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.478 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.153 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.875 |    0.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.201 | 0.350 |   1.224 |    0.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U207               | A ^ -> Y v     | INVX1    | 0.141 | 0.149 |   1.373 |    0.655 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205               | A v -> Y ^     | MUX2X1   | 0.134 | 0.131 |   1.505 |    0.786 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | D ^            | DFFPOSX1 | 0.134 | 0.000 |   1.505 |    0.787 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.819 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.959 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.284 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.875 |    1.593 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.321 | 0.012 |   0.887 |    1.605 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                 0.790
  Arrival Time                  1.509
  Slack Time                    0.719
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.619 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.478 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.153 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.875 |    0.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.194 | 0.347 |   1.221 |    0.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U139               | A ^ -> Y v     | INVX1    | 0.138 | 0.147 |   1.368 |    0.649 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138               | A v -> Y ^     | MUX2X1   | 0.142 | 0.140 |   1.508 |    0.790 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | D ^            | DFFPOSX1 | 0.142 | 0.000 |   1.509 |    0.790 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.819 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.960 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.284 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.875 |    1.593 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.322 | 0.015 |   0.890 |    1.608 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.897
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.798
  Arrival Time                  1.519
  Slack Time                    0.720
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.620 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.479 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.155 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.315 | 0.296 |   0.861 |    0.141 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.195 | 0.369 |   1.230 |    0.510 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U221               | A ^ -> Y v     | INVX1    | 0.142 | 0.150 |   1.380 |    0.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220               | A v -> Y ^     | MUX2X1   | 0.140 | 0.138 |   1.518 |    0.798 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | D ^            | DFFPOSX1 | 0.140 | 0.000 |   1.519 |    0.798 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.820 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.961 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.286 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.315 | 0.296 |   0.861 |    1.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.335 | 0.036 |   0.897 |    1.617 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.888
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                 0.787
  Arrival Time                  1.508
  Slack Time                    0.720
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.620 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.479 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.155 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.875 |    0.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^ -> Q ^   | DFFPOSX1 | 0.206 | 0.354 |   1.229 |    0.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U242               | A ^ -> Y v     | INVX1    | 0.140 | 0.147 |   1.376 |    0.655 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240               | A v -> Y ^     | MUX2X1   | 0.132 | 0.132 |   1.507 |    0.787 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | D ^            | DFFPOSX1 | 0.132 | 0.000 |   1.508 |    0.787 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.820 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.961 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.286 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.875 |    1.595 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.322 | 0.013 |   0.888 |    1.608 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.914
+ Hold                         -0.096
+ Phase Shift                   0.000
= Required Time                 0.818
  Arrival Time                  1.539
  Slack Time                    0.721
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.621 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.480 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.155 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.315 |   0.880 |    0.159 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.197 | 0.370 |   1.250 |    0.529 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U164               | A ^ -> Y v     | INVX1    | 0.133 | 0.141 |   1.391 |    0.670 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163               | A v -> Y ^     | MUX2X1   | 0.154 | 0.147 |   1.539 |    0.818 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | D ^            | DFFPOSX1 | 0.154 | 0.000 |   1.539 |    0.818 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.821 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.962 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.287 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.315 |   0.880 |    1.601 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.347 | 0.034 |   0.914 |    1.636 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.901
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.804
  Arrival Time                  1.525
  Slack Time                    0.721
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.621 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.480 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.156 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.315 |   0.880 |    0.159 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^ -> Q ^   | DFFPOSX1 | 0.198 | 0.357 |   1.237 |    0.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U162               | A ^ -> Y v     | INVX1    | 0.147 | 0.154 |   1.391 |    0.670 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161               | A v -> Y ^     | MUX2X1   | 0.137 | 0.133 |   1.524 |    0.803 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | D ^            | DFFPOSX1 | 0.137 | 0.000 |   1.525 |    0.804 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.821 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.962 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.287 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.315 |   0.880 |    1.601 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.344 | 0.021 |   0.901 |    1.622 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
+ Hold                         -0.098
+ Phase Shift                   0.000
= Required Time                 0.808
  Arrival Time                  1.530
  Slack Time                    0.721
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.621 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.480 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.156 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    0.150 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^ -> Q ^   | DFFPOSX1 | 0.200 | 0.373 |   1.244 |    0.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U209               | A ^ -> Y v     | INVX1    | 0.137 | 0.146 |   1.390 |    0.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208               | A v -> Y ^     | MUX2X1   | 0.143 | 0.140 |   1.529 |    0.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | D ^            | DFFPOSX1 | 0.143 | 0.000 |   1.530 |    0.808 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.821 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.962 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.287 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.319 | 0.306 |   0.871 |    1.592 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.338 | 0.035 |   0.906 |    1.628 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.888
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                 0.788
  Arrival Time                  1.510
  Slack Time                    0.721
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.621 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.481 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.156 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.875 |    0.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^ -> Q ^   | DFFPOSX1 | 0.202 | 0.351 |   1.226 |    0.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U135               | A ^ -> Y v     | INVX1    | 0.144 | 0.151 |   1.377 |    0.655 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134               | A v -> Y ^     | MUX2X1   | 0.132 | 0.132 |   1.509 |    0.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | D ^            | DFFPOSX1 | 0.132 | 0.000 |   1.510 |    0.788 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.821 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.962 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.287 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.311 | 0.309 |   0.875 |    1.596 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.322 | 0.014 |   0.888 |    1.610 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
+ Hold                         -0.099
+ Phase Shift                   0.000
= Required Time                 0.801
  Arrival Time                  1.523
  Slack Time                    0.721
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.621 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.481 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.156 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.315 | 0.296 |   0.861 |    0.140 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^ -> Q ^   | DFFPOSX1 | 0.210 | 0.384 |   1.245 |    0.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137               | A ^ -> Y v     | INVX1    | 0.137 | 0.144 |   1.388 |    0.667 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136               | A v -> Y ^     | MUX2X1   | 0.134 | 0.134 |   1.522 |    0.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | D ^            | DFFPOSX1 | 0.134 | 0.000 |   1.523 |    0.801 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.822 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.962 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.287 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.315 | 0.296 |   0.861 |    1.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.335 | 0.039 |   0.900 |    1.621 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.909
+ Hold                         -0.097
+ Phase Shift                   0.000
= Required Time                 0.812
  Arrival Time                  1.535
  Slack Time                    0.722
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.622 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.481 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.157 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.315 |   0.880 |    0.158 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^ -> Q ^   | DFFPOSX1 | 0.191 | 0.360 |   1.240 |    0.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U233               | A ^ -> Y v     | INVX1    | 0.141 | 0.150 |   1.390 |    0.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232               | A v -> Y ^     | MUX2X1   | 0.148 | 0.144 |   1.534 |    0.812 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | D ^            | DFFPOSX1 | 0.148 | 0.000 |   1.535 |    0.812 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.822 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.963 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.288 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.328 | 0.315 |   0.880 |    1.603 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.346 | 0.029 |   0.909 |    1.632 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.882
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                 0.780
  Arrival Time                  1.503
  Slack Time                    0.722
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.622 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |   -0.482 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |   -0.157 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.873 |    0.150 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^ -> Q ^   | DFFPOSX1 | 0.204 | 0.347 |   1.219 |    0.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U160               | A ^ -> Y v     | INVX1    | 0.136 | 0.144 |   1.363 |    0.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159               | A v -> Y ^     | MUX2X1   | 0.143 | 0.139 |   1.502 |    0.780 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | D ^            | DFFPOSX1 | 0.143 | 0.000 |   1.503 |    0.780 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.822 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.077 | 0.141 |   0.241 |    0.963 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.401 | 0.325 |   0.566 |    1.288 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.298 | 0.307 |   0.873 |    1.595 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^          | DFFPOSX1 | 0.304 | 0.009 |   0.882 |    1.604 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

