INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Customizing IP...
Release 14.2 - Xilinx CORE Generator IP GUI Launcher P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
WARNING:sim:89 - A core named <xfifo_1> already exists in the output directory.
   Output products for this core may be overwritten.
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Partition Report
XST: Final Report
Generating Implementation files.
Generating NGC file.
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'xfifo_1'...
Generating metadata file...
Generating ISE project...
XCO file found: xfifo_1.xco
XMDF file found: xfifo_1_xmdf.tcl
Adding
C:/Users/Kush/Documents/GitHub/forbidden_architecture/Top_level_Block_FPGA/DVI/t
mp/_cg/fifo_generator_readme.txt -view all -origin_type imported
Adding
C:/Users/Kush/Documents/GitHub/forbidden_architecture/Top_level_Block_FPGA/DVI/t
mp/_cg/xfifo_1.asy -view all -origin_type imported
Adding
C:/Users/Kush/Documents/GitHub/forbidden_architecture/Top_level_Block_FPGA/DVI/t
mp/_cg/xfifo_1.ngc -view all -origin_type created
Checking file
"C:/Users/Kush/Documents/GitHub/forbidden_architecture/Top_level_Block_FPGA/DVI/
tmp/_cg/xfifo_1.ngc" for project device match ...
File
"C:/Users/Kush/Documents/GitHub/forbidden_architecture/Top_level_Block_FPGA/DVI/
tmp/_cg/xfifo_1.ngc" device information matches project device.
Adding
C:/Users/Kush/Documents/GitHub/forbidden_architecture/Top_level_Block_FPGA/DVI/t
mp/_cg/xfifo_1.sym -view all -origin_type imported
Adding
C:/Users/Kush/Documents/GitHub/forbidden_architecture/Top_level_Block_FPGA/DVI/t
mp/_cg/xfifo_1.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/Kush/Documents/GitHub/forbidden_architecture/Top_level_Block_FPGA/D
   VI/tmp/_cg/xfifo_1.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/Kush/Documents/GitHub/forbidden_architecture/Top_level_Block_FPGA/DVI/t
mp/_cg/xfifo_1.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/xfifo_1"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'xfifo_1'.
