Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Fri Apr 13 14:14:32 2018
| Host         : pedro-H170-Gaming-3 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file fxpnahid_timing_summary_routed.rpt -rpx fxpnahid_timing_summary_routed.rpx
| Design       : fxpnahid
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 98 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.078        0.000                      0                 6301        0.051        0.000                      0                 6301        1.520        0.000                       0                  3257  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.510           181.488         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.078        0.000                      0                 6301        0.051        0.000                      0                 6301        1.520        0.000                       0                  3257  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 p_hls_fptoui_double_U0/sh_assign_1_reg_187_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Destination:            Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][13]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.510ns  (ap_clk rise@5.510ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.235ns  (logic 1.500ns (28.655%)  route 3.735ns (71.345%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 7.004 - 5.510 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         1.697     1.697    p_hls_fptoui_double_U0/ap_clk
    SLICE_X73Y107        FDRE                                         r  p_hls_fptoui_double_U0/sh_assign_1_reg_187_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDRE (Prop_fdre_C_Q)         0.456     2.153 f  p_hls_fptoui_double_U0/sh_assign_1_reg_187_reg[10]/Q
                         net (fo=13, routed)          0.681     2.834    p_hls_fptoui_double_U0/sh_assign_1_reg_187[10]
    SLICE_X73Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.958 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_37/O
                         net (fo=63, routed)          0.573     3.530    p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_37_n_2
    SLICE_X73Y106        LUT4 (Prop_lut4_I2_O)        0.118     3.648 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][11]_srl3_i_29/O
                         net (fo=4, routed)           0.895     4.543    p_hls_fptoui_double_U0/SRL_SIG_reg[2][11]_srl3_i_29_n_2
    SLICE_X68Y106        LUT6 (Prop_lut6_I5_O)        0.326     4.869 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][13]_srl3_i_5/O
                         net (fo=2, routed)           0.644     5.513    p_hls_fptoui_double_U0/SRL_SIG_reg[2][13]_srl3_i_5_n_2
    SLICE_X68Y106        LUT5 (Prop_lut5_I0_O)        0.150     5.663 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][13]_srl3_i_2/O
                         net (fo=1, routed)           0.468     6.131    p_hls_fptoui_double_U0/SRL_SIG_reg[2][13]_srl3_i_2_n_2
    SLICE_X68Y107        LUT6 (Prop_lut6_I0_O)        0.326     6.457 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][13]_srl3_i_1__2/O
                         net (fo=1, routed)           0.474     6.932    Vx_channel_U/U_fifo_w64_d2_A_ram/in[3]
    SLICE_X70Y108        SRL16E                                       r  Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][13]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.510     5.510 r  
                                                      0.000     5.510 r  ap_clk (IN)
                         net (fo=3256, unset)         1.494     7.004    Vx_channel_U/U_fifo_w64_d2_A_ram/ap_clk
    SLICE_X70Y108        SRL16E                                       r  Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][13]_srl3/CLK
                         clock pessimism              0.080     7.084    
                         clock uncertainty           -0.035     7.049    
    SLICE_X70Y108        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039     7.010    Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][13]_srl3
  -------------------------------------------------------------------
                         required time                          7.010    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 p_hls_fptoui_double_1_U0/sh_assign_2_reg_187_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Destination:            Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][21]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.510ns  (ap_clk rise@5.510ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.245ns  (logic 1.138ns (21.695%)  route 4.107ns (78.305%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 6.993 - 5.510 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         1.599     1.599    p_hls_fptoui_double_1_U0/ap_clk
    SLICE_X42Y124        FDRE                                         r  p_hls_fptoui_double_1_U0/sh_assign_2_reg_187_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y124        FDRE (Prop_fdre_C_Q)         0.518     2.117 f  p_hls_fptoui_double_1_U0/sh_assign_2_reg_187_reg[10]/Q
                         net (fo=13, routed)          0.707     2.824    p_hls_fptoui_double_1_U0/sh_assign_2_reg_187[10]
    SLICE_X42Y124        LUT5 (Prop_lut5_I0_O)        0.124     2.948 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_37__0/O
                         net (fo=63, routed)          0.685     3.633    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_37__0_n_2
    SLICE_X43Y122        LUT4 (Prop_lut4_I2_O)        0.124     3.757 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][11]_srl3_i_16__0/O
                         net (fo=4, routed)           0.886     4.643    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][11]_srl3_i_16__0_n_2
    SLICE_X44Y124        LUT6 (Prop_lut6_I3_O)        0.124     4.767 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][13]_srl3_i_9__0/O
                         net (fo=2, routed)           0.897     5.664    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][13]_srl3_i_9__0_n_2
    SLICE_X43Y124        LUT6 (Prop_lut6_I0_O)        0.124     5.788 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][21]_srl3_i_3__0/O
                         net (fo=1, routed)           0.602     6.390    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][21]_srl3_i_3__0_n_2
    SLICE_X43Y125        LUT6 (Prop_lut6_I2_O)        0.124     6.514 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][21]_srl3_i_1__3/O
                         net (fo=1, routed)           0.331     6.844    Vy_channel_U/U_fifo_w64_d2_A_ram/in[11]
    SLICE_X42Y126        SRL16E                                       r  Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][21]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.510     5.510 r  
                                                      0.000     5.510 r  ap_clk (IN)
                         net (fo=3256, unset)         1.483     6.993    Vy_channel_U/U_fifo_w64_d2_A_ram/ap_clk
    SLICE_X42Y126        SRL16E                                       r  Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][21]_srl3/CLK
                         clock pessimism              0.080     7.073    
                         clock uncertainty           -0.035     7.038    
    SLICE_X42Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039     6.999    Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][21]_srl3
  -------------------------------------------------------------------
                         required time                          6.999    
                         arrival time                          -6.844    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 p_hls_fptoui_double_1_U0/sh_assign_2_reg_187_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Destination:            Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][19]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.510ns  (ap_clk rise@5.510ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 1.567ns (30.174%)  route 3.626ns (69.826%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 6.993 - 5.510 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         1.599     1.599    p_hls_fptoui_double_1_U0/ap_clk
    SLICE_X42Y124        FDRE                                         r  p_hls_fptoui_double_1_U0/sh_assign_2_reg_187_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y124        FDRE (Prop_fdre_C_Q)         0.518     2.117 f  p_hls_fptoui_double_1_U0/sh_assign_2_reg_187_reg[10]/Q
                         net (fo=13, routed)          0.707     2.824    p_hls_fptoui_double_1_U0/sh_assign_2_reg_187[10]
    SLICE_X42Y124        LUT5 (Prop_lut5_I0_O)        0.124     2.948 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_37__0/O
                         net (fo=63, routed)          0.732     3.680    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_37__0_n_2
    SLICE_X43Y126        LUT4 (Prop_lut4_I2_O)        0.117     3.797 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][11]_srl3_i_30__0/O
                         net (fo=4, routed)           0.838     4.635    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][11]_srl3_i_30__0_n_2
    SLICE_X44Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.967 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][11]_srl3_i_9__0/O
                         net (fo=2, routed)           0.444     5.411    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][11]_srl3_i_9__0_n_2
    SLICE_X44Y127        LUT4 (Prop_lut4_I3_O)        0.150     5.561 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][19]_srl3_i_2__0/O
                         net (fo=1, routed)           0.582     6.143    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][19]_srl3_i_2__0_n_2
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.326     6.469 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][19]_srl3_i_1__3/O
                         net (fo=1, routed)           0.323     6.792    Vy_channel_U/U_fifo_w64_d2_A_ram/in[9]
    SLICE_X42Y126        SRL16E                                       r  Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][19]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.510     5.510 r  
                                                      0.000     5.510 r  ap_clk (IN)
                         net (fo=3256, unset)         1.483     6.993    Vy_channel_U/U_fifo_w64_d2_A_ram/ap_clk
    SLICE_X42Y126        SRL16E                                       r  Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][19]_srl3/CLK
                         clock pessimism              0.080     7.073    
                         clock uncertainty           -0.035     7.038    
    SLICE_X42Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052     6.986    Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][19]_srl3
  -------------------------------------------------------------------
                         required time                          6.986    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 p_hls_fptoui_double_1_U0/sh_assign_2_reg_187_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Destination:            Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][10]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.510ns  (ap_clk rise@5.510ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 1.341ns (25.911%)  route 3.834ns (74.089%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 6.989 - 5.510 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         1.599     1.599    p_hls_fptoui_double_1_U0/ap_clk
    SLICE_X42Y124        FDRE                                         r  p_hls_fptoui_double_1_U0/sh_assign_2_reg_187_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y124        FDRE (Prop_fdre_C_Q)         0.518     2.117 f  p_hls_fptoui_double_1_U0/sh_assign_2_reg_187_reg[10]/Q
                         net (fo=13, routed)          0.707     2.824    p_hls_fptoui_double_1_U0/sh_assign_2_reg_187[10]
    SLICE_X42Y124        LUT5 (Prop_lut5_I0_O)        0.124     2.948 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_37__0/O
                         net (fo=63, routed)          0.700     3.648    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_37__0_n_2
    SLICE_X44Y123        LUT4 (Prop_lut4_I2_O)        0.119     3.767 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_18__0/O
                         net (fo=4, routed)           0.785     4.551    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_18__0_n_2
    SLICE_X46Y123        LUT6 (Prop_lut6_I3_O)        0.332     4.883 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_8__0/O
                         net (fo=2, routed)           0.726     5.609    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_8__0_n_2
    SLICE_X47Y124        LUT6 (Prop_lut6_I1_O)        0.124     5.733 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_5__0/O
                         net (fo=1, routed)           0.585     6.318    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_5__0_n_2
    SLICE_X47Y125        LUT5 (Prop_lut5_I1_O)        0.124     6.442 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_2__1/O
                         net (fo=1, routed)           0.332     6.774    Vy_channel_U/U_fifo_w64_d2_A_ram/in[0]
    SLICE_X46Y125        SRL16E                                       r  Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][10]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.510     5.510 r  
                                                      0.000     5.510 r  ap_clk (IN)
                         net (fo=3256, unset)         1.479     6.989    Vy_channel_U/U_fifo_w64_d2_A_ram/ap_clk
    SLICE_X46Y125        SRL16E                                       r  Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][10]_srl3/CLK
                         clock pessimism              0.080     7.069    
                         clock uncertainty           -0.035     7.034    
    SLICE_X46Y125        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     6.987    Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][10]_srl3
  -------------------------------------------------------------------
                         required time                          6.987    
                         arrival time                          -6.774    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 p_hls_fptoui_double_U0/sh_assign_1_reg_187_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Destination:            Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][11]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.510ns  (ap_clk rise@5.510ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 1.272ns (25.083%)  route 3.799ns (74.917%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 7.004 - 5.510 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         1.697     1.697    p_hls_fptoui_double_U0/ap_clk
    SLICE_X73Y107        FDRE                                         r  p_hls_fptoui_double_U0/sh_assign_1_reg_187_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDRE (Prop_fdre_C_Q)         0.456     2.153 f  p_hls_fptoui_double_U0/sh_assign_1_reg_187_reg[10]/Q
                         net (fo=13, routed)          0.681     2.834    p_hls_fptoui_double_U0/sh_assign_1_reg_187[10]
    SLICE_X73Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.958 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_37/O
                         net (fo=63, routed)          0.587     3.544    p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_37_n_2
    SLICE_X75Y106        LUT4 (Prop_lut4_I2_O)        0.118     3.662 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][15]_srl3_i_13/O
                         net (fo=2, routed)           0.868     4.530    p_hls_fptoui_double_U0/SRL_SIG_reg[2][15]_srl3_i_13_n_2
    SLICE_X72Y105        LUT6 (Prop_lut6_I0_O)        0.326     4.856 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][11]_srl3_i_4/O
                         net (fo=2, routed)           0.936     5.792    p_hls_fptoui_double_U0/SRL_SIG_reg[2][11]_srl3_i_4_n_2
    SLICE_X73Y108        LUT6 (Prop_lut6_I0_O)        0.124     5.916 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][11]_srl3_i_2/O
                         net (fo=1, routed)           0.539     6.454    p_hls_fptoui_double_U0/SRL_SIG_reg[2][11]_srl3_i_2_n_2
    SLICE_X71Y108        LUT5 (Prop_lut5_I1_O)        0.124     6.578 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][11]_srl3_i_1__2/O
                         net (fo=1, routed)           0.190     6.768    Vx_channel_U/U_fifo_w64_d2_A_ram/in[1]
    SLICE_X70Y108        SRL16E                                       r  Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][11]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.510     5.510 r  
                                                      0.000     5.510 r  ap_clk (IN)
                         net (fo=3256, unset)         1.494     7.004    Vx_channel_U/U_fifo_w64_d2_A_ram/ap_clk
    SLICE_X70Y108        SRL16E                                       r  Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][11]_srl3/CLK
                         clock pessimism              0.080     7.084    
                         clock uncertainty           -0.035     7.049    
    SLICE_X70Y108        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052     6.997    Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][11]_srl3
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 p_hls_fptoui_double_1_U0/sh_assign_2_reg_187_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Destination:            Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][15]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.510ns  (ap_clk rise@5.510ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 1.334ns (25.791%)  route 3.838ns (74.209%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 6.989 - 5.510 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         1.599     1.599    p_hls_fptoui_double_1_U0/ap_clk
    SLICE_X42Y124        FDRE                                         r  p_hls_fptoui_double_1_U0/sh_assign_2_reg_187_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y124        FDRE (Prop_fdre_C_Q)         0.518     2.117 f  p_hls_fptoui_double_1_U0/sh_assign_2_reg_187_reg[10]/Q
                         net (fo=13, routed)          0.707     2.824    p_hls_fptoui_double_1_U0/sh_assign_2_reg_187[10]
    SLICE_X42Y124        LUT5 (Prop_lut5_I0_O)        0.124     2.948 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_37__0/O
                         net (fo=63, routed)          0.886     3.834    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_37__0_n_2
    SLICE_X43Y128        LUT4 (Prop_lut4_I2_O)        0.118     3.952 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][11]_srl3_i_34__0/O
                         net (fo=2, routed)           0.837     4.789    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][11]_srl3_i_34__0_n_2
    SLICE_X45Y127        LUT6 (Prop_lut6_I5_O)        0.326     5.115 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][15]_srl3_i_6__0/O
                         net (fo=1, routed)           0.465     5.580    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][15]_srl3_i_6__0_n_2
    SLICE_X45Y126        LUT6 (Prop_lut6_I1_O)        0.124     5.704 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][15]_srl3_i_2__0/O
                         net (fo=1, routed)           0.403     6.107    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][15]_srl3_i_2__0_n_2
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.124     6.231 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][15]_srl3_i_1__3/O
                         net (fo=1, routed)           0.540     6.771    Vy_channel_U/U_fifo_w64_d2_A_ram/in[5]
    SLICE_X46Y125        SRL16E                                       r  Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][15]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.510     5.510 r  
                                                      0.000     5.510 r  ap_clk (IN)
                         net (fo=3256, unset)         1.479     6.989    Vy_channel_U/U_fifo_w64_d2_A_ram/ap_clk
    SLICE_X46Y125        SRL16E                                       r  Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][15]_srl3/CLK
                         clock pessimism              0.080     7.069    
                         clock uncertainty           -0.035     7.034    
    SLICE_X46Y125        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     7.004    Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][15]_srl3
  -------------------------------------------------------------------
                         required time                          7.004    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 p_hls_fptoui_double_U0/sh_assign_1_reg_187_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Destination:            Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][14]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.510ns  (ap_clk rise@5.510ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 1.076ns (21.286%)  route 3.979ns (78.714%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 7.004 - 5.510 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         1.697     1.697    p_hls_fptoui_double_U0/ap_clk
    SLICE_X73Y107        FDRE                                         r  p_hls_fptoui_double_U0/sh_assign_1_reg_187_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDRE (Prop_fdre_C_Q)         0.456     2.153 f  p_hls_fptoui_double_U0/sh_assign_1_reg_187_reg[10]/Q
                         net (fo=13, routed)          0.681     2.834    p_hls_fptoui_double_U0/sh_assign_1_reg_187[10]
    SLICE_X73Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.958 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_37/O
                         net (fo=63, routed)          0.972     3.929    p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_37_n_2
    SLICE_X69Y106        LUT4 (Prop_lut4_I2_O)        0.124     4.053 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][12]_srl3_i_13/O
                         net (fo=2, routed)           0.724     4.777    p_hls_fptoui_double_U0/SRL_SIG_reg[2][12]_srl3_i_13_n_2
    SLICE_X72Y105        LUT6 (Prop_lut6_I3_O)        0.124     4.901 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][14]_srl3_i_6/O
                         net (fo=1, routed)           0.626     5.527    p_hls_fptoui_double_U0/SRL_SIG_reg[2][14]_srl3_i_6_n_2
    SLICE_X72Y110        LUT6 (Prop_lut6_I1_O)        0.124     5.651 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][14]_srl3_i_2/O
                         net (fo=1, routed)           0.417     6.068    p_hls_fptoui_double_U0/SRL_SIG_reg[2][14]_srl3_i_2_n_2
    SLICE_X72Y109        LUT6 (Prop_lut6_I0_O)        0.124     6.192 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][14]_srl3_i_1__2/O
                         net (fo=1, routed)           0.560     6.752    Vx_channel_U/U_fifo_w64_d2_A_ram/in[4]
    SLICE_X70Y108        SRL16E                                       r  Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][14]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.510     5.510 r  
                                                      0.000     5.510 r  ap_clk (IN)
                         net (fo=3256, unset)         1.494     7.004    Vx_channel_U/U_fifo_w64_d2_A_ram/ap_clk
    SLICE_X70Y108        SRL16E                                       r  Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][14]_srl3/CLK
                         clock pessimism              0.080     7.084    
                         clock uncertainty           -0.035     7.049    
    SLICE_X70Y108        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044     7.005    Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][14]_srl3
  -------------------------------------------------------------------
                         required time                          7.005    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 p_hls_fptoui_double_U0/sh_assign_1_reg_187_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Destination:            Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][10]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.510ns  (ap_clk rise@5.510ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 1.076ns (21.300%)  route 3.976ns (78.700%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 7.004 - 5.510 ) 
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         1.697     1.697    p_hls_fptoui_double_U0/ap_clk
    SLICE_X73Y107        FDRE                                         r  p_hls_fptoui_double_U0/sh_assign_1_reg_187_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDRE (Prop_fdre_C_Q)         0.456     2.153 f  p_hls_fptoui_double_U0/sh_assign_1_reg_187_reg[10]/Q
                         net (fo=13, routed)          0.681     2.834    p_hls_fptoui_double_U0/sh_assign_1_reg_187[10]
    SLICE_X73Y107        LUT5 (Prop_lut5_I0_O)        0.124     2.958 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_37/O
                         net (fo=63, routed)          0.679     3.636    p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_37_n_2
    SLICE_X71Y107        LUT4 (Prop_lut4_I2_O)        0.124     3.760 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_18/O
                         net (fo=4, routed)           0.861     4.621    p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_18_n_2
    SLICE_X69Y105        LUT6 (Prop_lut6_I3_O)        0.124     4.745 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_8/O
                         net (fo=2, routed)           0.586     5.331    p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_8_n_2
    SLICE_X69Y104        LUT6 (Prop_lut6_I1_O)        0.124     5.455 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_5/O
                         net (fo=1, routed)           0.536     5.991    p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_5_n_2
    SLICE_X71Y105        LUT5 (Prop_lut5_I1_O)        0.124     6.115 r  p_hls_fptoui_double_U0/SRL_SIG_reg[2][10]_srl3_i_2__0/O
                         net (fo=1, routed)           0.633     6.749    Vx_channel_U/U_fifo_w64_d2_A_ram/in[0]
    SLICE_X70Y108        SRL16E                                       r  Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][10]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.510     5.510 r  
                                                      0.000     5.510 r  ap_clk (IN)
                         net (fo=3256, unset)         1.494     7.004    Vx_channel_U/U_fifo_w64_d2_A_ram/ap_clk
    SLICE_X70Y108        SRL16E                                       r  Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][10]_srl3/CLK
                         clock pessimism              0.080     7.084    
                         clock uncertainty           -0.035     7.049    
    SLICE_X70Y108        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     7.002    Vx_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][10]_srl3
  -------------------------------------------------------------------
                         required time                          7.002    
                         arrival time                          -6.749    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 p_hls_fptoui_double_1_U0/sh_assign_2_reg_187_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Destination:            Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][20]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.510ns  (ap_clk rise@5.510ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 1.372ns (26.622%)  route 3.782ns (73.378%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 6.993 - 5.510 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         1.599     1.599    p_hls_fptoui_double_1_U0/ap_clk
    SLICE_X42Y124        FDRE                                         r  p_hls_fptoui_double_1_U0/sh_assign_2_reg_187_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y124        FDRE (Prop_fdre_C_Q)         0.518     2.117 f  p_hls_fptoui_double_1_U0/sh_assign_2_reg_187_reg[10]/Q
                         net (fo=13, routed)          0.707     2.824    p_hls_fptoui_double_1_U0/sh_assign_2_reg_187[10]
    SLICE_X42Y124        LUT5 (Prop_lut5_I0_O)        0.124     2.948 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_37__0/O
                         net (fo=63, routed)          0.697     3.645    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_37__0_n_2
    SLICE_X44Y124        LUT4 (Prop_lut4_I2_O)        0.150     3.795 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_20__0/O
                         net (fo=4, routed)           0.597     4.392    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_20__0_n_2
    SLICE_X45Y123        LUT6 (Prop_lut6_I5_O)        0.332     4.724 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][12]_srl3_i_9__0/O
                         net (fo=2, routed)           0.858     5.582    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][12]_srl3_i_9__0_n_2
    SLICE_X49Y124        LUT6 (Prop_lut6_I0_O)        0.124     5.706 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][20]_srl3_i_3__0/O
                         net (fo=1, routed)           0.430     6.137    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][20]_srl3_i_3__0_n_2
    SLICE_X49Y125        LUT6 (Prop_lut6_I2_O)        0.124     6.261 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][20]_srl3_i_1__3/O
                         net (fo=1, routed)           0.492     6.753    Vy_channel_U/U_fifo_w64_d2_A_ram/in[10]
    SLICE_X42Y126        SRL16E                                       r  Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][20]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.510     5.510 r  
                                                      0.000     5.510 r  ap_clk (IN)
                         net (fo=3256, unset)         1.483     6.993    Vy_channel_U/U_fifo_w64_d2_A_ram/ap_clk
    SLICE_X42Y126        SRL16E                                       r  Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][20]_srl3/CLK
                         clock pessimism              0.080     7.073    
                         clock uncertainty           -0.035     7.038    
    SLICE_X42Y126        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018     7.020    Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][20]_srl3
  -------------------------------------------------------------------
                         required time                          7.020    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 p_hls_fptoui_double_1_U0/sh_assign_2_reg_187_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Destination:            Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][14]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.510ns  (ap_clk rise@5.510ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 1.334ns (26.038%)  route 3.789ns (73.962%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 6.989 - 5.510 ) 
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         1.599     1.599    p_hls_fptoui_double_1_U0/ap_clk
    SLICE_X42Y124        FDRE                                         r  p_hls_fptoui_double_1_U0/sh_assign_2_reg_187_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y124        FDRE (Prop_fdre_C_Q)         0.518     2.117 f  p_hls_fptoui_double_1_U0/sh_assign_2_reg_187_reg[10]/Q
                         net (fo=13, routed)          0.707     2.824    p_hls_fptoui_double_1_U0/sh_assign_2_reg_187[10]
    SLICE_X42Y124        LUT5 (Prop_lut5_I0_O)        0.124     2.948 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_37__0/O
                         net (fo=63, routed)          0.685     3.633    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_37__0_n_2
    SLICE_X43Y122        LUT4 (Prop_lut4_I2_O)        0.118     3.751 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_19__0/O
                         net (fo=4, routed)           0.810     4.562    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][10]_srl3_i_19__0_n_2
    SLICE_X45Y123        LUT6 (Prop_lut6_I1_O)        0.326     4.888 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][14]_srl3_i_9__0/O
                         net (fo=1, routed)           0.594     5.482    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][14]_srl3_i_9__0_n_2
    SLICE_X46Y123        LUT6 (Prop_lut6_I1_O)        0.124     5.606 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][14]_srl3_i_3__0/O
                         net (fo=1, routed)           0.570     6.176    p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][14]_srl3_i_3__0_n_2
    SLICE_X47Y125        LUT6 (Prop_lut6_I2_O)        0.124     6.300 r  p_hls_fptoui_double_1_U0/SRL_SIG_reg[2][14]_srl3_i_1__3/O
                         net (fo=1, routed)           0.422     6.722    Vy_channel_U/U_fifo_w64_d2_A_ram/in[4]
    SLICE_X46Y125        SRL16E                                       r  Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][14]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.510     5.510 r  
                                                      0.000     5.510 r  ap_clk (IN)
                         net (fo=3256, unset)         1.479     6.989    Vy_channel_U/U_fifo_w64_d2_A_ram/ap_clk
    SLICE_X46Y125        SRL16E                                       r  Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][14]_srl3/CLK
                         clock pessimism              0.080     7.069    
                         clock uncertainty           -0.035     7.034    
    SLICE_X46Y125        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044     6.990    Vy_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][14]_srl3
  -------------------------------------------------------------------
                         required time                          6.990    
                         arrival time                          -6.722    
  -------------------------------------------------------------------
                         slack                                  0.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Destination:            p_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][31]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.558     0.558    abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X71Y112        FDRE                                         r  abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y112        FDRE (Prop_fdre_C_Q)         0.141     0.699 r  abs_long_39_U0/fxpnahid_sitodp_6fYi_U23/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[31]/Q
                         net (fo=1, routed)           0.110     0.809    p_channel_U/U_fifo_w64_d2_A_ram/in[31]
    SLICE_X70Y111        SRL16E                                       r  p_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][31]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.831     0.831    p_channel_U/U_fifo_w64_d2_A_ram/ap_clk
    SLICE_X70Y111        SRL16E                                       r  p_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][31]_srl3/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X70Y111        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.758    p_channel_U/U_fifo_w64_d2_A_ram/SRL_SIG_reg[2][31]_srl3
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Block_ZNK13ap_fixed_2_U0/tmp_25_i_i_reg_75_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Destination:            tmp_25_loc_channel_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[2][7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.556     0.556    Block_ZNK13ap_fixed_2_U0/ap_clk
    SLICE_X51Y110        FDRE                                         r  Block_ZNK13ap_fixed_2_U0/tmp_25_i_i_reg_75_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  Block_ZNK13ap_fixed_2_U0/tmp_25_i_i_reg_75_reg[7]/Q
                         net (fo=1, routed)           0.112     0.809    tmp_25_loc_channel_U/U_fifo_w16_d2_A_ram/in[7]
    SLICE_X50Y111        SRL16E                                       r  tmp_25_loc_channel_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[2][7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.826     0.826    tmp_25_loc_channel_U/U_fifo_w16_d2_A_ram/ap_clk
    SLICE_X50Y111        SRL16E                                       r  tmp_25_loc_channel_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[2][7]_srl3/CLK
                         clock pessimism             -0.254     0.572    
    SLICE_X50Y111        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.755    tmp_25_loc_channel_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[2][7]_srl3
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 fxp_sqrt41_U0/p_s_reg_62_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Destination:            fxp_sqrt41_U0/tmp_5_reg_328_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.252ns (59.164%)  route 0.174ns (40.836%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.558     0.558    fxp_sqrt41_U0/ap_clk
    SLICE_X52Y102        FDRE                                         r  fxp_sqrt41_U0/p_s_reg_62_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_fdre_C_Q)         0.141     0.699 r  fxp_sqrt41_U0/p_s_reg_62_reg[11]/Q
                         net (fo=4, routed)           0.174     0.873    fxp_sqrt41_U0/p_s_reg_62[11]
    SLICE_X51Y103        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.984 r  fxp_sqrt41_U0/tmp_5_reg_328_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.984    fxp_sqrt41_U0/q_V_fu_164_p2[11]
    SLICE_X51Y103        FDRE                                         r  fxp_sqrt41_U0/tmp_5_reg_328_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.828     0.828    fxp_sqrt41_U0/ap_clk
    SLICE_X51Y103        FDRE                                         r  fxp_sqrt41_U0/tmp_5_reg_328_reg[10]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X51Y103        FDRE (Hold_fdre_C_D)         0.105     0.928    fxp_sqrt41_U0/tmp_5_reg_328_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Block_ZNK13ap_fixed_1_U0/tmp_7_reg_866_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Destination:            Block_ZNK13ap_fixed_1_U0/fxpnahid_udiv_28ng8j_U44/fxpnahid_udiv_28ng8j_div_U/dividend0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.877%)  route 0.237ns (59.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.559     0.559    Block_ZNK13ap_fixed_1_U0/ap_clk
    SLICE_X46Y103        FDRE                                         r  Block_ZNK13ap_fixed_1_U0/tmp_7_reg_866_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.164     0.723 r  Block_ZNK13ap_fixed_1_U0/tmp_7_reg_866_reg[10]/Q
                         net (fo=1, routed)           0.237     0.960    Block_ZNK13ap_fixed_1_U0/fxpnahid_udiv_28ng8j_U44/fxpnahid_udiv_28ng8j_div_U/Q[10]
    SLICE_X45Y98         FDRE                                         r  Block_ZNK13ap_fixed_1_U0/fxpnahid_udiv_28ng8j_U44/fxpnahid_udiv_28ng8j_div_U/dividend0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.838     0.838    Block_ZNK13ap_fixed_1_U0/fxpnahid_udiv_28ng8j_U44/fxpnahid_udiv_28ng8j_div_U/ap_clk
    SLICE_X45Y98         FDRE                                         r  Block_ZNK13ap_fixed_1_U0/fxpnahid_udiv_28ng8j_U44/fxpnahid_udiv_28ng8j_div_U/dividend0_reg[26]/C
                         clock pessimism              0.000     0.838    
    SLICE_X45Y98         FDRE (Hold_fdre_C_D)         0.066     0.904    Block_ZNK13ap_fixed_1_U0/fxpnahid_udiv_28ng8j_U44/fxpnahid_udiv_28ng8j_div_U/dividend0_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Block_ZNK13ap_fixed_U0/tmp_s_reg_402_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Destination:            My_loc_channel_U/U_fifo_w15_d7_A_ram/SRL_SIG_reg[7][13]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.377%)  route 0.275ns (62.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.550     0.550    Block_ZNK13ap_fixed_U0/ap_clk
    SLICE_X56Y119        FDRE                                         r  Block_ZNK13ap_fixed_U0/tmp_s_reg_402_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y119        FDRE (Prop_fdre_C_Q)         0.164     0.714 r  Block_ZNK13ap_fixed_U0/tmp_s_reg_402_reg[13]/Q
                         net (fo=1, routed)           0.275     0.989    My_loc_channel_U/U_fifo_w15_d7_A_ram/in[13]
    SLICE_X50Y117        SRL16E                                       r  My_loc_channel_U/U_fifo_w15_d7_A_ram/SRL_SIG_reg[7][13]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.820     0.820    My_loc_channel_U/U_fifo_w15_d7_A_ram/ap_clk
    SLICE_X50Y117        SRL16E                                       r  My_loc_channel_U/U_fifo_w15_d7_A_ram/SRL_SIG_reg[7][13]_srl8/CLK
                         clock pessimism             -0.005     0.815    
    SLICE_X50Y117        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.930    My_loc_channel_U/U_fifo_w15_d7_A_ram/SRL_SIG_reg[7][13]_srl8
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Block_ZNK13ap_fixed_1_U0/fxpnahid_udiv_28ng8j_U42/fxpnahid_udiv_28ng8j_div_U/fxpnahid_udiv_28ng8j_div_u_0/dividend_tmp_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Destination:            Block_ZNK13ap_fixed_1_U0/fxpnahid_udiv_28ng8j_U42/fxpnahid_udiv_28ng8j_div_U/quot_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.838%)  route 0.248ns (60.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.562     0.562    Block_ZNK13ap_fixed_1_U0/fxpnahid_udiv_28ng8j_U42/fxpnahid_udiv_28ng8j_div_U/fxpnahid_udiv_28ng8j_div_u_0/ap_clk
    SLICE_X42Y100        FDRE                                         r  Block_ZNK13ap_fixed_1_U0/fxpnahid_udiv_28ng8j_U42/fxpnahid_udiv_28ng8j_div_U/fxpnahid_udiv_28ng8j_div_u_0/dividend_tmp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.164     0.726 r  Block_ZNK13ap_fixed_1_U0/fxpnahid_udiv_28ng8j_U42/fxpnahid_udiv_28ng8j_div_U/fxpnahid_udiv_28ng8j_div_u_0/dividend_tmp_reg[18]/Q
                         net (fo=2, routed)           0.248     0.974    Block_ZNK13ap_fixed_1_U0/fxpnahid_udiv_28ng8j_U42/fxpnahid_udiv_28ng8j_div_U/dividend_tmp[18]
    SLICE_X40Y97         FDRE                                         r  Block_ZNK13ap_fixed_1_U0/fxpnahid_udiv_28ng8j_U42/fxpnahid_udiv_28ng8j_div_U/quot_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.840     0.840    Block_ZNK13ap_fixed_1_U0/fxpnahid_udiv_28ng8j_U42/fxpnahid_udiv_28ng8j_div_U/ap_clk
    SLICE_X40Y97         FDRE                                         r  Block_ZNK13ap_fixed_1_U0/fxpnahid_udiv_28ng8j_U42/fxpnahid_udiv_28ng8j_div_U/quot_reg[18]/C
                         clock pessimism              0.000     0.840    
    SLICE_X40Y97         FDRE (Hold_fdre_C_D)         0.070     0.910    Block_ZNK13ap_fixed_1_U0/fxpnahid_udiv_28ng8j_U42/fxpnahid_udiv_28ng8j_div_U/quot_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 fxp_sqrt41_U0/p_s_reg_62_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Destination:            fxp_sqrt41_U0/tmp_5_reg_328_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.251ns (57.736%)  route 0.184ns (42.264%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.558     0.558    fxp_sqrt41_U0/ap_clk
    SLICE_X52Y102        FDRE                                         r  fxp_sqrt41_U0/p_s_reg_62_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_fdre_C_Q)         0.141     0.699 r  fxp_sqrt41_U0/p_s_reg_62_reg[6]/Q
                         net (fo=10, routed)          0.184     0.883    fxp_sqrt41_U0/p_s_reg_62[6]
    SLICE_X51Y102        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.993 r  fxp_sqrt41_U0/tmp_5_reg_328_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.993    fxp_sqrt41_U0/q_V_fu_164_p2[6]
    SLICE_X51Y102        FDRE                                         r  fxp_sqrt41_U0/tmp_5_reg_328_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.829     0.829    fxp_sqrt41_U0/ap_clk
    SLICE_X51Y102        FDRE                                         r  fxp_sqrt41_U0/tmp_5_reg_328_reg[5]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X51Y102        FDRE (Hold_fdre_C_D)         0.105     0.929    fxp_sqrt41_U0/tmp_5_reg_328_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Block_ZNK13ap_fixed_2_U0/tmp_25_i_i_reg_75_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Destination:            tmp_25_loc_channel_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[2][12]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.555     0.555    Block_ZNK13ap_fixed_2_U0/ap_clk
    SLICE_X51Y112        FDRE                                         r  Block_ZNK13ap_fixed_2_U0/tmp_25_i_i_reg_75_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y112        FDRE (Prop_fdre_C_Q)         0.141     0.696 r  Block_ZNK13ap_fixed_2_U0/tmp_25_i_i_reg_75_reg[12]/Q
                         net (fo=1, routed)           0.056     0.752    tmp_25_loc_channel_U/U_fifo_w16_d2_A_ram/in[12]
    SLICE_X50Y112        SRL16E                                       r  tmp_25_loc_channel_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[2][12]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.824     0.824    tmp_25_loc_channel_U/U_fifo_w16_d2_A_ram/ap_clk
    SLICE_X50Y112        SRL16E                                       r  tmp_25_loc_channel_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[2][12]_srl3/CLK
                         clock pessimism             -0.254     0.570    
    SLICE_X50Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.687    tmp_25_loc_channel_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[2][12]_srl3
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 fxp_sqrt41_U0/p_s_reg_62_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Destination:            fxp_sqrt41_U0/tmp_5_reg_328_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.251ns (57.182%)  route 0.188ns (42.818%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.557     0.557    fxp_sqrt41_U0/ap_clk
    SLICE_X52Y103        FDRE                                         r  fxp_sqrt41_U0/p_s_reg_62_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.141     0.698 r  fxp_sqrt41_U0/p_s_reg_62_reg[10]/Q
                         net (fo=6, routed)           0.188     0.886    fxp_sqrt41_U0/p_s_reg_62[10]
    SLICE_X51Y103        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.996 r  fxp_sqrt41_U0/tmp_5_reg_328_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.996    fxp_sqrt41_U0/q_V_fu_164_p2[10]
    SLICE_X51Y103        FDRE                                         r  fxp_sqrt41_U0/tmp_5_reg_328_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.828     0.828    fxp_sqrt41_U0/ap_clk
    SLICE_X51Y103        FDRE                                         r  fxp_sqrt41_U0/tmp_5_reg_328_reg[9]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X51Y103        FDRE (Hold_fdre_C_D)         0.105     0.928    fxp_sqrt41_U0/tmp_5_reg_328_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Destination:            abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.510ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.897%)  route 0.275ns (66.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.545     0.545    abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/aclk
    SLICE_X53Y126        FDRE                                         r  abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDRE (Prop_fdre_C_Q)         0.141     0.686 r  abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[27]/Q
                         net (fo=2, routed)           0.275     0.961    abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[63]_0[27]
    SLICE_X37Y126        FDRE                                         r  abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3256, unset)         0.819     0.819    abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/aclk
    SLICE_X37Y126        FDRE                                         r  abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[27]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X37Y126        FDRE (Hold_fdre_C_D)         0.078     0.892    abs_long_U0/fxpnahid_sitodp_6fYi_x_U28/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.510
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.510       3.356      DSP48_X1Y50    Block_ZNK13ap_fixed_U0/amy1_reg_459_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.510       3.356      DSP48_X2Y50    Block_ZNK13ap_fixed_U0/fxpnahid_mul_mul_bkb_U1/fxpnahid_mul_mul_bkb_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.510       3.356      DSP48_X1Y51    Block_ZNK13ap_fixed_U0/fxpnahid_mul_mul_bkb_U2/fxpnahid_mul_mul_bkb_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.510       3.356      DSP48_X1Y49    Block_ZNK13ap_fixed_U0/tmp_16_i_reg_469_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.510       3.356      DSP48_X1Y48    Block_ZNK13ap_fixed_U0/fxpnahid_mac_mul_eOg_U8/fxpnahid_mac_mul_eOg_DSP48_3_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.510       3.356      DSP48_X2Y46    Block_ZNK13ap_fixed_U0/tmp_15_i_reg_464_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.510       3.356      DSP48_X2Y47    Block_ZNK13ap_fixed_U0/fxpnahid_mac_mul_eOg_U7/fxpnahid_mac_mul_eOg_DSP48_3_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.510       3.356      DSP48_X2Y49    Block_ZNK13ap_fixed_U0/amx1_reg_454_reg/CLK
Min Period        n/a     FDSE/C       n/a            1.000         5.510       4.510      SLICE_X62Y120  Block_ZNK13ap_fixed_U0/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.510       4.510      SLICE_X56Y120  Block_ZNK13ap_fixed_U0/ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         3.010       2.030      SLICE_X56Y114  Mx_loc_channel_U/U_fifo_w15_d5_A_ram/SRL_SIG_reg[5][0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         3.010       2.030      SLICE_X56Y114  Mx_loc_channel_U/U_fifo_w15_d5_A_ram/SRL_SIG_reg[5][1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         3.010       2.030      SLICE_X56Y114  Mx_loc_channel_U/U_fifo_w15_d5_A_ram/SRL_SIG_reg[5][2]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         3.010       2.030      SLICE_X56Y114  Mx_loc_channel_U/U_fifo_w15_d5_A_ram/SRL_SIG_reg[5][3]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         3.010       2.030      SLICE_X56Y114  Mx_loc_channel_U/U_fifo_w15_d5_A_ram/SRL_SIG_reg[5][4]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         3.010       2.030      SLICE_X56Y114  Mx_loc_channel_U/U_fifo_w15_d5_A_ram/SRL_SIG_reg[5][5]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         3.010       2.030      SLICE_X56Y114  Mx_loc_channel_U/U_fifo_w15_d5_A_ram/SRL_SIG_reg[5][6]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         3.010       2.030      SLICE_X56Y114  Mx_loc_channel_U/U_fifo_w15_d5_A_ram/SRL_SIG_reg[5][7]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         3.010       2.030      SLICE_X50Y116  My_loc_channel_U/U_fifo_w15_d7_A_ram/SRL_SIG_reg[7][0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         3.010       2.030      SLICE_X50Y117  My_loc_channel_U/U_fifo_w15_d7_A_ram/SRL_SIG_reg[7][10]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X56Y114  Mx_loc_channel_U/U_fifo_w15_d5_A_ram/SRL_SIG_reg[5][0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X56Y115  Mx_loc_channel_U/U_fifo_w15_d5_A_ram/SRL_SIG_reg[5][10]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X56Y115  Mx_loc_channel_U/U_fifo_w15_d5_A_ram/SRL_SIG_reg[5][11]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X56Y115  Mx_loc_channel_U/U_fifo_w15_d5_A_ram/SRL_SIG_reg[5][12]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X56Y115  Mx_loc_channel_U/U_fifo_w15_d5_A_ram/SRL_SIG_reg[5][13]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X56Y115  Mx_loc_channel_U/U_fifo_w15_d5_A_ram/SRL_SIG_reg[5][14]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X56Y114  Mx_loc_channel_U/U_fifo_w15_d5_A_ram/SRL_SIG_reg[5][1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X56Y114  Mx_loc_channel_U/U_fifo_w15_d5_A_ram/SRL_SIG_reg[5][2]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X56Y114  Mx_loc_channel_U/U_fifo_w15_d5_A_ram/SRL_SIG_reg[5][3]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X56Y114  Mx_loc_channel_U/U_fifo_w15_d5_A_ram/SRL_SIG_reg[5][4]_srl6/CLK



