#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fa72f448250 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fa72f44b2d0 .scope module, "CPU_testbench" "CPU_testbench" 3 1;
 .timescale 0 0;
P_0x7fa72f40bd40 .param/l "TIMEOUT_CYCLES" 0 3 8, +C4<00000000000000000000000000000000000000000000000000000000001110100>;
enum0x7fa730857b10 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x7fa72f4887a0_0 .net *"_ivl_11", 7 0, L_0x7fa72f489520;  1 drivers
v0x7fa72f488840_0 .net *"_ivl_16", 7 0, L_0x7fa72f489770;  1 drivers
v0x7fa72f4888e0_0 .net *"_ivl_3", 7 0, L_0x7fa72f4893a0;  1 drivers
v0x7fa72f488970_0 .net *"_ivl_7", 7 0, L_0x7fa72f489460;  1 drivers
v0x7fa72f488a20_0 .net "active", 0 0, v0x7fa72f486160_0;  1 drivers
v0x7fa72f488af0_0 .net "address", 31 0, L_0x7fa72f48af20;  1 drivers
v0x7fa72f488b80_0 .net "byteenable", 3 0, L_0x7fa72f48c680;  1 drivers
v0x7fa72f488c20_0 .var "clk", 0 0;
v0x7fa72f488cb0_0 .var/i "counter", 31 0;
v0x7fa72f488de0_0 .net "read", 0 0, v0x7fa72f47df00_0;  1 drivers
v0x7fa72f488e70_0 .net "readdata", 31 0, v0x7fa72f488290_0;  1 drivers
v0x7fa72f488f10_0 .net "readdata_to_CPU", 31 0, L_0x7fa72f4895c0;  1 drivers
v0x7fa72f488fc0_0 .net "register_v0", 31 0, L_0x7fa72f48ece0;  1 drivers
v0x7fa72f489060_0 .var "reset", 0 0;
v0x7fa72f4890f0_0 .var "waitrequest", 0 0;
v0x7fa72f489180_0 .net "write", 0 0, v0x7fa72f47df90_0;  1 drivers
v0x7fa72f489210_0 .net "writedata", 31 0, L_0x7fa72f491320;  1 drivers
E_0x7fa72f466e30 .event negedge, v0x7fa72f47a3b0_0;
L_0x7fa72f4893a0 .part v0x7fa72f488290_0, 24, 8;
L_0x7fa72f489460 .part v0x7fa72f488290_0, 16, 8;
L_0x7fa72f489520 .part v0x7fa72f488290_0, 8, 8;
L_0x7fa72f4895c0 .concat8 [ 8 8 8 8], L_0x7fa72f4893a0, L_0x7fa72f489460, L_0x7fa72f489520, L_0x7fa72f489770;
L_0x7fa72f489770 .part v0x7fa72f488290_0, 0, 8;
S_0x7fa72f44ac70 .scope module, "datapath" "mips_cpu_bus" 3 100, 4 2 0, S_0x7fa72f44b2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 32 "address";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 1 "read";
    .port_info 7 /INPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "writedata";
    .port_info 9 /OUTPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "readdata";
L_0x7fa72f489db0 .functor OR 1, L_0x7fa72f4899d0, L_0x7fa72f489c70, C4<0>, C4<0>;
L_0x7fa72f48a320 .functor AND 1, v0x7fa72f47e280_0, L_0x7fa72f48f960, C4<1>, C4<1>;
L_0x7fa72f48a410 .functor OR 1, v0x7fa72f47de70_0, L_0x7fa72f48a320, C4<0>, C4<0>;
v0x7fa72f482f60_0 .net "ALUAmux2to1", 31 0, L_0x7fa72f48de00;  1 drivers
v0x7fa72f483030_0 .net "ALUB", 31 0, v0x7fa72f4789d0_0;  1 drivers
v0x7fa72f483100_0 .var "ALUOut", 31 0;
v0x7fa72f4831d0_0 .net "ALUSrcA", 0 0, v0x7fa72f47daf0_0;  1 drivers
v0x7fa72f483260_0 .net "ALUSrcB", 1 0, v0x7fa72f47db80_0;  1 drivers
v0x7fa72f483370_0 .net "ALU_MULTorDIV_result", 63 0, v0x7fa72f476bf0_0;  1 drivers
v0x7fa72f483440_0 .net "ALU_result", 31 0, v0x7fa72f476ca0_0;  1 drivers
v0x7fa72f483510_0 .net "ALUctl", 3 0, v0x7fa72f47dc20_0;  1 drivers
v0x7fa72f4835e0_0 .net "Decodemux2to1", 31 0, L_0x7fa72f48a790;  1 drivers
v0x7fa72f4836f0_0 .net "HI", 31 0, v0x7fa72f479370_0;  1 drivers
v0x7fa72f483780_0 .net "HI_LO_ALUOut", 1 0, L_0x7fa72f4905d0;  1 drivers
v0x7fa72f483810_0 .net "HI_LO_ALUOut_to_Reg_mux", 31 0, L_0x7fa72f48d850;  1 drivers
v0x7fa72f4838a0_0 .net "IRWrite", 0 0, v0x7fa72f47dcf0_0;  1 drivers
v0x7fa72f483930_0 .net "IorD", 0 0, v0x7fa72f47dda0_0;  1 drivers
v0x7fa72f483a00_0 .net "JUMP", 0 0, v0x7fa72f47de70_0;  1 drivers
v0x7fa72f483a90_0 .net "LO", 31 0, v0x7fa72f4794d0_0;  1 drivers
v0x7fa72f483b20_0 .net "MemtoReg", 0 0, v0x7fa72f47e020_0;  1 drivers
v0x7fa72f483cb0_0 .net "PC", 31 0, v0x7fa72f47f1c0_0;  1 drivers
v0x7fa72f483d40_0 .net "PCSource", 1 0, v0x7fa72f47e130_0;  1 drivers
v0x7fa72f483dd0_0 .net "PCWrite", 0 0, v0x7fa72f47e1e0_0;  1 drivers
v0x7fa72f483e60_0 .net "PCWriteCond", 0 0, v0x7fa72f47e280_0;  1 drivers
v0x7fa72f483ef0_0 .net "PC_RETURN_ADDR_ALOUT_MUX", 31 0, L_0x7fa72f4909f0;  1 drivers
v0x7fa72f483f80_0 .net "RegDst", 0 0, v0x7fa72f47e3c0_0;  1 drivers
v0x7fa72f484030_0 .net "RegWrite", 0 0, v0x7fa72f47e460_0;  1 drivers
v0x7fa72f484100_0 .net "RegWritemux2to1", 31 0, L_0x7fa72f48b990;  1 drivers
v0x7fa72f484190_0 .net "Regmux2to1", 4 0, L_0x7fa72f48cdd0;  1 drivers
v0x7fa72f484240_0 .net "ReturnToReg", 0 0, v0x7fa72f47e320_0;  1 drivers
v0x7fa72f4842f0_0 .net *"_ivl_0", 31 0, L_0x7fa72f489880;  1 drivers
v0x7fa72f484380_0 .net *"_ivl_102", 31 0, L_0x7fa72f48db50;  1 drivers
L_0x7fa72f773998 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa72f484420_0 .net *"_ivl_105", 30 0, L_0x7fa72f773998;  1 drivers
L_0x7fa72f7739e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa72f4844d0_0 .net/2u *"_ivl_106", 31 0, L_0x7fa72f7739e0;  1 drivers
v0x7fa72f484580_0 .net *"_ivl_108", 0 0, L_0x7fa72f48dfc0;  1 drivers
L_0x7fa72f773098 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa72f484620_0 .net *"_ivl_11", 30 0, L_0x7fa72f773098;  1 drivers
L_0x7fa72f7730e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa72f483bd0_0 .net/2u *"_ivl_12", 31 0, L_0x7fa72f7730e0;  1 drivers
v0x7fa72f4848b0_0 .net *"_ivl_122", 31 0, L_0x7fa72f48e510;  1 drivers
L_0x7fa72f7740a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa72f484940_0 .net *"_ivl_125", 30 0, L_0x7fa72f7740a0;  1 drivers
L_0x7fa72f7740e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa72f4849e0_0 .net/2u *"_ivl_126", 31 0, L_0x7fa72f7740e8;  1 drivers
v0x7fa72f484a90_0 .net *"_ivl_128", 0 0, L_0x7fa72f490a90;  1 drivers
L_0x7fa72f774130 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fa72f484b30_0 .net/2u *"_ivl_130", 31 0, L_0x7fa72f774130;  1 drivers
v0x7fa72f484be0_0 .net *"_ivl_132", 31 0, L_0x7fa72f490950;  1 drivers
v0x7fa72f484c90_0 .net *"_ivl_14", 0 0, L_0x7fa72f489c70;  1 drivers
v0x7fa72f484d30_0 .net *"_ivl_17", 0 0, L_0x7fa72f489db0;  1 drivers
L_0x7fa72f773128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa72f484dd0_0 .net/2u *"_ivl_18", 0 0, L_0x7fa72f773128;  1 drivers
v0x7fa72f484e80_0 .net *"_ivl_28", 0 0, L_0x7fa72f48a320;  1 drivers
L_0x7fa72f773008 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa72f484f30_0 .net *"_ivl_3", 30 0, L_0x7fa72f773008;  1 drivers
L_0x7fa72f773170 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fa72f484fe0_0 .net/2u *"_ivl_34", 2 0, L_0x7fa72f773170;  1 drivers
v0x7fa72f485090_0 .net *"_ivl_36", 0 0, L_0x7fa72f48a660;  1 drivers
L_0x7fa72f773050 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa72f485130_0 .net/2u *"_ivl_4", 31 0, L_0x7fa72f773050;  1 drivers
v0x7fa72f4851e0_0 .net *"_ivl_48", 31 0, L_0x7fa72f48c880;  1 drivers
L_0x7fa72f7736c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa72f485290_0 .net *"_ivl_51", 30 0, L_0x7fa72f7736c8;  1 drivers
L_0x7fa72f773710 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa72f485340_0 .net/2u *"_ivl_52", 31 0, L_0x7fa72f773710;  1 drivers
v0x7fa72f4853f0_0 .net *"_ivl_54", 0 0, L_0x7fa72f48ca20;  1 drivers
v0x7fa72f485490_0 .net *"_ivl_57", 4 0, L_0x7fa72f48cb00;  1 drivers
v0x7fa72f485540_0 .net *"_ivl_59", 4 0, L_0x7fa72f48cc30;  1 drivers
v0x7fa72f4855f0_0 .net *"_ivl_6", 0 0, L_0x7fa72f4899d0;  1 drivers
v0x7fa72f485690_0 .net *"_ivl_62", 31 0, L_0x7fa72f48cf10;  1 drivers
L_0x7fa72f773758 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa72f485740_0 .net *"_ivl_65", 29 0, L_0x7fa72f773758;  1 drivers
L_0x7fa72f7737a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa72f4857f0_0 .net/2u *"_ivl_66", 31 0, L_0x7fa72f7737a0;  1 drivers
v0x7fa72f4858a0_0 .net *"_ivl_68", 0 0, L_0x7fa72f48cfb0;  1 drivers
v0x7fa72f485940_0 .net *"_ivl_70", 31 0, L_0x7fa72f48ce70;  1 drivers
L_0x7fa72f7737e8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa72f4859f0_0 .net *"_ivl_73", 29 0, L_0x7fa72f7737e8;  1 drivers
L_0x7fa72f773830 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa72f485aa0_0 .net/2u *"_ivl_74", 31 0, L_0x7fa72f773830;  1 drivers
v0x7fa72f485b50_0 .net *"_ivl_76", 0 0, L_0x7fa72f48d1c0;  1 drivers
v0x7fa72f485bf0_0 .net *"_ivl_78", 31 0, L_0x7fa72f48d3a0;  1 drivers
v0x7fa72f485ca0_0 .net *"_ivl_8", 31 0, L_0x7fa72f489af0;  1 drivers
L_0x7fa72f773878 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa72f4846d0_0 .net *"_ivl_81", 29 0, L_0x7fa72f773878;  1 drivers
L_0x7fa72f7738c0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fa72f484780_0 .net/2u *"_ivl_82", 31 0, L_0x7fa72f7738c0;  1 drivers
v0x7fa72f485d30_0 .net *"_ivl_84", 0 0, L_0x7fa72f48d440;  1 drivers
v0x7fa72f485dc0_0 .net *"_ivl_86", 31 0, L_0x7fa72f48d630;  1 drivers
v0x7fa72f485e50_0 .net *"_ivl_88", 31 0, L_0x7fa72f48d6d0;  1 drivers
v0x7fa72f485ee0_0 .net *"_ivl_92", 31 0, L_0x7fa72f48da70;  1 drivers
L_0x7fa72f773908 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa72f485f70_0 .net *"_ivl_95", 30 0, L_0x7fa72f773908;  1 drivers
L_0x7fa72f773950 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa72f486010_0 .net/2u *"_ivl_96", 31 0, L_0x7fa72f773950;  1 drivers
v0x7fa72f4860c0_0 .net *"_ivl_98", 0 0, L_0x7fa72f48d770;  1 drivers
v0x7fa72f486160_0 .var "active", 0 0;
v0x7fa72f486200_0 .net "address", 31 0, L_0x7fa72f48af20;  alias, 1 drivers
v0x7fa72f4862c0_0 .net "branch_equal", 0 0, v0x7fa72f47e500_0;  1 drivers
v0x7fa72f486390_0 .net "byteenable", 3 0, L_0x7fa72f48c680;  alias, 1 drivers
v0x7fa72f486420_0 .net "clk", 0 0, v0x7fa72f488c20_0;  1 drivers
v0x7fa72f4864b0_0 .net "fixed_shift", 0 0, v0x7fa72f47e740_0;  1 drivers
v0x7fa72f486580_0 .net "full_instr", 31 0, L_0x7fa72f48a500;  1 drivers
v0x7fa72f486610_0 .net "instr10_6", 4 0, L_0x7fa72f48a110;  1 drivers
v0x7fa72f4866b0_0 .net "instr15_0", 15 0, v0x7fa72f47acc0_0;  1 drivers
v0x7fa72f486780_0 .net "instr15_11", 4 0, L_0x7fa72f48a070;  1 drivers
v0x7fa72f486830_0 .net "instr20_16", 4 0, v0x7fa72f47ad90_0;  1 drivers
v0x7fa72f4868d0_0 .net "instr25_21", 4 0, v0x7fa72f47ae20_0;  1 drivers
v0x7fa72f486980_0 .net "instr31_26", 5 0, v0x7fa72f47aef0_0;  1 drivers
v0x7fa72f486a30_0 .net "pc_in", 31 0, v0x7fa72f47fdd0_0;  1 drivers
v0x7fa72f486b00_0 .net "read", 0 0, v0x7fa72f47df00_0;  alias, 1 drivers
v0x7fa72f486b90_0 .net "readR1", 4 0, L_0x7fa72f48e0e0;  1 drivers
v0x7fa72f486c40_0 .net "readR2", 4 0, L_0x7fa72f48e430;  1 drivers
v0x7fa72f486cf0_0 .net "readdata", 31 0, v0x7fa72f488290_0;  alias, 1 drivers
v0x7fa72f486da0_0 .net "readdata1", 31 0, L_0x7fa72f48e940;  1 drivers
v0x7fa72f486e50_0 .net "readdata2", 31 0, L_0x7fa72f48ec30;  1 drivers
v0x7fa72f486f20_0 .net "readdata_to_CPU", 31 0, L_0x7fa72f491800;  1 drivers
v0x7fa72f487000_0 .var "regA", 31 0;
v0x7fa72f487090_0 .var "regB", 31 0;
v0x7fa72f487120_0 .net "register_v0", 31 0, L_0x7fa72f48ece0;  alias, 1 drivers
v0x7fa72f4871e0_0 .net "reset", 0 0, v0x7fa72f489060_0;  1 drivers
v0x7fa72f487270_0 .net "stall", 0 0, L_0x7fa72f489ee0;  1 drivers
v0x7fa72f487340_0 .net "state", 2 0, v0x7fa72f4821d0_0;  1 drivers
v0x7fa72f4873d0_0 .net "unsign", 0 0, v0x7fa72f47ea10_0;  1 drivers
v0x7fa72f4874a0_0 .net "waitrequest", 0 0, v0x7fa72f4890f0_0;  1 drivers
v0x7fa72f487530_0 .net "write", 0 0, v0x7fa72f47df90_0;  alias, 1 drivers
v0x7fa72f4875c0_0 .net "writedata", 31 0, L_0x7fa72f491320;  alias, 1 drivers
v0x7fa72f487670_0 .net "writedata_from_CPU", 31 0, v0x7fa72f487090_0;  1 drivers
v0x7fa72f487720_0 .net "zero", 0 0, L_0x7fa72f48f960;  1 drivers
E_0x7fa72f4643b0 .event edge, v0x7fa72f47f290_0, v0x7fa72f47b580_0, v0x7fa72f47e1e0_0, v0x7fa72f47a7b0_0;
L_0x7fa72f489880 .concat [ 1 31 0 0], v0x7fa72f47df00_0, L_0x7fa72f773008;
L_0x7fa72f4899d0 .cmp/eq 32, L_0x7fa72f489880, L_0x7fa72f773050;
L_0x7fa72f489af0 .concat [ 1 31 0 0], v0x7fa72f47df90_0, L_0x7fa72f773098;
L_0x7fa72f489c70 .cmp/eq 32, L_0x7fa72f489af0, L_0x7fa72f7730e0;
L_0x7fa72f489ee0 .functor MUXZ 1, L_0x7fa72f773128, v0x7fa72f4890f0_0, L_0x7fa72f489db0, C4<>;
L_0x7fa72f48a070 .part L_0x7fa72f491800, 11, 5;
L_0x7fa72f48a110 .part L_0x7fa72f491800, 6, 5;
L_0x7fa72f48a500 .concat [ 16 5 5 6], v0x7fa72f47acc0_0, v0x7fa72f47ad90_0, v0x7fa72f47ae20_0, v0x7fa72f47aef0_0;
L_0x7fa72f48a660 .cmp/eq 3, v0x7fa72f4821d0_0, L_0x7fa72f773170;
L_0x7fa72f48a790 .functor MUXZ 32, L_0x7fa72f48a500, L_0x7fa72f491800, L_0x7fa72f48a660, C4<>;
L_0x7fa72f48a870 .part L_0x7fa72f48a790, 26, 6;
L_0x7fa72f48a970 .part L_0x7fa72f48a790, 0, 6;
L_0x7fa72f48aa90 .part L_0x7fa72f48a790, 16, 5;
L_0x7fa72f48c7e0 .part L_0x7fa72f48a790, 26, 6;
L_0x7fa72f48c880 .concat [ 1 31 0 0], v0x7fa72f47e3c0_0, L_0x7fa72f7736c8;
L_0x7fa72f48ca20 .cmp/eq 32, L_0x7fa72f48c880, L_0x7fa72f773710;
L_0x7fa72f48cb00 .part L_0x7fa72f48a790, 16, 5;
L_0x7fa72f48cc30 .part L_0x7fa72f48a790, 11, 5;
L_0x7fa72f48cdd0 .functor MUXZ 5, L_0x7fa72f48cc30, L_0x7fa72f48cb00, L_0x7fa72f48ca20, C4<>;
L_0x7fa72f48cf10 .concat [ 2 30 0 0], L_0x7fa72f4905d0, L_0x7fa72f773758;
L_0x7fa72f48cfb0 .cmp/eq 32, L_0x7fa72f48cf10, L_0x7fa72f7737a0;
L_0x7fa72f48ce70 .concat [ 2 30 0 0], L_0x7fa72f4905d0, L_0x7fa72f7737e8;
L_0x7fa72f48d1c0 .cmp/eq 32, L_0x7fa72f48ce70, L_0x7fa72f773830;
L_0x7fa72f48d3a0 .concat [ 2 30 0 0], L_0x7fa72f4905d0, L_0x7fa72f773878;
L_0x7fa72f48d440 .cmp/eq 32, L_0x7fa72f48d3a0, L_0x7fa72f7738c0;
L_0x7fa72f48d630 .functor MUXZ 32, L_0x7fa72f48d850, v0x7fa72f479370_0, L_0x7fa72f48d440, C4<>;
L_0x7fa72f48d6d0 .functor MUXZ 32, L_0x7fa72f48d630, v0x7fa72f4794d0_0, L_0x7fa72f48d1c0, C4<>;
L_0x7fa72f48d850 .functor MUXZ 32, L_0x7fa72f48d6d0, v0x7fa72f483100_0, L_0x7fa72f48cfb0, C4<>;
L_0x7fa72f48da70 .concat [ 1 31 0 0], v0x7fa72f47e020_0, L_0x7fa72f773908;
L_0x7fa72f48d770 .cmp/eq 32, L_0x7fa72f48da70, L_0x7fa72f773950;
L_0x7fa72f48b990 .functor MUXZ 32, L_0x7fa72f491800, L_0x7fa72f48d850, L_0x7fa72f48d770, C4<>;
L_0x7fa72f48db50 .concat [ 1 31 0 0], v0x7fa72f47daf0_0, L_0x7fa72f773998;
L_0x7fa72f48dfc0 .cmp/eq 32, L_0x7fa72f48db50, L_0x7fa72f7739e0;
L_0x7fa72f48de00 .functor MUXZ 32, v0x7fa72f487000_0, v0x7fa72f47f1c0_0, L_0x7fa72f48dfc0, C4<>;
L_0x7fa72f48e270 .part L_0x7fa72f48a790, 26, 6;
L_0x7fa72f48e0e0 .part L_0x7fa72f48a790, 21, 5;
L_0x7fa72f48e430 .part L_0x7fa72f48a790, 16, 5;
L_0x7fa72f490710 .part L_0x7fa72f48a790, 26, 6;
L_0x7fa72f490830 .part L_0x7fa72f48a790, 0, 6;
L_0x7fa72f48e510 .concat [ 1 31 0 0], v0x7fa72f47e320_0, L_0x7fa72f7740a0;
L_0x7fa72f490a90 .cmp/eq 32, L_0x7fa72f48e510, L_0x7fa72f7740e8;
L_0x7fa72f490950 .arith/sum 32, v0x7fa72f47f1c0_0, L_0x7fa72f774130;
L_0x7fa72f4909f0 .functor MUXZ 32, L_0x7fa72f48d850, L_0x7fa72f490950, L_0x7fa72f490a90, C4<>;
L_0x7fa72f490d50 .part L_0x7fa72f48a790, 21, 5;
L_0x7fa72f48ccd0 .part L_0x7fa72f48a790, 16, 5;
L_0x7fa72f490b30 .part L_0x7fa72f48a790, 0, 16;
L_0x7fa72f491a10 .part L_0x7fa72f48a790, 26, 6;
S_0x7fa72f44a000 .scope module, "ALU" "alu" 4 159, 5 1 0, S_0x7fa72f44ac70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUOperation";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 1 "unsign";
    .port_info 4 /INPUT 1 "fixed_shift";
    .port_info 5 /INPUT 1 "branch_equal";
    .port_info 6 /INPUT 5 "instr10_6";
    .port_info 7 /OUTPUT 32 "ALU_result";
    .port_info 8 /OUTPUT 64 "ALU_MULTorDIV_result";
    .port_info 9 /OUTPUT 1 "zero";
enum0x7fa730863430 .enum4 (4)
   "ADD" 4'b0000,
   "LOGICAL_AND" 4'b0001,
   "SUBTRACT" 4'b0010,
   "SET_GREATER_OR_EQUAL_ZERO" 4'b0011,
   "SET_ON_GREATER_THAN_ZERO" 4'b0100,
   "SET_LESS_OR_EQUAL_ZERO" 4'b0101,
   "SET_ON_LESS_THAN_ZERO" 4'b0110,
   "MULTIPLY" 4'b0111,
   "DIVIDE" 4'b1000,
   "LOGICAL_OR" 4'b1001,
   "LOGICAL_XOR" 4'b1010,
   "SHIFT_LEFT" 4'b1011,
   "SHIFT_RIGHT" 4'b1100,
   "SHIFT_RIGHT_SIGNED" 4'b1101,
   "SET_ON_LESS_THAN" 4'b1110
 ;
v0x7fa72f467b20_0 .net "ALUOperation", 3 0, v0x7fa72f47dc20_0;  alias, 1 drivers
v0x7fa72f476bf0_0 .var "ALU_MULTorDIV_result", 63 0;
v0x7fa72f476ca0_0 .var "ALU_result", 31 0;
v0x7fa72f476d60_0 .var "ALU_temp_MULTorDIV_result", 65 0;
v0x7fa72f476e10_0 .var "ALU_temp_result", 32 0;
v0x7fa72f476f00_0 .net "A_unsign", 32 0, L_0x7fa72f48ef30;  1 drivers
v0x7fa72f476fb0_0 .net "B_unsign", 32 0, L_0x7fa72f48f230;  1 drivers
L_0x7fa72f773b00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa72f477060_0 .net/2u *"_ivl_0", 31 0, L_0x7fa72f773b00;  1 drivers
L_0x7fa72f773b90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa72f477110_0 .net/2u *"_ivl_10", 31 0, L_0x7fa72f773b90;  1 drivers
v0x7fa72f477220_0 .net *"_ivl_12", 31 0, L_0x7fa72f48f050;  1 drivers
v0x7fa72f4772d0_0 .net *"_ivl_14", 31 0, L_0x7fa72f48f150;  1 drivers
L_0x7fa72f773bd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa72f477380_0 .net *"_ivl_19", 0 0, L_0x7fa72f773bd8;  1 drivers
v0x7fa72f477430_0 .net *"_ivl_2", 31 0, L_0x7fa72f48ed50;  1 drivers
L_0x7fa72f773c20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa72f4774e0_0 .net/2u *"_ivl_20", 31 0, L_0x7fa72f773c20;  1 drivers
v0x7fa72f477590_0 .net *"_ivl_22", 0 0, L_0x7fa72f48f350;  1 drivers
L_0x7fa72f773c68 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fa72f477630_0 .net/2s *"_ivl_24", 1 0, L_0x7fa72f773c68;  1 drivers
v0x7fa72f4776e0_0 .net *"_ivl_26", 31 0, L_0x7fa72f48f470;  1 drivers
L_0x7fa72f773cb0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa72f477870_0 .net *"_ivl_29", 30 0, L_0x7fa72f773cb0;  1 drivers
L_0x7fa72f773cf8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa72f477900_0 .net/2u *"_ivl_30", 31 0, L_0x7fa72f773cf8;  1 drivers
v0x7fa72f4779b0_0 .net *"_ivl_32", 0 0, L_0x7fa72f48f550;  1 drivers
L_0x7fa72f773d40 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fa72f477a50_0 .net/2s *"_ivl_34", 1 0, L_0x7fa72f773d40;  1 drivers
L_0x7fa72f773d88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa72f477b00_0 .net/2s *"_ivl_36", 1 0, L_0x7fa72f773d88;  1 drivers
v0x7fa72f477bb0_0 .net *"_ivl_38", 1 0, L_0x7fa72f48f6c0;  1 drivers
v0x7fa72f477c60_0 .net *"_ivl_4", 31 0, L_0x7fa72f48ee50;  1 drivers
v0x7fa72f477d10_0 .net *"_ivl_40", 1 0, L_0x7fa72f48f7e0;  1 drivers
L_0x7fa72f773b48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa72f477dc0_0 .net *"_ivl_9", 0 0, L_0x7fa72f773b48;  1 drivers
v0x7fa72f477e70_0 .net/s "a", 31 0, L_0x7fa72f48de00;  alias, 1 drivers
v0x7fa72f477f20_0 .net/s "b", 31 0, v0x7fa72f4789d0_0;  alias, 1 drivers
v0x7fa72f477fd0_0 .net "branch_equal", 0 0, v0x7fa72f47e500_0;  alias, 1 drivers
v0x7fa72f478070_0 .net "fixed_shift", 0 0, v0x7fa72f47e740_0;  alias, 1 drivers
v0x7fa72f478110_0 .net "instr10_6", 4 0, L_0x7fa72f48a110;  alias, 1 drivers
v0x7fa72f4781c0_0 .var "quotient", 31 0;
v0x7fa72f478270_0 .var "quotient_unsign", 32 0;
v0x7fa72f477790_0 .var "remainder", 31 0;
v0x7fa72f478500_0 .var "remainder_unsign", 32 0;
v0x7fa72f478590_0 .net "unsign", 0 0, v0x7fa72f47ea10_0;  alias, 1 drivers
v0x7fa72f478620_0 .net "zero", 0 0, L_0x7fa72f48f960;  alias, 1 drivers
E_0x7fa72f4661a0/0 .event edge, v0x7fa72f478590_0, v0x7fa72f467b20_0, v0x7fa72f476f00_0, v0x7fa72f476fb0_0;
E_0x7fa72f4661a0/1 .event edge, v0x7fa72f476d60_0, v0x7fa72f478270_0, v0x7fa72f478500_0, v0x7fa72f476e10_0;
E_0x7fa72f4661a0/2 .event edge, v0x7fa72f477e70_0, v0x7fa72f477f20_0, v0x7fa72f4781c0_0, v0x7fa72f477790_0;
E_0x7fa72f4661a0/3 .event edge, v0x7fa72f478070_0, v0x7fa72f478110_0;
E_0x7fa72f4661a0 .event/or E_0x7fa72f4661a0/0, E_0x7fa72f4661a0/1, E_0x7fa72f4661a0/2, E_0x7fa72f4661a0/3;
L_0x7fa72f48ed50 .arith/sum 32, L_0x7fa72f773b00, L_0x7fa72f48de00;
L_0x7fa72f48ee50 .concat [ 32 0 0 0], L_0x7fa72f48ed50;
L_0x7fa72f48ef30 .concat [ 32 1 0 0], L_0x7fa72f48ee50, L_0x7fa72f773b48;
L_0x7fa72f48f050 .arith/sum 32, L_0x7fa72f773b90, v0x7fa72f4789d0_0;
L_0x7fa72f48f150 .concat [ 32 0 0 0], L_0x7fa72f48f050;
L_0x7fa72f48f230 .concat [ 32 1 0 0], L_0x7fa72f48f150, L_0x7fa72f773bd8;
L_0x7fa72f48f350 .cmp/eq 32, v0x7fa72f476ca0_0, L_0x7fa72f773c20;
L_0x7fa72f48f470 .concat [ 1 31 0 0], v0x7fa72f47e500_0, L_0x7fa72f773cb0;
L_0x7fa72f48f550 .cmp/eq 32, L_0x7fa72f48f470, L_0x7fa72f773cf8;
L_0x7fa72f48f6c0 .functor MUXZ 2, L_0x7fa72f773d88, L_0x7fa72f773d40, L_0x7fa72f48f550, C4<>;
L_0x7fa72f48f7e0 .functor MUXZ 2, L_0x7fa72f48f6c0, L_0x7fa72f773c68, L_0x7fa72f48f350, C4<>;
L_0x7fa72f48f960 .part L_0x7fa72f48f7e0, 0, 1;
S_0x7fa72f4787b0 .scope module, "ALUmux4to1" "ALUmux4to1" 4 123, 6 1 0, S_0x7fa72f44ac70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "register_b";
    .port_info 1 /INPUT 16 "immediate";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /INPUT 2 "ALUSrcB";
    .port_info 4 /OUTPUT 32 "ALUB";
enum0x7fa7308611e0 .enum4 (6)
   "ANDI" 6'b001100,
   "ORI" 6'b001101,
   "XORI" 6'b001110
 ;
v0x7fa72f4789d0_0 .var "ALUB", 31 0;
v0x7fa72f478aa0_0 .net "ALUSrcB", 1 0, v0x7fa72f47db80_0;  alias, 1 drivers
v0x7fa72f478b40_0 .net "immediate", 15 0, v0x7fa72f47acc0_0;  alias, 1 drivers
v0x7fa72f478c00_0 .net "opcode", 5 0, L_0x7fa72f48e270;  1 drivers
v0x7fa72f478cb0_0 .net "register_b", 31 0, L_0x7fa72f48ec30;  alias, 1 drivers
v0x7fa72f478da0_0 .var "shift_2", 31 0;
v0x7fa72f478e50_0 .var "sign_extended", 31 0;
E_0x7fa72f4771e0/0 .event edge, v0x7fa72f478c00_0, v0x7fa72f478b40_0, v0x7fa72f478e50_0, v0x7fa72f478aa0_0;
E_0x7fa72f4771e0/1 .event edge, v0x7fa72f478cb0_0, v0x7fa72f478da0_0;
E_0x7fa72f4771e0 .event/or E_0x7fa72f4771e0/0, E_0x7fa72f4771e0/1;
S_0x7fa72f478f80 .scope module, "HI_LO_Control" "HI_LO_Control" 4 183, 7 1 0, S_0x7fa72f44ac70;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 3 "state";
    .port_info 2 /INPUT 6 "func_code";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 32 "regA";
    .port_info 6 /INPUT 64 "ALU_MULTorDIV_result";
    .port_info 7 /OUTPUT 2 "HI_LO_ALUOut";
    .port_info 8 /OUTPUT 32 "HI";
    .port_info 9 /OUTPUT 32 "LO";
enum0x7fa7308649e0 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
enum0x7fa7308652a0 .enum4 (6)
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MFHI" 6'b010000,
   "MFLO" 6'b010010,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "DIV" 6'b011010,
   "DIVU" 6'b011011
 ;
v0x7fa72f4792b0_0 .net "ALU_MULTorDIV_result", 63 0, v0x7fa72f476bf0_0;  alias, 1 drivers
v0x7fa72f479370_0 .var "HI", 31 0;
v0x7fa72f479410_0 .net "HI_LO_ALUOut", 1 0, L_0x7fa72f4905d0;  alias, 1 drivers
v0x7fa72f4794d0_0 .var "LO", 31 0;
v0x7fa72f479580_0 .net *"_ivl_0", 31 0, L_0x7fa72f48fa40;  1 drivers
v0x7fa72f479670_0 .net *"_ivl_10", 31 0, L_0x7fa72f48fd60;  1 drivers
L_0x7fa72f773e60 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa72f479720_0 .net *"_ivl_13", 25 0, L_0x7fa72f773e60;  1 drivers
L_0x7fa72f773ea8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa72f4797d0_0 .net/2u *"_ivl_14", 31 0, L_0x7fa72f773ea8;  1 drivers
v0x7fa72f479880_0 .net *"_ivl_16", 0 0, L_0x7fa72f48fe40;  1 drivers
L_0x7fa72f773ef0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x7fa72f479990_0 .net/2u *"_ivl_18", 5 0, L_0x7fa72f773ef0;  1 drivers
v0x7fa72f479a30_0 .net *"_ivl_20", 0 0, L_0x7fa72f48ff60;  1 drivers
L_0x7fa72f773f38 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fa72f479ad0_0 .net/2s *"_ivl_22", 2 0, L_0x7fa72f773f38;  1 drivers
L_0x7fa72f773f80 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x7fa72f479b80_0 .net/2u *"_ivl_24", 5 0, L_0x7fa72f773f80;  1 drivers
v0x7fa72f479c30_0 .net *"_ivl_26", 0 0, L_0x7fa72f490080;  1 drivers
L_0x7fa72f773fc8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fa72f479cd0_0 .net/2s *"_ivl_28", 2 0, L_0x7fa72f773fc8;  1 drivers
L_0x7fa72f773dd0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa72f479d80_0 .net *"_ivl_3", 25 0, L_0x7fa72f773dd0;  1 drivers
L_0x7fa72f774010 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fa72f479e30_0 .net/2s *"_ivl_30", 2 0, L_0x7fa72f774010;  1 drivers
v0x7fa72f479fc0_0 .net *"_ivl_32", 2 0, L_0x7fa72f4901a0;  1 drivers
v0x7fa72f47a050_0 .net *"_ivl_34", 2 0, L_0x7fa72f490300;  1 drivers
L_0x7fa72f774058 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fa72f47a100_0 .net/2s *"_ivl_36", 2 0, L_0x7fa72f774058;  1 drivers
v0x7fa72f47a1b0_0 .net *"_ivl_38", 2 0, L_0x7fa72f490470;  1 drivers
L_0x7fa72f773e18 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa72f47a260_0 .net/2u *"_ivl_4", 31 0, L_0x7fa72f773e18;  1 drivers
v0x7fa72f47a310_0 .net *"_ivl_6", 0 0, L_0x7fa72f48fb20;  1 drivers
v0x7fa72f47a3b0_0 .net "clk", 0 0, v0x7fa72f488c20_0;  alias, 1 drivers
v0x7fa72f47a450_0 .net "final_code", 5 0, L_0x7fa72f48fc40;  1 drivers
v0x7fa72f47a500_0 .net "func_code", 5 0, L_0x7fa72f490830;  1 drivers
v0x7fa72f47a5b0_0 .net "opcode", 5 0, L_0x7fa72f490710;  1 drivers
v0x7fa72f47a660_0 .net "regA", 31 0, v0x7fa72f487000_0;  1 drivers
v0x7fa72f47a710_0 .net "reset", 0 0, v0x7fa72f489060_0;  alias, 1 drivers
v0x7fa72f47a7b0_0 .net "state", 2 0, v0x7fa72f4821d0_0;  alias, 1 drivers
E_0x7fa72f4771b0 .event posedge, v0x7fa72f47a3b0_0;
L_0x7fa72f48fa40 .concat [ 6 26 0 0], L_0x7fa72f490710, L_0x7fa72f773dd0;
L_0x7fa72f48fb20 .cmp/eq 32, L_0x7fa72f48fa40, L_0x7fa72f773e18;
L_0x7fa72f48fc40 .functor MUXZ 6, L_0x7fa72f490710, L_0x7fa72f490830, L_0x7fa72f48fb20, C4<>;
L_0x7fa72f48fd60 .concat [ 6 26 0 0], L_0x7fa72f490710, L_0x7fa72f773e60;
L_0x7fa72f48fe40 .cmp/eq 32, L_0x7fa72f48fd60, L_0x7fa72f773ea8;
L_0x7fa72f48ff60 .cmp/eq 6, L_0x7fa72f490830, L_0x7fa72f773ef0;
L_0x7fa72f490080 .cmp/eq 6, L_0x7fa72f490830, L_0x7fa72f773f80;
L_0x7fa72f4901a0 .functor MUXZ 3, L_0x7fa72f774010, L_0x7fa72f773fc8, L_0x7fa72f490080, C4<>;
L_0x7fa72f490300 .functor MUXZ 3, L_0x7fa72f4901a0, L_0x7fa72f773f38, L_0x7fa72f48ff60, C4<>;
L_0x7fa72f490470 .functor MUXZ 3, L_0x7fa72f774058, L_0x7fa72f490300, L_0x7fa72f48fe40, C4<>;
L_0x7fa72f4905d0 .part L_0x7fa72f490470, 0, 2;
S_0x7fa72f47a950 .scope module, "IR" "instruction_reg" 4 128, 8 1 0, S_0x7fa72f44ac70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "IRWrite";
    .port_info 3 /INPUT 32 "memdata";
    .port_info 4 /OUTPUT 6 "instr31_26";
    .port_info 5 /OUTPUT 5 "instr25_21";
    .port_info 6 /OUTPUT 5 "instr20_16";
    .port_info 7 /OUTPUT 16 "instr15_0";
v0x7fa72f47ab80_0 .net "IRWrite", 0 0, v0x7fa72f47dcf0_0;  alias, 1 drivers
v0x7fa72f47ac10_0 .net "clk", 0 0, v0x7fa72f488c20_0;  alias, 1 drivers
v0x7fa72f47acc0_0 .var "instr15_0", 15 0;
v0x7fa72f47ad90_0 .var "instr20_16", 4 0;
v0x7fa72f47ae20_0 .var "instr25_21", 4 0;
v0x7fa72f47aef0_0 .var "instr31_26", 5 0;
v0x7fa72f47afa0_0 .net "memdata", 31 0, L_0x7fa72f491800;  alias, 1 drivers
v0x7fa72f47b050_0 .net "reset", 0 0, v0x7fa72f489060_0;  alias, 1 drivers
S_0x7fa72f47b190 .scope module, "MEMmux" "MEMmux" 4 112, 9 1 0, S_0x7fa72f44ac70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 1 "IorD";
    .port_info 2 /INPUT 32 "ALUOut";
    .port_info 3 /INPUT 6 "opcode";
    .port_info 4 /OUTPUT 4 "byteenable";
    .port_info 5 /OUTPUT 32 "address";
enum0x7fa73085fdc0 .enum4 (6)
   "LB" 6'b100000,
   "LH" 6'b100001,
   "LWL" 6'b100010,
   "LW" 6'b100011,
   "LBU" 6'b100100,
   "LHU" 6'b100101,
   "LWR" 6'b100110,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "SW" 6'b101011
 ;
L_0x7fa72f48b5e0 .functor OR 1, L_0x7fa72f48b370, L_0x7fa72f48b450, C4<0>, C4<0>;
v0x7fa72f47b420_0 .net "ALUOut", 31 0, v0x7fa72f483100_0;  1 drivers
v0x7fa72f47b4e0_0 .net "IorD", 0 0, v0x7fa72f47dda0_0;  alias, 1 drivers
v0x7fa72f47b580_0 .net "PC", 31 0, v0x7fa72f47f1c0_0;  alias, 1 drivers
v0x7fa72f47b620_0 .net *"_ivl_0", 31 0, L_0x7fa72f48aba0;  1 drivers
L_0x7fa72f773248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa72f47b6d0_0 .net/2u *"_ivl_10", 1 0, L_0x7fa72f773248;  1 drivers
v0x7fa72f47b7c0_0 .net *"_ivl_12", 31 0, L_0x7fa72f48ae00;  1 drivers
v0x7fa72f47b870_0 .net *"_ivl_16", 31 0, L_0x7fa72f48b130;  1 drivers
L_0x7fa72f773290 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa72f47b920_0 .net *"_ivl_19", 30 0, L_0x7fa72f773290;  1 drivers
L_0x7fa72f7732d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa72f47b9d0_0 .net/2u *"_ivl_20", 31 0, L_0x7fa72f7732d8;  1 drivers
v0x7fa72f47bae0_0 .net *"_ivl_22", 0 0, L_0x7fa72f48b250;  1 drivers
L_0x7fa72f773320 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x7fa72f47bb80_0 .net/2u *"_ivl_24", 3 0, L_0x7fa72f773320;  1 drivers
L_0x7fa72f773368 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7fa72f47bc30_0 .net/2u *"_ivl_26", 5 0, L_0x7fa72f773368;  1 drivers
v0x7fa72f47bce0_0 .net *"_ivl_28", 0 0, L_0x7fa72f48b370;  1 drivers
L_0x7fa72f7731b8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa72f47bd80_0 .net *"_ivl_3", 30 0, L_0x7fa72f7731b8;  1 drivers
L_0x7fa72f7733b0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x7fa72f47be30_0 .net/2u *"_ivl_30", 5 0, L_0x7fa72f7733b0;  1 drivers
v0x7fa72f47bee0_0 .net *"_ivl_32", 0 0, L_0x7fa72f48b450;  1 drivers
v0x7fa72f47bf80_0 .net *"_ivl_35", 0 0, L_0x7fa72f48b5e0;  1 drivers
L_0x7fa72f7733f8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x7fa72f47c110_0 .net/2u *"_ivl_36", 3 0, L_0x7fa72f7733f8;  1 drivers
v0x7fa72f47c1a0_0 .net *"_ivl_39", 1 0, L_0x7fa72f48b690;  1 drivers
L_0x7fa72f773200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa72f47c240_0 .net/2u *"_ivl_4", 31 0, L_0x7fa72f773200;  1 drivers
L_0x7fa72f773440 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa72f47c2f0_0 .net/2u *"_ivl_40", 1 0, L_0x7fa72f773440;  1 drivers
v0x7fa72f47c3a0_0 .net *"_ivl_42", 0 0, L_0x7fa72f48b7d0;  1 drivers
L_0x7fa72f773488 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x7fa72f47c440_0 .net/2u *"_ivl_44", 3 0, L_0x7fa72f773488;  1 drivers
v0x7fa72f47c4f0_0 .net *"_ivl_47", 1 0, L_0x7fa72f48ba50;  1 drivers
L_0x7fa72f7734d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fa72f47c5a0_0 .net/2u *"_ivl_48", 1 0, L_0x7fa72f7734d0;  1 drivers
v0x7fa72f47c650_0 .net *"_ivl_50", 0 0, L_0x7fa72f48baf0;  1 drivers
L_0x7fa72f773518 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x7fa72f47c6f0_0 .net/2u *"_ivl_52", 3 0, L_0x7fa72f773518;  1 drivers
v0x7fa72f47c7a0_0 .net *"_ivl_55", 1 0, L_0x7fa72f48bc00;  1 drivers
L_0x7fa72f773560 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fa72f47c850_0 .net/2u *"_ivl_56", 1 0, L_0x7fa72f773560;  1 drivers
v0x7fa72f47c900_0 .net *"_ivl_58", 0 0, L_0x7fa72f48bca0;  1 drivers
v0x7fa72f47c9a0_0 .net *"_ivl_6", 0 0, L_0x7fa72f48ac40;  1 drivers
L_0x7fa72f7735a8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x7fa72f47ca40_0 .net/2u *"_ivl_60", 3 0, L_0x7fa72f7735a8;  1 drivers
v0x7fa72f47caf0_0 .net *"_ivl_63", 1 0, L_0x7fa72f48be00;  1 drivers
L_0x7fa72f7735f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7fa72f47c030_0 .net/2u *"_ivl_64", 1 0, L_0x7fa72f7735f0;  1 drivers
v0x7fa72f47cd80_0 .net *"_ivl_66", 0 0, L_0x7fa72f48bea0;  1 drivers
L_0x7fa72f773638 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x7fa72f47ce10_0 .net/2u *"_ivl_68", 3 0, L_0x7fa72f773638;  1 drivers
L_0x7fa72f773680 .functor BUFT 1, C4<xxxx>, C4<0>, C4<0>, C4<0>;
v0x7fa72f47cea0_0 .net *"_ivl_70", 3 0, L_0x7fa72f773680;  1 drivers
v0x7fa72f47cf50_0 .net *"_ivl_72", 3 0, L_0x7fa72f48c050;  1 drivers
v0x7fa72f47d000_0 .net *"_ivl_74", 3 0, L_0x7fa72f48c0f0;  1 drivers
v0x7fa72f47d0b0_0 .net *"_ivl_76", 3 0, L_0x7fa72f48c270;  1 drivers
v0x7fa72f47d160_0 .net *"_ivl_78", 3 0, L_0x7fa72f48c390;  1 drivers
v0x7fa72f47d210_0 .net *"_ivl_80", 3 0, L_0x7fa72f48c520;  1 drivers
v0x7fa72f47d2c0_0 .net *"_ivl_9", 29 0, L_0x7fa72f48ace0;  1 drivers
v0x7fa72f47d370_0 .net "address", 31 0, L_0x7fa72f48af20;  alias, 1 drivers
v0x7fa72f47d420_0 .net "byteenable", 3 0, L_0x7fa72f48c680;  alias, 1 drivers
v0x7fa72f47d4d0_0 .net "opcode", 5 0, L_0x7fa72f48c7e0;  1 drivers
L_0x7fa72f48aba0 .concat [ 1 31 0 0], v0x7fa72f47dda0_0, L_0x7fa72f7731b8;
L_0x7fa72f48ac40 .cmp/eq 32, L_0x7fa72f48aba0, L_0x7fa72f773200;
L_0x7fa72f48ace0 .part v0x7fa72f483100_0, 2, 30;
L_0x7fa72f48ae00 .concat [ 2 30 0 0], L_0x7fa72f773248, L_0x7fa72f48ace0;
L_0x7fa72f48af20 .functor MUXZ 32, L_0x7fa72f48ae00, v0x7fa72f47f1c0_0, L_0x7fa72f48ac40, C4<>;
L_0x7fa72f48b130 .concat [ 1 31 0 0], v0x7fa72f47dda0_0, L_0x7fa72f773290;
L_0x7fa72f48b250 .cmp/eq 32, L_0x7fa72f48b130, L_0x7fa72f7732d8;
L_0x7fa72f48b370 .cmp/eq 6, L_0x7fa72f48c7e0, L_0x7fa72f773368;
L_0x7fa72f48b450 .cmp/eq 6, L_0x7fa72f48c7e0, L_0x7fa72f7733b0;
L_0x7fa72f48b690 .part v0x7fa72f483100_0, 0, 2;
L_0x7fa72f48b7d0 .cmp/eq 2, L_0x7fa72f48b690, L_0x7fa72f773440;
L_0x7fa72f48ba50 .part v0x7fa72f483100_0, 0, 2;
L_0x7fa72f48baf0 .cmp/eq 2, L_0x7fa72f48ba50, L_0x7fa72f7734d0;
L_0x7fa72f48bc00 .part v0x7fa72f483100_0, 0, 2;
L_0x7fa72f48bca0 .cmp/eq 2, L_0x7fa72f48bc00, L_0x7fa72f773560;
L_0x7fa72f48be00 .part v0x7fa72f483100_0, 0, 2;
L_0x7fa72f48bea0 .cmp/eq 2, L_0x7fa72f48be00, L_0x7fa72f7735f0;
L_0x7fa72f48c050 .functor MUXZ 4, L_0x7fa72f773680, L_0x7fa72f773638, L_0x7fa72f48bea0, C4<>;
L_0x7fa72f48c0f0 .functor MUXZ 4, L_0x7fa72f48c050, L_0x7fa72f7735a8, L_0x7fa72f48bca0, C4<>;
L_0x7fa72f48c270 .functor MUXZ 4, L_0x7fa72f48c0f0, L_0x7fa72f773518, L_0x7fa72f48baf0, C4<>;
L_0x7fa72f48c390 .functor MUXZ 4, L_0x7fa72f48c270, L_0x7fa72f773488, L_0x7fa72f48b7d0, C4<>;
L_0x7fa72f48c520 .functor MUXZ 4, L_0x7fa72f48c390, L_0x7fa72f7733f8, L_0x7fa72f48b5e0, C4<>;
L_0x7fa72f48c680 .functor MUXZ 4, L_0x7fa72f48c520, L_0x7fa72f773320, L_0x7fa72f48b250, C4<>;
S_0x7fa72f47d610 .scope module, "control" "control_signal_simplified" 4 101, 10 2 0, S_0x7fa72f44ac70;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "func_code";
    .port_info 2 /INPUT 5 "rt_code";
    .port_info 3 /INPUT 3 "state";
    .port_info 4 /OUTPUT 1 "JUMP";
    .port_info 5 /OUTPUT 1 "RegDst";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "ALUSrcA";
    .port_info 8 /OUTPUT 2 "ALUSrcB";
    .port_info 9 /OUTPUT 4 "ALUctl";
    .port_info 10 /OUTPUT 2 "PCSource";
    .port_info 11 /OUTPUT 1 "PCWrite";
    .port_info 12 /OUTPUT 1 "PCWriteCond";
    .port_info 13 /OUTPUT 1 "IorD";
    .port_info 14 /OUTPUT 1 "MemRead";
    .port_info 15 /OUTPUT 1 "MemWrite";
    .port_info 16 /OUTPUT 1 "MemtoReg";
    .port_info 17 /OUTPUT 1 "IRWrite";
    .port_info 18 /OUTPUT 1 "unsign";
    .port_info 19 /OUTPUT 1 "fixed_shift";
    .port_info 20 /OUTPUT 1 "branch_equal";
    .port_info 21 /OUTPUT 4 "byteenable";
    .port_info 22 /OUTPUT 1 "PC_RETURN_ADDR";
enum0x7fa730858b30 .enum4 (4)
   "ADD" 4'b0000,
   "LOGICAL_AND" 4'b0001,
   "SUBTRACT" 4'b0010,
   "SET_GREATER_OR_EQUAL_ZERO" 4'b0011,
   "SET_ON_GREATER_THAN_ZERO" 4'b0100,
   "SET_LESS_OR_EQUAL_ZERO" 4'b0101,
   "SET_ON_LESS_THAN_ZERO" 4'b0110,
   "MULTIPLY" 4'b0111,
   "DIVIDE" 4'b1000,
   "LOGICAL_OR" 4'b1001,
   "LOGICAL_XOR" 4'b1010,
   "SHIFT_LEFT" 4'b1011,
   "SHIFT_RIGHT" 4'b1100,
   "SHIFT_RIGHT_SIGNED" 4'b1101,
   "SET_ON_LESS_THAN" 4'b1110
 ;
enum0x7fa73085a0b0 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
enum0x7fa73085a920 .enum4 (6)
   "ADDU" 6'b100001,
   "AND" 6'b100100,
   "DIV" 6'b011010,
   "DIVU" 6'b011011,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "OR" 6'b100101,
   "SUBU" 6'b100011,
   "XOR" 6'b100110,
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MFHI" 6'b010000,
   "MFLO" 6'b010010,
   "SLL" 6'b000000,
   "SLLV" 6'b000100,
   "SLT" 6'b101010,
   "SLTU" 6'b101011,
   "SRA" 6'b000011,
   "SRAV" 6'b000111,
   "SRL" 6'b000010,
   "SRLV" 6'b000110,
   "JR" 6'b001000,
   "JALR" 6'b001001
 ;
enum0x7fa73085ce10 .enum4 (6)
   "ADDIU" 6'b001001,
   "SLTI" 6'b001010,
   "SLTIU" 6'b001011,
   "ANDI" 6'b001100,
   "ORI" 6'b001101,
   "XORI" 6'b001110,
   "LUI" 6'b001111,
   "LB" 6'b100000,
   "LH" 6'b100001,
   "LWL" 6'b100010,
   "LW" 6'b100011,
   "LBU" 6'b100100,
   "LHU" 6'b100101,
   "LWR" 6'b100110,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "SW" 6'b101011,
   "J" 6'b000010,
   "JAL" 6'b000011,
   "BEQ" 6'b000100,
   "BNE" 6'b000101,
   "BLEZ" 6'b000110,
   "BGTZ" 6'b000111
 ;
enum0x7fa73085f2e0 .enum4 (5)
   "BLTZ" 5'b00000,
   "BGEZ" 5'b00001,
   "BLTZAL" 5'b10000,
   "BGEZAL" 5'b10001
 ;
v0x7fa72f47daf0_0 .var "ALUSrcA", 0 0;
v0x7fa72f47db80_0 .var "ALUSrcB", 1 0;
v0x7fa72f47dc20_0 .var "ALUctl", 3 0;
v0x7fa72f47dcf0_0 .var "IRWrite", 0 0;
v0x7fa72f47dda0_0 .var "IorD", 0 0;
v0x7fa72f47de70_0 .var "JUMP", 0 0;
v0x7fa72f47df00_0 .var "MemRead", 0 0;
v0x7fa72f47df90_0 .var "MemWrite", 0 0;
v0x7fa72f47e020_0 .var "MemtoReg", 0 0;
v0x7fa72f47e130_0 .var "PCSource", 1 0;
v0x7fa72f47e1e0_0 .var "PCWrite", 0 0;
v0x7fa72f47e280_0 .var "PCWriteCond", 0 0;
v0x7fa72f47e320_0 .var "PC_RETURN_ADDR", 0 0;
v0x7fa72f47e3c0_0 .var "RegDst", 0 0;
v0x7fa72f47e460_0 .var "RegWrite", 0 0;
v0x7fa72f47e500_0 .var "branch_equal", 0 0;
v0x7fa72f47e5b0_0 .var "byteenable", 3 0;
v0x7fa72f47e740_0 .var "fixed_shift", 0 0;
v0x7fa72f47e7d0_0 .net "func_code", 5 0, L_0x7fa72f48a970;  1 drivers
v0x7fa72f47e860_0 .net "opcode", 5 0, L_0x7fa72f48a870;  1 drivers
v0x7fa72f47e8f0_0 .net "rt_code", 4 0, L_0x7fa72f48aa90;  1 drivers
v0x7fa72f47e980_0 .net "state", 2 0, v0x7fa72f4821d0_0;  alias, 1 drivers
v0x7fa72f47ea10_0 .var "unsign", 0 0;
E_0x7fa72f47b350 .event edge, v0x7fa72f47a7b0_0, v0x7fa72f47e860_0, v0x7fa72f47e7d0_0, v0x7fa72f47e8f0_0;
S_0x7fa72f47ecc0 .scope module, "pc1" "pc" 4 92, 11 1 0, S_0x7fa72f44ac70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pcctl";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 32 "pc_prev";
    .port_info 5 /INPUT 1 "PCWriteCond";
    .port_info 6 /INPUT 3 "state";
    .port_info 7 /OUTPUT 32 "pc_new";
enum0x7fa72f60d6f0 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x7fa72f47eed0_0 .net "PCWriteCond", 0 0, L_0x7fa72f48a410;  1 drivers
v0x7fa72f47ef80_0 .var "branch_reg", 31 0;
v0x7fa72f47f030_0 .net "clk", 0 0, v0x7fa72f488c20_0;  alias, 1 drivers
v0x7fa72f47f120_0 .var "pc_branch_address_reg", 31 0;
v0x7fa72f47f1c0_0 .var "pc_new", 31 0;
v0x7fa72f47f290_0 .net "pc_prev", 31 0, v0x7fa72f47fdd0_0;  alias, 1 drivers
v0x7fa72f47f320_0 .net "pcctl", 0 0, v0x7fa72f47e1e0_0;  alias, 1 drivers
v0x7fa72f47f3d0_0 .net "reset", 0 0, v0x7fa72f489060_0;  alias, 1 drivers
v0x7fa72f47f4a0_0 .net "stall", 0 0, L_0x7fa72f489ee0;  alias, 1 drivers
v0x7fa72f47f5b0_0 .net "state", 2 0, v0x7fa72f4821d0_0;  alias, 1 drivers
S_0x7fa72f47f6f0 .scope module, "pcmux" "PCmux3to1" 4 193, 12 1 0, S_0x7fa72f44ac70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALU_result";
    .port_info 1 /INPUT 32 "ALUOut";
    .port_info 2 /INPUT 2 "PCSource";
    .port_info 3 /INPUT 32 "PC_in";
    .port_info 4 /INPUT 5 "instr25_21";
    .port_info 5 /INPUT 5 "instr20_16";
    .port_info 6 /INPUT 16 "instr15_0";
    .port_info 7 /OUTPUT 32 "PC_out";
v0x7fa72f47f9e0_0 .net "ALUOut", 31 0, v0x7fa72f483100_0;  alias, 1 drivers
v0x7fa72f47faa0_0 .net "ALU_result", 31 0, v0x7fa72f476ca0_0;  alias, 1 drivers
v0x7fa72f47fb50_0 .var "Jump_address", 31 0;
v0x7fa72f47fc00_0 .net "PCSource", 1 0, v0x7fa72f47e130_0;  alias, 1 drivers
v0x7fa72f47fcc0_0 .net "PC_in", 31 0, v0x7fa72f47f1c0_0;  alias, 1 drivers
v0x7fa72f47fdd0_0 .var "PC_out", 31 0;
v0x7fa72f47fe60_0 .net "instr15_0", 15 0, L_0x7fa72f490b30;  1 drivers
v0x7fa72f47fef0_0 .net "instr20_16", 4 0, L_0x7fa72f48ccd0;  1 drivers
v0x7fa72f47ffa0_0 .net "instr25_21", 4 0, L_0x7fa72f490d50;  1 drivers
E_0x7fa72f47f970/0 .event edge, v0x7fa72f47b580_0, v0x7fa72f47ffa0_0, v0x7fa72f47fef0_0, v0x7fa72f47fe60_0;
E_0x7fa72f47f970/1 .event edge, v0x7fa72f47e130_0, v0x7fa72f476ca0_0, v0x7fa72f47b420_0, v0x7fa72f47fb50_0;
E_0x7fa72f47f970 .event/or E_0x7fa72f47f970/0, E_0x7fa72f47f970/1;
S_0x7fa72f480150 .scope module, "regfile" "registers" 4 137, 13 1 0, S_0x7fa72f44ac70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "readR1";
    .port_info 4 /INPUT 5 "readR2";
    .port_info 5 /INPUT 5 "writeR";
    .port_info 6 /INPUT 32 "writedata";
    .port_info 7 /OUTPUT 32 "readdata1";
    .port_info 8 /OUTPUT 32 "readdata2";
    .port_info 9 /INPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "instr";
    .port_info 11 /INPUT 3 "state";
    .port_info 12 /OUTPUT 32 "register_v0";
enum0x7fa730861e60 .enum4 (6)
   "JAL" 6'b000011
 ;
enum0x7fa730862220 .enum4 (5)
   "BGEZAL" 5'b10001,
   "BLTZAL" 5'b10000
 ;
enum0x7fa730862730 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
L_0x7fa72f48e940 .functor BUFZ 32, L_0x7fa72f48e780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fa72f48ec30 .functor BUFZ 32, L_0x7fa72f48ea30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa72f481510_2 .array/port v0x7fa72f481510, 2;
L_0x7fa72f48ece0 .functor BUFZ 32, v0x7fa72f481510_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa72f480790_0 .net "RegWrite", 0 0, v0x7fa72f47e460_0;  alias, 1 drivers
v0x7fa72f480840_0 .net *"_ivl_10", 6 0, L_0x7fa72f48e820;  1 drivers
L_0x7fa72f773a70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa72f4808d0_0 .net *"_ivl_13", 1 0, L_0x7fa72f773a70;  1 drivers
v0x7fa72f480990_0 .net *"_ivl_16", 31 0, L_0x7fa72f48ea30;  1 drivers
v0x7fa72f480a40_0 .net *"_ivl_18", 6 0, L_0x7fa72f48ead0;  1 drivers
L_0x7fa72f773ab8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa72f480b30_0 .net *"_ivl_21", 1 0, L_0x7fa72f773ab8;  1 drivers
v0x7fa72f480be0_0 .net *"_ivl_3", 4 0, L_0x7fa72f48e640;  1 drivers
L_0x7fa72f773a28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa72f480c90_0 .net *"_ivl_7", 0 0, L_0x7fa72f773a28;  1 drivers
v0x7fa72f480d40_0 .net *"_ivl_8", 31 0, L_0x7fa72f48e780;  1 drivers
v0x7fa72f480e50_0 .net "byteenable", 3 0, L_0x7fa72f48c680;  alias, 1 drivers
v0x7fa72f480f10_0 .net "clk", 0 0, v0x7fa72f488c20_0;  alias, 1 drivers
v0x7fa72f480fa0_0 .net "instr", 31 0, L_0x7fa72f48a790;  alias, 1 drivers
v0x7fa72f481030_0 .net "opcode", 5 0, L_0x7fa72f48e310;  1 drivers
v0x7fa72f4810c0_0 .net "readR1", 4 0, L_0x7fa72f48e0e0;  alias, 1 drivers
v0x7fa72f481160_0 .net "readR2", 4 0, L_0x7fa72f48e430;  alias, 1 drivers
v0x7fa72f481210_0 .net "readdata1", 31 0, L_0x7fa72f48e940;  alias, 1 drivers
v0x7fa72f4812c0_0 .net "readdata2", 31 0, L_0x7fa72f48ec30;  alias, 1 drivers
v0x7fa72f481480_0 .net "regimm_rt", 5 0, L_0x7fa72f48e6e0;  1 drivers
v0x7fa72f481510 .array "register", 0 31, 31 0;
v0x7fa72f481840_0 .net "register_v0", 31 0, L_0x7fa72f48ece0;  alias, 1 drivers
v0x7fa72f4818f0_0 .net "reset", 0 0, v0x7fa72f489060_0;  alias, 1 drivers
v0x7fa72f481980_0 .net "state", 2 0, v0x7fa72f4821d0_0;  alias, 1 drivers
v0x7fa72f481a20_0 .net "writeR", 4 0, L_0x7fa72f48cdd0;  alias, 1 drivers
v0x7fa72f481ad0_0 .net "writedata", 31 0, L_0x7fa72f48b990;  alias, 1 drivers
L_0x7fa72f48e310 .part L_0x7fa72f48a790, 26, 6;
L_0x7fa72f48e640 .part L_0x7fa72f48a790, 16, 5;
L_0x7fa72f48e6e0 .concat [ 5 1 0 0], L_0x7fa72f48e640, L_0x7fa72f773a28;
L_0x7fa72f48e780 .array/port v0x7fa72f481510, L_0x7fa72f48e820;
L_0x7fa72f48e820 .concat [ 5 2 0 0], L_0x7fa72f48e0e0, L_0x7fa72f773a70;
L_0x7fa72f48ea30 .array/port v0x7fa72f481510, L_0x7fa72f48ead0;
L_0x7fa72f48ead0 .concat [ 5 2 0 0], L_0x7fa72f48e430, L_0x7fa72f773ab8;
S_0x7fa72f480540 .scope begin, "$unm_blk_117" "$unm_blk_117" 13 44, 13 44 0, S_0x7fa72f480150;
 .timescale 0 0;
v0x7fa72f480700_0 .var/i "i", 31 0;
S_0x7fa72f481cc0 .scope module, "stm" "CPU_statemachine" 4 87, 14 1 0, S_0x7fa72f44ac70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 3 "state";
enum0x7fa72f60ccc0 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x7fa72f481f10_0 .net "clk", 0 0, v0x7fa72f488c20_0;  alias, 1 drivers
v0x7fa72f482030_0 .net "reset", 0 0, v0x7fa72f489060_0;  alias, 1 drivers
v0x7fa72f482140_0 .net "stall", 0 0, L_0x7fa72f489ee0;  alias, 1 drivers
v0x7fa72f4821d0_0 .var "state", 2 0;
S_0x7fa72f4822e0 .scope module, "swap" "endian_swap" 4 199, 15 11 0, S_0x7fa72f44ac70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "writedata_from_CPU";
    .port_info 1 /INPUT 32 "readdata_from_RAM";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /INPUT 4 "byteenable_from_CPU";
    .port_info 4 /OUTPUT 32 "writedata_to_RAM";
    .port_info 5 /OUTPUT 32 "readdata_to_CPU";
v0x7fa72f4824e0_0 .net *"_ivl_11", 7 0, L_0x7fa72f491280;  1 drivers
v0x7fa72f482580_0 .net *"_ivl_16", 7 0, L_0x7fa72f491440;  1 drivers
v0x7fa72f482620_0 .net *"_ivl_20", 7 0, L_0x7fa72f491520;  1 drivers
v0x7fa72f4826d0_0 .net *"_ivl_24", 7 0, L_0x7fa72f4916c0;  1 drivers
v0x7fa72f482780_0 .net *"_ivl_28", 7 0, L_0x7fa72f491760;  1 drivers
v0x7fa72f482870_0 .net *"_ivl_3", 7 0, L_0x7fa72f490bd0;  1 drivers
v0x7fa72f482920_0 .net *"_ivl_33", 7 0, L_0x7fa72f491970;  1 drivers
v0x7fa72f4829d0_0 .net *"_ivl_7", 7 0, L_0x7fa72f491160;  1 drivers
v0x7fa72f482a80_0 .net "byteenable_from_CPU", 3 0, L_0x7fa72f48c680;  alias, 1 drivers
v0x7fa72f482b90_0 .net "opcode", 5 0, L_0x7fa72f491a10;  1 drivers
v0x7fa72f482c30_0 .net "readdata_from_RAM", 31 0, v0x7fa72f488290_0;  alias, 1 drivers
v0x7fa72f482ce0_0 .net "readdata_to_CPU", 31 0, L_0x7fa72f491800;  alias, 1 drivers
v0x7fa72f482d80_0 .net "writedata_from_CPU", 31 0, v0x7fa72f487090_0;  alias, 1 drivers
v0x7fa72f482e20_0 .net "writedata_to_RAM", 31 0, L_0x7fa72f491320;  alias, 1 drivers
L_0x7fa72f490bd0 .part v0x7fa72f487090_0, 24, 8;
L_0x7fa72f491160 .part v0x7fa72f487090_0, 16, 8;
L_0x7fa72f491280 .part v0x7fa72f487090_0, 8, 8;
L_0x7fa72f491320 .concat8 [ 8 8 8 8], L_0x7fa72f490bd0, L_0x7fa72f491160, L_0x7fa72f491280, L_0x7fa72f491440;
L_0x7fa72f491440 .part v0x7fa72f487090_0, 0, 8;
L_0x7fa72f491520 .part v0x7fa72f488290_0, 24, 8;
L_0x7fa72f4916c0 .part v0x7fa72f488290_0, 16, 8;
L_0x7fa72f491760 .part v0x7fa72f488290_0, 8, 8;
L_0x7fa72f491800 .concat8 [ 8 8 8 8], L_0x7fa72f491520, L_0x7fa72f4916c0, L_0x7fa72f491760, L_0x7fa72f491970;
L_0x7fa72f491970 .part v0x7fa72f488290_0, 0, 8;
S_0x7fa72f4878b0 .scope module, "ram" "ram_tiny_CPU" 3 105, 16 1 0, S_0x7fa72f44b2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 4 "byteenable";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 32 "readdata";
P_0x7fa72f4680a0 .param/str "RAM_INIT_FILE" 0 16 10, "./CPU_ram/Branch_test.txt";
v0x7fa72f487e90_0 .net "address", 31 0, L_0x7fa72f48af20;  alias, 1 drivers
v0x7fa72f487f80_0 .net "byteenable", 3 0, L_0x7fa72f48c680;  alias, 1 drivers
v0x7fa72f4880a0_0 .net "clk", 0 0, v0x7fa72f488c20_0;  alias, 1 drivers
v0x7fa72f488130 .array "memory", 0 4095, 7 0;
v0x7fa72f4881c0_0 .net "read", 0 0, v0x7fa72f47df00_0;  alias, 1 drivers
v0x7fa72f488290_0 .var "readdata", 31 0;
v0x7fa72f488360_0 .var "readdata_temp", 31 0;
v0x7fa72f4883f0_0 .var "readdata_temp_shift", 31 0;
v0x7fa72f488490_0 .net "write", 0 0, v0x7fa72f47df90_0;  alias, 1 drivers
v0x7fa72f4885a0_0 .net "writedata", 31 0, L_0x7fa72f491320;  alias, 1 drivers
v0x7fa72f488670_0 .var "writedata_temp", 31 0;
E_0x7fa72f487ac0 .event edge, v0x7fa72f47d420_0, v0x7fa72f488360_0, v0x7fa72f482c30_0, v0x7fa72f4883f0_0;
S_0x7fa72f487c00 .scope begin, "$unm_blk_124" "$unm_blk_124" 16 15, 16 15 0, S_0x7fa72f4878b0;
 .timescale 0 0;
v0x7fa72f487dd0_0 .var/i "i", 31 0;
    .scope S_0x7fa72f481cc0;
T_0 ;
    %wait E_0x7fa72f4771b0;
    %load/vec4 v0x7fa72f482030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fa72f4821d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fa72f482140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fa72f4821d0_0;
    %assign/vec4 v0x7fa72f4821d0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fa72f4821d0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fa72f4821d0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7fa72f4821d0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fa72f4821d0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x7fa72f4821d0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fa72f4821d0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x7fa72f4821d0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fa72f4821d0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7fa72f4821d0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fa72f4821d0_0, 0;
T_0.12 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fa72f47ecc0;
T_1 ;
    %wait E_0x7fa72f4771b0;
    %load/vec4 v0x7fa72f47f3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa72f47f1c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa72f47f120_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fa72f47f4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fa72f47f1c0_0;
    %assign/vec4 v0x7fa72f47f1c0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fa72f47eed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7fa72f47f290_0;
    %assign/vec4 v0x7fa72f47f120_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fa72f47ef80_0, 0;
T_1.4 ;
    %load/vec4 v0x7fa72f47ef80_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa72f47f5b0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x7fa72f47f120_0;
    %assign/vec4 v0x7fa72f47f1c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa72f47ef80_0, 0;
T_1.6 ;
    %load/vec4 v0x7fa72f47f320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x7fa72f47f290_0;
    %assign/vec4 v0x7fa72f47f1c0_0, 0;
T_1.8 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fa72f47d610;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47df00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47df90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47dcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e460_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fa72f47d610;
T_3 ;
Ewait_0 .event/or E_0x7fa72f47b350, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47de70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47dda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47dcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47df00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47df90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47ea10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e500_0, 0, 1;
    %load/vec4 v0x7fa72f47e980_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e1e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa72f47e130_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47df00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47dda0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fa72f47e980_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47df00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47dcf0_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7fa72f47e980_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x7fa72f47e860_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x7fa72f47e7d0_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %jmp T_3.27;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47ea10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %jmp T_3.27;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47ea10_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %jmp T_3.27;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47ea10_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %jmp T_3.27;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47ea10_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %jmp T_3.27;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47ea10_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %jmp T_3.27;
T_3.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47ea10_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %jmp T_3.27;
T_3.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47ea10_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %jmp T_3.27;
T_3.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47ea10_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %jmp T_3.27;
T_3.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47ea10_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %jmp T_3.27;
T_3.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47ea10_0, 0, 1;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %jmp T_3.27;
T_3.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47ea10_0, 0, 1;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %jmp T_3.27;
T_3.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e740_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47ea10_0, 0, 1;
    %jmp T_3.27;
T_3.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e740_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47ea10_0, 0, 1;
    %jmp T_3.27;
T_3.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e740_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47ea10_0, 0, 1;
    %jmp T_3.27;
T_3.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e740_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47ea10_0, 0, 1;
    %jmp T_3.27;
T_3.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e740_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47ea10_0, 0, 1;
    %jmp T_3.27;
T_3.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e740_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47ea10_0, 0, 1;
    %jmp T_3.27;
T_3.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %jmp T_3.27;
T_3.26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %jmp T_3.27;
T_3.27 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x7fa72f47e860_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.28, 4;
    %load/vec4 v0x7fa72f47e8f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %jmp T_3.34;
T_3.30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %jmp T_3.34;
T_3.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %jmp T_3.34;
T_3.32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %jmp T_3.34;
T_3.33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0x7fa72f47e860_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.35, 5;
    %load/vec4 v0x7fa72f47e860_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.47, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %jmp T_3.53;
T_3.37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47ea10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %jmp T_3.53;
T_3.38 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %jmp T_3.53;
T_3.39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47ea10_0, 0, 1;
    %jmp T_3.53;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %jmp T_3.53;
T_3.41 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %jmp T_3.53;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %jmp T_3.53;
T_3.43 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %jmp T_3.53;
T_3.44 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %jmp T_3.53;
T_3.45 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %jmp T_3.53;
T_3.46 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %jmp T_3.53;
T_3.47 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %jmp T_3.53;
T_3.48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %jmp T_3.53;
T_3.49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %jmp T_3.53;
T_3.50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %jmp T_3.53;
T_3.51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %jmp T_3.53;
T_3.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %jmp T_3.53;
T_3.53 ;
    %pop/vec4 1;
T_3.35 ;
T_3.29 ;
T_3.7 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7fa72f47e980_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_3.54, 4;
    %load/vec4 v0x7fa72f47e860_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.56, 4;
    %load/vec4 v0x7fa72f47e7d0_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.58, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.59, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.60, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.65, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.66, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.67, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.68, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.69, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.70, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.71, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.72, 6;
    %jmp T_3.73;
T_3.58 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e020_0, 0, 1;
    %jmp T_3.73;
T_3.59 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e020_0, 0, 1;
    %jmp T_3.73;
T_3.60 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e020_0, 0, 1;
    %jmp T_3.73;
T_3.61 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e020_0, 0, 1;
    %jmp T_3.73;
T_3.62 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e020_0, 0, 1;
    %jmp T_3.73;
T_3.63 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e020_0, 0, 1;
    %jmp T_3.73;
T_3.64 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e020_0, 0, 1;
    %jmp T_3.73;
T_3.65 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e020_0, 0, 1;
    %jmp T_3.73;
T_3.66 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e020_0, 0, 1;
    %jmp T_3.73;
T_3.67 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e020_0, 0, 1;
    %jmp T_3.73;
T_3.68 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e020_0, 0, 1;
    %jmp T_3.73;
T_3.69 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e020_0, 0, 1;
    %jmp T_3.73;
T_3.70 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e020_0, 0, 1;
    %jmp T_3.73;
T_3.71 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa72f47e130_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47de70_0, 0, 1;
    %jmp T_3.73;
T_3.72 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa72f47e130_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47de70_0, 0, 1;
    %jmp T_3.73;
T_3.73 ;
    %pop/vec4 1;
    %jmp T_3.57;
T_3.56 ;
    %load/vec4 v0x7fa72f47e860_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.74, 4;
    %load/vec4 v0x7fa72f47e8f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.76, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.77, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.78, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.79, 6;
    %jmp T_3.80;
T_3.76 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa72f47e130_0, 0, 2;
    %jmp T_3.80;
T_3.77 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa72f47e130_0, 0, 2;
    %jmp T_3.80;
T_3.78 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa72f47e130_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e320_0, 0, 1;
    %jmp T_3.80;
T_3.79 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa72f47e130_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e320_0, 0, 1;
    %jmp T_3.80;
T_3.80 ;
    %pop/vec4 1;
    %jmp T_3.75;
T_3.74 ;
    %load/vec4 v0x7fa72f47e860_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.81, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.82, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.83, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.84, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.85, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.86, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.87, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.88, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.89, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.90, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.91, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.92, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.93, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.94, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.95, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.96, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.97, 6;
    %jmp T_3.98;
T_3.81 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47dda0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47df00_0, 0, 1;
    %jmp T_3.98;
T_3.82 ;
    %jmp T_3.98;
T_3.83 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47dda0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47df90_0, 0, 1;
    %jmp T_3.98;
T_3.84 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47dda0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47df00_0, 0, 1;
    %jmp T_3.98;
T_3.85 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47dda0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47df90_0, 0, 1;
    %jmp T_3.98;
T_3.86 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e020_0, 0, 1;
    %jmp T_3.98;
T_3.87 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e020_0, 0, 1;
    %jmp T_3.98;
T_3.88 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e020_0, 0, 1;
    %jmp T_3.98;
T_3.89 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e020_0, 0, 1;
    %jmp T_3.98;
T_3.90 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e020_0, 0, 1;
    %jmp T_3.98;
T_3.91 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e020_0, 0, 1;
    %jmp T_3.98;
T_3.92 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e020_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa72f47e130_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47de70_0, 0, 1;
    %jmp T_3.98;
T_3.93 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa72f47e130_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47de70_0, 0, 1;
    %jmp T_3.98;
T_3.94 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e280_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa72f47e130_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47de70_0, 0, 1;
    %jmp T_3.98;
T_3.95 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e280_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa72f47e130_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e500_0, 0, 1;
    %jmp T_3.98;
T_3.96 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e280_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa72f47e130_0, 0, 2;
    %jmp T_3.98;
T_3.97 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47daf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa72f47db80_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fa72f47dc20_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e280_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa72f47e130_0, 0, 2;
    %jmp T_3.98;
T_3.98 ;
    %pop/vec4 1;
T_3.75 ;
T_3.57 ;
    %jmp T_3.55;
T_3.54 ;
    %load/vec4 v0x7fa72f47e980_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_3.99, 4;
    %load/vec4 v0x7fa72f47e860_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.101, 5;
    %load/vec4 v0x7fa72f47e860_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.103, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.104, 6;
    %jmp T_3.105;
T_3.103 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e020_0, 0, 1;
    %jmp T_3.105;
T_3.104 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f47e3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f47e020_0, 0, 1;
    %jmp T_3.105;
T_3.105 ;
    %pop/vec4 1;
T_3.101 ;
T_3.99 ;
T_3.55 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fa72f4787b0;
T_4 ;
    %wait E_0x7fa72f4771e0;
    %load/vec4 v0x7fa72f478c00_0;
    %cmpi/e 12, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7fa72f478c00_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fa72f478c00_0;
    %cmpi/e 14, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fa72f478b40_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7fa72f478e50_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fa72f478b40_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 65280, 0, 32;
    %load/vec4 v0x7fa72f478b40_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7fa72f478e50_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fa72f478b40_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7fa72f478e50_0, 0, 32;
T_4.3 ;
T_4.1 ;
    %load/vec4 v0x7fa72f478e50_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fa72f478da0_0, 0, 32;
    %load/vec4 v0x7fa72f478aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x7fa72f478cb0_0;
    %store/vec4 v0x7fa72f4789d0_0, 0, 32;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7fa72f4789d0_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x7fa72f478e50_0;
    %store/vec4 v0x7fa72f4789d0_0, 0, 32;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x7fa72f478da0_0;
    %store/vec4 v0x7fa72f4789d0_0, 0, 32;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fa72f47a950;
T_5 ;
    %wait E_0x7fa72f4771b0;
    %load/vec4 v0x7fa72f47b050_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fa72f47aef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fa72f47ae20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fa72f47ad90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fa72f47acc0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fa72f47ab80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fa72f47afa0_0;
    %parti/s 6, 26, 6;
    %assign/vec4 v0x7fa72f47aef0_0, 0;
    %load/vec4 v0x7fa72f47afa0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x7fa72f47ae20_0, 0;
    %load/vec4 v0x7fa72f47afa0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x7fa72f47ad90_0, 0;
    %load/vec4 v0x7fa72f47afa0_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x7fa72f47acc0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fa72f480150;
T_6 ;
    %wait E_0x7fa72f4771b0;
    %fork t_1, S_0x7fa72f480540;
    %jmp t_0;
    .scope S_0x7fa72f480540;
t_1 ;
    %load/vec4 v0x7fa72f4818f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa72f480700_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x7fa72f480700_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fa72f480700_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa72f481510, 0, 4;
    %load/vec4 v0x7fa72f480700_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa72f480700_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fa72f480790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x7fa72f481030_0;
    %pushi/vec4 3, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa72f481480_0;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fa72f481480_0;
    %pushi/vec4 16, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x7fa72f481ad0_0;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa72f481510, 0, 4;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x7fa72f481ad0_0;
    %load/vec4 v0x7fa72f481a20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa72f481510, 0, 4;
T_6.7 ;
T_6.4 ;
T_6.1 ;
    %load/vec4 v0x7fa72f481980_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_6.8, 4;
    %load/vec4 v0x7fa72f481ad0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa72f481510, 0, 4;
T_6.8 ;
    %end;
    .scope S_0x7fa72f480150;
t_0 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fa72f44a000;
T_7 ;
    %wait E_0x7fa72f4661a0;
    %load/vec4 v0x7fa72f478590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fa72f467b20_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x7fa72f476e10_0, 0, 33;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x7fa72f476f00_0;
    %load/vec4 v0x7fa72f476fb0_0;
    %sub;
    %store/vec4 v0x7fa72f476e10_0, 0, 33;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x7fa72f476f00_0;
    %pad/u 66;
    %load/vec4 v0x7fa72f476fb0_0;
    %pad/u 66;
    %mul;
    %store/vec4 v0x7fa72f476d60_0, 0, 66;
    %load/vec4 v0x7fa72f476d60_0;
    %parti/s 64, 0, 2;
    %store/vec4 v0x7fa72f476bf0_0, 0, 64;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x7fa72f476f00_0;
    %load/vec4 v0x7fa72f476fb0_0;
    %div;
    %store/vec4 v0x7fa72f478270_0, 0, 33;
    %load/vec4 v0x7fa72f476f00_0;
    %load/vec4 v0x7fa72f476fb0_0;
    %mod;
    %store/vec4 v0x7fa72f478500_0, 0, 33;
    %load/vec4 v0x7fa72f478270_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x7fa72f478500_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa72f476bf0_0, 0, 64;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x7fa72f476f00_0;
    %load/vec4 v0x7fa72f476fb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 33;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0x7fa72f476e10_0, 0, 33;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa72f476e10_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7fa72f476ca0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fa72f467b20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa72f476ca0_0, 0, 32;
    %jmp T_7.26;
T_7.10 ;
    %load/vec4 v0x7fa72f477e70_0;
    %load/vec4 v0x7fa72f477f20_0;
    %and;
    %store/vec4 v0x7fa72f476ca0_0, 0, 32;
    %jmp T_7.26;
T_7.11 ;
    %load/vec4 v0x7fa72f477e70_0;
    %load/vec4 v0x7fa72f477f20_0;
    %or;
    %store/vec4 v0x7fa72f476ca0_0, 0, 32;
    %jmp T_7.26;
T_7.12 ;
    %load/vec4 v0x7fa72f477e70_0;
    %load/vec4 v0x7fa72f477f20_0;
    %xor;
    %store/vec4 v0x7fa72f476ca0_0, 0, 32;
    %jmp T_7.26;
T_7.13 ;
    %load/vec4 v0x7fa72f477e70_0;
    %load/vec4 v0x7fa72f477f20_0;
    %add;
    %store/vec4 v0x7fa72f476ca0_0, 0, 32;
    %jmp T_7.26;
T_7.14 ;
    %load/vec4 v0x7fa72f477e70_0;
    %load/vec4 v0x7fa72f477f20_0;
    %sub;
    %store/vec4 v0x7fa72f476ca0_0, 0, 32;
    %jmp T_7.26;
T_7.15 ;
    %load/vec4 v0x7fa72f477e70_0;
    %pad/s 64;
    %load/vec4 v0x7fa72f477f20_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x7fa72f476bf0_0, 0, 64;
    %jmp T_7.26;
T_7.16 ;
    %load/vec4 v0x7fa72f477e70_0;
    %load/vec4 v0x7fa72f477f20_0;
    %mod/s;
    %store/vec4 v0x7fa72f477790_0, 0, 32;
    %load/vec4 v0x7fa72f477e70_0;
    %load/vec4 v0x7fa72f477f20_0;
    %div/s;
    %store/vec4 v0x7fa72f4781c0_0, 0, 32;
    %load/vec4 v0x7fa72f4781c0_0;
    %load/vec4 v0x7fa72f477790_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa72f476bf0_0, 0, 64;
    %jmp T_7.26;
T_7.17 ;
    %load/vec4 v0x7fa72f477e70_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_7.27, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.28, 8;
T_7.27 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.28, 8;
 ; End of false expr.
    %blend;
T_7.28;
    %store/vec4 v0x7fa72f476ca0_0, 0, 32;
    %jmp T_7.26;
T_7.18 ;
    %load/vec4 v0x7fa72f477e70_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_7.29, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.30, 8;
T_7.29 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.30, 8;
 ; End of false expr.
    %blend;
T_7.30;
    %store/vec4 v0x7fa72f476ca0_0, 0, 32;
    %jmp T_7.26;
T_7.19 ;
    %load/vec4 v0x7fa72f477e70_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_7.31, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.32, 8;
T_7.31 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.32, 8;
 ; End of false expr.
    %blend;
T_7.32;
    %store/vec4 v0x7fa72f476ca0_0, 0, 32;
    %jmp T_7.26;
T_7.20 ;
    %load/vec4 v0x7fa72f477e70_0;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_7.33, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.34, 8;
T_7.33 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.34, 8;
 ; End of false expr.
    %blend;
T_7.34;
    %store/vec4 v0x7fa72f476ca0_0, 0, 32;
    %jmp T_7.26;
T_7.21 ;
    %load/vec4 v0x7fa72f477e70_0;
    %load/vec4 v0x7fa72f477f20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.35, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.36, 8;
T_7.35 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.36, 8;
 ; End of false expr.
    %blend;
T_7.36;
    %store/vec4 v0x7fa72f476ca0_0, 0, 32;
    %jmp T_7.26;
T_7.22 ;
    %load/vec4 v0x7fa72f478070_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.37, 8;
    %load/vec4 v0x7fa72f477f20_0;
    %ix/getv 4, v0x7fa72f478110_0;
    %shiftr 4;
    %jmp/1 T_7.38, 8;
T_7.37 ; End of true expr.
    %load/vec4 v0x7fa72f477f20_0;
    %load/vec4 v0x7fa72f477e70_0;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/0 T_7.38, 8;
 ; End of false expr.
    %blend;
T_7.38;
    %store/vec4 v0x7fa72f476ca0_0, 0, 32;
    %jmp T_7.26;
T_7.23 ;
    %load/vec4 v0x7fa72f478070_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.39, 8;
    %load/vec4 v0x7fa72f477f20_0;
    %ix/getv 4, v0x7fa72f478110_0;
    %shiftl 4;
    %jmp/1 T_7.40, 8;
T_7.39 ; End of true expr.
    %load/vec4 v0x7fa72f477f20_0;
    %load/vec4 v0x7fa72f477e70_0;
    %ix/vec4 4;
    %shiftl 4;
    %jmp/0 T_7.40, 8;
 ; End of false expr.
    %blend;
T_7.40;
    %store/vec4 v0x7fa72f476ca0_0, 0, 32;
    %jmp T_7.26;
T_7.24 ;
    %load/vec4 v0x7fa72f478070_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.41, 8;
    %load/vec4 v0x7fa72f477f20_0;
    %ix/getv 4, v0x7fa72f478110_0;
    %shiftr/s 4;
    %jmp/1 T_7.42, 8;
T_7.41 ; End of true expr.
    %load/vec4 v0x7fa72f477f20_0;
    %load/vec4 v0x7fa72f477e70_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %jmp/0 T_7.42, 8;
 ; End of false expr.
    %blend;
T_7.42;
    %store/vec4 v0x7fa72f476ca0_0, 0, 32;
    %jmp T_7.26;
T_7.26 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fa72f478f80;
T_8 ;
    %wait E_0x7fa72f4771b0;
    %load/vec4 v0x7fa72f47a710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa72f4794d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa72f479370_0, 0;
T_8.0 ;
    %load/vec4 v0x7fa72f47a450_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa72f47a7b0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7fa72f47a450_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %jmp T_8.10;
T_8.4 ;
    %load/vec4 v0x7fa72f47a660_0;
    %assign/vec4 v0x7fa72f479370_0, 0;
    %jmp T_8.10;
T_8.5 ;
    %load/vec4 v0x7fa72f47a660_0;
    %assign/vec4 v0x7fa72f4794d0_0, 0;
    %jmp T_8.10;
T_8.6 ;
    %load/vec4 v0x7fa72f4792b0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7fa72f479370_0, 0;
    %load/vec4 v0x7fa72f4792b0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fa72f4794d0_0, 0;
    %jmp T_8.10;
T_8.7 ;
    %load/vec4 v0x7fa72f4792b0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7fa72f479370_0, 0;
    %load/vec4 v0x7fa72f4792b0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fa72f4794d0_0, 0;
    %jmp T_8.10;
T_8.8 ;
    %load/vec4 v0x7fa72f4792b0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7fa72f479370_0, 0;
    %load/vec4 v0x7fa72f4792b0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fa72f4794d0_0, 0;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x7fa72f4792b0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7fa72f479370_0, 0;
    %load/vec4 v0x7fa72f4792b0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fa72f4794d0_0, 0;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fa72f47f6f0;
T_9 ;
    %wait E_0x7fa72f47f970;
    %load/vec4 v0x7fa72f47fcc0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x7fa72f47ffa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fa72f47fef0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fa72f47fe60_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7fa72f47fb50_0, 0, 32;
    %load/vec4 v0x7fa72f47fc00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x7fa72f47faa0_0;
    %store/vec4 v0x7fa72f47fdd0_0, 0, 32;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0x7fa72f47f9e0_0;
    %store/vec4 v0x7fa72f47fdd0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fa72f47fb50_0;
    %store/vec4 v0x7fa72f47fdd0_0, 0, 32;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fa72f44ac70;
T_10 ;
    %wait E_0x7fa72f4771b0;
    %load/vec4 v0x7fa72f4871e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa72f487000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa72f487090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa72f483100_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fa72f486da0_0;
    %assign/vec4 v0x7fa72f487000_0, 0;
    %load/vec4 v0x7fa72f486e50_0;
    %assign/vec4 v0x7fa72f487090_0, 0;
    %load/vec4 v0x7fa72f483440_0;
    %assign/vec4 v0x7fa72f483100_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fa72f44ac70;
T_11 ;
    %wait E_0x7fa72f4643b0;
    %vpi_call/w 4 168 "$display", "pc_in = %h, pc_out = %h, pcctl = %b, state = %b", v0x7fa72f486a30_0, v0x7fa72f483cb0_0, v0x7fa72f483dd0_0, v0x7fa72f487340_0 {0 0 0};
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fa72f4878b0;
T_12 ;
    %fork t_3, S_0x7fa72f487c00;
    %jmp t_2;
    .scope S_0x7fa72f487c00;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa72f487dd0_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x7fa72f487dd0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fa72f487dd0_0;
    %store/vec4a v0x7fa72f488130, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fa72f487dd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fa72f487dd0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %vpi_call/w 16 23 "$display", "RAM : INIT : Loading RAM contents from %s", P_0x7fa72f4680a0 {0 0 0};
    %vpi_call/w 16 24 "$readmemh", P_0x7fa72f4680a0, v0x7fa72f488130 {0 0 0};
    %end;
    .scope S_0x7fa72f4878b0;
t_2 %join;
    %end;
    .thread T_12;
    .scope S_0x7fa72f4878b0;
T_13 ;
    %wait E_0x7fa72f4771b0;
    %load/vec4 v0x7fa72f488490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x7fa72f4885a0_0;
    %store/vec4 v0x7fa72f488670_0, 0, 32;
    %load/vec4 v0x7fa72f487f80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x7fa72f487f80_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x7fa72f488670_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fa72f487e90_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa72f488130, 0, 4;
T_13.4 ;
    %load/vec4 v0x7fa72f487f80_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %load/vec4 v0x7fa72f4885a0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fa72f488670_0, 0, 32;
    %load/vec4 v0x7fa72f488670_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fa72f487e90_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa72f488130, 0, 4;
T_13.6 ;
    %load/vec4 v0x7fa72f487f80_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.8, 4;
    %load/vec4 v0x7fa72f4885a0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fa72f488670_0, 0, 32;
    %load/vec4 v0x7fa72f488670_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fa72f487e90_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fa72f488130, 4, 0;
T_13.8 ;
    %load/vec4 v0x7fa72f487f80_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %load/vec4 v0x7fa72f4885a0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fa72f488670_0, 0, 32;
    %load/vec4 v0x7fa72f488670_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fa72f487e90_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fa72f488130, 4, 0;
T_13.10 ;
T_13.2 ;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fa72f4881c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %load/vec4 v0x7fa72f487e90_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fa72f488130, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa72f488360_0, 4, 5;
    %load/vec4 v0x7fa72f487e90_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fa72f488130, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa72f488360_0, 4, 5;
    %load/vec4 v0x7fa72f487e90_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fa72f488130, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa72f488360_0, 4, 5;
    %load/vec4 v0x7fa72f487e90_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fa72f488130, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa72f488360_0, 4, 5;
T_13.12 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fa72f4878b0;
T_14 ;
    %wait E_0x7fa72f487ac0;
    %load/vec4 v0x7fa72f487f80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x7fa72f487f80_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x7fa72f488360_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fa72f488290_0, 4, 8;
T_14.2 ;
    %load/vec4 v0x7fa72f487f80_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x7fa72f488290_0;
    %store/vec4 v0x7fa72f4883f0_0, 0, 32;
    %load/vec4 v0x7fa72f4883f0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fa72f488290_0, 0, 32;
    %load/vec4 v0x7fa72f488360_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fa72f488290_0, 4, 8;
T_14.4 ;
    %load/vec4 v0x7fa72f487f80_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %load/vec4 v0x7fa72f488290_0;
    %store/vec4 v0x7fa72f4883f0_0, 0, 32;
    %load/vec4 v0x7fa72f4883f0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fa72f488290_0, 0, 32;
    %load/vec4 v0x7fa72f488360_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fa72f488290_0, 4, 8;
T_14.6 ;
    %load/vec4 v0x7fa72f487f80_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.8, 4;
    %load/vec4 v0x7fa72f488290_0;
    %store/vec4 v0x7fa72f4883f0_0, 0, 32;
    %load/vec4 v0x7fa72f4883f0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fa72f488290_0, 0, 32;
    %load/vec4 v0x7fa72f488360_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fa72f488290_0, 4, 8;
T_14.8 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fa72f44b2d0;
T_15 ;
    %vpi_call/w 3 22 "$dumpfile", "CPU_testbench.vcd" {0 0 0};
    %vpi_call/w 3 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fa72f44b2d0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f488c20_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fa72f488cb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f4890f0_0, 0, 1;
    %pushi/vec4 116, 0, 65;
T_15.0 %dup/vec4;
    %pushi/vec4 0, 0, 65;
    %cmp/s;
    %jmp/1xz T_15.1, 5;
    %jmp/1 T_15.1, 4;
    %pushi/vec4 1, 0, 65;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x7fa72f488c20_0;
    %inv;
    %store/vec4 v0x7fa72f488c20_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fa72f488c20_0;
    %inv;
    %store/vec4 v0x7fa72f488c20_0, 0, 1;
    %jmp T_15.0;
T_15.1 ;
    %pop/vec4 1;
    %end;
    .thread T_15;
    .scope S_0x7fa72f44b2d0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f489060_0, 0, 1;
    %wait E_0x7fa72f466e30;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa72f489060_0, 0, 1;
    %wait E_0x7fa72f466e30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa72f489060_0, 0, 1;
    %vpi_call/w 3 47 "$display", " OUT:  ------------------- %d --------------------------", v0x7fa72f488cb0_0 {0 0 0};
    %vpi_call/w 3 48 "$display", " OUT:  FETCH         - readdata_to_CPU: %h, ALUOut: %h, opcode: %b", v0x7fa72f488f10_0, v0x7fa72f488fc0_0, &PV<v0x7fa72f488f10_0, 26, 6> {0 0 0};
    %wait E_0x7fa72f466e30;
    %vpi_call/w 3 52 "$display", " OUT:  DECODE        - readdata_to_CPU: %h, ALUOut: %h, opcode: %b", v0x7fa72f488f10_0, v0x7fa72f488fc0_0, &PV<v0x7fa72f488f10_0, 26, 6> {0 0 0};
    %wait E_0x7fa72f466e30;
    %vpi_call/w 3 55 "$display", " OUT:  EXECUTE       - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fa72f488f10_0, v0x7fa72f488fc0_0, &PV<v0x7fa72f488f10_0, 26, 6> {0 0 0};
    %wait E_0x7fa72f466e30;
    %vpi_call/w 3 58 "$display", " OUT:  MEMORY_ACCESS - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fa72f488f10_0, v0x7fa72f488fc0_0, &PV<v0x7fa72f488f10_0, 26, 6> {0 0 0};
    %wait E_0x7fa72f466e30;
    %vpi_call/w 3 61 "$display", " OUT:  WRITE_BACK    - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fa72f488f10_0, v0x7fa72f488fc0_0, &PV<v0x7fa72f488f10_0, 26, 6> {0 0 0};
    %vpi_call/w 3 62 "$display", " RESULT: Instruction %d has result($v0) : %h", v0x7fa72f488cb0_0, v0x7fa72f488fc0_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7fa72f488cb0_0;
    %add;
    %store/vec4 v0x7fa72f488cb0_0, 0, 32;
    %pushi/vec4 23, 0, 65;
T_16.0 %dup/vec4;
    %pushi/vec4 0, 0, 65;
    %cmp/s;
    %jmp/1xz T_16.1, 5;
    %jmp/1 T_16.1, 4;
    %pushi/vec4 1, 0, 65;
    %sub;
    %wait E_0x7fa72f466e30;
    %vpi_call/w 3 68 "$display", " OUT:  ------------------- %d --------------------------", v0x7fa72f488cb0_0 {0 0 0};
    %vpi_call/w 3 70 "$display", " OUT:  FETCH         - readdata_to_CPU: %h, ALUOut: %h, opcode: %b", v0x7fa72f488f10_0, v0x7fa72f488fc0_0, &PV<v0x7fa72f488f10_0, 26, 6> {0 0 0};
    %wait E_0x7fa72f466e30;
    %vpi_call/w 3 74 "$display", " OUT:  DECODE        - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fa72f488f10_0, v0x7fa72f488fc0_0, &PV<v0x7fa72f488f10_0, 26, 6> {0 0 0};
    %wait E_0x7fa72f466e30;
    %vpi_call/w 3 78 "$display", " OUT:  EXECUTE       - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fa72f488f10_0, v0x7fa72f488fc0_0, &PV<v0x7fa72f488f10_0, 26, 6> {0 0 0};
    %wait E_0x7fa72f466e30;
    %vpi_call/w 3 82 "$display", " OUT:  MEMORY_ACCESS - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fa72f488f10_0, v0x7fa72f488fc0_0, &PV<v0x7fa72f488f10_0, 26, 6> {0 0 0};
    %wait E_0x7fa72f466e30;
    %vpi_call/w 3 86 "$display", " OUT:  WRITE_BACK    - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fa72f488f10_0, v0x7fa72f488fc0_0, &PV<v0x7fa72f488f10_0, 26, 6> {0 0 0};
    %vpi_call/w 3 87 "$display", " RESULT: Instruction %d has result($v0) : %h", v0x7fa72f488cb0_0, v0x7fa72f488fc0_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7fa72f488cb0_0;
    %add;
    %store/vec4 v0x7fa72f488cb0_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %pop/vec4 1;
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "-";
    "CPU_testbench.v";
    "mips_cpu_bus.v";
    "alu.v";
    "ALUmux4to1.v";
    "HI_LO_Control.v";
    "instruction_reg.v";
    "MEMmux.v";
    "control_signal_simplified.v";
    "pc.v";
    "PCmux3to1.v";
    "registers.v";
    "CPU_statemachine.v";
    "endian_swap.v";
    "CPU_ram/ram_tiny_CPU.v";
