# //  Questa Sim
# //  Version 10.7b_1 linux Jul 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do ./sim/wavesim.do
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Copying /tools/mentor/questa_10.7b_1/questasim/linux/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:15:23 on Nov 29,2021
# vlog -reportprogress 300 "+acc" -incr ../../memory/sram256w20b/sram256w20b.v 
# -- Compiling module sram256w20b
# 
# Top level modules:
# 	sram256w20b
# End time: 18:15:24 on Nov 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:15:24 on Nov 29,2021
# vlog -reportprogress 300 "+acc" -incr ../../rtl/da/da.v 
# -- Compiling module sram
# -- Compiling module da_control
# -- Compiling module da
# 
# Top level modules:
# 	da
# End time: 18:15:24 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 18:15:24 on Nov 29,2021
# vlog -reportprogress 300 "+acc" -incr ./tb_da.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:15:24 on Nov 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t ps -lib work testbench 
# Start time: 18:15:24 on Nov 29,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.testbench(fast)
# Loading work.da(fast)
# Loading work.da_control(fast)
# Loading work.sram(fast)
# Loading work.sram256w20b(fast)
# ** Error: invalid command name "<<<<<<<"
# Executing ONERROR command at macro ././sim/waveformat.do line 11
# ** Error: (vish-4014) No objects found matching '/testbench/DUT.i'.
# Executing ONERROR command at macro ././sim/waveformat.do line 22
# ** Error: (vish-4014) No objects found matching '/testbench/DUT.F0'.
# Executing ONERROR command at macro ././sim/waveformat.do line 37
# ** Error: invalid command name "======="
# Executing ONERROR command at macro ././sim/waveformat.do line 39
# ** Error: (vish-4014) No objects found matching '/testbench/DUT/ROM_BANK/CENI'.
# Executing ONERROR command at macro ././sim/waveformat.do line 48
# ** Error: invalid command name ">>>>>>>"
# Executing ONERROR command at macro ././sim/waveformat.do line 73
# ** Note: $finish    : ./tb_da.v(217)
#    Time: 425030 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at ./tb_da.v line 217
# End time: 18:16:35 on Nov 29,2021, Elapsed time: 0:01:11
# Errors: 18, Warnings: 0
