

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Aug 10 15:42:03 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pool
* Solution:       Rp_apc_d2
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 34.204 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        8|        8| 0.320 us | 0.320 us |    8|    8|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop  |        6|        6|         4|          1|          1|     4|    yes   |
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     804|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      0|       0|     528|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      75|    -|
|Register         |        0|      -|     292|      32|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     292|    1439|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    |max_pool_1_fcmp_3bkb_U2  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    |max_pool_1_fcmp_3bkb_U3  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    |max_pool_1_fcmp_3bkb_U4  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    |max_pool_1_fcmp_3bkb_U5  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    |max_pool_1_fcmp_3bkb_U6  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    |max_pool_1_fcmp_3bkb_U7  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    |max_pool_1_fcmp_3bkb_U8  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0| 528|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln10_fu_281_p2       |     +    |      0|  0|  12|           3|           1|
    |add_ln28_fu_432_p2       |     +    |      0|  0|  13|           4|           4|
    |add_ln35_fu_358_p2       |     +    |      0|  0|  13|           4|           4|
    |f_fu_287_p2              |     +    |      0|  0|  10|           1|           2|
    |r_fu_333_p2              |     +    |      0|  0|  10|           1|           2|
    |and_ln28_10_fu_932_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln28_11_fu_938_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln28_12_fu_1022_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln28_13_fu_1028_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln28_1_fu_565_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_571_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_751_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_4_fu_757_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_5_fu_841_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_6_fu_847_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_7_fu_480_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_8_fu_656_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_9_fu_662_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_400_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_275_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln13_fu_293_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_10_fu_805_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_11_fu_811_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_12_fu_823_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_13_fu_829_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_14_fu_462_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_15_fu_468_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_16_fu_620_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_17_fu_626_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_18_fu_638_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_19_fu_644_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_1_fu_388_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_20_fu_896_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_21_fu_902_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_22_fu_914_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_23_fu_920_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_24_fu_986_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_25_fu_992_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_26_fu_1004_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_27_fu_1010_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_529_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_535_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_547_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_553_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_715_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_721_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_8_fu_733_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_9_fu_739_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_382_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln25_fu_414_p2        |    or    |      0|  0|   2|           2|           1|
    |or_ln28_10_fu_908_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln28_11_fu_926_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln28_12_fu_998_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln28_13_fu_1016_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln28_1_fu_541_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_559_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_727_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_4_fu_745_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_5_fu_817_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_6_fu_835_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_7_fu_474_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_8_fu_632_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_9_fu_650_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_394_p2        |    or    |      0|  0|   2|           1|           1|
    |max_pool_1_out_0_d0      |  select  |      0|  0|  32|           1|          32|
    |max_pool_1_out_1_d0      |  select  |      0|  0|  32|           1|          32|
    |select_ln28_1_fu_577_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_2_fu_762_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_4_fu_486_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_5_fu_668_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_6_fu_943_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_8_fu_299_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln28_9_fu_307_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln28_fu_406_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 804|         495|         353|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3       |   9|          2|    1|          2|
    |ap_phi_mux_f_0_phi_fu_215_p4  |   9|          2|    2|          4|
    |f_0_reg_211                   |   9|          2|    2|          4|
    |indvar_flatten_reg_200        |   9|          2|    3|          6|
    |r_0_reg_222                   |   9|          2|    2|          4|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  75|         16|   12|         26|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln35_reg_1085                |   4|   0|    4|          0|
    |add_ln35_reg_1085_pp0_iter2_reg  |   4|   0|    4|          0|
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |conv_1_out_0_load_1_reg_1146     |  32|   0|   32|          0|
    |conv_1_out_2_load_1_reg_1163     |  32|   0|   32|          0|
    |f_0_reg_211                      |   2|   0|    2|          0|
    |icmp_ln10_reg_1043               |   1|   0|    1|          0|
    |indvar_flatten_reg_200           |   3|   0|    3|          0|
    |r_0_reg_222                      |   2|   0|    2|          0|
    |select_ln28_1_reg_1130           |  32|   0|   32|          0|
    |select_ln28_4_reg_1123           |  32|   0|   32|          0|
    |select_ln28_5_reg_1157           |  32|   0|   32|          0|
    |select_ln28_8_reg_1052           |   2|   0|    2|          0|
    |select_ln28_9_reg_1058           |   2|   0|    2|          0|
    |select_ln28_reg_1100             |  32|   0|   32|          0|
    |tmp_19_reg_1169                  |   1|   0|    1|          0|
    |tmp_9_reg_1152                   |   1|   0|    1|          0|
    |zext_ln28_2_reg_1107             |   4|   0|   64|         60|
    |zext_ln28_reg_1064               |   3|   0|   64|         61|
    |icmp_ln10_reg_1043               |  64|  32|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 292|  32|  350|        121|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |    max_pool_1    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |    max_pool_1    | return value |
|conv_1_out_0_address0      | out |    3|  ap_memory |   conv_1_out_0   |     array    |
|conv_1_out_0_ce0           | out |    1|  ap_memory |   conv_1_out_0   |     array    |
|conv_1_out_0_q0            |  in |   32|  ap_memory |   conv_1_out_0   |     array    |
|conv_1_out_0_address1      | out |    3|  ap_memory |   conv_1_out_0   |     array    |
|conv_1_out_0_ce1           | out |    1|  ap_memory |   conv_1_out_0   |     array    |
|conv_1_out_0_q1            |  in |   32|  ap_memory |   conv_1_out_0   |     array    |
|conv_1_out_1_address0      | out |    3|  ap_memory |   conv_1_out_1   |     array    |
|conv_1_out_1_ce0           | out |    1|  ap_memory |   conv_1_out_1   |     array    |
|conv_1_out_1_q0            |  in |   32|  ap_memory |   conv_1_out_1   |     array    |
|conv_1_out_1_address1      | out |    3|  ap_memory |   conv_1_out_1   |     array    |
|conv_1_out_1_ce1           | out |    1|  ap_memory |   conv_1_out_1   |     array    |
|conv_1_out_1_q1            |  in |   32|  ap_memory |   conv_1_out_1   |     array    |
|conv_1_out_2_address0      | out |    3|  ap_memory |   conv_1_out_2   |     array    |
|conv_1_out_2_ce0           | out |    1|  ap_memory |   conv_1_out_2   |     array    |
|conv_1_out_2_q0            |  in |   32|  ap_memory |   conv_1_out_2   |     array    |
|conv_1_out_2_address1      | out |    3|  ap_memory |   conv_1_out_2   |     array    |
|conv_1_out_2_ce1           | out |    1|  ap_memory |   conv_1_out_2   |     array    |
|conv_1_out_2_q1            |  in |   32|  ap_memory |   conv_1_out_2   |     array    |
|conv_1_out_3_address0      | out |    3|  ap_memory |   conv_1_out_3   |     array    |
|conv_1_out_3_ce0           | out |    1|  ap_memory |   conv_1_out_3   |     array    |
|conv_1_out_3_q0            |  in |   32|  ap_memory |   conv_1_out_3   |     array    |
|conv_1_out_3_address1      | out |    3|  ap_memory |   conv_1_out_3   |     array    |
|conv_1_out_3_ce1           | out |    1|  ap_memory |   conv_1_out_3   |     array    |
|conv_1_out_3_q1            |  in |   32|  ap_memory |   conv_1_out_3   |     array    |
|max_pool_1_out_0_address0  | out |    2|  ap_memory | max_pool_1_out_0 |     array    |
|max_pool_1_out_0_ce0       | out |    1|  ap_memory | max_pool_1_out_0 |     array    |
|max_pool_1_out_0_we0       | out |    1|  ap_memory | max_pool_1_out_0 |     array    |
|max_pool_1_out_0_d0        | out |   32|  ap_memory | max_pool_1_out_0 |     array    |
|max_pool_1_out_1_address0  | out |    2|  ap_memory | max_pool_1_out_1 |     array    |
|max_pool_1_out_1_ce0       | out |    1|  ap_memory | max_pool_1_out_1 |     array    |
|max_pool_1_out_1_we0       | out |    1|  ap_memory | max_pool_1_out_1 |     array    |
|max_pool_1_out_1_d0        | out |   32|  ap_memory | max_pool_1_out_1 |     array    |
+---------------------------+-----+-----+------------+------------------+--------------+

