
CtrBoard-H7_FDCAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011378  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000340  08011648  08011648  00012648  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08011988  08011988  00012988  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08011990  08011990  00012990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08011994  08011994  00012994  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000000a0  24000000  08011998  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00005a18  240000a0  08011a38  000130a0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24005ab8  08011a38  00013ab8  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000130a0  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002e552  00000000  00000000  000130ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00006100  00000000  00000000  00041620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002108  00000000  00000000  00047720  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001970  00000000  00000000  00049828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003a68e  00000000  00000000  0004b198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002f573  00000000  00000000  00085826  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00167553  00000000  00000000  000b4d99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0021c2ec  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008f54  00000000  00000000  0021c330  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000068  00000000  00000000  00225284  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240000a0 	.word	0x240000a0
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08011630 	.word	0x08011630

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240000a4 	.word	0x240000a4
 800030c:	08011630 	.word	0x08011630

08000310 <__aeabi_drsub>:
 8000310:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000314:	e002      	b.n	800031c <__adddf3>
 8000316:	bf00      	nop

08000318 <__aeabi_dsub>:
 8000318:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800031c <__adddf3>:
 800031c:	b530      	push	{r4, r5, lr}
 800031e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000322:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000326:	ea94 0f05 	teq	r4, r5
 800032a:	bf08      	it	eq
 800032c:	ea90 0f02 	teqeq	r0, r2
 8000330:	bf1f      	itttt	ne
 8000332:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000336:	ea55 0c02 	orrsne.w	ip, r5, r2
 800033a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800033e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000342:	f000 80e2 	beq.w	800050a <__adddf3+0x1ee>
 8000346:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800034a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800034e:	bfb8      	it	lt
 8000350:	426d      	neglt	r5, r5
 8000352:	dd0c      	ble.n	800036e <__adddf3+0x52>
 8000354:	442c      	add	r4, r5
 8000356:	ea80 0202 	eor.w	r2, r0, r2
 800035a:	ea81 0303 	eor.w	r3, r1, r3
 800035e:	ea82 0000 	eor.w	r0, r2, r0
 8000362:	ea83 0101 	eor.w	r1, r3, r1
 8000366:	ea80 0202 	eor.w	r2, r0, r2
 800036a:	ea81 0303 	eor.w	r3, r1, r3
 800036e:	2d36      	cmp	r5, #54	@ 0x36
 8000370:	bf88      	it	hi
 8000372:	bd30      	pophi	{r4, r5, pc}
 8000374:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000378:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800037c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000380:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000384:	d002      	beq.n	800038c <__adddf3+0x70>
 8000386:	4240      	negs	r0, r0
 8000388:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800038c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000390:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000394:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000398:	d002      	beq.n	80003a0 <__adddf3+0x84>
 800039a:	4252      	negs	r2, r2
 800039c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003a0:	ea94 0f05 	teq	r4, r5
 80003a4:	f000 80a7 	beq.w	80004f6 <__adddf3+0x1da>
 80003a8:	f1a4 0401 	sub.w	r4, r4, #1
 80003ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80003b0:	db0d      	blt.n	80003ce <__adddf3+0xb2>
 80003b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003b6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ba:	1880      	adds	r0, r0, r2
 80003bc:	f141 0100 	adc.w	r1, r1, #0
 80003c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003c4:	1880      	adds	r0, r0, r2
 80003c6:	fa43 f305 	asr.w	r3, r3, r5
 80003ca:	4159      	adcs	r1, r3
 80003cc:	e00e      	b.n	80003ec <__adddf3+0xd0>
 80003ce:	f1a5 0520 	sub.w	r5, r5, #32
 80003d2:	f10e 0e20 	add.w	lr, lr, #32
 80003d6:	2a01      	cmp	r2, #1
 80003d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003dc:	bf28      	it	cs
 80003de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003e2:	fa43 f305 	asr.w	r3, r3, r5
 80003e6:	18c0      	adds	r0, r0, r3
 80003e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ec:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003f0:	d507      	bpl.n	8000402 <__adddf3+0xe6>
 80003f2:	f04f 0e00 	mov.w	lr, #0
 80003f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000402:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000406:	d31b      	bcc.n	8000440 <__adddf3+0x124>
 8000408:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800040c:	d30c      	bcc.n	8000428 <__adddf3+0x10c>
 800040e:	0849      	lsrs	r1, r1, #1
 8000410:	ea5f 0030 	movs.w	r0, r0, rrx
 8000414:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000418:	f104 0401 	add.w	r4, r4, #1
 800041c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000420:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000424:	f080 809a 	bcs.w	800055c <__adddf3+0x240>
 8000428:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800042c:	bf08      	it	eq
 800042e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000432:	f150 0000 	adcs.w	r0, r0, #0
 8000436:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800043a:	ea41 0105 	orr.w	r1, r1, r5
 800043e:	bd30      	pop	{r4, r5, pc}
 8000440:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000444:	4140      	adcs	r0, r0
 8000446:	eb41 0101 	adc.w	r1, r1, r1
 800044a:	3c01      	subs	r4, #1
 800044c:	bf28      	it	cs
 800044e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000452:	d2e9      	bcs.n	8000428 <__adddf3+0x10c>
 8000454:	f091 0f00 	teq	r1, #0
 8000458:	bf04      	itt	eq
 800045a:	4601      	moveq	r1, r0
 800045c:	2000      	moveq	r0, #0
 800045e:	fab1 f381 	clz	r3, r1
 8000462:	bf08      	it	eq
 8000464:	3320      	addeq	r3, #32
 8000466:	f1a3 030b 	sub.w	r3, r3, #11
 800046a:	f1b3 0220 	subs.w	r2, r3, #32
 800046e:	da0c      	bge.n	800048a <__adddf3+0x16e>
 8000470:	320c      	adds	r2, #12
 8000472:	dd08      	ble.n	8000486 <__adddf3+0x16a>
 8000474:	f102 0c14 	add.w	ip, r2, #20
 8000478:	f1c2 020c 	rsb	r2, r2, #12
 800047c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000480:	fa21 f102 	lsr.w	r1, r1, r2
 8000484:	e00c      	b.n	80004a0 <__adddf3+0x184>
 8000486:	f102 0214 	add.w	r2, r2, #20
 800048a:	bfd8      	it	le
 800048c:	f1c2 0c20 	rsble	ip, r2, #32
 8000490:	fa01 f102 	lsl.w	r1, r1, r2
 8000494:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000498:	bfdc      	itt	le
 800049a:	ea41 010c 	orrle.w	r1, r1, ip
 800049e:	4090      	lslle	r0, r2
 80004a0:	1ae4      	subs	r4, r4, r3
 80004a2:	bfa2      	ittt	ge
 80004a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004a8:	4329      	orrge	r1, r5
 80004aa:	bd30      	popge	{r4, r5, pc}
 80004ac:	ea6f 0404 	mvn.w	r4, r4
 80004b0:	3c1f      	subs	r4, #31
 80004b2:	da1c      	bge.n	80004ee <__adddf3+0x1d2>
 80004b4:	340c      	adds	r4, #12
 80004b6:	dc0e      	bgt.n	80004d6 <__adddf3+0x1ba>
 80004b8:	f104 0414 	add.w	r4, r4, #20
 80004bc:	f1c4 0220 	rsb	r2, r4, #32
 80004c0:	fa20 f004 	lsr.w	r0, r0, r4
 80004c4:	fa01 f302 	lsl.w	r3, r1, r2
 80004c8:	ea40 0003 	orr.w	r0, r0, r3
 80004cc:	fa21 f304 	lsr.w	r3, r1, r4
 80004d0:	ea45 0103 	orr.w	r1, r5, r3
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f1c4 040c 	rsb	r4, r4, #12
 80004da:	f1c4 0220 	rsb	r2, r4, #32
 80004de:	fa20 f002 	lsr.w	r0, r0, r2
 80004e2:	fa01 f304 	lsl.w	r3, r1, r4
 80004e6:	ea40 0003 	orr.w	r0, r0, r3
 80004ea:	4629      	mov	r1, r5
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	fa21 f004 	lsr.w	r0, r1, r4
 80004f2:	4629      	mov	r1, r5
 80004f4:	bd30      	pop	{r4, r5, pc}
 80004f6:	f094 0f00 	teq	r4, #0
 80004fa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004fe:	bf06      	itte	eq
 8000500:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000504:	3401      	addeq	r4, #1
 8000506:	3d01      	subne	r5, #1
 8000508:	e74e      	b.n	80003a8 <__adddf3+0x8c>
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf18      	it	ne
 8000510:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000514:	d029      	beq.n	800056a <__adddf3+0x24e>
 8000516:	ea94 0f05 	teq	r4, r5
 800051a:	bf08      	it	eq
 800051c:	ea90 0f02 	teqeq	r0, r2
 8000520:	d005      	beq.n	800052e <__adddf3+0x212>
 8000522:	ea54 0c00 	orrs.w	ip, r4, r0
 8000526:	bf04      	itt	eq
 8000528:	4619      	moveq	r1, r3
 800052a:	4610      	moveq	r0, r2
 800052c:	bd30      	pop	{r4, r5, pc}
 800052e:	ea91 0f03 	teq	r1, r3
 8000532:	bf1e      	ittt	ne
 8000534:	2100      	movne	r1, #0
 8000536:	2000      	movne	r0, #0
 8000538:	bd30      	popne	{r4, r5, pc}
 800053a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800053e:	d105      	bne.n	800054c <__adddf3+0x230>
 8000540:	0040      	lsls	r0, r0, #1
 8000542:	4149      	adcs	r1, r1
 8000544:	bf28      	it	cs
 8000546:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000550:	bf3c      	itt	cc
 8000552:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000556:	bd30      	popcc	{r4, r5, pc}
 8000558:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800055c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000560:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000564:	f04f 0000 	mov.w	r0, #0
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800056e:	bf1a      	itte	ne
 8000570:	4619      	movne	r1, r3
 8000572:	4610      	movne	r0, r2
 8000574:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000578:	bf1c      	itt	ne
 800057a:	460b      	movne	r3, r1
 800057c:	4602      	movne	r2, r0
 800057e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000582:	bf06      	itte	eq
 8000584:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000588:	ea91 0f03 	teqeq	r1, r3
 800058c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000590:	bd30      	pop	{r4, r5, pc}
 8000592:	bf00      	nop

08000594 <__aeabi_ui2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f04f 0500 	mov.w	r5, #0
 80005ac:	f04f 0100 	mov.w	r1, #0
 80005b0:	e750      	b.n	8000454 <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_i2d>:
 80005b4:	f090 0f00 	teq	r0, #0
 80005b8:	bf04      	itt	eq
 80005ba:	2100      	moveq	r1, #0
 80005bc:	4770      	bxeq	lr
 80005be:	b530      	push	{r4, r5, lr}
 80005c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005c8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005cc:	bf48      	it	mi
 80005ce:	4240      	negmi	r0, r0
 80005d0:	f04f 0100 	mov.w	r1, #0
 80005d4:	e73e      	b.n	8000454 <__adddf3+0x138>
 80005d6:	bf00      	nop

080005d8 <__aeabi_f2d>:
 80005d8:	0042      	lsls	r2, r0, #1
 80005da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005de:	ea4f 0131 	mov.w	r1, r1, rrx
 80005e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005e6:	bf1f      	itttt	ne
 80005e8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ec:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005f0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005f4:	4770      	bxne	lr
 80005f6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005fa:	bf08      	it	eq
 80005fc:	4770      	bxeq	lr
 80005fe:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000602:	bf04      	itt	eq
 8000604:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000608:	4770      	bxeq	lr
 800060a:	b530      	push	{r4, r5, lr}
 800060c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000610:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000614:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	e71c      	b.n	8000454 <__adddf3+0x138>
 800061a:	bf00      	nop

0800061c <__aeabi_ul2d>:
 800061c:	ea50 0201 	orrs.w	r2, r0, r1
 8000620:	bf08      	it	eq
 8000622:	4770      	bxeq	lr
 8000624:	b530      	push	{r4, r5, lr}
 8000626:	f04f 0500 	mov.w	r5, #0
 800062a:	e00a      	b.n	8000642 <__aeabi_l2d+0x16>

0800062c <__aeabi_l2d>:
 800062c:	ea50 0201 	orrs.w	r2, r0, r1
 8000630:	bf08      	it	eq
 8000632:	4770      	bxeq	lr
 8000634:	b530      	push	{r4, r5, lr}
 8000636:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800063a:	d502      	bpl.n	8000642 <__aeabi_l2d+0x16>
 800063c:	4240      	negs	r0, r0
 800063e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000642:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000646:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800064a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800064e:	f43f aed8 	beq.w	8000402 <__adddf3+0xe6>
 8000652:	f04f 0203 	mov.w	r2, #3
 8000656:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800065a:	bf18      	it	ne
 800065c:	3203      	addne	r2, #3
 800065e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000662:	bf18      	it	ne
 8000664:	3203      	addne	r2, #3
 8000666:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800066a:	f1c2 0320 	rsb	r3, r2, #32
 800066e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000672:	fa20 f002 	lsr.w	r0, r0, r2
 8000676:	fa01 fe03 	lsl.w	lr, r1, r3
 800067a:	ea40 000e 	orr.w	r0, r0, lr
 800067e:	fa21 f102 	lsr.w	r1, r1, r2
 8000682:	4414      	add	r4, r2
 8000684:	e6bd      	b.n	8000402 <__adddf3+0xe6>
 8000686:	bf00      	nop

08000688 <__aeabi_uldivmod>:
 8000688:	b953      	cbnz	r3, 80006a0 <__aeabi_uldivmod+0x18>
 800068a:	b94a      	cbnz	r2, 80006a0 <__aeabi_uldivmod+0x18>
 800068c:	2900      	cmp	r1, #0
 800068e:	bf08      	it	eq
 8000690:	2800      	cmpeq	r0, #0
 8000692:	bf1c      	itt	ne
 8000694:	f04f 31ff 	movne.w	r1, #4294967295
 8000698:	f04f 30ff 	movne.w	r0, #4294967295
 800069c:	f000 b988 	b.w	80009b0 <__aeabi_idiv0>
 80006a0:	f1ad 0c08 	sub.w	ip, sp, #8
 80006a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80006a8:	f000 f806 	bl	80006b8 <__udivmoddi4>
 80006ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006b4:	b004      	add	sp, #16
 80006b6:	4770      	bx	lr

080006b8 <__udivmoddi4>:
 80006b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80006bc:	9d08      	ldr	r5, [sp, #32]
 80006be:	468e      	mov	lr, r1
 80006c0:	4604      	mov	r4, r0
 80006c2:	4688      	mov	r8, r1
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d14a      	bne.n	800075e <__udivmoddi4+0xa6>
 80006c8:	428a      	cmp	r2, r1
 80006ca:	4617      	mov	r7, r2
 80006cc:	d962      	bls.n	8000794 <__udivmoddi4+0xdc>
 80006ce:	fab2 f682 	clz	r6, r2
 80006d2:	b14e      	cbz	r6, 80006e8 <__udivmoddi4+0x30>
 80006d4:	f1c6 0320 	rsb	r3, r6, #32
 80006d8:	fa01 f806 	lsl.w	r8, r1, r6
 80006dc:	fa20 f303 	lsr.w	r3, r0, r3
 80006e0:	40b7      	lsls	r7, r6
 80006e2:	ea43 0808 	orr.w	r8, r3, r8
 80006e6:	40b4      	lsls	r4, r6
 80006e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80006ec:	fa1f fc87 	uxth.w	ip, r7
 80006f0:	fbb8 f1fe 	udiv	r1, r8, lr
 80006f4:	0c23      	lsrs	r3, r4, #16
 80006f6:	fb0e 8811 	mls	r8, lr, r1, r8
 80006fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80006fe:	fb01 f20c 	mul.w	r2, r1, ip
 8000702:	429a      	cmp	r2, r3
 8000704:	d909      	bls.n	800071a <__udivmoddi4+0x62>
 8000706:	18fb      	adds	r3, r7, r3
 8000708:	f101 30ff 	add.w	r0, r1, #4294967295
 800070c:	f080 80ea 	bcs.w	80008e4 <__udivmoddi4+0x22c>
 8000710:	429a      	cmp	r2, r3
 8000712:	f240 80e7 	bls.w	80008e4 <__udivmoddi4+0x22c>
 8000716:	3902      	subs	r1, #2
 8000718:	443b      	add	r3, r7
 800071a:	1a9a      	subs	r2, r3, r2
 800071c:	b2a3      	uxth	r3, r4
 800071e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000722:	fb0e 2210 	mls	r2, lr, r0, r2
 8000726:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800072a:	fb00 fc0c 	mul.w	ip, r0, ip
 800072e:	459c      	cmp	ip, r3
 8000730:	d909      	bls.n	8000746 <__udivmoddi4+0x8e>
 8000732:	18fb      	adds	r3, r7, r3
 8000734:	f100 32ff 	add.w	r2, r0, #4294967295
 8000738:	f080 80d6 	bcs.w	80008e8 <__udivmoddi4+0x230>
 800073c:	459c      	cmp	ip, r3
 800073e:	f240 80d3 	bls.w	80008e8 <__udivmoddi4+0x230>
 8000742:	443b      	add	r3, r7
 8000744:	3802      	subs	r0, #2
 8000746:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800074a:	eba3 030c 	sub.w	r3, r3, ip
 800074e:	2100      	movs	r1, #0
 8000750:	b11d      	cbz	r5, 800075a <__udivmoddi4+0xa2>
 8000752:	40f3      	lsrs	r3, r6
 8000754:	2200      	movs	r2, #0
 8000756:	e9c5 3200 	strd	r3, r2, [r5]
 800075a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800075e:	428b      	cmp	r3, r1
 8000760:	d905      	bls.n	800076e <__udivmoddi4+0xb6>
 8000762:	b10d      	cbz	r5, 8000768 <__udivmoddi4+0xb0>
 8000764:	e9c5 0100 	strd	r0, r1, [r5]
 8000768:	2100      	movs	r1, #0
 800076a:	4608      	mov	r0, r1
 800076c:	e7f5      	b.n	800075a <__udivmoddi4+0xa2>
 800076e:	fab3 f183 	clz	r1, r3
 8000772:	2900      	cmp	r1, #0
 8000774:	d146      	bne.n	8000804 <__udivmoddi4+0x14c>
 8000776:	4573      	cmp	r3, lr
 8000778:	d302      	bcc.n	8000780 <__udivmoddi4+0xc8>
 800077a:	4282      	cmp	r2, r0
 800077c:	f200 8105 	bhi.w	800098a <__udivmoddi4+0x2d2>
 8000780:	1a84      	subs	r4, r0, r2
 8000782:	eb6e 0203 	sbc.w	r2, lr, r3
 8000786:	2001      	movs	r0, #1
 8000788:	4690      	mov	r8, r2
 800078a:	2d00      	cmp	r5, #0
 800078c:	d0e5      	beq.n	800075a <__udivmoddi4+0xa2>
 800078e:	e9c5 4800 	strd	r4, r8, [r5]
 8000792:	e7e2      	b.n	800075a <__udivmoddi4+0xa2>
 8000794:	2a00      	cmp	r2, #0
 8000796:	f000 8090 	beq.w	80008ba <__udivmoddi4+0x202>
 800079a:	fab2 f682 	clz	r6, r2
 800079e:	2e00      	cmp	r6, #0
 80007a0:	f040 80a4 	bne.w	80008ec <__udivmoddi4+0x234>
 80007a4:	1a8a      	subs	r2, r1, r2
 80007a6:	0c03      	lsrs	r3, r0, #16
 80007a8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007ac:	b280      	uxth	r0, r0
 80007ae:	b2bc      	uxth	r4, r7
 80007b0:	2101      	movs	r1, #1
 80007b2:	fbb2 fcfe 	udiv	ip, r2, lr
 80007b6:	fb0e 221c 	mls	r2, lr, ip, r2
 80007ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80007be:	fb04 f20c 	mul.w	r2, r4, ip
 80007c2:	429a      	cmp	r2, r3
 80007c4:	d907      	bls.n	80007d6 <__udivmoddi4+0x11e>
 80007c6:	18fb      	adds	r3, r7, r3
 80007c8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80007cc:	d202      	bcs.n	80007d4 <__udivmoddi4+0x11c>
 80007ce:	429a      	cmp	r2, r3
 80007d0:	f200 80e0 	bhi.w	8000994 <__udivmoddi4+0x2dc>
 80007d4:	46c4      	mov	ip, r8
 80007d6:	1a9b      	subs	r3, r3, r2
 80007d8:	fbb3 f2fe 	udiv	r2, r3, lr
 80007dc:	fb0e 3312 	mls	r3, lr, r2, r3
 80007e0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80007e4:	fb02 f404 	mul.w	r4, r2, r4
 80007e8:	429c      	cmp	r4, r3
 80007ea:	d907      	bls.n	80007fc <__udivmoddi4+0x144>
 80007ec:	18fb      	adds	r3, r7, r3
 80007ee:	f102 30ff 	add.w	r0, r2, #4294967295
 80007f2:	d202      	bcs.n	80007fa <__udivmoddi4+0x142>
 80007f4:	429c      	cmp	r4, r3
 80007f6:	f200 80ca 	bhi.w	800098e <__udivmoddi4+0x2d6>
 80007fa:	4602      	mov	r2, r0
 80007fc:	1b1b      	subs	r3, r3, r4
 80007fe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000802:	e7a5      	b.n	8000750 <__udivmoddi4+0x98>
 8000804:	f1c1 0620 	rsb	r6, r1, #32
 8000808:	408b      	lsls	r3, r1
 800080a:	fa22 f706 	lsr.w	r7, r2, r6
 800080e:	431f      	orrs	r7, r3
 8000810:	fa0e f401 	lsl.w	r4, lr, r1
 8000814:	fa20 f306 	lsr.w	r3, r0, r6
 8000818:	fa2e fe06 	lsr.w	lr, lr, r6
 800081c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000820:	4323      	orrs	r3, r4
 8000822:	fa00 f801 	lsl.w	r8, r0, r1
 8000826:	fa1f fc87 	uxth.w	ip, r7
 800082a:	fbbe f0f9 	udiv	r0, lr, r9
 800082e:	0c1c      	lsrs	r4, r3, #16
 8000830:	fb09 ee10 	mls	lr, r9, r0, lr
 8000834:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000838:	fb00 fe0c 	mul.w	lr, r0, ip
 800083c:	45a6      	cmp	lr, r4
 800083e:	fa02 f201 	lsl.w	r2, r2, r1
 8000842:	d909      	bls.n	8000858 <__udivmoddi4+0x1a0>
 8000844:	193c      	adds	r4, r7, r4
 8000846:	f100 3aff 	add.w	sl, r0, #4294967295
 800084a:	f080 809c 	bcs.w	8000986 <__udivmoddi4+0x2ce>
 800084e:	45a6      	cmp	lr, r4
 8000850:	f240 8099 	bls.w	8000986 <__udivmoddi4+0x2ce>
 8000854:	3802      	subs	r0, #2
 8000856:	443c      	add	r4, r7
 8000858:	eba4 040e 	sub.w	r4, r4, lr
 800085c:	fa1f fe83 	uxth.w	lr, r3
 8000860:	fbb4 f3f9 	udiv	r3, r4, r9
 8000864:	fb09 4413 	mls	r4, r9, r3, r4
 8000868:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800086c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000870:	45a4      	cmp	ip, r4
 8000872:	d908      	bls.n	8000886 <__udivmoddi4+0x1ce>
 8000874:	193c      	adds	r4, r7, r4
 8000876:	f103 3eff 	add.w	lr, r3, #4294967295
 800087a:	f080 8082 	bcs.w	8000982 <__udivmoddi4+0x2ca>
 800087e:	45a4      	cmp	ip, r4
 8000880:	d97f      	bls.n	8000982 <__udivmoddi4+0x2ca>
 8000882:	3b02      	subs	r3, #2
 8000884:	443c      	add	r4, r7
 8000886:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800088a:	eba4 040c 	sub.w	r4, r4, ip
 800088e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000892:	4564      	cmp	r4, ip
 8000894:	4673      	mov	r3, lr
 8000896:	46e1      	mov	r9, ip
 8000898:	d362      	bcc.n	8000960 <__udivmoddi4+0x2a8>
 800089a:	d05f      	beq.n	800095c <__udivmoddi4+0x2a4>
 800089c:	b15d      	cbz	r5, 80008b6 <__udivmoddi4+0x1fe>
 800089e:	ebb8 0203 	subs.w	r2, r8, r3
 80008a2:	eb64 0409 	sbc.w	r4, r4, r9
 80008a6:	fa04 f606 	lsl.w	r6, r4, r6
 80008aa:	fa22 f301 	lsr.w	r3, r2, r1
 80008ae:	431e      	orrs	r6, r3
 80008b0:	40cc      	lsrs	r4, r1
 80008b2:	e9c5 6400 	strd	r6, r4, [r5]
 80008b6:	2100      	movs	r1, #0
 80008b8:	e74f      	b.n	800075a <__udivmoddi4+0xa2>
 80008ba:	fbb1 fcf2 	udiv	ip, r1, r2
 80008be:	0c01      	lsrs	r1, r0, #16
 80008c0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80008c4:	b280      	uxth	r0, r0
 80008c6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80008ca:	463b      	mov	r3, r7
 80008cc:	4638      	mov	r0, r7
 80008ce:	463c      	mov	r4, r7
 80008d0:	46b8      	mov	r8, r7
 80008d2:	46be      	mov	lr, r7
 80008d4:	2620      	movs	r6, #32
 80008d6:	fbb1 f1f7 	udiv	r1, r1, r7
 80008da:	eba2 0208 	sub.w	r2, r2, r8
 80008de:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80008e2:	e766      	b.n	80007b2 <__udivmoddi4+0xfa>
 80008e4:	4601      	mov	r1, r0
 80008e6:	e718      	b.n	800071a <__udivmoddi4+0x62>
 80008e8:	4610      	mov	r0, r2
 80008ea:	e72c      	b.n	8000746 <__udivmoddi4+0x8e>
 80008ec:	f1c6 0220 	rsb	r2, r6, #32
 80008f0:	fa2e f302 	lsr.w	r3, lr, r2
 80008f4:	40b7      	lsls	r7, r6
 80008f6:	40b1      	lsls	r1, r6
 80008f8:	fa20 f202 	lsr.w	r2, r0, r2
 80008fc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000900:	430a      	orrs	r2, r1
 8000902:	fbb3 f8fe 	udiv	r8, r3, lr
 8000906:	b2bc      	uxth	r4, r7
 8000908:	fb0e 3318 	mls	r3, lr, r8, r3
 800090c:	0c11      	lsrs	r1, r2, #16
 800090e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000912:	fb08 f904 	mul.w	r9, r8, r4
 8000916:	40b0      	lsls	r0, r6
 8000918:	4589      	cmp	r9, r1
 800091a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800091e:	b280      	uxth	r0, r0
 8000920:	d93e      	bls.n	80009a0 <__udivmoddi4+0x2e8>
 8000922:	1879      	adds	r1, r7, r1
 8000924:	f108 3cff 	add.w	ip, r8, #4294967295
 8000928:	d201      	bcs.n	800092e <__udivmoddi4+0x276>
 800092a:	4589      	cmp	r9, r1
 800092c:	d81f      	bhi.n	800096e <__udivmoddi4+0x2b6>
 800092e:	eba1 0109 	sub.w	r1, r1, r9
 8000932:	fbb1 f9fe 	udiv	r9, r1, lr
 8000936:	fb09 f804 	mul.w	r8, r9, r4
 800093a:	fb0e 1119 	mls	r1, lr, r9, r1
 800093e:	b292      	uxth	r2, r2
 8000940:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000944:	4542      	cmp	r2, r8
 8000946:	d229      	bcs.n	800099c <__udivmoddi4+0x2e4>
 8000948:	18ba      	adds	r2, r7, r2
 800094a:	f109 31ff 	add.w	r1, r9, #4294967295
 800094e:	d2c4      	bcs.n	80008da <__udivmoddi4+0x222>
 8000950:	4542      	cmp	r2, r8
 8000952:	d2c2      	bcs.n	80008da <__udivmoddi4+0x222>
 8000954:	f1a9 0102 	sub.w	r1, r9, #2
 8000958:	443a      	add	r2, r7
 800095a:	e7be      	b.n	80008da <__udivmoddi4+0x222>
 800095c:	45f0      	cmp	r8, lr
 800095e:	d29d      	bcs.n	800089c <__udivmoddi4+0x1e4>
 8000960:	ebbe 0302 	subs.w	r3, lr, r2
 8000964:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000968:	3801      	subs	r0, #1
 800096a:	46e1      	mov	r9, ip
 800096c:	e796      	b.n	800089c <__udivmoddi4+0x1e4>
 800096e:	eba7 0909 	sub.w	r9, r7, r9
 8000972:	4449      	add	r1, r9
 8000974:	f1a8 0c02 	sub.w	ip, r8, #2
 8000978:	fbb1 f9fe 	udiv	r9, r1, lr
 800097c:	fb09 f804 	mul.w	r8, r9, r4
 8000980:	e7db      	b.n	800093a <__udivmoddi4+0x282>
 8000982:	4673      	mov	r3, lr
 8000984:	e77f      	b.n	8000886 <__udivmoddi4+0x1ce>
 8000986:	4650      	mov	r0, sl
 8000988:	e766      	b.n	8000858 <__udivmoddi4+0x1a0>
 800098a:	4608      	mov	r0, r1
 800098c:	e6fd      	b.n	800078a <__udivmoddi4+0xd2>
 800098e:	443b      	add	r3, r7
 8000990:	3a02      	subs	r2, #2
 8000992:	e733      	b.n	80007fc <__udivmoddi4+0x144>
 8000994:	f1ac 0c02 	sub.w	ip, ip, #2
 8000998:	443b      	add	r3, r7
 800099a:	e71c      	b.n	80007d6 <__udivmoddi4+0x11e>
 800099c:	4649      	mov	r1, r9
 800099e:	e79c      	b.n	80008da <__udivmoddi4+0x222>
 80009a0:	eba1 0109 	sub.w	r1, r1, r9
 80009a4:	46c4      	mov	ip, r8
 80009a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80009aa:	fb09 f804 	mul.w	r8, r9, r4
 80009ae:	e7c4      	b.n	800093a <__udivmoddi4+0x282>

080009b0 <__aeabi_idiv0>:
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop

080009b4 <MahonyAHRSupdateIMU>:
}

//---------------------------------------------------------------------------------------------------
// IMU algorithm update

void MahonyAHRSupdateIMU(float q[4], float gx, float gy, float gz, float ax, float ay, float az) {
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b092      	sub	sp, #72	@ 0x48
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	61f8      	str	r0, [r7, #28]
 80009bc:	ed87 0a06 	vstr	s0, [r7, #24]
 80009c0:	edc7 0a05 	vstr	s1, [r7, #20]
 80009c4:	ed87 1a04 	vstr	s2, [r7, #16]
 80009c8:	edc7 1a03 	vstr	s3, [r7, #12]
 80009cc:	ed87 2a02 	vstr	s4, [r7, #8]
 80009d0:	edc7 2a01 	vstr	s5, [r7, #4]
	float halfvx, halfvy, halfvz;
	float halfex, halfey, halfez;
	float qa, qb, qc;

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 80009d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80009d8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80009dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009e0:	d10e      	bne.n	8000a00 <MahonyAHRSupdateIMU+0x4c>
 80009e2:	edd7 7a02 	vldr	s15, [r7, #8]
 80009e6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80009ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009ee:	d107      	bne.n	8000a00 <MahonyAHRSupdateIMU+0x4c>
 80009f0:	edd7 7a01 	vldr	s15, [r7, #4]
 80009f4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80009f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009fc:	f000 8136 	beq.w	8000c6c <MahonyAHRSupdateIMU+0x2b8>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8000a00:	edd7 7a03 	vldr	s15, [r7, #12]
 8000a04:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000a08:	edd7 7a02 	vldr	s15, [r7, #8]
 8000a0c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000a10:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000a14:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a18:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000a1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a20:	eeb0 0a67 	vmov.f32	s0, s15
 8000a24:	f000 fa3c 	bl	8000ea0 <invSqrt>
 8000a28:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
		ax *= recipNorm;
 8000a2c:	ed97 7a03 	vldr	s14, [r7, #12]
 8000a30:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000a34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a38:	edc7 7a03 	vstr	s15, [r7, #12]
		ay *= recipNorm;
 8000a3c:	ed97 7a02 	vldr	s14, [r7, #8]
 8000a40:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000a44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a48:	edc7 7a02 	vstr	s15, [r7, #8]
		az *= recipNorm;        
 8000a4c:	ed97 7a01 	vldr	s14, [r7, #4]
 8000a50:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000a54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a58:	edc7 7a01 	vstr	s15, [r7, #4]

		// Estimated direction of gravity and vector perpendicular to magnetic flux
		halfvx = q[1] * q[3] - q[0] * q[2];
 8000a5c:	69fb      	ldr	r3, [r7, #28]
 8000a5e:	3304      	adds	r3, #4
 8000a60:	ed93 7a00 	vldr	s14, [r3]
 8000a64:	69fb      	ldr	r3, [r7, #28]
 8000a66:	330c      	adds	r3, #12
 8000a68:	edd3 7a00 	vldr	s15, [r3]
 8000a6c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000a70:	69fb      	ldr	r3, [r7, #28]
 8000a72:	edd3 6a00 	vldr	s13, [r3]
 8000a76:	69fb      	ldr	r3, [r7, #28]
 8000a78:	3308      	adds	r3, #8
 8000a7a:	edd3 7a00 	vldr	s15, [r3]
 8000a7e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000a82:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a86:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		halfvy = q[0] * q[1] + q[2] * q[3];
 8000a8a:	69fb      	ldr	r3, [r7, #28]
 8000a8c:	ed93 7a00 	vldr	s14, [r3]
 8000a90:	69fb      	ldr	r3, [r7, #28]
 8000a92:	3304      	adds	r3, #4
 8000a94:	edd3 7a00 	vldr	s15, [r3]
 8000a98:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000a9c:	69fb      	ldr	r3, [r7, #28]
 8000a9e:	3308      	adds	r3, #8
 8000aa0:	edd3 6a00 	vldr	s13, [r3]
 8000aa4:	69fb      	ldr	r3, [r7, #28]
 8000aa6:	330c      	adds	r3, #12
 8000aa8:	edd3 7a00 	vldr	s15, [r3]
 8000aac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000ab0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ab4:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		halfvz = q[0] * q[0] - 0.5f + q[3] * q[3];
 8000ab8:	69fb      	ldr	r3, [r7, #28]
 8000aba:	ed93 7a00 	vldr	s14, [r3]
 8000abe:	69fb      	ldr	r3, [r7, #28]
 8000ac0:	edd3 7a00 	vldr	s15, [r3]
 8000ac4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ac8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000acc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000ad0:	69fb      	ldr	r3, [r7, #28]
 8000ad2:	330c      	adds	r3, #12
 8000ad4:	edd3 6a00 	vldr	s13, [r3]
 8000ad8:	69fb      	ldr	r3, [r7, #28]
 8000ada:	330c      	adds	r3, #12
 8000adc:	edd3 7a00 	vldr	s15, [r3]
 8000ae0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000ae4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ae8:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
	
		// Error is sum of cross product between estimated and measured direction of gravity
		halfex = (ay * halfvz - az * halfvy);
 8000aec:	ed97 7a02 	vldr	s14, [r7, #8]
 8000af0:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8000af4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000af8:	edd7 6a01 	vldr	s13, [r7, #4]
 8000afc:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8000b00:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000b04:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b08:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		halfey = (az * halfvx - ax * halfvz);
 8000b0c:	ed97 7a01 	vldr	s14, [r7, #4]
 8000b10:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000b14:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000b18:	edd7 6a03 	vldr	s13, [r7, #12]
 8000b1c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8000b20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000b24:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b28:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		halfez = (ax * halfvy - ay * halfvx);
 8000b2c:	ed97 7a03 	vldr	s14, [r7, #12]
 8000b30:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8000b34:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000b38:	edd7 6a02 	vldr	s13, [r7, #8]
 8000b3c:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000b40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000b44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b48:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

		// Compute and apply integral feedback if enabled
		if(twoKi > 0.0f) {
 8000b4c:	4bcd      	ldr	r3, [pc, #820]	@ (8000e84 <MahonyAHRSupdateIMU+0x4d0>)
 8000b4e:	edd3 7a00 	vldr	s15, [r3]
 8000b52:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000b56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b5a:	dd54      	ble.n	8000c06 <MahonyAHRSupdateIMU+0x252>
			integralFBx += twoKi * halfex * (1.0f / sampleFreq);	// integral error scaled by Ki
 8000b5c:	4bc9      	ldr	r3, [pc, #804]	@ (8000e84 <MahonyAHRSupdateIMU+0x4d0>)
 8000b5e:	ed93 7a00 	vldr	s14, [r3]
 8000b62:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000b66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b6a:	ed9f 7ac7 	vldr	s14, [pc, #796]	@ 8000e88 <MahonyAHRSupdateIMU+0x4d4>
 8000b6e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000b72:	4bc6      	ldr	r3, [pc, #792]	@ (8000e8c <MahonyAHRSupdateIMU+0x4d8>)
 8000b74:	edd3 7a00 	vldr	s15, [r3]
 8000b78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b7c:	4bc3      	ldr	r3, [pc, #780]	@ (8000e8c <MahonyAHRSupdateIMU+0x4d8>)
 8000b7e:	edc3 7a00 	vstr	s15, [r3]
			integralFBy += twoKi * halfey * (1.0f / sampleFreq);
 8000b82:	4bc0      	ldr	r3, [pc, #768]	@ (8000e84 <MahonyAHRSupdateIMU+0x4d0>)
 8000b84:	ed93 7a00 	vldr	s14, [r3]
 8000b88:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000b8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b90:	ed9f 7abd 	vldr	s14, [pc, #756]	@ 8000e88 <MahonyAHRSupdateIMU+0x4d4>
 8000b94:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000b98:	4bbd      	ldr	r3, [pc, #756]	@ (8000e90 <MahonyAHRSupdateIMU+0x4dc>)
 8000b9a:	edd3 7a00 	vldr	s15, [r3]
 8000b9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ba2:	4bbb      	ldr	r3, [pc, #748]	@ (8000e90 <MahonyAHRSupdateIMU+0x4dc>)
 8000ba4:	edc3 7a00 	vstr	s15, [r3]
			integralFBz += twoKi * halfez * (1.0f / sampleFreq);
 8000ba8:	4bb6      	ldr	r3, [pc, #728]	@ (8000e84 <MahonyAHRSupdateIMU+0x4d0>)
 8000baa:	ed93 7a00 	vldr	s14, [r3]
 8000bae:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000bb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000bb6:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 8000e88 <MahonyAHRSupdateIMU+0x4d4>
 8000bba:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000bbe:	4bb5      	ldr	r3, [pc, #724]	@ (8000e94 <MahonyAHRSupdateIMU+0x4e0>)
 8000bc0:	edd3 7a00 	vldr	s15, [r3]
 8000bc4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bc8:	4bb2      	ldr	r3, [pc, #712]	@ (8000e94 <MahonyAHRSupdateIMU+0x4e0>)
 8000bca:	edc3 7a00 	vstr	s15, [r3]
			gx += integralFBx;	// apply integral feedback
 8000bce:	4baf      	ldr	r3, [pc, #700]	@ (8000e8c <MahonyAHRSupdateIMU+0x4d8>)
 8000bd0:	edd3 7a00 	vldr	s15, [r3]
 8000bd4:	ed97 7a06 	vldr	s14, [r7, #24]
 8000bd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bdc:	edc7 7a06 	vstr	s15, [r7, #24]
			gy += integralFBy;
 8000be0:	4bab      	ldr	r3, [pc, #684]	@ (8000e90 <MahonyAHRSupdateIMU+0x4dc>)
 8000be2:	edd3 7a00 	vldr	s15, [r3]
 8000be6:	ed97 7a05 	vldr	s14, [r7, #20]
 8000bea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bee:	edc7 7a05 	vstr	s15, [r7, #20]
			gz += integralFBz;
 8000bf2:	4ba8      	ldr	r3, [pc, #672]	@ (8000e94 <MahonyAHRSupdateIMU+0x4e0>)
 8000bf4:	edd3 7a00 	vldr	s15, [r3]
 8000bf8:	ed97 7a04 	vldr	s14, [r7, #16]
 8000bfc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c00:	edc7 7a04 	vstr	s15, [r7, #16]
 8000c04:	e00b      	b.n	8000c1e <MahonyAHRSupdateIMU+0x26a>
		}
		else {
			integralFBx = 0.0f;	// prevent integral windup
 8000c06:	4ba1      	ldr	r3, [pc, #644]	@ (8000e8c <MahonyAHRSupdateIMU+0x4d8>)
 8000c08:	f04f 0200 	mov.w	r2, #0
 8000c0c:	601a      	str	r2, [r3, #0]
			integralFBy = 0.0f;
 8000c0e:	4ba0      	ldr	r3, [pc, #640]	@ (8000e90 <MahonyAHRSupdateIMU+0x4dc>)
 8000c10:	f04f 0200 	mov.w	r2, #0
 8000c14:	601a      	str	r2, [r3, #0]
			integralFBz = 0.0f;
 8000c16:	4b9f      	ldr	r3, [pc, #636]	@ (8000e94 <MahonyAHRSupdateIMU+0x4e0>)
 8000c18:	f04f 0200 	mov.w	r2, #0
 8000c1c:	601a      	str	r2, [r3, #0]
		}

		// Apply proportional feedback
		gx += twoKp * halfex;
 8000c1e:	4b9e      	ldr	r3, [pc, #632]	@ (8000e98 <MahonyAHRSupdateIMU+0x4e4>)
 8000c20:	ed93 7a00 	vldr	s14, [r3]
 8000c24:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000c28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c2c:	ed97 7a06 	vldr	s14, [r7, #24]
 8000c30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c34:	edc7 7a06 	vstr	s15, [r7, #24]
		gy += twoKp * halfey;
 8000c38:	4b97      	ldr	r3, [pc, #604]	@ (8000e98 <MahonyAHRSupdateIMU+0x4e4>)
 8000c3a:	ed93 7a00 	vldr	s14, [r3]
 8000c3e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000c42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c46:	ed97 7a05 	vldr	s14, [r7, #20]
 8000c4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c4e:	edc7 7a05 	vstr	s15, [r7, #20]
		gz += twoKp * halfez;
 8000c52:	4b91      	ldr	r3, [pc, #580]	@ (8000e98 <MahonyAHRSupdateIMU+0x4e4>)
 8000c54:	ed93 7a00 	vldr	s14, [r3]
 8000c58:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000c5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c60:	ed97 7a04 	vldr	s14, [r7, #16]
 8000c64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c68:	edc7 7a04 	vstr	s15, [r7, #16]
	}
	
	// Integrate rate of change of quaternion
	gx *= (0.5f * (1.0f / sampleFreq));		// pre-multiply common factors
 8000c6c:	edd7 7a06 	vldr	s15, [r7, #24]
 8000c70:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 8000e9c <MahonyAHRSupdateIMU+0x4e8>
 8000c74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c78:	edc7 7a06 	vstr	s15, [r7, #24]
	gy *= (0.5f * (1.0f / sampleFreq));
 8000c7c:	edd7 7a05 	vldr	s15, [r7, #20]
 8000c80:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 8000e9c <MahonyAHRSupdateIMU+0x4e8>
 8000c84:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c88:	edc7 7a05 	vstr	s15, [r7, #20]
	gz *= (0.5f * (1.0f / sampleFreq));
 8000c8c:	edd7 7a04 	vldr	s15, [r7, #16]
 8000c90:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 8000e9c <MahonyAHRSupdateIMU+0x4e8>
 8000c94:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c98:	edc7 7a04 	vstr	s15, [r7, #16]
	qa = q[0];
 8000c9c:	69fb      	ldr	r3, [r7, #28]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	62bb      	str	r3, [r7, #40]	@ 0x28
	qb = q[1];
 8000ca2:	69fb      	ldr	r3, [r7, #28]
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	627b      	str	r3, [r7, #36]	@ 0x24
	qc = q[2];
 8000ca8:	69fb      	ldr	r3, [r7, #28]
 8000caa:	689b      	ldr	r3, [r3, #8]
 8000cac:	623b      	str	r3, [r7, #32]
	q[0] += (-qb * gx - qc * gy - q[3] * gz);
 8000cae:	69fb      	ldr	r3, [r7, #28]
 8000cb0:	ed93 7a00 	vldr	s14, [r3]
 8000cb4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8000cb8:	eef1 6a67 	vneg.f32	s13, s15
 8000cbc:	edd7 7a06 	vldr	s15, [r7, #24]
 8000cc0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000cc4:	ed97 6a08 	vldr	s12, [r7, #32]
 8000cc8:	edd7 7a05 	vldr	s15, [r7, #20]
 8000ccc:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000cd0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8000cd4:	69fb      	ldr	r3, [r7, #28]
 8000cd6:	330c      	adds	r3, #12
 8000cd8:	ed93 6a00 	vldr	s12, [r3]
 8000cdc:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ce0:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000ce4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000ce8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cec:	69fb      	ldr	r3, [r7, #28]
 8000cee:	edc3 7a00 	vstr	s15, [r3]
	q[1] += (qa * gx + qc * gz - q[3] * gy);
 8000cf2:	69fb      	ldr	r3, [r7, #28]
 8000cf4:	3304      	adds	r3, #4
 8000cf6:	ed93 7a00 	vldr	s14, [r3]
 8000cfa:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8000cfe:	edd7 7a06 	vldr	s15, [r7, #24]
 8000d02:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000d06:	ed97 6a08 	vldr	s12, [r7, #32]
 8000d0a:	edd7 7a04 	vldr	s15, [r7, #16]
 8000d0e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000d12:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8000d16:	69fb      	ldr	r3, [r7, #28]
 8000d18:	330c      	adds	r3, #12
 8000d1a:	ed93 6a00 	vldr	s12, [r3]
 8000d1e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000d22:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000d26:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000d2a:	69fb      	ldr	r3, [r7, #28]
 8000d2c:	3304      	adds	r3, #4
 8000d2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d32:	edc3 7a00 	vstr	s15, [r3]
	q[2] += (qa * gy - qb * gz + q[3] * gx);
 8000d36:	69fb      	ldr	r3, [r7, #28]
 8000d38:	3308      	adds	r3, #8
 8000d3a:	ed93 7a00 	vldr	s14, [r3]
 8000d3e:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8000d42:	edd7 7a05 	vldr	s15, [r7, #20]
 8000d46:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000d4a:	ed97 6a09 	vldr	s12, [r7, #36]	@ 0x24
 8000d4e:	edd7 7a04 	vldr	s15, [r7, #16]
 8000d52:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000d56:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8000d5a:	69fb      	ldr	r3, [r7, #28]
 8000d5c:	330c      	adds	r3, #12
 8000d5e:	ed93 6a00 	vldr	s12, [r3]
 8000d62:	edd7 7a06 	vldr	s15, [r7, #24]
 8000d66:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000d6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8000d6e:	69fb      	ldr	r3, [r7, #28]
 8000d70:	3308      	adds	r3, #8
 8000d72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d76:	edc3 7a00 	vstr	s15, [r3]
	q[3] += (qa * gz + qb * gy - qc * gx); 
 8000d7a:	69fb      	ldr	r3, [r7, #28]
 8000d7c:	330c      	adds	r3, #12
 8000d7e:	ed93 7a00 	vldr	s14, [r3]
 8000d82:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8000d86:	edd7 7a04 	vldr	s15, [r7, #16]
 8000d8a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000d8e:	ed97 6a09 	vldr	s12, [r7, #36]	@ 0x24
 8000d92:	edd7 7a05 	vldr	s15, [r7, #20]
 8000d96:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000d9a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8000d9e:	ed97 6a08 	vldr	s12, [r7, #32]
 8000da2:	edd7 7a06 	vldr	s15, [r7, #24]
 8000da6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8000daa:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000dae:	69fb      	ldr	r3, [r7, #28]
 8000db0:	330c      	adds	r3, #12
 8000db2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000db6:	edc3 7a00 	vstr	s15, [r3]
	
	// Normalise quaternion
	recipNorm = invSqrt(q[0] * q[0] + q[1] * q[1] + q[2] * q[2] + q[3] * q[3]);
 8000dba:	69fb      	ldr	r3, [r7, #28]
 8000dbc:	ed93 7a00 	vldr	s14, [r3]
 8000dc0:	69fb      	ldr	r3, [r7, #28]
 8000dc2:	edd3 7a00 	vldr	s15, [r3]
 8000dc6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000dca:	69fb      	ldr	r3, [r7, #28]
 8000dcc:	3304      	adds	r3, #4
 8000dce:	edd3 6a00 	vldr	s13, [r3]
 8000dd2:	69fb      	ldr	r3, [r7, #28]
 8000dd4:	3304      	adds	r3, #4
 8000dd6:	edd3 7a00 	vldr	s15, [r3]
 8000dda:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000dde:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000de2:	69fb      	ldr	r3, [r7, #28]
 8000de4:	3308      	adds	r3, #8
 8000de6:	edd3 6a00 	vldr	s13, [r3]
 8000dea:	69fb      	ldr	r3, [r7, #28]
 8000dec:	3308      	adds	r3, #8
 8000dee:	edd3 7a00 	vldr	s15, [r3]
 8000df2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000df6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000dfa:	69fb      	ldr	r3, [r7, #28]
 8000dfc:	330c      	adds	r3, #12
 8000dfe:	edd3 6a00 	vldr	s13, [r3]
 8000e02:	69fb      	ldr	r3, [r7, #28]
 8000e04:	330c      	adds	r3, #12
 8000e06:	edd3 7a00 	vldr	s15, [r3]
 8000e0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e12:	eeb0 0a67 	vmov.f32	s0, s15
 8000e16:	f000 f843 	bl	8000ea0 <invSqrt>
 8000e1a:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44
	q[0] *= recipNorm;
 8000e1e:	69fb      	ldr	r3, [r7, #28]
 8000e20:	ed93 7a00 	vldr	s14, [r3]
 8000e24:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000e28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e2c:	69fb      	ldr	r3, [r7, #28]
 8000e2e:	edc3 7a00 	vstr	s15, [r3]
	q[1] *= recipNorm;
 8000e32:	69fb      	ldr	r3, [r7, #28]
 8000e34:	3304      	adds	r3, #4
 8000e36:	ed93 7a00 	vldr	s14, [r3]
 8000e3a:	69fb      	ldr	r3, [r7, #28]
 8000e3c:	3304      	adds	r3, #4
 8000e3e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000e42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e46:	edc3 7a00 	vstr	s15, [r3]
	q[2] *= recipNorm;
 8000e4a:	69fb      	ldr	r3, [r7, #28]
 8000e4c:	3308      	adds	r3, #8
 8000e4e:	ed93 7a00 	vldr	s14, [r3]
 8000e52:	69fb      	ldr	r3, [r7, #28]
 8000e54:	3308      	adds	r3, #8
 8000e56:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000e5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e5e:	edc3 7a00 	vstr	s15, [r3]
	q[3] *= recipNorm;
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	330c      	adds	r3, #12
 8000e66:	ed93 7a00 	vldr	s14, [r3]
 8000e6a:	69fb      	ldr	r3, [r7, #28]
 8000e6c:	330c      	adds	r3, #12
 8000e6e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000e72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e76:	edc3 7a00 	vstr	s15, [r3]
}
 8000e7a:	bf00      	nop
 8000e7c:	3748      	adds	r7, #72	@ 0x48
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	240000bc 	.word	0x240000bc
 8000e88:	3a83126f 	.word	0x3a83126f
 8000e8c:	240000c0 	.word	0x240000c0
 8000e90:	240000c4 	.word	0x240000c4
 8000e94:	240000c8 	.word	0x240000c8
 8000e98:	24000000 	.word	0x24000000
 8000e9c:	3a03126f 	.word	0x3a03126f

08000ea0 <invSqrt>:

//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) {
 8000ea0:	b480      	push	{r7}
 8000ea2:	b087      	sub	sp, #28
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8000eaa:	edd7 7a01 	vldr	s15, [r7, #4]
 8000eae:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000eb2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000eb6:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 8000ebe:	f107 0310 	add.w	r3, r7, #16
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	105a      	asrs	r2, r3, #1
 8000eca:	4b12      	ldr	r3, [pc, #72]	@ (8000f14 <invSqrt+0x74>)
 8000ecc:	1a9b      	subs	r3, r3, r2
 8000ece:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8000ed0:	f107 030c 	add.w	r3, r7, #12
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8000ed8:	ed97 7a04 	vldr	s14, [r7, #16]
 8000edc:	edd7 7a05 	vldr	s15, [r7, #20]
 8000ee0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000ee4:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ee8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000eec:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8000ef0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000ef4:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ef8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000efc:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8000f00:	693b      	ldr	r3, [r7, #16]
 8000f02:	ee07 3a90 	vmov	s15, r3
}
 8000f06:	eeb0 0a67 	vmov.f32	s0, s15
 8000f0a:	371c      	adds	r7, #28
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f12:	4770      	bx	lr
 8000f14:	5f3759df 	.word	0x5f3759df

08000f18 <BMI088_GPIO_init>:
* @retval:     	void
* @details:    	BMI088传感器GPIO初始化函数
************************************************************************
**/
void BMI088_GPIO_init(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0

}
 8000f1c:	bf00      	nop
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr

08000f26 <BMI088_com_init>:
* @retval:     	void
* @details:    	BMI088传感器通信初始化函数
************************************************************************
**/
void BMI088_com_init(void)
{
 8000f26:	b480      	push	{r7}
 8000f28:	af00      	add	r7, sp, #0


}
 8000f2a:	bf00      	nop
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f32:	4770      	bx	lr

08000f34 <BMI088_delay_ms>:
* @retval:     	void
* @details:    	延迟指定毫秒数的函数，基于微秒延迟实现
************************************************************************
**/
void BMI088_delay_ms(uint16_t ms)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	80fb      	strh	r3, [r7, #6]
    while(ms--)
 8000f3e:	e003      	b.n	8000f48 <BMI088_delay_ms+0x14>
    {
        BMI088_delay_us(1000);
 8000f40:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f44:	f000 f80a 	bl	8000f5c <BMI088_delay_us>
    while(ms--)
 8000f48:	88fb      	ldrh	r3, [r7, #6]
 8000f4a:	1e5a      	subs	r2, r3, #1
 8000f4c:	80fa      	strh	r2, [r7, #6]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d1f6      	bne.n	8000f40 <BMI088_delay_ms+0xc>
    }
}
 8000f52:	bf00      	nop
 8000f54:	bf00      	nop
 8000f56:	3708      	adds	r7, #8
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}

08000f5c <BMI088_delay_us>:
* @retval:     	void
* @details:    	微秒级延迟函数，使用SysTick定时器实现
************************************************************************
**/
void BMI088_delay_us(uint16_t us)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b089      	sub	sp, #36	@ 0x24
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	80fb      	strh	r3, [r7, #6]

    uint32_t ticks = 0;
 8000f66:	2300      	movs	r3, #0
 8000f68:	617b      	str	r3, [r7, #20]
    uint32_t told = 0;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	61fb      	str	r3, [r7, #28]
    uint32_t tnow = 0;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	613b      	str	r3, [r7, #16]
    uint32_t tcnt = 0;
 8000f72:	2300      	movs	r3, #0
 8000f74:	61bb      	str	r3, [r7, #24]
    uint32_t reload = 0;
 8000f76:	2300      	movs	r3, #0
 8000f78:	60fb      	str	r3, [r7, #12]
    reload = SysTick->LOAD;
 8000f7a:	4b1a      	ldr	r3, [pc, #104]	@ (8000fe4 <BMI088_delay_us+0x88>)
 8000f7c:	685b      	ldr	r3, [r3, #4]
 8000f7e:	60fb      	str	r3, [r7, #12]
    ticks = us * 480;
 8000f80:	88fa      	ldrh	r2, [r7, #6]
 8000f82:	4613      	mov	r3, r2
 8000f84:	011b      	lsls	r3, r3, #4
 8000f86:	1a9b      	subs	r3, r3, r2
 8000f88:	015b      	lsls	r3, r3, #5
 8000f8a:	617b      	str	r3, [r7, #20]
    told = SysTick->VAL;
 8000f8c:	4b15      	ldr	r3, [pc, #84]	@ (8000fe4 <BMI088_delay_us+0x88>)
 8000f8e:	689b      	ldr	r3, [r3, #8]
 8000f90:	61fb      	str	r3, [r7, #28]
    while (1)
    {
        tnow = SysTick->VAL;
 8000f92:	4b14      	ldr	r3, [pc, #80]	@ (8000fe4 <BMI088_delay_us+0x88>)
 8000f94:	689b      	ldr	r3, [r3, #8]
 8000f96:	613b      	str	r3, [r7, #16]
        if (tnow != told)
 8000f98:	693a      	ldr	r2, [r7, #16]
 8000f9a:	69fb      	ldr	r3, [r7, #28]
 8000f9c:	429a      	cmp	r2, r3
 8000f9e:	d0f8      	beq.n	8000f92 <BMI088_delay_us+0x36>
        {
            if (tnow < told)
 8000fa0:	693a      	ldr	r2, [r7, #16]
 8000fa2:	69fb      	ldr	r3, [r7, #28]
 8000fa4:	429a      	cmp	r2, r3
 8000fa6:	d206      	bcs.n	8000fb6 <BMI088_delay_us+0x5a>
            {
                tcnt += told - tnow;
 8000fa8:	69fa      	ldr	r2, [r7, #28]
 8000faa:	693b      	ldr	r3, [r7, #16]
 8000fac:	1ad3      	subs	r3, r2, r3
 8000fae:	69ba      	ldr	r2, [r7, #24]
 8000fb0:	4413      	add	r3, r2
 8000fb2:	61bb      	str	r3, [r7, #24]
 8000fb4:	e007      	b.n	8000fc6 <BMI088_delay_us+0x6a>
            }
            else
            {
                tcnt += reload - tnow + told;
 8000fb6:	68fa      	ldr	r2, [r7, #12]
 8000fb8:	693b      	ldr	r3, [r7, #16]
 8000fba:	1ad2      	subs	r2, r2, r3
 8000fbc:	69fb      	ldr	r3, [r7, #28]
 8000fbe:	4413      	add	r3, r2
 8000fc0:	69ba      	ldr	r2, [r7, #24]
 8000fc2:	4413      	add	r3, r2
 8000fc4:	61bb      	str	r3, [r7, #24]
            }
            told = tnow;
 8000fc6:	693b      	ldr	r3, [r7, #16]
 8000fc8:	61fb      	str	r3, [r7, #28]
            if (tcnt >= ticks)
 8000fca:	69ba      	ldr	r2, [r7, #24]
 8000fcc:	697b      	ldr	r3, [r7, #20]
 8000fce:	429a      	cmp	r2, r3
 8000fd0:	d200      	bcs.n	8000fd4 <BMI088_delay_us+0x78>
        tnow = SysTick->VAL;
 8000fd2:	e7de      	b.n	8000f92 <BMI088_delay_us+0x36>
            {
                break;
 8000fd4:	bf00      	nop
            }
        }
    }
}
 8000fd6:	bf00      	nop
 8000fd8:	3724      	adds	r7, #36	@ 0x24
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	e000e010 	.word	0xe000e010

08000fe8 <BMI088_ACCEL_NS_L>:
* @retval:     	void
* @details:    	将BMI088加速度计片选信号置低，使其处于选中状态
************************************************************************
**/
void BMI088_ACCEL_NS_L(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ACC_CS_GPIO_Port, ACC_CS_Pin, GPIO_PIN_RESET);
 8000fec:	2200      	movs	r2, #0
 8000fee:	2101      	movs	r1, #1
 8000ff0:	4802      	ldr	r0, [pc, #8]	@ (8000ffc <BMI088_ACCEL_NS_L+0x14>)
 8000ff2:	f004 fcb5 	bl	8005960 <HAL_GPIO_WritePin>
}
 8000ff6:	bf00      	nop
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	58020800 	.word	0x58020800

08001000 <BMI088_ACCEL_NS_H>:
* @retval:     	void
* @details:    	将BMI088加速度计片选信号置高，使其处于非选中状态
************************************************************************
**/
void BMI088_ACCEL_NS_H(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ACC_CS_GPIO_Port, ACC_CS_Pin, GPIO_PIN_SET);
 8001004:	2201      	movs	r2, #1
 8001006:	2101      	movs	r1, #1
 8001008:	4802      	ldr	r0, [pc, #8]	@ (8001014 <BMI088_ACCEL_NS_H+0x14>)
 800100a:	f004 fca9 	bl	8005960 <HAL_GPIO_WritePin>
}
 800100e:	bf00      	nop
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	58020800 	.word	0x58020800

08001018 <BMI088_GYRO_NS_L>:
* @retval:     	void
* @details:    	将BMI088陀螺仪片选信号置低，使其处于选中状态
************************************************************************
**/
void BMI088_GYRO_NS_L(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 800101c:	2200      	movs	r2, #0
 800101e:	2108      	movs	r1, #8
 8001020:	4802      	ldr	r0, [pc, #8]	@ (800102c <BMI088_GYRO_NS_L+0x14>)
 8001022:	f004 fc9d 	bl	8005960 <HAL_GPIO_WritePin>
}
 8001026:	bf00      	nop
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	58020800 	.word	0x58020800

08001030 <BMI088_GYRO_NS_H>:
* @retval:     	void
* @details:    	将BMI088陀螺仪片选信号置高，使其处于非选中状态
************************************************************************
**/
void BMI088_GYRO_NS_H(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 8001034:	2201      	movs	r2, #1
 8001036:	2108      	movs	r1, #8
 8001038:	4802      	ldr	r0, [pc, #8]	@ (8001044 <BMI088_GYRO_NS_H+0x14>)
 800103a:	f004 fc91 	bl	8005960 <HAL_GPIO_WritePin>
}
 800103e:	bf00      	nop
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	58020800 	.word	0x58020800

08001048 <BMI088_read_write_byte>:
* @retval:     	uint8_t - 接收到的数据
* @details:    	通过BMI088使用的SPI总线进行单字节的读写操作
************************************************************************
**/
uint8_t BMI088_read_write_byte(uint8_t txdata)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b086      	sub	sp, #24
 800104c:	af02      	add	r7, sp, #8
 800104e:	4603      	mov	r3, r0
 8001050:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data;
    HAL_SPI_TransmitReceive(&BMI088_USING_SPI_UNIT, &txdata, &rx_data, 1, 1000);
 8001052:	f107 020f 	add.w	r2, r7, #15
 8001056:	1df9      	adds	r1, r7, #7
 8001058:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800105c:	9300      	str	r3, [sp, #0]
 800105e:	2301      	movs	r3, #1
 8001060:	4803      	ldr	r0, [pc, #12]	@ (8001070 <BMI088_read_write_byte+0x28>)
 8001062:	f007 fb5f 	bl	8008724 <HAL_SPI_TransmitReceive>
    return rx_data;
 8001066:	7bfb      	ldrb	r3, [r7, #15]
}
 8001068:	4618      	mov	r0, r3
 800106a:	3710      	adds	r7, #16
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	240014ec 	.word	0x240014ec

08001074 <BMI088_init>:
* @retval:     	uint8_t - 锟斤拷锟斤拷锟斤拷锟
* @details:    	BMI088锟斤拷锟斤拷锟斤拷锟斤拷始锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷GPIO锟斤拷SPI锟斤拷始锟斤拷锟斤拷锟皆硷拷锟斤拷锟劫度猴拷锟斤拷锟斤拷锟角的筹拷始锟斤拷
************************************************************************
**/
uint8_t BMI088_init(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
    uint8_t error = BMI088_NO_ERROR;
 800107a:	2300      	movs	r3, #0
 800107c:	71fb      	strb	r3, [r7, #7]
    // GPIO and SPI  Init .
    BMI088_GPIO_init();
 800107e:	f7ff ff4b 	bl	8000f18 <BMI088_GPIO_init>
    BMI088_com_init();
 8001082:	f7ff ff50 	bl	8000f26 <BMI088_com_init>

    error |= bmi088_accel_init();
 8001086:	f000 f811 	bl	80010ac <bmi088_accel_init>
 800108a:	4603      	mov	r3, r0
 800108c:	461a      	mov	r2, r3
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	4313      	orrs	r3, r2
 8001092:	71fb      	strb	r3, [r7, #7]
    error |= bmi088_gyro_init();
 8001094:	f000 f8c2 	bl	800121c <bmi088_gyro_init>
 8001098:	4603      	mov	r3, r0
 800109a:	461a      	mov	r2, r3
 800109c:	79fb      	ldrb	r3, [r7, #7]
 800109e:	4313      	orrs	r3, r2
 80010a0:	71fb      	strb	r3, [r7, #7]

    return error;
 80010a2:	79fb      	ldrb	r3, [r7, #7]
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3708      	adds	r7, #8
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}

080010ac <bmi088_accel_init>:
* @retval:     	uint8_t - 锟斤拷锟斤拷锟斤拷锟
* @details:    	BMI088锟斤拷锟劫度达拷锟斤拷锟斤拷锟斤拷始锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷通锟脚硷拷椤锟斤拷锟斤拷锟轿伙拷锟斤拷锟斤拷眉拇锟斤拷锟叫达拷爰帮拷锟斤拷
************************************************************************
**/
uint8_t bmi088_accel_init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
    uint8_t res = 0;
 80010b2:	2300      	movs	r3, #0
 80010b4:	71bb      	strb	r3, [r7, #6]
    uint8_t write_reg_num = 0;
 80010b6:	2300      	movs	r3, #0
 80010b8:	71fb      	strb	r3, [r7, #7]

    //check commiunication
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 80010ba:	f7ff ff95 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 80010be:	2080      	movs	r0, #128	@ 0x80
 80010c0:	f7ff ffc2 	bl	8001048 <BMI088_read_write_byte>
 80010c4:	2055      	movs	r0, #85	@ 0x55
 80010c6:	f7ff ffbf 	bl	8001048 <BMI088_read_write_byte>
 80010ca:	2055      	movs	r0, #85	@ 0x55
 80010cc:	f7ff ffbc 	bl	8001048 <BMI088_read_write_byte>
 80010d0:	4603      	mov	r3, r0
 80010d2:	71bb      	strb	r3, [r7, #6]
 80010d4:	f7ff ff94 	bl	8001000 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80010d8:	2096      	movs	r0, #150	@ 0x96
 80010da:	f7ff ff3f 	bl	8000f5c <BMI088_delay_us>
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 80010de:	f7ff ff83 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 80010e2:	2080      	movs	r0, #128	@ 0x80
 80010e4:	f7ff ffb0 	bl	8001048 <BMI088_read_write_byte>
 80010e8:	2055      	movs	r0, #85	@ 0x55
 80010ea:	f7ff ffad 	bl	8001048 <BMI088_read_write_byte>
 80010ee:	2055      	movs	r0, #85	@ 0x55
 80010f0:	f7ff ffaa 	bl	8001048 <BMI088_read_write_byte>
 80010f4:	4603      	mov	r3, r0
 80010f6:	71bb      	strb	r3, [r7, #6]
 80010f8:	f7ff ff82 	bl	8001000 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80010fc:	2096      	movs	r0, #150	@ 0x96
 80010fe:	f7ff ff2d 	bl	8000f5c <BMI088_delay_us>

    //accel software reset
    BMI088_accel_write_single_reg(BMI088_ACC_SOFTRESET, BMI088_ACC_SOFTRESET_VALUE);
 8001102:	f7ff ff71 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 8001106:	21b6      	movs	r1, #182	@ 0xb6
 8001108:	207e      	movs	r0, #126	@ 0x7e
 800110a:	f000 fa09 	bl	8001520 <BMI088_write_single_reg>
 800110e:	f7ff ff77 	bl	8001000 <BMI088_ACCEL_NS_H>
    BMI088_delay_ms(BMI088_LONG_DELAY_TIME);
 8001112:	2050      	movs	r0, #80	@ 0x50
 8001114:	f7ff ff0e 	bl	8000f34 <BMI088_delay_ms>

    //check commiunication is normal after reset
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 8001118:	f7ff ff66 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 800111c:	2080      	movs	r0, #128	@ 0x80
 800111e:	f7ff ff93 	bl	8001048 <BMI088_read_write_byte>
 8001122:	2055      	movs	r0, #85	@ 0x55
 8001124:	f7ff ff90 	bl	8001048 <BMI088_read_write_byte>
 8001128:	2055      	movs	r0, #85	@ 0x55
 800112a:	f7ff ff8d 	bl	8001048 <BMI088_read_write_byte>
 800112e:	4603      	mov	r3, r0
 8001130:	71bb      	strb	r3, [r7, #6]
 8001132:	f7ff ff65 	bl	8001000 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8001136:	2096      	movs	r0, #150	@ 0x96
 8001138:	f7ff ff10 	bl	8000f5c <BMI088_delay_us>
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 800113c:	f7ff ff54 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 8001140:	2080      	movs	r0, #128	@ 0x80
 8001142:	f7ff ff81 	bl	8001048 <BMI088_read_write_byte>
 8001146:	2055      	movs	r0, #85	@ 0x55
 8001148:	f7ff ff7e 	bl	8001048 <BMI088_read_write_byte>
 800114c:	2055      	movs	r0, #85	@ 0x55
 800114e:	f7ff ff7b 	bl	8001048 <BMI088_read_write_byte>
 8001152:	4603      	mov	r3, r0
 8001154:	71bb      	strb	r3, [r7, #6]
 8001156:	f7ff ff53 	bl	8001000 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800115a:	2096      	movs	r0, #150	@ 0x96
 800115c:	f7ff fefe 	bl	8000f5c <BMI088_delay_us>

    // check the "who am I"
    if (res != BMI088_ACC_CHIP_ID_VALUE)
 8001160:	79bb      	ldrb	r3, [r7, #6]
 8001162:	2b1e      	cmp	r3, #30
 8001164:	d001      	beq.n	800116a <bmi088_accel_init+0xbe>
    {
        return BMI088_NO_SENSOR;
 8001166:	23ff      	movs	r3, #255	@ 0xff
 8001168:	e052      	b.n	8001210 <bmi088_accel_init+0x164>
    }

    //set accel sonsor config and check
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_ACCEL_REG_NUM; write_reg_num++)
 800116a:	2300      	movs	r3, #0
 800116c:	71fb      	strb	r3, [r7, #7]
 800116e:	e04b      	b.n	8001208 <bmi088_accel_init+0x15c>
    {

        BMI088_accel_write_single_reg(write_BMI088_accel_reg_data_error[write_reg_num][0], write_BMI088_accel_reg_data_error[write_reg_num][1]);
 8001170:	f7ff ff3a 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 8001174:	79fa      	ldrb	r2, [r7, #7]
 8001176:	4928      	ldr	r1, [pc, #160]	@ (8001218 <bmi088_accel_init+0x16c>)
 8001178:	4613      	mov	r3, r2
 800117a:	005b      	lsls	r3, r3, #1
 800117c:	4413      	add	r3, r2
 800117e:	440b      	add	r3, r1
 8001180:	7818      	ldrb	r0, [r3, #0]
 8001182:	79fa      	ldrb	r2, [r7, #7]
 8001184:	4924      	ldr	r1, [pc, #144]	@ (8001218 <bmi088_accel_init+0x16c>)
 8001186:	4613      	mov	r3, r2
 8001188:	005b      	lsls	r3, r3, #1
 800118a:	4413      	add	r3, r2
 800118c:	440b      	add	r3, r1
 800118e:	3301      	adds	r3, #1
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	4619      	mov	r1, r3
 8001194:	f000 f9c4 	bl	8001520 <BMI088_write_single_reg>
 8001198:	f7ff ff32 	bl	8001000 <BMI088_ACCEL_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800119c:	2096      	movs	r0, #150	@ 0x96
 800119e:	f7ff fedd 	bl	8000f5c <BMI088_delay_us>

        BMI088_accel_read_single_reg(write_BMI088_accel_reg_data_error[write_reg_num][0], res);
 80011a2:	f7ff ff21 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 80011a6:	79fa      	ldrb	r2, [r7, #7]
 80011a8:	491b      	ldr	r1, [pc, #108]	@ (8001218 <bmi088_accel_init+0x16c>)
 80011aa:	4613      	mov	r3, r2
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	4413      	add	r3, r2
 80011b0:	440b      	add	r3, r1
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	4618      	mov	r0, r3
 80011bc:	f7ff ff44 	bl	8001048 <BMI088_read_write_byte>
 80011c0:	2055      	movs	r0, #85	@ 0x55
 80011c2:	f7ff ff41 	bl	8001048 <BMI088_read_write_byte>
 80011c6:	2055      	movs	r0, #85	@ 0x55
 80011c8:	f7ff ff3e 	bl	8001048 <BMI088_read_write_byte>
 80011cc:	4603      	mov	r3, r0
 80011ce:	71bb      	strb	r3, [r7, #6]
 80011d0:	f7ff ff16 	bl	8001000 <BMI088_ACCEL_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80011d4:	2096      	movs	r0, #150	@ 0x96
 80011d6:	f7ff fec1 	bl	8000f5c <BMI088_delay_us>

        if (res != write_BMI088_accel_reg_data_error[write_reg_num][1])
 80011da:	79fa      	ldrb	r2, [r7, #7]
 80011dc:	490e      	ldr	r1, [pc, #56]	@ (8001218 <bmi088_accel_init+0x16c>)
 80011de:	4613      	mov	r3, r2
 80011e0:	005b      	lsls	r3, r3, #1
 80011e2:	4413      	add	r3, r2
 80011e4:	440b      	add	r3, r1
 80011e6:	3301      	adds	r3, #1
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	79ba      	ldrb	r2, [r7, #6]
 80011ec:	429a      	cmp	r2, r3
 80011ee:	d008      	beq.n	8001202 <bmi088_accel_init+0x156>
        {
            return write_BMI088_accel_reg_data_error[write_reg_num][2];
 80011f0:	79fa      	ldrb	r2, [r7, #7]
 80011f2:	4909      	ldr	r1, [pc, #36]	@ (8001218 <bmi088_accel_init+0x16c>)
 80011f4:	4613      	mov	r3, r2
 80011f6:	005b      	lsls	r3, r3, #1
 80011f8:	4413      	add	r3, r2
 80011fa:	440b      	add	r3, r1
 80011fc:	3302      	adds	r3, #2
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	e006      	b.n	8001210 <bmi088_accel_init+0x164>
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_ACCEL_REG_NUM; write_reg_num++)
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	3301      	adds	r3, #1
 8001206:	71fb      	strb	r3, [r7, #7]
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	2b05      	cmp	r3, #5
 800120c:	d9b0      	bls.n	8001170 <bmi088_accel_init+0xc4>
        }
    }
    return BMI088_NO_ERROR;
 800120e:	2300      	movs	r3, #0
}
 8001210:	4618      	mov	r0, r3
 8001212:	3708      	adds	r7, #8
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	2400000c 	.word	0x2400000c

0800121c <bmi088_gyro_init>:
* @retval:     	uint8_t - 锟斤拷锟斤拷锟斤拷锟
* @details:    	BMI088锟斤拷锟斤拷锟角达拷锟斤拷锟斤拷锟斤拷始锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷通锟脚硷拷椤锟斤拷锟斤拷锟轿伙拷锟斤拷锟斤拷眉拇锟斤拷锟叫达拷爰帮拷锟斤拷
************************************************************************
**/
uint8_t bmi088_gyro_init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
    uint8_t write_reg_num = 0;
 8001222:	2300      	movs	r3, #0
 8001224:	71fb      	strb	r3, [r7, #7]
    uint8_t res = 0;
 8001226:	2300      	movs	r3, #0
 8001228:	71bb      	strb	r3, [r7, #6]

    //check commiunication
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 800122a:	f7ff fef5 	bl	8001018 <BMI088_GYRO_NS_L>
 800122e:	1dbb      	adds	r3, r7, #6
 8001230:	4619      	mov	r1, r3
 8001232:	2000      	movs	r0, #0
 8001234:	f000 f988 	bl	8001548 <BMI088_read_single_reg>
 8001238:	f7ff fefa 	bl	8001030 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800123c:	2096      	movs	r0, #150	@ 0x96
 800123e:	f7ff fe8d 	bl	8000f5c <BMI088_delay_us>
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 8001242:	f7ff fee9 	bl	8001018 <BMI088_GYRO_NS_L>
 8001246:	1dbb      	adds	r3, r7, #6
 8001248:	4619      	mov	r1, r3
 800124a:	2000      	movs	r0, #0
 800124c:	f000 f97c 	bl	8001548 <BMI088_read_single_reg>
 8001250:	f7ff feee 	bl	8001030 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8001254:	2096      	movs	r0, #150	@ 0x96
 8001256:	f7ff fe81 	bl	8000f5c <BMI088_delay_us>

    //reset the gyro sensor
    BMI088_gyro_write_single_reg(BMI088_GYRO_SOFTRESET, BMI088_GYRO_SOFTRESET_VALUE);
 800125a:	f7ff fedd 	bl	8001018 <BMI088_GYRO_NS_L>
 800125e:	21b6      	movs	r1, #182	@ 0xb6
 8001260:	2014      	movs	r0, #20
 8001262:	f000 f95d 	bl	8001520 <BMI088_write_single_reg>
 8001266:	f7ff fee3 	bl	8001030 <BMI088_GYRO_NS_H>
    BMI088_delay_ms(BMI088_LONG_DELAY_TIME);
 800126a:	2050      	movs	r0, #80	@ 0x50
 800126c:	f7ff fe62 	bl	8000f34 <BMI088_delay_ms>
    //check commiunication is normal after reset
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 8001270:	f7ff fed2 	bl	8001018 <BMI088_GYRO_NS_L>
 8001274:	1dbb      	adds	r3, r7, #6
 8001276:	4619      	mov	r1, r3
 8001278:	2000      	movs	r0, #0
 800127a:	f000 f965 	bl	8001548 <BMI088_read_single_reg>
 800127e:	f7ff fed7 	bl	8001030 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8001282:	2096      	movs	r0, #150	@ 0x96
 8001284:	f7ff fe6a 	bl	8000f5c <BMI088_delay_us>
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 8001288:	f7ff fec6 	bl	8001018 <BMI088_GYRO_NS_L>
 800128c:	1dbb      	adds	r3, r7, #6
 800128e:	4619      	mov	r1, r3
 8001290:	2000      	movs	r0, #0
 8001292:	f000 f959 	bl	8001548 <BMI088_read_single_reg>
 8001296:	f7ff fecb 	bl	8001030 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 800129a:	2096      	movs	r0, #150	@ 0x96
 800129c:	f7ff fe5e 	bl	8000f5c <BMI088_delay_us>

    // check the "who am I"
    if (res != BMI088_GYRO_CHIP_ID_VALUE)
 80012a0:	79bb      	ldrb	r3, [r7, #6]
 80012a2:	2b0f      	cmp	r3, #15
 80012a4:	d001      	beq.n	80012aa <bmi088_gyro_init+0x8e>
    {
        return BMI088_NO_SENSOR;
 80012a6:	23ff      	movs	r3, #255	@ 0xff
 80012a8:	e049      	b.n	800133e <bmi088_gyro_init+0x122>
    }

    //set gyro sonsor config and check
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_GYRO_REG_NUM; write_reg_num++)
 80012aa:	2300      	movs	r3, #0
 80012ac:	71fb      	strb	r3, [r7, #7]
 80012ae:	e042      	b.n	8001336 <bmi088_gyro_init+0x11a>
    {

        BMI088_gyro_write_single_reg(write_BMI088_gyro_reg_data_error[write_reg_num][0], write_BMI088_gyro_reg_data_error[write_reg_num][1]);
 80012b0:	f7ff feb2 	bl	8001018 <BMI088_GYRO_NS_L>
 80012b4:	79fa      	ldrb	r2, [r7, #7]
 80012b6:	4924      	ldr	r1, [pc, #144]	@ (8001348 <bmi088_gyro_init+0x12c>)
 80012b8:	4613      	mov	r3, r2
 80012ba:	005b      	lsls	r3, r3, #1
 80012bc:	4413      	add	r3, r2
 80012be:	440b      	add	r3, r1
 80012c0:	7818      	ldrb	r0, [r3, #0]
 80012c2:	79fa      	ldrb	r2, [r7, #7]
 80012c4:	4920      	ldr	r1, [pc, #128]	@ (8001348 <bmi088_gyro_init+0x12c>)
 80012c6:	4613      	mov	r3, r2
 80012c8:	005b      	lsls	r3, r3, #1
 80012ca:	4413      	add	r3, r2
 80012cc:	440b      	add	r3, r1
 80012ce:	3301      	adds	r3, #1
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	4619      	mov	r1, r3
 80012d4:	f000 f924 	bl	8001520 <BMI088_write_single_reg>
 80012d8:	f7ff feaa 	bl	8001030 <BMI088_GYRO_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80012dc:	2096      	movs	r0, #150	@ 0x96
 80012de:	f7ff fe3d 	bl	8000f5c <BMI088_delay_us>

        BMI088_gyro_read_single_reg(write_BMI088_gyro_reg_data_error[write_reg_num][0], res);
 80012e2:	f7ff fe99 	bl	8001018 <BMI088_GYRO_NS_L>
 80012e6:	79fa      	ldrb	r2, [r7, #7]
 80012e8:	4917      	ldr	r1, [pc, #92]	@ (8001348 <bmi088_gyro_init+0x12c>)
 80012ea:	4613      	mov	r3, r2
 80012ec:	005b      	lsls	r3, r3, #1
 80012ee:	4413      	add	r3, r2
 80012f0:	440b      	add	r3, r1
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	1dba      	adds	r2, r7, #6
 80012f6:	4611      	mov	r1, r2
 80012f8:	4618      	mov	r0, r3
 80012fa:	f000 f925 	bl	8001548 <BMI088_read_single_reg>
 80012fe:	f7ff fe97 	bl	8001030 <BMI088_GYRO_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8001302:	2096      	movs	r0, #150	@ 0x96
 8001304:	f7ff fe2a 	bl	8000f5c <BMI088_delay_us>

        if (res != write_BMI088_gyro_reg_data_error[write_reg_num][1])
 8001308:	79fa      	ldrb	r2, [r7, #7]
 800130a:	490f      	ldr	r1, [pc, #60]	@ (8001348 <bmi088_gyro_init+0x12c>)
 800130c:	4613      	mov	r3, r2
 800130e:	005b      	lsls	r3, r3, #1
 8001310:	4413      	add	r3, r2
 8001312:	440b      	add	r3, r1
 8001314:	3301      	adds	r3, #1
 8001316:	781a      	ldrb	r2, [r3, #0]
 8001318:	79bb      	ldrb	r3, [r7, #6]
 800131a:	429a      	cmp	r2, r3
 800131c:	d008      	beq.n	8001330 <bmi088_gyro_init+0x114>
        {
            return write_BMI088_gyro_reg_data_error[write_reg_num][2];
 800131e:	79fa      	ldrb	r2, [r7, #7]
 8001320:	4909      	ldr	r1, [pc, #36]	@ (8001348 <bmi088_gyro_init+0x12c>)
 8001322:	4613      	mov	r3, r2
 8001324:	005b      	lsls	r3, r3, #1
 8001326:	4413      	add	r3, r2
 8001328:	440b      	add	r3, r1
 800132a:	3302      	adds	r3, #2
 800132c:	781b      	ldrb	r3, [r3, #0]
 800132e:	e006      	b.n	800133e <bmi088_gyro_init+0x122>
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_GYRO_REG_NUM; write_reg_num++)
 8001330:	79fb      	ldrb	r3, [r7, #7]
 8001332:	3301      	adds	r3, #1
 8001334:	71fb      	strb	r3, [r7, #7]
 8001336:	79fb      	ldrb	r3, [r7, #7]
 8001338:	2b05      	cmp	r3, #5
 800133a:	d9b9      	bls.n	80012b0 <bmi088_gyro_init+0x94>
        }
    }

    return BMI088_NO_ERROR;
 800133c:	2300      	movs	r3, #0
}
 800133e:	4618      	mov	r0, r3
 8001340:	3708      	adds	r7, #8
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	24000020 	.word	0x24000020

0800134c <BMI088_read>:
* @retval:     	void
* @details:    	锟斤拷取BMI088锟斤拷锟斤拷锟斤拷锟斤拷锟捷ｏ拷锟斤拷锟斤拷锟斤拷锟劫度★拷锟斤拷锟斤拷锟角猴拷锟铰讹拷
************************************************************************
**/
void BMI088_read(float gyro[3], float accel[3], float *temperate)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b088      	sub	sp, #32
 8001350:	af00      	add	r7, sp, #0
 8001352:	60f8      	str	r0, [r7, #12]
 8001354:	60b9      	str	r1, [r7, #8]
 8001356:	607a      	str	r2, [r7, #4]
    uint8_t buf[8] = {0, 0, 0, 0, 0, 0};
 8001358:	f107 0314 	add.w	r3, r7, #20
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	605a      	str	r2, [r3, #4]
    int16_t bmi088_raw_temp;

    BMI088_accel_read_muli_reg(BMI088_ACCEL_XOUT_L, buf, 6);
 8001362:	f7ff fe41 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 8001366:	2092      	movs	r0, #146	@ 0x92
 8001368:	f7ff fe6e 	bl	8001048 <BMI088_read_write_byte>
 800136c:	f107 0314 	add.w	r3, r7, #20
 8001370:	2206      	movs	r2, #6
 8001372:	4619      	mov	r1, r3
 8001374:	2012      	movs	r0, #18
 8001376:	f000 f8ff 	bl	8001578 <BMI088_read_muli_reg>
 800137a:	f7ff fe41 	bl	8001000 <BMI088_ACCEL_NS_H>

    bmi088_raw_temp = (int16_t)((buf[1]) << 8) | buf[0];
 800137e:	7d7b      	ldrb	r3, [r7, #21]
 8001380:	b21b      	sxth	r3, r3
 8001382:	021b      	lsls	r3, r3, #8
 8001384:	b21a      	sxth	r2, r3
 8001386:	7d3b      	ldrb	r3, [r7, #20]
 8001388:	b21b      	sxth	r3, r3
 800138a:	4313      	orrs	r3, r2
 800138c:	83fb      	strh	r3, [r7, #30]
    accel[0] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 800138e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001392:	ee07 3a90 	vmov	s15, r3
 8001396:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800139a:	4b5f      	ldr	r3, [pc, #380]	@ (8001518 <BMI088_read+0x1cc>)
 800139c:	edd3 7a00 	vldr	s15, [r3]
 80013a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013a4:	68bb      	ldr	r3, [r7, #8]
 80013a6:	edc3 7a00 	vstr	s15, [r3]
    bmi088_raw_temp = (int16_t)((buf[3]) << 8) | buf[2];
 80013aa:	7dfb      	ldrb	r3, [r7, #23]
 80013ac:	b21b      	sxth	r3, r3
 80013ae:	021b      	lsls	r3, r3, #8
 80013b0:	b21a      	sxth	r2, r3
 80013b2:	7dbb      	ldrb	r3, [r7, #22]
 80013b4:	b21b      	sxth	r3, r3
 80013b6:	4313      	orrs	r3, r2
 80013b8:	83fb      	strh	r3, [r7, #30]
    accel[1] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 80013ba:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80013be:	ee07 3a90 	vmov	s15, r3
 80013c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013c6:	4b54      	ldr	r3, [pc, #336]	@ (8001518 <BMI088_read+0x1cc>)
 80013c8:	edd3 7a00 	vldr	s15, [r3]
 80013cc:	68bb      	ldr	r3, [r7, #8]
 80013ce:	3304      	adds	r3, #4
 80013d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013d4:	edc3 7a00 	vstr	s15, [r3]
    bmi088_raw_temp = (int16_t)((buf[5]) << 8) | buf[4];
 80013d8:	7e7b      	ldrb	r3, [r7, #25]
 80013da:	b21b      	sxth	r3, r3
 80013dc:	021b      	lsls	r3, r3, #8
 80013de:	b21a      	sxth	r2, r3
 80013e0:	7e3b      	ldrb	r3, [r7, #24]
 80013e2:	b21b      	sxth	r3, r3
 80013e4:	4313      	orrs	r3, r2
 80013e6:	83fb      	strh	r3, [r7, #30]
    accel[2] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 80013e8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80013ec:	ee07 3a90 	vmov	s15, r3
 80013f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013f4:	4b48      	ldr	r3, [pc, #288]	@ (8001518 <BMI088_read+0x1cc>)
 80013f6:	edd3 7a00 	vldr	s15, [r3]
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	3308      	adds	r3, #8
 80013fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001402:	edc3 7a00 	vstr	s15, [r3]

    BMI088_gyro_read_muli_reg(BMI088_GYRO_CHIP_ID, buf, 8);
 8001406:	f7ff fe07 	bl	8001018 <BMI088_GYRO_NS_L>
 800140a:	f107 0314 	add.w	r3, r7, #20
 800140e:	2208      	movs	r2, #8
 8001410:	4619      	mov	r1, r3
 8001412:	2000      	movs	r0, #0
 8001414:	f000 f8b0 	bl	8001578 <BMI088_read_muli_reg>
 8001418:	f7ff fe0a 	bl	8001030 <BMI088_GYRO_NS_H>
    if(buf[0] == BMI088_GYRO_CHIP_ID_VALUE)
 800141c:	7d3b      	ldrb	r3, [r7, #20]
 800141e:	2b0f      	cmp	r3, #15
 8001420:	d143      	bne.n	80014aa <BMI088_read+0x15e>
    {
        bmi088_raw_temp = (int16_t)((buf[3]) << 8) | buf[2];
 8001422:	7dfb      	ldrb	r3, [r7, #23]
 8001424:	b21b      	sxth	r3, r3
 8001426:	021b      	lsls	r3, r3, #8
 8001428:	b21a      	sxth	r2, r3
 800142a:	7dbb      	ldrb	r3, [r7, #22]
 800142c:	b21b      	sxth	r3, r3
 800142e:	4313      	orrs	r3, r2
 8001430:	83fb      	strh	r3, [r7, #30]
        gyro[0] = bmi088_raw_temp * BMI088_GYRO_SEN;
 8001432:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001436:	ee07 3a90 	vmov	s15, r3
 800143a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800143e:	4b37      	ldr	r3, [pc, #220]	@ (800151c <BMI088_read+0x1d0>)
 8001440:	edd3 7a00 	vldr	s15, [r3]
 8001444:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	edc3 7a00 	vstr	s15, [r3]
        bmi088_raw_temp = (int16_t)((buf[5]) << 8) | buf[4];
 800144e:	7e7b      	ldrb	r3, [r7, #25]
 8001450:	b21b      	sxth	r3, r3
 8001452:	021b      	lsls	r3, r3, #8
 8001454:	b21a      	sxth	r2, r3
 8001456:	7e3b      	ldrb	r3, [r7, #24]
 8001458:	b21b      	sxth	r3, r3
 800145a:	4313      	orrs	r3, r2
 800145c:	83fb      	strh	r3, [r7, #30]
        gyro[1] = bmi088_raw_temp * BMI088_GYRO_SEN;
 800145e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001462:	ee07 3a90 	vmov	s15, r3
 8001466:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800146a:	4b2c      	ldr	r3, [pc, #176]	@ (800151c <BMI088_read+0x1d0>)
 800146c:	edd3 7a00 	vldr	s15, [r3]
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	3304      	adds	r3, #4
 8001474:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001478:	edc3 7a00 	vstr	s15, [r3]
        bmi088_raw_temp = (int16_t)((buf[7]) << 8) | buf[6];
 800147c:	7efb      	ldrb	r3, [r7, #27]
 800147e:	b21b      	sxth	r3, r3
 8001480:	021b      	lsls	r3, r3, #8
 8001482:	b21a      	sxth	r2, r3
 8001484:	7ebb      	ldrb	r3, [r7, #26]
 8001486:	b21b      	sxth	r3, r3
 8001488:	4313      	orrs	r3, r2
 800148a:	83fb      	strh	r3, [r7, #30]
        gyro[2] = bmi088_raw_temp * BMI088_GYRO_SEN;
 800148c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001490:	ee07 3a90 	vmov	s15, r3
 8001494:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001498:	4b20      	ldr	r3, [pc, #128]	@ (800151c <BMI088_read+0x1d0>)
 800149a:	edd3 7a00 	vldr	s15, [r3]
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	3308      	adds	r3, #8
 80014a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014a6:	edc3 7a00 	vstr	s15, [r3]
    }
    BMI088_accel_read_muli_reg(BMI088_TEMP_M, buf, 2);
 80014aa:	f7ff fd9d 	bl	8000fe8 <BMI088_ACCEL_NS_L>
 80014ae:	20a2      	movs	r0, #162	@ 0xa2
 80014b0:	f7ff fdca 	bl	8001048 <BMI088_read_write_byte>
 80014b4:	f107 0314 	add.w	r3, r7, #20
 80014b8:	2202      	movs	r2, #2
 80014ba:	4619      	mov	r1, r3
 80014bc:	2022      	movs	r0, #34	@ 0x22
 80014be:	f000 f85b 	bl	8001578 <BMI088_read_muli_reg>
 80014c2:	f7ff fd9d 	bl	8001000 <BMI088_ACCEL_NS_H>

    bmi088_raw_temp = (int16_t)((buf[0] << 3) | (buf[1] >> 5));
 80014c6:	7d3b      	ldrb	r3, [r7, #20]
 80014c8:	b21b      	sxth	r3, r3
 80014ca:	00db      	lsls	r3, r3, #3
 80014cc:	b21a      	sxth	r2, r3
 80014ce:	7d7b      	ldrb	r3, [r7, #21]
 80014d0:	095b      	lsrs	r3, r3, #5
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	b21b      	sxth	r3, r3
 80014d6:	4313      	orrs	r3, r2
 80014d8:	83fb      	strh	r3, [r7, #30]

    if (bmi088_raw_temp > 1023)
 80014da:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80014de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80014e2:	db04      	blt.n	80014ee <BMI088_read+0x1a2>
    {
        bmi088_raw_temp -= 2048;
 80014e4:	8bfb      	ldrh	r3, [r7, #30]
 80014e6:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 80014ea:	b29b      	uxth	r3, r3
 80014ec:	83fb      	strh	r3, [r7, #30]
    }

    *temperate = bmi088_raw_temp * BMI088_TEMP_FACTOR + BMI088_TEMP_OFFSET;
 80014ee:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80014f2:	ee07 3a90 	vmov	s15, r3
 80014f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014fa:	eeb4 7a00 	vmov.f32	s14, #64	@ 0x3e000000  0.125
 80014fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001502:	eeb3 7a07 	vmov.f32	s14, #55	@ 0x41b80000  23.0
 8001506:	ee77 7a87 	vadd.f32	s15, s15, s14
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	edc3 7a00 	vstr	s15, [r3]
}
 8001510:	bf00      	nop
 8001512:	3720      	adds	r7, #32
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	24000004 	.word	0x24000004
 800151c:	24000008 	.word	0x24000008

08001520 <BMI088_write_single_reg>:
* @retval:     	void
* @details:    	锟斤拷BMI088锟斤拷锟斤拷锟斤拷写锟诫单锟斤拷锟侥达拷锟斤拷锟斤拷锟斤拷锟斤拷
************************************************************************
**/
static void BMI088_write_single_reg(uint8_t reg, uint8_t data)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	4603      	mov	r3, r0
 8001528:	460a      	mov	r2, r1
 800152a:	71fb      	strb	r3, [r7, #7]
 800152c:	4613      	mov	r3, r2
 800152e:	71bb      	strb	r3, [r7, #6]
    BMI088_read_write_byte(reg);
 8001530:	79fb      	ldrb	r3, [r7, #7]
 8001532:	4618      	mov	r0, r3
 8001534:	f7ff fd88 	bl	8001048 <BMI088_read_write_byte>
    BMI088_read_write_byte(data);
 8001538:	79bb      	ldrb	r3, [r7, #6]
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff fd84 	bl	8001048 <BMI088_read_write_byte>
}
 8001540:	bf00      	nop
 8001542:	3708      	adds	r7, #8
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}

08001548 <BMI088_read_single_reg>:
* @retval:     	void
* @details:    	锟斤拷BMI088锟斤拷锟斤拷锟斤拷锟斤拷取锟斤拷锟斤拷锟侥达拷锟斤拷锟斤拷锟斤拷锟斤拷
************************************************************************
**/
static void BMI088_read_single_reg(uint8_t reg, uint8_t *return_data)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	4603      	mov	r3, r0
 8001550:	6039      	str	r1, [r7, #0]
 8001552:	71fb      	strb	r3, [r7, #7]
    BMI088_read_write_byte(reg | 0x80);
 8001554:	79fb      	ldrb	r3, [r7, #7]
 8001556:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800155a:	b2db      	uxtb	r3, r3
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff fd73 	bl	8001048 <BMI088_read_write_byte>
    *return_data = BMI088_read_write_byte(0x55);
 8001562:	2055      	movs	r0, #85	@ 0x55
 8001564:	f7ff fd70 	bl	8001048 <BMI088_read_write_byte>
 8001568:	4603      	mov	r3, r0
 800156a:	461a      	mov	r2, r3
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	701a      	strb	r2, [r3, #0]
}
 8001570:	bf00      	nop
 8001572:	3708      	adds	r7, #8
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}

08001578 <BMI088_read_muli_reg>:
* @retval:     	void
* @details:    	锟斤拷BMI088锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷取锟斤拷锟斤拷拇锟斤拷锟斤拷锟斤拷锟斤拷锟
************************************************************************
**/
static void BMI088_read_muli_reg(uint8_t reg, uint8_t *buf, uint8_t len)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	4603      	mov	r3, r0
 8001580:	6039      	str	r1, [r7, #0]
 8001582:	71fb      	strb	r3, [r7, #7]
 8001584:	4613      	mov	r3, r2
 8001586:	71bb      	strb	r3, [r7, #6]
    BMI088_read_write_byte(reg | 0x80);
 8001588:	79fb      	ldrb	r3, [r7, #7]
 800158a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800158e:	b2db      	uxtb	r3, r3
 8001590:	4618      	mov	r0, r3
 8001592:	f7ff fd59 	bl	8001048 <BMI088_read_write_byte>

    while (len != 0)
 8001596:	e00c      	b.n	80015b2 <BMI088_read_muli_reg+0x3a>
    {

        *buf = BMI088_read_write_byte(0x55);
 8001598:	2055      	movs	r0, #85	@ 0x55
 800159a:	f7ff fd55 	bl	8001048 <BMI088_read_write_byte>
 800159e:	4603      	mov	r3, r0
 80015a0:	461a      	mov	r2, r3
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	701a      	strb	r2, [r3, #0]
        buf++;
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	3301      	adds	r3, #1
 80015aa:	603b      	str	r3, [r7, #0]
        len--;
 80015ac:	79bb      	ldrb	r3, [r7, #6]
 80015ae:	3b01      	subs	r3, #1
 80015b0:	71bb      	strb	r3, [r7, #6]
    while (len != 0)
 80015b2:	79bb      	ldrb	r3, [r7, #6]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d1ef      	bne.n	8001598 <BMI088_read_muli_reg+0x20>
    }
}
 80015b8:	bf00      	nop
 80015ba:	bf00      	nop
 80015bc:	3708      	adds	r7, #8
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
	...

080015c4 <bsp_can_init>:
**/

extern motor_t j60_motor[6];

void bsp_can_init(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
	can_filter_init();
 80015c8:	f000 f820 	bl	800160c <can_filter_init>
	HAL_FDCAN_Start(&hfdcan1);                               //寮FDCAN
 80015cc:	480c      	ldr	r0, [pc, #48]	@ (8001600 <bsp_can_init+0x3c>)
 80015ce:	f003 f8a4 	bl	800471a <HAL_FDCAN_Start>
	HAL_FDCAN_Start(&hfdcan2);
 80015d2:	480c      	ldr	r0, [pc, #48]	@ (8001604 <bsp_can_init+0x40>)
 80015d4:	f003 f8a1 	bl	800471a <HAL_FDCAN_Start>
	HAL_FDCAN_Start(&hfdcan3);
 80015d8:	480b      	ldr	r0, [pc, #44]	@ (8001608 <bsp_can_init+0x44>)
 80015da:	f003 f89e 	bl	800471a <HAL_FDCAN_Start>
	HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 80015de:	2200      	movs	r2, #0
 80015e0:	2101      	movs	r1, #1
 80015e2:	4807      	ldr	r0, [pc, #28]	@ (8001600 <bsp_can_init+0x3c>)
 80015e4:	f003 fa8c 	bl	8004b00 <HAL_FDCAN_ActivateNotification>
	HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 80015e8:	2200      	movs	r2, #0
 80015ea:	2101      	movs	r1, #1
 80015ec:	4805      	ldr	r0, [pc, #20]	@ (8001604 <bsp_can_init+0x40>)
 80015ee:	f003 fa87 	bl	8004b00 <HAL_FDCAN_ActivateNotification>
	HAL_FDCAN_ActivateNotification(&hfdcan3, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 80015f2:	2200      	movs	r2, #0
 80015f4:	2101      	movs	r1, #1
 80015f6:	4804      	ldr	r0, [pc, #16]	@ (8001608 <bsp_can_init+0x44>)
 80015f8:	f003 fa82 	bl	8004b00 <HAL_FDCAN_ActivateNotification>
}
 80015fc:	bf00      	nop
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	24000104 	.word	0x24000104
 8001604:	240001a4 	.word	0x240001a4
 8001608:	24000244 	.word	0x24000244

0800160c <can_filter_init>:
* @retval:     	void
* @details:    	CAN婊ゆ尝ㄥ濮
************************************************************************
**/
void can_filter_init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b08a      	sub	sp, #40	@ 0x28
 8001610:	af02      	add	r7, sp, #8
	FDCAN_FilterTypeDef fdcan_filter;
	
	fdcan_filter.IdType = FDCAN_STANDARD_ID;                       //ID
 8001612:	2300      	movs	r3, #0
 8001614:	603b      	str	r3, [r7, #0]
	fdcan_filter.FilterIndex = 0;                                  //婊ゆ尝ㄧ储寮
 8001616:	2300      	movs	r3, #0
 8001618:	607b      	str	r3, [r7, #4]
	fdcan_filter.FilterType = FDCAN_FILTER_MASK;                   
 800161a:	2302      	movs	r3, #2
 800161c:	60bb      	str	r3, [r7, #8]
	fdcan_filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;           //杩婊ゅ0宠FIFO0
 800161e:	2301      	movs	r3, #1
 8001620:	60fb      	str	r3, [r7, #12]
	fdcan_filter.FilterID1 = 0x00;                               
 8001622:	2300      	movs	r3, #0
 8001624:	613b      	str	r3, [r7, #16]
	fdcan_filter.FilterID2 = 0x00;
 8001626:	2300      	movs	r3, #0
 8001628:	617b      	str	r3, [r7, #20]

	HAL_FDCAN_ConfigFilter(&hfdcan1,&fdcan_filter); 		 				  //ユID2
 800162a:	463b      	mov	r3, r7
 800162c:	4619      	mov	r1, r3
 800162e:	480a      	ldr	r0, [pc, #40]	@ (8001658 <can_filter_init+0x4c>)
 8001630:	f002 ff84 	bl	800453c <HAL_FDCAN_ConfigFilter>
	//缁ユ跺归涓ID╁ID,涓ュ杩绋甯
	HAL_FDCAN_ConfigGlobalFilter(&hfdcan1,FDCAN_REJECT,FDCAN_REJECT,FDCAN_REJECT_REMOTE,FDCAN_REJECT_REMOTE);
 8001634:	2301      	movs	r3, #1
 8001636:	9300      	str	r3, [sp, #0]
 8001638:	2301      	movs	r3, #1
 800163a:	2202      	movs	r2, #2
 800163c:	2102      	movs	r1, #2
 800163e:	4806      	ldr	r0, [pc, #24]	@ (8001658 <can_filter_init+0x4c>)
 8001640:	f002 fff2 	bl	8004628 <HAL_FDCAN_ConfigGlobalFilter>
	HAL_FDCAN_ConfigFifoWatermark(&hfdcan1, FDCAN_CFG_RX_FIFO0, 1);
 8001644:	2201      	movs	r2, #1
 8001646:	2101      	movs	r1, #1
 8001648:	4803      	ldr	r0, [pc, #12]	@ (8001658 <can_filter_init+0x4c>)
 800164a:	f003 f81a 	bl	8004682 <HAL_FDCAN_ConfigFifoWatermark>
//	HAL_FDCAN_ConfigFifoWatermark(&hfdcan1, FDCAN_CFG_RX_FIFO1, 1);
//	HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_TX_COMPLETE, FDCAN_TX_BUFFER0);
}
 800164e:	bf00      	nop
 8001650:	3720      	adds	r7, #32
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	24000104 	.word	0x24000104

0800165c <fdcanx_send_data>:
* @retval:     	void
* @details:    	版
************************************************************************
**/
uint8_t fdcanx_send_data(hcan_t *hfdcan, uint16_t id, uint8_t *data, uint32_t len)
{	
 800165c:	b580      	push	{r7, lr}
 800165e:	b08e      	sub	sp, #56	@ 0x38
 8001660:	af00      	add	r7, sp, #0
 8001662:	60f8      	str	r0, [r7, #12]
 8001664:	607a      	str	r2, [r7, #4]
 8001666:	603b      	str	r3, [r7, #0]
 8001668:	460b      	mov	r3, r1
 800166a:	817b      	strh	r3, [r7, #10]
    FDCAN_TxHeaderTypeDef pTxHeader;
    pTxHeader.Identifier=id;
 800166c:	897b      	ldrh	r3, [r7, #10]
 800166e:	617b      	str	r3, [r7, #20]
    pTxHeader.IdType=FDCAN_STANDARD_ID;
 8001670:	2300      	movs	r3, #0
 8001672:	61bb      	str	r3, [r7, #24]
    pTxHeader.TxFrameType=FDCAN_DATA_FRAME;
 8001674:	2300      	movs	r3, #0
 8001676:	61fb      	str	r3, [r7, #28]
	
	if(len<=8)
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	2b08      	cmp	r3, #8
 800167c:	d801      	bhi.n	8001682 <fdcanx_send_data+0x26>
		pTxHeader.DataLength = len;
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	623b      	str	r3, [r7, #32]
	if(len==12)
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	2b0c      	cmp	r3, #12
 8001686:	d101      	bne.n	800168c <fdcanx_send_data+0x30>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_12;
 8001688:	2309      	movs	r3, #9
 800168a:	623b      	str	r3, [r7, #32]
	if(len==16)
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	2b10      	cmp	r3, #16
 8001690:	d101      	bne.n	8001696 <fdcanx_send_data+0x3a>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_16;
 8001692:	230a      	movs	r3, #10
 8001694:	623b      	str	r3, [r7, #32]
	if(len==20)
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	2b14      	cmp	r3, #20
 800169a:	d101      	bne.n	80016a0 <fdcanx_send_data+0x44>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_20;
 800169c:	230b      	movs	r3, #11
 800169e:	623b      	str	r3, [r7, #32]
	if(len==24)
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	2b18      	cmp	r3, #24
 80016a4:	d101      	bne.n	80016aa <fdcanx_send_data+0x4e>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_24;
 80016a6:	230c      	movs	r3, #12
 80016a8:	623b      	str	r3, [r7, #32]
	if(len==32)
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	2b20      	cmp	r3, #32
 80016ae:	d101      	bne.n	80016b4 <fdcanx_send_data+0x58>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_32;
 80016b0:	230d      	movs	r3, #13
 80016b2:	623b      	str	r3, [r7, #32]
	if(len==48)
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	2b30      	cmp	r3, #48	@ 0x30
 80016b8:	d101      	bne.n	80016be <fdcanx_send_data+0x62>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_48;
 80016ba:	230e      	movs	r3, #14
 80016bc:	623b      	str	r3, [r7, #32]
	if(len==64)
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	2b40      	cmp	r3, #64	@ 0x40
 80016c2:	d101      	bne.n	80016c8 <fdcanx_send_data+0x6c>
		pTxHeader.DataLength = FDCAN_DLC_BYTES_64;
 80016c4:	230f      	movs	r3, #15
 80016c6:	623b      	str	r3, [r7, #32]
	
    pTxHeader.ErrorStateIndicator=FDCAN_ESI_ACTIVE;
 80016c8:	2300      	movs	r3, #0
 80016ca:	627b      	str	r3, [r7, #36]	@ 0x24
    pTxHeader.BitRateSwitch=FDCAN_BRS_ON;
 80016cc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80016d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    pTxHeader.FDFormat=FDCAN_FD_CAN;
 80016d2:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80016d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pTxHeader.TxEventFifoControl=FDCAN_NO_TX_EVENTS;
 80016d8:	2300      	movs	r3, #0
 80016da:	633b      	str	r3, [r7, #48]	@ 0x30
    pTxHeader.MessageMarker=0;
 80016dc:	2300      	movs	r3, #0
 80016de:	637b      	str	r3, [r7, #52]	@ 0x34
 
	if(HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &pTxHeader, data)!=HAL_OK) 
 80016e0:	f107 0314 	add.w	r3, r7, #20
 80016e4:	687a      	ldr	r2, [r7, #4]
 80016e6:	4619      	mov	r1, r3
 80016e8:	68f8      	ldr	r0, [r7, #12]
 80016ea:	f003 f841 	bl	8004770 <HAL_FDCAN_AddMessageToTxFifoQ>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d001      	beq.n	80016f8 <fdcanx_send_data+0x9c>
		return 1;//
 80016f4:	2301      	movs	r3, #1
 80016f6:	e000      	b.n	80016fa <fdcanx_send_data+0x9e>
	return 0;	
 80016f8:	2300      	movs	r3, #0
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3738      	adds	r7, #56	@ 0x38
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}

08001702 <fdcanx_receive>:
* @retval:     	ユ剁版垮害
* @details:    	ユ舵版
************************************************************************
**/
uint8_t fdcanx_receive(hcan_t *hfdcan, uint16_t *rec_id, uint8_t *buf)
{	
 8001702:	b580      	push	{r7, lr}
 8001704:	b090      	sub	sp, #64	@ 0x40
 8001706:	af00      	add	r7, sp, #0
 8001708:	60f8      	str	r0, [r7, #12]
 800170a:	60b9      	str	r1, [r7, #8]
 800170c:	607a      	str	r2, [r7, #4]
	FDCAN_RxHeaderTypeDef pRxHeader;
	uint8_t len;
	
	if(HAL_FDCAN_GetRxMessage(hfdcan,FDCAN_RX_FIFO0, &pRxHeader, buf)==HAL_OK)
 800170e:	f107 0214 	add.w	r2, r7, #20
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2140      	movs	r1, #64	@ 0x40
 8001716:	68f8      	ldr	r0, [r7, #12]
 8001718:	f003 f886 	bl	8004828 <HAL_FDCAN_GetRxMessage>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d13c      	bne.n	800179c <fdcanx_receive+0x9a>
	{
		*rec_id = pRxHeader.Identifier;
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	b29a      	uxth	r2, r3
 8001726:	68bb      	ldr	r3, [r7, #8]
 8001728:	801a      	strh	r2, [r3, #0]
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_8)
 800172a:	6a3b      	ldr	r3, [r7, #32]
 800172c:	2b08      	cmp	r3, #8
 800172e:	d802      	bhi.n	8001736 <fdcanx_receive+0x34>
			len = pRxHeader.DataLength;
 8001730:	6a3b      	ldr	r3, [r7, #32]
 8001732:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_12)
 8001736:	6a3b      	ldr	r3, [r7, #32]
 8001738:	2b09      	cmp	r3, #9
 800173a:	d802      	bhi.n	8001742 <fdcanx_receive+0x40>
			len = 12;
 800173c:	230c      	movs	r3, #12
 800173e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_16)
 8001742:	6a3b      	ldr	r3, [r7, #32]
 8001744:	2b0a      	cmp	r3, #10
 8001746:	d802      	bhi.n	800174e <fdcanx_receive+0x4c>
			len = 16;
 8001748:	2310      	movs	r3, #16
 800174a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_20)
 800174e:	6a3b      	ldr	r3, [r7, #32]
 8001750:	2b0b      	cmp	r3, #11
 8001752:	d802      	bhi.n	800175a <fdcanx_receive+0x58>
			len = 20;
 8001754:	2314      	movs	r3, #20
 8001756:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_24)
 800175a:	6a3b      	ldr	r3, [r7, #32]
 800175c:	2b0c      	cmp	r3, #12
 800175e:	d802      	bhi.n	8001766 <fdcanx_receive+0x64>
			len = 24;
 8001760:	2318      	movs	r3, #24
 8001762:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_32)
 8001766:	6a3b      	ldr	r3, [r7, #32]
 8001768:	2b0d      	cmp	r3, #13
 800176a:	d802      	bhi.n	8001772 <fdcanx_receive+0x70>
			len = 32;
 800176c:	2320      	movs	r3, #32
 800176e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_48)
 8001772:	6a3b      	ldr	r3, [r7, #32]
 8001774:	2b0e      	cmp	r3, #14
 8001776:	d802      	bhi.n	800177e <fdcanx_receive+0x7c>
			len = 48;
 8001778:	2330      	movs	r3, #48	@ 0x30
 800177a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_64)
 800177e:	6a3b      	ldr	r3, [r7, #32]
 8001780:	2b0f      	cmp	r3, #15
 8001782:	d802      	bhi.n	800178a <fdcanx_receive+0x88>
			len = 64;
 8001784:	2340      	movs	r3, #64	@ 0x40
 8001786:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength == 1){ //self added
 800178a:	6a3b      	ldr	r3, [r7, #32]
 800178c:	2b01      	cmp	r3, #1
 800178e:	d102      	bne.n	8001796 <fdcanx_receive+0x94>
			len = 8;
 8001790:	2308      	movs	r3, #8
 8001792:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		}
		return len;//ユ舵版
 8001796:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800179a:	e000      	b.n	800179e <fdcanx_receive+0x9c>
	}
	return 0;	
 800179c:	2300      	movs	r3, #0
}
 800179e:	4618      	mov	r0, r3
 80017a0:	3740      	adds	r7, #64	@ 0x40
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
	...

080017a8 <fdcan1_rx_callback>:


uint8_t rx_data1[8] = {0};
uint16_t rec_id1;
void fdcan1_rx_callback(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
	uint8_t len = fdcanx_receive(&hfdcan1, &rec_id1, rx_data1);
 80017ae:	4a24      	ldr	r2, [pc, #144]	@ (8001840 <fdcan1_rx_callback+0x98>)
 80017b0:	4924      	ldr	r1, [pc, #144]	@ (8001844 <fdcan1_rx_callback+0x9c>)
 80017b2:	4825      	ldr	r0, [pc, #148]	@ (8001848 <fdcan1_rx_callback+0xa0>)
 80017b4:	f7ff ffa5 	bl	8001702 <fdcanx_receive>
 80017b8:	4603      	mov	r3, r0
 80017ba:	70fb      	strb	r3, [r7, #3]
	
	// Extract motor ID from CAN ID (lower 5 bits)
	uint8_t motor_id = rec_id1 & 0x0F;
 80017bc:	4b21      	ldr	r3, [pc, #132]	@ (8001844 <fdcan1_rx_callback+0x9c>)
 80017be:	881b      	ldrh	r3, [r3, #0]
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	f003 030f 	and.w	r3, r3, #15
 80017c6:	70bb      	strb	r3, [r7, #2]
	
	// Find the motor with this ID using switch case
	motor_t* motor = NULL;
 80017c8:	2300      	movs	r3, #0
 80017ca:	607b      	str	r3, [r7, #4]
	switch(motor_id) {
 80017cc:	78bb      	ldrb	r3, [r7, #2]
 80017ce:	3b01      	subs	r3, #1
 80017d0:	2b05      	cmp	r3, #5
 80017d2:	d831      	bhi.n	8001838 <fdcan1_rx_callback+0x90>
 80017d4:	a201      	add	r2, pc, #4	@ (adr r2, 80017dc <fdcan1_rx_callback+0x34>)
 80017d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017da:	bf00      	nop
 80017dc:	080017f5 	.word	0x080017f5
 80017e0:	080017fb 	.word	0x080017fb
 80017e4:	08001801 	.word	0x08001801
 80017e8:	08001807 	.word	0x08001807
 80017ec:	0800180d 	.word	0x0800180d
 80017f0:	08001813 	.word	0x08001813
		case 1:
			motor = &j60_motor[0];
 80017f4:	4b15      	ldr	r3, [pc, #84]	@ (800184c <fdcan1_rx_callback+0xa4>)
 80017f6:	607b      	str	r3, [r7, #4]
			break;
 80017f8:	e00e      	b.n	8001818 <fdcan1_rx_callback+0x70>
		case 2:
			motor = &j60_motor[1];
 80017fa:	4b15      	ldr	r3, [pc, #84]	@ (8001850 <fdcan1_rx_callback+0xa8>)
 80017fc:	607b      	str	r3, [r7, #4]
			break;
 80017fe:	e00b      	b.n	8001818 <fdcan1_rx_callback+0x70>
		case 3:
			motor = &j60_motor[2];
 8001800:	4b14      	ldr	r3, [pc, #80]	@ (8001854 <fdcan1_rx_callback+0xac>)
 8001802:	607b      	str	r3, [r7, #4]
			break;
 8001804:	e008      	b.n	8001818 <fdcan1_rx_callback+0x70>
		case 4:
			motor = &j60_motor[3];
 8001806:	4b14      	ldr	r3, [pc, #80]	@ (8001858 <fdcan1_rx_callback+0xb0>)
 8001808:	607b      	str	r3, [r7, #4]
			break;
 800180a:	e005      	b.n	8001818 <fdcan1_rx_callback+0x70>
		case 5:
			motor = &j60_motor[4];
 800180c:	4b13      	ldr	r3, [pc, #76]	@ (800185c <fdcan1_rx_callback+0xb4>)
 800180e:	607b      	str	r3, [r7, #4]
			break;
 8001810:	e002      	b.n	8001818 <fdcan1_rx_callback+0x70>
		case 6:
			motor = &j60_motor[5];
 8001812:	4b13      	ldr	r3, [pc, #76]	@ (8001860 <fdcan1_rx_callback+0xb8>)
 8001814:	607b      	str	r3, [r7, #4]
			break;
 8001816:	bf00      	nop
			// Invalid motor ID, do nothing
			return;
	}
	
	// Update motor feedback data
	motor->para.id = motor_id;
 8001818:	78ba      	ldrb	r2, [r7, #2]
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	605a      	str	r2, [r3, #4]
	if (len == 8){
 800181e:	78fb      	ldrb	r3, [r7, #3]
 8001820:	2b08      	cmp	r3, #8
 8001822:	d104      	bne.n	800182e <fdcan1_rx_callback+0x86>
		J60_Enable_Feedback(motor, rx_data1);
 8001824:	4906      	ldr	r1, [pc, #24]	@ (8001840 <fdcan1_rx_callback+0x98>)
 8001826:	6878      	ldr	r0, [r7, #4]
 8001828:	f000 fbfa 	bl	8002020 <J60_Enable_Feedback>
 800182c:	e005      	b.n	800183a <fdcan1_rx_callback+0x92>
	}else{
		J60_Process_Feedback(motor, rx_data1);
 800182e:	4904      	ldr	r1, [pc, #16]	@ (8001840 <fdcan1_rx_callback+0x98>)
 8001830:	6878      	ldr	r0, [r7, #4]
 8001832:	f000 fb2b 	bl	8001e8c <J60_Process_Feedback>
 8001836:	e000      	b.n	800183a <fdcan1_rx_callback+0x92>
			return;
 8001838:	bf00      	nop
	}

}
 800183a:	3708      	adds	r7, #8
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	240000cc 	.word	0x240000cc
 8001844:	240000d4 	.word	0x240000d4
 8001848:	24000104 	.word	0x24000104
 800184c:	240055e8 	.word	0x240055e8
 8001850:	24005664 	.word	0x24005664
 8001854:	240056e0 	.word	0x240056e0
 8001858:	2400575c 	.word	0x2400575c
 800185c:	240057d8 	.word	0x240057d8
 8001860:	24005854 	.word	0x24005854

08001864 <fdcan2_rx_callback>:
uint8_t rx_data2[8] = {0};
uint16_t rec_id2;
void fdcan2_rx_callback(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
	fdcanx_receive(&hfdcan2, &rec_id2, rx_data2);
 8001868:	4a03      	ldr	r2, [pc, #12]	@ (8001878 <fdcan2_rx_callback+0x14>)
 800186a:	4904      	ldr	r1, [pc, #16]	@ (800187c <fdcan2_rx_callback+0x18>)
 800186c:	4804      	ldr	r0, [pc, #16]	@ (8001880 <fdcan2_rx_callback+0x1c>)
 800186e:	f7ff ff48 	bl	8001702 <fdcanx_receive>
	
	// Extract motor ID from CAN ID (lower 5 bits)
//	uint8_t motor_id = rec_id2 & 0x1F;
	
}
 8001872:	bf00      	nop
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	240000d8 	.word	0x240000d8
 800187c:	240000e0 	.word	0x240000e0
 8001880:	240001a4 	.word	0x240001a4

08001884 <fdcan3_rx_callback>:
uint8_t rx_data3[8] = {0};
uint16_t rec_id3;
void fdcan3_rx_callback(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
	fdcanx_receive(&hfdcan3, &rec_id3, rx_data3);
 8001888:	4a03      	ldr	r2, [pc, #12]	@ (8001898 <fdcan3_rx_callback+0x14>)
 800188a:	4904      	ldr	r1, [pc, #16]	@ (800189c <fdcan3_rx_callback+0x18>)
 800188c:	4804      	ldr	r0, [pc, #16]	@ (80018a0 <fdcan3_rx_callback+0x1c>)
 800188e:	f7ff ff38 	bl	8001702 <fdcanx_receive>
	
	// Extract motor ID from CAN ID (lower 5 bits)
//	uint8_t motor_id = rec_id3 & 0x1F;
	
}
 8001892:	bf00      	nop
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	240000e4 	.word	0x240000e4
 800189c:	240000ec 	.word	0x240000ec
 80018a0:	24000244 	.word	0x24000244

080018a4 <HAL_FDCAN_RxFifo0Callback>:


void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b082      	sub	sp, #8
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
 80018ac:	6039      	str	r1, [r7, #0]
    if(hfdcan == &hfdcan1)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	4a0a      	ldr	r2, [pc, #40]	@ (80018dc <HAL_FDCAN_RxFifo0Callback+0x38>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d101      	bne.n	80018ba <HAL_FDCAN_RxFifo0Callback+0x16>
	{
		fdcan1_rx_callback();
 80018b6:	f7ff ff77 	bl	80017a8 <fdcan1_rx_callback>
	}
	if(hfdcan == &hfdcan2)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	4a08      	ldr	r2, [pc, #32]	@ (80018e0 <HAL_FDCAN_RxFifo0Callback+0x3c>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d101      	bne.n	80018c6 <HAL_FDCAN_RxFifo0Callback+0x22>
	{
		fdcan2_rx_callback();
 80018c2:	f7ff ffcf 	bl	8001864 <fdcan2_rx_callback>
	}
	if(hfdcan == &hfdcan3)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4a06      	ldr	r2, [pc, #24]	@ (80018e4 <HAL_FDCAN_RxFifo0Callback+0x40>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d101      	bne.n	80018d2 <HAL_FDCAN_RxFifo0Callback+0x2e>
	{
		fdcan3_rx_callback();
 80018ce:	f7ff ffd9 	bl	8001884 <fdcan3_rx_callback>
	}
}
 80018d2:	bf00      	nop
 80018d4:	3708      	adds	r7, #8
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	24000104 	.word	0x24000104
 80018e0:	240001a4 	.word	0x240001a4
 80018e4:	24000244 	.word	0x24000244

080018e8 <Buzzer_Init>:
static void Buzzer_SetDutyCycle(uint8_t duty_percent);

/**
 * @brief Initialize the buzzer
 */
void Buzzer_Init(void) {
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
    // Start PWM on TIM12 Channel 2
    HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);
 80018ec:	2104      	movs	r1, #4
 80018ee:	4805      	ldr	r0, [pc, #20]	@ (8001904 <Buzzer_Init+0x1c>)
 80018f0:	f007 fe94 	bl	800961c <HAL_TIM_PWM_Start>
    
    // Initially turn off the buzzer
    Buzzer_Stop();
 80018f4:	f000 f840 	bl	8001978 <Buzzer_Stop>
    
    buzzer_state = BUZZER_OFF;
 80018f8:	4b03      	ldr	r3, [pc, #12]	@ (8001908 <Buzzer_Init+0x20>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	701a      	strb	r2, [r3, #0]
}
 80018fe:	bf00      	nop
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	240015c0 	.word	0x240015c0
 8001908:	240000ee 	.word	0x240000ee

0800190c <Buzzer_PlayTone>:
/**
 * @brief Play a tone with specified frequency and duration
 * @param frequency Frequency in Hz (20-20000 typical range)
 * @param duration_ms Duration in milliseconds
 */
void Buzzer_PlayTone(uint32_t frequency, uint32_t duration_ms) {
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
 8001914:	6039      	str	r1, [r7, #0]
    if (frequency == 0) {
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d102      	bne.n	8001922 <Buzzer_PlayTone+0x16>
        Buzzer_Stop();
 800191c:	f000 f82c 	bl	8001978 <Buzzer_Stop>
        return;
 8001920:	e00a      	b.n	8001938 <Buzzer_PlayTone+0x2c>
    }
    
    Buzzer_PlayToneAsync(frequency);
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	f000 f80c 	bl	8001940 <Buzzer_PlayToneAsync>
    
    if (duration_ms > 0) {
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d004      	beq.n	8001938 <Buzzer_PlayTone+0x2c>
        osDelay(duration_ms);
 800192e:	6838      	ldr	r0, [r7, #0]
 8001930:	f00b fd6b 	bl	800d40a <osDelay>
        Buzzer_Stop();
 8001934:	f000 f820 	bl	8001978 <Buzzer_Stop>
    }
}
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
	...

08001940 <Buzzer_PlayToneAsync>:

/**
 * @brief Play a tone asynchronously (non-blocking)
 * @param frequency Frequency in Hz
 */
void Buzzer_PlayToneAsync(uint32_t frequency) {
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
    if (frequency == 0) {
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d102      	bne.n	8001954 <Buzzer_PlayToneAsync+0x14>
        Buzzer_Stop();
 800194e:	f000 f813 	bl	8001978 <Buzzer_Stop>
        return;
 8001952:	e00a      	b.n	800196a <Buzzer_PlayToneAsync+0x2a>
    }
    
    Buzzer_SetFrequency(frequency);
 8001954:	6878      	ldr	r0, [r7, #4]
 8001956:	f000 f86f 	bl	8001a38 <Buzzer_SetFrequency>
    Buzzer_SetDutyCycle(buzzer_volume);
 800195a:	4b05      	ldr	r3, [pc, #20]	@ (8001970 <Buzzer_PlayToneAsync+0x30>)
 800195c:	781b      	ldrb	r3, [r3, #0]
 800195e:	4618      	mov	r0, r3
 8001960:	f000 f898 	bl	8001a94 <Buzzer_SetDutyCycle>
    buzzer_state = BUZZER_ON;
 8001964:	4b03      	ldr	r3, [pc, #12]	@ (8001974 <Buzzer_PlayToneAsync+0x34>)
 8001966:	2201      	movs	r2, #1
 8001968:	701a      	strb	r2, [r3, #0]
}
 800196a:	3708      	adds	r7, #8
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	24000032 	.word	0x24000032
 8001974:	240000ee 	.word	0x240000ee

08001978 <Buzzer_Stop>:

/**
 * @brief Stop the buzzer
 */
void Buzzer_Stop(void) {
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
    // Set duty cycle to 0 to stop sound
    TIM12->CCR2 = 0;
 800197c:	4b05      	ldr	r3, [pc, #20]	@ (8001994 <Buzzer_Stop+0x1c>)
 800197e:	2200      	movs	r2, #0
 8001980:	639a      	str	r2, [r3, #56]	@ 0x38
    buzzer_state = BUZZER_OFF;
 8001982:	4b05      	ldr	r3, [pc, #20]	@ (8001998 <Buzzer_Stop+0x20>)
 8001984:	2200      	movs	r2, #0
 8001986:	701a      	strb	r2, [r3, #0]
}
 8001988:	bf00      	nop
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop
 8001994:	40001800 	.word	0x40001800
 8001998:	240000ee 	.word	0x240000ee

0800199c <Buzzer_SetVolume>:

/**
 * @brief Set buzzer volume (duty cycle)
 * @param volume_percent Volume from 0-100%
 */
void Buzzer_SetVolume(uint8_t volume_percent) {
 800199c:	b580      	push	{r7, lr}
 800199e:	b082      	sub	sp, #8
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	4603      	mov	r3, r0
 80019a4:	71fb      	strb	r3, [r7, #7]
    if (volume_percent > 100) {
 80019a6:	79fb      	ldrb	r3, [r7, #7]
 80019a8:	2b64      	cmp	r3, #100	@ 0x64
 80019aa:	d901      	bls.n	80019b0 <Buzzer_SetVolume+0x14>
        volume_percent = 100;
 80019ac:	2364      	movs	r3, #100	@ 0x64
 80019ae:	71fb      	strb	r3, [r7, #7]
    }
    
    buzzer_volume = volume_percent;
 80019b0:	4a07      	ldr	r2, [pc, #28]	@ (80019d0 <Buzzer_SetVolume+0x34>)
 80019b2:	79fb      	ldrb	r3, [r7, #7]
 80019b4:	7013      	strb	r3, [r2, #0]
    
    // If buzzer is currently on, update the duty cycle
    if (buzzer_state == BUZZER_ON) {
 80019b6:	4b07      	ldr	r3, [pc, #28]	@ (80019d4 <Buzzer_SetVolume+0x38>)
 80019b8:	781b      	ldrb	r3, [r3, #0]
 80019ba:	2b01      	cmp	r3, #1
 80019bc:	d104      	bne.n	80019c8 <Buzzer_SetVolume+0x2c>
        Buzzer_SetDutyCycle(buzzer_volume);
 80019be:	4b04      	ldr	r3, [pc, #16]	@ (80019d0 <Buzzer_SetVolume+0x34>)
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	4618      	mov	r0, r3
 80019c4:	f000 f866 	bl	8001a94 <Buzzer_SetDutyCycle>
    }
}
 80019c8:	bf00      	nop
 80019ca:	3708      	adds	r7, #8
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	24000032 	.word	0x24000032
 80019d4:	240000ee 	.word	0x240000ee

080019d8 <Buzzer_Alert>:
}

/**
 * @brief Play an alert sound
 */
void Buzzer_Alert(void) {
 80019d8:	b580      	push	{r7, lr}
 80019da:	af00      	add	r7, sp, #0
    Buzzer_PlayTone(NOTE_ALERT, 200); // 200ms alert
 80019dc:	21c8      	movs	r1, #200	@ 0xc8
 80019de:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80019e2:	f7ff ff93 	bl	800190c <Buzzer_PlayTone>
}
 80019e6:	bf00      	nop
 80019e8:	bd80      	pop	{r7, pc}

080019ea <Buzzer_PlayMelody>:
 * @brief Play a melody
 * @param frequencies Array of frequencies
 * @param durations Array of durations in ms
 * @param length Number of notes
 */
void Buzzer_PlayMelody(const uint32_t* frequencies, const uint32_t* durations, uint8_t length) {
 80019ea:	b580      	push	{r7, lr}
 80019ec:	b086      	sub	sp, #24
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	60f8      	str	r0, [r7, #12]
 80019f2:	60b9      	str	r1, [r7, #8]
 80019f4:	4613      	mov	r3, r2
 80019f6:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < length; i++) {
 80019f8:	2300      	movs	r3, #0
 80019fa:	75fb      	strb	r3, [r7, #23]
 80019fc:	e012      	b.n	8001a24 <Buzzer_PlayMelody+0x3a>
        Buzzer_PlayTone(frequencies[i], durations[i]);
 80019fe:	7dfb      	ldrb	r3, [r7, #23]
 8001a00:	009b      	lsls	r3, r3, #2
 8001a02:	68fa      	ldr	r2, [r7, #12]
 8001a04:	4413      	add	r3, r2
 8001a06:	6818      	ldr	r0, [r3, #0]
 8001a08:	7dfb      	ldrb	r3, [r7, #23]
 8001a0a:	009b      	lsls	r3, r3, #2
 8001a0c:	68ba      	ldr	r2, [r7, #8]
 8001a0e:	4413      	add	r3, r2
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4619      	mov	r1, r3
 8001a14:	f7ff ff7a 	bl	800190c <Buzzer_PlayTone>
        osDelay(50); // Small gap between notes
 8001a18:	2032      	movs	r0, #50	@ 0x32
 8001a1a:	f00b fcf6 	bl	800d40a <osDelay>
    for (uint8_t i = 0; i < length; i++) {
 8001a1e:	7dfb      	ldrb	r3, [r7, #23]
 8001a20:	3301      	adds	r3, #1
 8001a22:	75fb      	strb	r3, [r7, #23]
 8001a24:	7dfa      	ldrb	r2, [r7, #23]
 8001a26:	79fb      	ldrb	r3, [r7, #7]
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d3e8      	bcc.n	80019fe <Buzzer_PlayMelody+0x14>
    }
}
 8001a2c:	bf00      	nop
 8001a2e:	bf00      	nop
 8001a30:	3718      	adds	r7, #24
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
	...

08001a38 <Buzzer_SetFrequency>:

/**
 * @brief Set the PWM frequency for the buzzer
 * @param frequency Desired frequency in Hz
 */
static void Buzzer_SetFrequency(uint32_t frequency) {
 8001a38:	b480      	push	{r7}
 8001a3a:	b085      	sub	sp, #20
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
    if (frequency == 0) return;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d01a      	beq.n	8001a7c <Buzzer_SetFrequency+0x44>
    
    // Calculate ARR value for the given frequency
    // ARR = (Timer Clock / Prescaler) / frequency - 1
    uint32_t arr = (timer_clock_freq / prescaler) / frequency - 1;
 8001a46:	4b10      	ldr	r3, [pc, #64]	@ (8001a88 <Buzzer_SetFrequency+0x50>)
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	4b10      	ldr	r3, [pc, #64]	@ (8001a8c <Buzzer_SetFrequency+0x54>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	fbb2 f2f3 	udiv	r2, r2, r3
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a58:	3b01      	subs	r3, #1
 8001a5a:	60fb      	str	r3, [r7, #12]
    
    // Ensure ARR is within valid range
    if (arr < 1) arr = 1;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d101      	bne.n	8001a66 <Buzzer_SetFrequency+0x2e>
 8001a62:	2301      	movs	r3, #1
 8001a64:	60fb      	str	r3, [r7, #12]
    if (arr > 65535) arr = 65535; // 16-bit timer
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a6c:	d302      	bcc.n	8001a74 <Buzzer_SetFrequency+0x3c>
 8001a6e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a72:	60fb      	str	r3, [r7, #12]
    
    TIM12->ARR = arr;
 8001a74:	4a06      	ldr	r2, [pc, #24]	@ (8001a90 <Buzzer_SetFrequency+0x58>)
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001a7a:	e000      	b.n	8001a7e <Buzzer_SetFrequency+0x46>
    if (frequency == 0) return;
 8001a7c:	bf00      	nop
}
 8001a7e:	3714      	adds	r7, #20
 8001a80:	46bd      	mov	sp, r7
 8001a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a86:	4770      	bx	lr
 8001a88:	24000034 	.word	0x24000034
 8001a8c:	24000038 	.word	0x24000038
 8001a90:	40001800 	.word	0x40001800

08001a94 <Buzzer_SetDutyCycle>:

/**
 * @brief Set the PWM duty cycle (volume)
 * @param duty_percent Duty cycle percentage (0-100)
 */
static void Buzzer_SetDutyCycle(uint8_t duty_percent) {
 8001a94:	b480      	push	{r7}
 8001a96:	b085      	sub	sp, #20
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	71fb      	strb	r3, [r7, #7]
    if (duty_percent > 100) duty_percent = 100;
 8001a9e:	79fb      	ldrb	r3, [r7, #7]
 8001aa0:	2b64      	cmp	r3, #100	@ 0x64
 8001aa2:	d901      	bls.n	8001aa8 <Buzzer_SetDutyCycle+0x14>
 8001aa4:	2364      	movs	r3, #100	@ 0x64
 8001aa6:	71fb      	strb	r3, [r7, #7]
    
    uint32_t arr = TIM12->ARR;
 8001aa8:	4b0a      	ldr	r3, [pc, #40]	@ (8001ad4 <Buzzer_SetDutyCycle+0x40>)
 8001aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001aac:	60fb      	str	r3, [r7, #12]
    uint32_t ccr = (arr * duty_percent) / 100;
 8001aae:	79fb      	ldrb	r3, [r7, #7]
 8001ab0:	68fa      	ldr	r2, [r7, #12]
 8001ab2:	fb02 f303 	mul.w	r3, r2, r3
 8001ab6:	4a08      	ldr	r2, [pc, #32]	@ (8001ad8 <Buzzer_SetDutyCycle+0x44>)
 8001ab8:	fba2 2303 	umull	r2, r3, r2, r3
 8001abc:	095b      	lsrs	r3, r3, #5
 8001abe:	60bb      	str	r3, [r7, #8]
    
    TIM12->CCR2 = ccr;
 8001ac0:	4a04      	ldr	r2, [pc, #16]	@ (8001ad4 <Buzzer_SetDutyCycle+0x40>)
 8001ac2:	68bb      	ldr	r3, [r7, #8]
 8001ac4:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001ac6:	bf00      	nop
 8001ac8:	3714      	adds	r7, #20
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
 8001ad2:	bf00      	nop
 8001ad4:	40001800 	.word	0x40001800
 8001ad8:	51eb851f 	.word	0x51eb851f

08001adc <Buzzer_PlayStartupMelody>:

/**
 * @brief Play startup melody for 2 seconds
 * This function initializes the buzzer and plays a startup melody
 */
void Buzzer_PlayStartupMelody(void) {
 8001adc:	b5b0      	push	{r4, r5, r7, lr}
 8001ade:	b08e      	sub	sp, #56	@ 0x38
 8001ae0:	af00      	add	r7, sp, #0
    // Initialize buzzer system
    Buzzer_Init();
 8001ae2:	f7ff ff01 	bl	80018e8 <Buzzer_Init>
    Buzzer_SetVolume(30); // Set moderate volume (30%)
 8001ae6:	201e      	movs	r0, #30
 8001ae8:	f7ff ff58 	bl	800199c <Buzzer_SetVolume>
    
    // Define startup melody - plays for approximately 2 seconds
    const uint32_t melody_frequencies[] = {NOTE_C4, NOTE_E4, NOTE_G4, NOTE_C5, NOTE_G4, NOTE_E4, NOTE_C4};
 8001aec:	4b10      	ldr	r3, [pc, #64]	@ (8001b30 <Buzzer_PlayStartupMelody+0x54>)
 8001aee:	f107 041c 	add.w	r4, r7, #28
 8001af2:	461d      	mov	r5, r3
 8001af4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001af6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001af8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001afc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    const uint32_t melody_durations[] = {250, 250, 250, 300, 250, 250, 400};
 8001b00:	4b0c      	ldr	r3, [pc, #48]	@ (8001b34 <Buzzer_PlayStartupMelody+0x58>)
 8001b02:	463c      	mov	r4, r7
 8001b04:	461d      	mov	r5, r3
 8001b06:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b08:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b0a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b0e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    
    // Play melody
    Buzzer_PlayMelody(melody_frequencies, melody_durations, 7);
 8001b12:	4639      	mov	r1, r7
 8001b14:	f107 031c 	add.w	r3, r7, #28
 8001b18:	2207      	movs	r2, #7
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f7ff ff65 	bl	80019ea <Buzzer_PlayMelody>
    osDelay(500); // Small additional delay for safety
 8001b20:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001b24:	f00b fc71 	bl	800d40a <osDelay>
}
 8001b28:	bf00      	nop
 8001b2a:	3738      	adds	r7, #56	@ 0x38
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bdb0      	pop	{r4, r5, r7, pc}
 8001b30:	08011648 	.word	0x08011648
 8001b34:	08011664 	.word	0x08011664

08001b38 <Enable_J60_Motor>:
#include <math.h>



void Enable_J60_Motor(motor_t *motor)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b084      	sub	sp, #16
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
    uint32_t can_id = (motor->id & 0x1F) | (2 << 5); // Enable command index = 2
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b46:	b29b      	uxth	r3, r3
 8001b48:	f003 031f 	and.w	r3, r3, #31
 8001b4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001b50:	60fb      	str	r3, [r7, #12]
    uint8_t dummy_data[1] = {0}; // In case DLC=0 is not allowed
 8001b52:	2300      	movs	r3, #0
 8001b54:	723b      	strb	r3, [r7, #8]

    // Send with DLC = 0 or 1 depending on FDCAN config
    switch(motor->can_number) {
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	789b      	ldrb	r3, [r3, #2]
 8001b5a:	2b03      	cmp	r3, #3
 8001b5c:	d018      	beq.n	8001b90 <Enable_J60_Motor+0x58>
 8001b5e:	2b03      	cmp	r3, #3
 8001b60:	dc1f      	bgt.n	8001ba2 <Enable_J60_Motor+0x6a>
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d002      	beq.n	8001b6c <Enable_J60_Motor+0x34>
 8001b66:	2b02      	cmp	r3, #2
 8001b68:	d009      	beq.n	8001b7e <Enable_J60_Motor+0x46>
        case 3:
            fdcanx_send_data(&hfdcan3, can_id, dummy_data, 0);
            break;
        default:
            // Invalid CAN number, do nothing or handle error
            break;
 8001b6a:	e01a      	b.n	8001ba2 <Enable_J60_Motor+0x6a>
            fdcanx_send_data(&hfdcan1, can_id, dummy_data, 0);
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	b299      	uxth	r1, r3
 8001b70:	f107 0208 	add.w	r2, r7, #8
 8001b74:	2300      	movs	r3, #0
 8001b76:	480d      	ldr	r0, [pc, #52]	@ (8001bac <Enable_J60_Motor+0x74>)
 8001b78:	f7ff fd70 	bl	800165c <fdcanx_send_data>
            break;
 8001b7c:	e012      	b.n	8001ba4 <Enable_J60_Motor+0x6c>
            fdcanx_send_data(&hfdcan2, can_id, dummy_data, 0);
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	b299      	uxth	r1, r3
 8001b82:	f107 0208 	add.w	r2, r7, #8
 8001b86:	2300      	movs	r3, #0
 8001b88:	4809      	ldr	r0, [pc, #36]	@ (8001bb0 <Enable_J60_Motor+0x78>)
 8001b8a:	f7ff fd67 	bl	800165c <fdcanx_send_data>
            break;
 8001b8e:	e009      	b.n	8001ba4 <Enable_J60_Motor+0x6c>
            fdcanx_send_data(&hfdcan3, can_id, dummy_data, 0);
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	b299      	uxth	r1, r3
 8001b94:	f107 0208 	add.w	r2, r7, #8
 8001b98:	2300      	movs	r3, #0
 8001b9a:	4806      	ldr	r0, [pc, #24]	@ (8001bb4 <Enable_J60_Motor+0x7c>)
 8001b9c:	f7ff fd5e 	bl	800165c <fdcanx_send_data>
            break;
 8001ba0:	e000      	b.n	8001ba4 <Enable_J60_Motor+0x6c>
            break;
 8001ba2:	bf00      	nop
    }
}
 8001ba4:	bf00      	nop
 8001ba6:	3710      	adds	r7, #16
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	24000104 	.word	0x24000104
 8001bb0:	240001a4 	.word	0x240001a4
 8001bb4:	24000244 	.word	0x24000244

08001bb8 <Init_J60_Motor>:

// Initialize a single J60 motor with specified ID and CAN channel
void Init_J60_Motor(motor_t *motor, int16_t motor_id, uint8_t can_channel, float rad_offset)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b085      	sub	sp, #20
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	60f8      	str	r0, [r7, #12]
 8001bc0:	460b      	mov	r3, r1
 8001bc2:	ed87 0a01 	vstr	s0, [r7, #4]
 8001bc6:	817b      	strh	r3, [r7, #10]
 8001bc8:	4613      	mov	r3, r2
 8001bca:	727b      	strb	r3, [r7, #9]
    // Set motor identification
    motor->id = motor_id;
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	897a      	ldrh	r2, [r7, #10]
 8001bd0:	801a      	strh	r2, [r3, #0]
    motor->can_number = can_channel;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	7a7a      	ldrb	r2, [r7, #9]
 8001bd6:	709a      	strb	r2, [r3, #2]
    
    // Initialize all control commands to zero
    motor->cmd.pos_set = 0.0f;
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	f04f 0200 	mov.w	r2, #0
 8001bde:	665a      	str	r2, [r3, #100]	@ 0x64
    motor->cmd.vel_set = 0.0f;
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	f04f 0200 	mov.w	r2, #0
 8001be6:	669a      	str	r2, [r3, #104]	@ 0x68
    motor->cmd.kp_set = 0.0f;
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	f04f 0200 	mov.w	r2, #0
 8001bee:	66da      	str	r2, [r3, #108]	@ 0x6c
    motor->cmd.kd_set = 0.0f;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	f04f 0200 	mov.w	r2, #0
 8001bf6:	671a      	str	r2, [r3, #112]	@ 0x70
    motor->cmd.tor_set = 0.0f;
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	f04f 0200 	mov.w	r2, #0
 8001bfe:	675a      	str	r2, [r3, #116]	@ 0x74
    
    // Initialize feedback parameters to zero/safe values
    motor->para.id = 0;
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	2200      	movs	r2, #0
 8001c04:	605a      	str	r2, [r3, #4]
    motor->para.state = 0;
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	2200      	movs	r2, #0
 8001c0a:	609a      	str	r2, [r3, #8]
    motor->para.p_int = 0;
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	2200      	movs	r2, #0
 8001c10:	60da      	str	r2, [r3, #12]
    motor->para.v_int = 0;
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	2200      	movs	r2, #0
 8001c16:	611a      	str	r2, [r3, #16]
    motor->para.t_int = 0;
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	615a      	str	r2, [r3, #20]
    motor->para.kp_int = 0;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	2200      	movs	r2, #0
 8001c22:	619a      	str	r2, [r3, #24]
    motor->para.kd_int = 0;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	2200      	movs	r2, #0
 8001c28:	61da      	str	r2, [r3, #28]
    motor->para.pos = 0.0f;
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	f04f 0200 	mov.w	r2, #0
 8001c30:	621a      	str	r2, [r3, #32]
    motor->para.vel = 0.0f;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	f04f 0200 	mov.w	r2, #0
 8001c38:	625a      	str	r2, [r3, #36]	@ 0x24
    motor->para.tor = 0.0f;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	f04f 0200 	mov.w	r2, #0
 8001c40:	629a      	str	r2, [r3, #40]	@ 0x28
    motor->para.Kp = 0.0f;
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	f04f 0200 	mov.w	r2, #0
 8001c48:	62da      	str	r2, [r3, #44]	@ 0x2c
    motor->para.Kd = 0.0f;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	f04f 0200 	mov.w	r2, #0
 8001c50:	631a      	str	r2, [r3, #48]	@ 0x30
    motor->para.Tmos = 0.0f;
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	f04f 0200 	mov.w	r2, #0
 8001c58:	635a      	str	r2, [r3, #52]	@ 0x34
    motor->para.Tcoil = 0.0f;
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	f04f 0200 	mov.w	r2, #0
 8001c60:	639a      	str	r2, [r3, #56]	@ 0x38
    motor->para.temperature = 0.0f;
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	f04f 0200 	mov.w	r2, #0
 8001c68:	63da      	str	r2, [r3, #60]	@ 0x3c
    motor->para.torque = 0.0f;
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	f04f 0200 	mov.w	r2, #0
 8001c70:	641a      	str	r2, [r3, #64]	@ 0x40
    motor->para.speed = 0.0f;
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	f04f 0200 	mov.w	r2, #0
 8001c78:	645a      	str	r2, [r3, #68]	@ 0x44
    motor->para.encoder_angle = 0.0f;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	f04f 0200 	mov.w	r2, #0
 8001c80:	649a      	str	r2, [r3, #72]	@ 0x48
    motor->para.previous_angle = 0.0f;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	f04f 0200 	mov.w	r2, #0
 8001c88:	64da      	str	r2, [r3, #76]	@ 0x4c
    motor->para.rotations = 0;
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	651a      	str	r2, [r3, #80]	@ 0x50
    motor->para.heartbeat = 0;
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	2200      	movs	r2, #0
 8001c94:	655a      	str	r2, [r3, #84]	@ 0x54
    motor->para.ping = 0;
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	2200      	movs	r2, #0
 8001c9a:	659a      	str	r2, [r3, #88]	@ 0x58
    motor->para.online = 1;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	65da      	str	r2, [r3, #92]	@ 0x5c
    motor->para.safety_stop = 0; // Initialize safety stop flag
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61

    motor->rad_offset = rad_offset;
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	687a      	ldr	r2, [r7, #4]
 8001cae:	679a      	str	r2, [r3, #120]	@ 0x78
}
 8001cb0:	bf00      	nop
 8001cb2:	3714      	adds	r7, #20
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr

08001cbc <Send_J60_Motor_Command>:

// Send control command to a single J60 motor
void Send_J60_Motor_Command(motor_t *motor)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b08a      	sub	sp, #40	@ 0x28
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]

	float pos_set_after_offset = motor->cmd.pos_set - motor->rad_offset;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	ed93 7a19 	vldr	s14, [r3, #100]	@ 0x64
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	edd3 7a1e 	vldr	s15, [r3, #120]	@ 0x78
 8001cd0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cd4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    uint16_t pos_u16 = MAP_F32_TO_U16(pos_set_after_offset, -40.0f, 40.0f);
 8001cd8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001cdc:	ed9f 7a61 	vldr	s14, [pc, #388]	@ 8001e64 <Send_J60_Motor_Command+0x1a8>
 8001ce0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001ce4:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 8001e68 <Send_J60_Motor_Command+0x1ac>
 8001ce8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001cec:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8001e6c <Send_J60_Motor_Command+0x1b0>
 8001cf0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cf4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001cf8:	ee17 3a90 	vmov	r3, s15
 8001cfc:	847b      	strh	r3, [r7, #34]	@ 0x22
    uint16_t vel_u14 = MAP_F32_TO_U14(motor->cmd.vel_set, -40.0f, 40.0f);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 8001d04:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 8001e64 <Send_J60_Motor_Command+0x1a8>
 8001d08:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001d0c:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8001e70 <Send_J60_Motor_Command+0x1b4>
 8001d10:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d14:	eddf 6a55 	vldr	s13, [pc, #340]	@ 8001e6c <Send_J60_Motor_Command+0x1b0>
 8001d18:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d1c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d20:	ee17 3a90 	vmov	r3, s15
 8001d24:	843b      	strh	r3, [r7, #32]
    uint16_t kp_u10  = MAP_F32_TO_U10(motor->cmd.kp_set, 0.0f, 1023.0f);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
 8001d2c:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 8001e74 <Send_J60_Motor_Command+0x1b8>
 8001d30:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d34:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8001e74 <Send_J60_Motor_Command+0x1b8>
 8001d38:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d3c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d40:	ee17 3a90 	vmov	r3, s15
 8001d44:	83fb      	strh	r3, [r7, #30]
    uint8_t  kd_u8   = MAP_F32_TO_U8(motor->cmd.kd_set, 0.0f, 51.0f);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 8001d4c:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8001e78 <Send_J60_Motor_Command+0x1bc>
 8001d50:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d54:	eddf 6a49 	vldr	s13, [pc, #292]	@ 8001e7c <Send_J60_Motor_Command+0x1c0>
 8001d58:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d5c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d60:	edc7 7a00 	vstr	s15, [r7]
 8001d64:	783b      	ldrb	r3, [r7, #0]
 8001d66:	777b      	strb	r3, [r7, #29]
    uint16_t torque_u16 = MAP_F32_TO_U16(motor->cmd.tor_set, -40.0f, 40.0f);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 8001d6e:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8001e64 <Send_J60_Motor_Command+0x1a8>
 8001d72:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001d76:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8001e68 <Send_J60_Motor_Command+0x1ac>
 8001d7a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d7e:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8001e6c <Send_J60_Motor_Command+0x1b0>
 8001d82:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d86:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d8a:	ee17 3a90 	vmov	r3, s15
 8001d8e:	837b      	strh	r3, [r7, #26]

    uint8_t cmd_data[8] = {0};
 8001d90:	f107 030c 	add.w	r3, r7, #12
 8001d94:	2200      	movs	r2, #0
 8001d96:	601a      	str	r2, [r3, #0]
 8001d98:	605a      	str	r2, [r3, #4]
    // Bit30~Bit39: Kp stiffness (10 bits)
    // Bit40~Bit47: Kd damping (8 bits) 
    // Bit48~Bit63: Target torque (16 bits)
    
    // Bit0~Bit15: Target angle (bytes 0-1)
    cmd_data[0] = pos_u16 & 0xFF;           // Lower 8 bits
 8001d9a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001d9c:	b2db      	uxtb	r3, r3
 8001d9e:	733b      	strb	r3, [r7, #12]
    cmd_data[1] = (pos_u16 >> 8) & 0xFF;    // Upper 8 bits
 8001da0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001da2:	0a1b      	lsrs	r3, r3, #8
 8001da4:	b29b      	uxth	r3, r3
 8001da6:	b2db      	uxtb	r3, r3
 8001da8:	737b      	strb	r3, [r7, #13]
    
    // Bit16~Bit29: Target velocity (14 bits spanning bytes 2-3)
    cmd_data[2] = vel_u14 & 0xFF;           // Lower 8 bits of velocity (bits 16-23)
 8001daa:	8c3b      	ldrh	r3, [r7, #32]
 8001dac:	b2db      	uxtb	r3, r3
 8001dae:	73bb      	strb	r3, [r7, #14]
    cmd_data[3] = (vel_u14 >> 8) & 0x3F;    // Upper 6 bits of velocity (bits 24-29)
 8001db0:	8c3b      	ldrh	r3, [r7, #32]
 8001db2:	0a1b      	lsrs	r3, r3, #8
 8001db4:	b29b      	uxth	r3, r3
 8001db6:	b2db      	uxtb	r3, r3
 8001db8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001dbc:	b2db      	uxtb	r3, r3
 8001dbe:	73fb      	strb	r3, [r7, #15]
    
    // Bit30~Bit39: Kp (10 bits, 2 bits in byte 3, 8 bits in byte 4)
    cmd_data[3] |= ((kp_u10 & 0x03) << 6);  // Lower 2 bits of Kp (bits 30-31)
 8001dc0:	7bfb      	ldrb	r3, [r7, #15]
 8001dc2:	b25a      	sxtb	r2, r3
 8001dc4:	8bfb      	ldrh	r3, [r7, #30]
 8001dc6:	b25b      	sxtb	r3, r3
 8001dc8:	019b      	lsls	r3, r3, #6
 8001dca:	b25b      	sxtb	r3, r3
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	b25b      	sxtb	r3, r3
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	73fb      	strb	r3, [r7, #15]
    cmd_data[4] = (kp_u10 >> 2) & 0xFF;     // Upper 8 bits of Kp (bits 32-39)
 8001dd4:	8bfb      	ldrh	r3, [r7, #30]
 8001dd6:	089b      	lsrs	r3, r3, #2
 8001dd8:	b29b      	uxth	r3, r3
 8001dda:	b2db      	uxtb	r3, r3
 8001ddc:	743b      	strb	r3, [r7, #16]
    
    // Bit40~Bit47: Kd (8 bits in byte 5)
    cmd_data[5] = kd_u8 & 0xFF;
 8001dde:	7f7b      	ldrb	r3, [r7, #29]
 8001de0:	747b      	strb	r3, [r7, #17]
    
    // Bit48~Bit63: Target torque (16 bits in bytes 6-7)
    cmd_data[6] = torque_u16 & 0xFF;        // Lower 8 bits
 8001de2:	8b7b      	ldrh	r3, [r7, #26]
 8001de4:	b2db      	uxtb	r3, r3
 8001de6:	74bb      	strb	r3, [r7, #18]
    cmd_data[7] = (torque_u16 >> 8) & 0xFF; // Upper 8 bits
 8001de8:	8b7b      	ldrh	r3, [r7, #26]
 8001dea:	0a1b      	lsrs	r3, r3, #8
 8001dec:	b29b      	uxth	r3, r3
 8001dee:	b2db      	uxtb	r3, r3
 8001df0:	74fb      	strb	r3, [r7, #19]

    //ping+1 mean send msg and receive function should set it back to 0
    motor->para.ping += 1;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001df6:	1c5a      	adds	r2, r3, #1
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	659a      	str	r2, [r3, #88]	@ 0x58

    // Create CAN ID: motor_id + command index 4 (control command)
    uint32_t motor_ctrl_id = (motor->id & 0x1F) | (4 << 5);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e02:	b29b      	uxth	r3, r3
 8001e04:	f003 031f 	and.w	r3, r3, #31
 8001e08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e0c:	617b      	str	r3, [r7, #20]

    // Send via appropriate CAN channel
    switch(motor->can_number) {
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	789b      	ldrb	r3, [r3, #2]
 8001e12:	2b03      	cmp	r3, #3
 8001e14:	d018      	beq.n	8001e48 <Send_J60_Motor_Command+0x18c>
 8001e16:	2b03      	cmp	r3, #3
 8001e18:	dc1f      	bgt.n	8001e5a <Send_J60_Motor_Command+0x19e>
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	d002      	beq.n	8001e24 <Send_J60_Motor_Command+0x168>
 8001e1e:	2b02      	cmp	r3, #2
 8001e20:	d009      	beq.n	8001e36 <Send_J60_Motor_Command+0x17a>
        case 3:
            fdcanx_send_data(&hfdcan3, motor_ctrl_id, cmd_data, 8);
            break;
        default:
            // Invalid CAN number, do nothing or handle error
            break;
 8001e22:	e01a      	b.n	8001e5a <Send_J60_Motor_Command+0x19e>
            fdcanx_send_data(&hfdcan1, motor_ctrl_id, cmd_data, 8);
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	b299      	uxth	r1, r3
 8001e28:	f107 020c 	add.w	r2, r7, #12
 8001e2c:	2308      	movs	r3, #8
 8001e2e:	4814      	ldr	r0, [pc, #80]	@ (8001e80 <Send_J60_Motor_Command+0x1c4>)
 8001e30:	f7ff fc14 	bl	800165c <fdcanx_send_data>
            break;
 8001e34:	e012      	b.n	8001e5c <Send_J60_Motor_Command+0x1a0>
            fdcanx_send_data(&hfdcan2, motor_ctrl_id, cmd_data, 8);
 8001e36:	697b      	ldr	r3, [r7, #20]
 8001e38:	b299      	uxth	r1, r3
 8001e3a:	f107 020c 	add.w	r2, r7, #12
 8001e3e:	2308      	movs	r3, #8
 8001e40:	4810      	ldr	r0, [pc, #64]	@ (8001e84 <Send_J60_Motor_Command+0x1c8>)
 8001e42:	f7ff fc0b 	bl	800165c <fdcanx_send_data>
            break;
 8001e46:	e009      	b.n	8001e5c <Send_J60_Motor_Command+0x1a0>
            fdcanx_send_data(&hfdcan3, motor_ctrl_id, cmd_data, 8);
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	b299      	uxth	r1, r3
 8001e4c:	f107 020c 	add.w	r2, r7, #12
 8001e50:	2308      	movs	r3, #8
 8001e52:	480d      	ldr	r0, [pc, #52]	@ (8001e88 <Send_J60_Motor_Command+0x1cc>)
 8001e54:	f7ff fc02 	bl	800165c <fdcanx_send_data>
            break;
 8001e58:	e000      	b.n	8001e5c <Send_J60_Motor_Command+0x1a0>
            break;
 8001e5a:	bf00      	nop
    }
}
 8001e5c:	bf00      	nop
 8001e5e:	3728      	adds	r7, #40	@ 0x28
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	42200000 	.word	0x42200000
 8001e68:	477fff00 	.word	0x477fff00
 8001e6c:	42a00000 	.word	0x42a00000
 8001e70:	467ffc00 	.word	0x467ffc00
 8001e74:	447fc000 	.word	0x447fc000
 8001e78:	437f0000 	.word	0x437f0000
 8001e7c:	424c0000 	.word	0x424c0000
 8001e80:	24000104 	.word	0x24000104
 8001e84:	240001a4 	.word	0x240001a4
 8001e88:	24000244 	.word	0x24000244

08001e8c <J60_Process_Feedback>:

// Process J60 motor feedback data according to protocol documentation
void J60_Process_Feedback(motor_t *motor, uint8_t *rx_data)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b087      	sub	sp, #28
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	6039      	str	r1, [r7, #0]
    // Bit40~Bit55: 褰 (16 bits)
    // Bit56: 娓╁害蹇浣 (1 bit)
    // Bit57~Bit63: 褰娓╁害 (7 bits)
    
    // Position: 20-bit value (bits 0-19) - little-endian extraction
    uint32_t pos_raw = (uint32_t)rx_data[0] |           // bits 0-7
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	781b      	ldrb	r3, [r3, #0]
 8001e9a:	461a      	mov	r2, r3
                       ((uint32_t)rx_data[1] << 8) |    // bits 8-15  
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	3301      	adds	r3, #1
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	021b      	lsls	r3, r3, #8
    uint32_t pos_raw = (uint32_t)rx_data[0] |           // bits 0-7
 8001ea4:	431a      	orrs	r2, r3
                       (((uint32_t)rx_data[2] & 0x0F) << 16); // bits 16-19 (lower 4 bits of byte 2)
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	3302      	adds	r3, #2
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	041b      	lsls	r3, r3, #16
 8001eae:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    uint32_t pos_raw = (uint32_t)rx_data[0] |           // bits 0-7
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	617b      	str	r3, [r7, #20]
    
    // Velocity: 20-bit value (bits 20-39) - spans bytes 2,3,4
    uint32_t vel_raw = (((uint32_t)rx_data[2] & 0xF0) >> 4) |  // bits 20-23 (upper 4 bits of byte 2)
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	3302      	adds	r3, #2
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	091b      	lsrs	r3, r3, #4
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	461a      	mov	r2, r3
                       ((uint32_t)rx_data[3] << 4) |           // bits 24-31
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	3303      	adds	r3, #3
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	011b      	lsls	r3, r3, #4
    uint32_t vel_raw = (((uint32_t)rx_data[2] & 0xF0) >> 4) |  // bits 20-23 (upper 4 bits of byte 2)
 8001eca:	431a      	orrs	r2, r3
                       ((uint32_t)rx_data[4] << 12);           // bits 32-39
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	3304      	adds	r3, #4
 8001ed0:	781b      	ldrb	r3, [r3, #0]
 8001ed2:	031b      	lsls	r3, r3, #12
    uint32_t vel_raw = (((uint32_t)rx_data[2] & 0xF0) >> 4) |  // bits 20-23 (upper 4 bits of byte 2)
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	613b      	str	r3, [r7, #16]
    
    // Torque: 16-bit value (bits 40-55) - little-endian extraction
    uint16_t tor_raw = (uint16_t)rx_data[5] |           // bits 40-47
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	3305      	adds	r3, #5
 8001edc:	781b      	ldrb	r3, [r3, #0]
 8001ede:	b21a      	sxth	r2, r3
                       ((uint16_t)rx_data[6] << 8);     // bits 48-55
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	3306      	adds	r3, #6
 8001ee4:	781b      	ldrb	r3, [r3, #0]
    uint16_t tor_raw = (uint16_t)rx_data[5] |           // bits 40-47
 8001ee6:	b21b      	sxth	r3, r3
 8001ee8:	021b      	lsls	r3, r3, #8
 8001eea:	b21b      	sxth	r3, r3
 8001eec:	4313      	orrs	r3, r2
 8001eee:	b21b      	sxth	r3, r3
 8001ef0:	81fb      	strh	r3, [r7, #14]
    
    // Temperature flag: bit 56 (bit 0 of byte 7)
    uint8_t temp_flag = rx_data[7] & 0x01;
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	3307      	adds	r3, #7
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	f003 0301 	and.w	r3, r3, #1
 8001efc:	737b      	strb	r3, [r7, #13]
    
    // Temperature: bits 57-63 (bits 1-7 of byte 7)
    uint8_t temp_raw = (rx_data[7] >> 1) & 0x7F;
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	3307      	adds	r3, #7
 8001f02:	781b      	ldrb	r3, [r3, #0]
 8001f04:	085b      	lsrs	r3, r3, #1
 8001f06:	733b      	strb	r3, [r7, #12]
    
    // Store raw integer values
    motor->para.p_int = pos_raw;
 8001f08:	697a      	ldr	r2, [r7, #20]
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	60da      	str	r2, [r3, #12]
    motor->para.v_int = vel_raw;
 8001f0e:	693a      	ldr	r2, [r7, #16]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	611a      	str	r2, [r3, #16]
    motor->para.t_int = tor_raw;
 8001f14:	89fa      	ldrh	r2, [r7, #14]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	615a      	str	r2, [r3, #20]
    
    // Convert to float values using J60 ranges
    float pos_before_offset = MAP_U20_TO_F32(pos_raw, J60_POS_MIN, J60_POS_MAX);
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	ee07 3a90 	vmov	s15, r3
 8001f20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f24:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8002008 <J60_Process_Feedback+0x17c>
 8001f28:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f2c:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800200c <J60_Process_Feedback+0x180>
 8001f30:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f34:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8002010 <J60_Process_Feedback+0x184>
 8001f38:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001f3c:	edc7 7a02 	vstr	s15, [r7, #8]
    motor->para.pos = pos_before_offset + motor->rad_offset;  // [-40, +40] rad
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	ed93 7a1e 	vldr	s14, [r3, #120]	@ 0x78
 8001f46:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	edc3 7a08 	vstr	s15, [r3, #32]
    motor->para.vel = MAP_U20_TO_F32(vel_raw, J60_VEL_MIN, J60_VEL_MAX);  // [-40, +40] rad/s
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	ee07 3a90 	vmov	s15, r3
 8001f5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f5e:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8002008 <J60_Process_Feedback+0x17c>
 8001f62:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f66:	eddf 6a29 	vldr	s13, [pc, #164]	@ 800200c <J60_Process_Feedback+0x180>
 8001f6a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f6e:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8002010 <J60_Process_Feedback+0x184>
 8001f72:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    motor->para.tor = MAP_U16_TO_F32(tor_raw, J60_TOR_MIN, J60_TOR_MAX);  // [-40, +40] N路m
 8001f7c:	89fb      	ldrh	r3, [r7, #14]
 8001f7e:	ee07 3a90 	vmov	s15, r3
 8001f82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f86:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8002008 <J60_Process_Feedback+0x17c>
 8001f8a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f8e:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8002014 <J60_Process_Feedback+0x188>
 8001f92:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f96:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8002010 <J60_Process_Feedback+0x184>
 8001f9a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
    
    // Process temperature
    motor->para.temperature = MAP_U7_TO_F32(temp_raw, J60_TEMP_MIN, J60_TEMP_MAX);  // [-20, +200] 掳C
 8001fa4:	7b3b      	ldrb	r3, [r7, #12]
 8001fa6:	ee07 3a90 	vmov	s15, r3
 8001faa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001fae:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8002018 <J60_Process_Feedback+0x18c>
 8001fb2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001fb6:	eddf 6a19 	vldr	s13, [pc, #100]	@ 800201c <J60_Process_Feedback+0x190>
 8001fba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fbe:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001fc2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
    
    // Set temperature type based on flag
    if (temp_flag == 0) {
 8001fcc:	7b7b      	ldrb	r3, [r7, #13]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d108      	bne.n	8001fe4 <J60_Process_Feedback+0x158>
        motor->para.Tmos = motor->para.temperature;   // MOSFET temperature
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	635a      	str	r2, [r3, #52]	@ 0x34
        motor->para.Tcoil = 0.0f;                     // Motor temperature not available
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	f04f 0200 	mov.w	r2, #0
 8001fe0:	639a      	str	r2, [r3, #56]	@ 0x38
 8001fe2:	e007      	b.n	8001ff4 <J60_Process_Feedback+0x168>
    } else {
        motor->para.Tmos = 0.0f;                      // MOSFET temperature not available
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	f04f 0200 	mov.w	r2, #0
 8001fea:	635a      	str	r2, [r3, #52]	@ 0x34
        motor->para.Tcoil = motor->para.temperature;  // Motor temperature
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	639a      	str	r2, [r3, #56]	@ 0x38
    }
    
    motor->para.ping = 0;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8001ffa:	bf00      	nop
 8001ffc:	371c      	adds	r7, #28
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	42a00000 	.word	0x42a00000
 800200c:	497ffff0 	.word	0x497ffff0
 8002010:	42200000 	.word	0x42200000
 8002014:	477fff00 	.word	0x477fff00
 8002018:	435c0000 	.word	0x435c0000
 800201c:	42fe0000 	.word	0x42fe0000

08002020 <J60_Enable_Feedback>:

void J60_Enable_Feedback(motor_t *motor, uint8_t *rx_data)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	6039      	str	r1, [r7, #0]
    motor->para.enable_failed = rx_data[0];
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	781a      	ldrb	r2, [r3, #0]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
}
 8002034:	bf00      	nop
 8002036:	370c      	adds	r7, #12
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr

08002040 <J60_Cmd_Clear>:

void J60_Cmd_Clear(motor_t *motor){
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
	motor->cmd.pos_set = 0.0f;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	f04f 0200 	mov.w	r2, #0
 800204e:	665a      	str	r2, [r3, #100]	@ 0x64
	motor->cmd.vel_set = 0.0f;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	f04f 0200 	mov.w	r2, #0
 8002056:	669a      	str	r2, [r3, #104]	@ 0x68
	motor->cmd.kp_set = 0.0f;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	f04f 0200 	mov.w	r2, #0
 800205e:	66da      	str	r2, [r3, #108]	@ 0x6c
	motor->cmd.kd_set = 0.0f;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	f04f 0200 	mov.w	r2, #0
 8002066:	671a      	str	r2, [r3, #112]	@ 0x70
	motor->cmd.tor_set = 0.0f;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	f04f 0200 	mov.w	r2, #0
 800206e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8002070:	bf00      	nop
 8002072:	370c      	adds	r7, #12
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr

0800207c <J60_Safety_Check>:
 * @param motor Pointer to motor structure
 * @param torque_limit Maximum allowed torque (absolute value)
 * @return 1 if motor is in safety stop, 0 if motor is safe to operate
 */
uint8_t J60_Safety_Check(motor_t *motor, float torque_limit)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	ed87 0a00 	vstr	s0, [r7]
    // Check if absolute torque exceeds limit
    if (fabsf(motor->para.tor) > torque_limit) {
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800208e:	eef0 7ae7 	vabs.f32	s15, s15
 8002092:	ed97 7a00 	vldr	s14, [r7]
 8002096:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800209a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800209e:	d508      	bpl.n	80020b2 <J60_Safety_Check+0x36>
        // Set safety stop flag
        motor->para.safety_stop = 1;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2201      	movs	r2, #1
 80020a4:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
        
        // Clear all motor commands for safety
        J60_Cmd_Clear(motor);
 80020a8:	6878      	ldr	r0, [r7, #4]
 80020aa:	f7ff ffc9 	bl	8002040 <J60_Cmd_Clear>
        
        return 1; // Motor is in safety stop
 80020ae:	2301      	movs	r3, #1
 80020b0:	e000      	b.n	80020b4 <J60_Safety_Check+0x38>
    }
    
    // Motor is safe to operate
    return 0;
 80020b2:	2300      	movs	r3, #0
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3708      	adds	r7, #8
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}

080020bc <HAL_UARTEx_RxEventCallback>:
////    remoter->rc.ch[8] = ((buf[12] | buf[13] << 8) & 0x07FF);
////    remoter->rc.ch[9] = ((buf[13] >> 3 | buf[14] << 5) & 0x07FF);
//}

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef * huart, uint16_t Size)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b082      	sub	sp, #8
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
 80020c4:	460b      	mov	r3, r1
 80020c6:	807b      	strh	r3, [r7, #2]
	if(huart->Instance == UART5)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a09      	ldr	r2, [pc, #36]	@ (80020f4 <HAL_UARTEx_RxEventCallback+0x38>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d10c      	bne.n	80020ec <HAL_UARTEx_RxEventCallback+0x30>
	{
		if (Size <= BUFF_SIZE)
 80020d2:	887b      	ldrh	r3, [r7, #2]
 80020d4:	2b12      	cmp	r3, #18
 80020d6:	d804      	bhi.n	80020e2 <HAL_UARTEx_RxEventCallback+0x26>
		{
//			sbus_frame_parse(&remoter, uart5_rx_buff);
			DJI_NDJ_REMOTE_PROCESS(&dji_remote, uart5_rx_buff);
 80020d8:	4907      	ldr	r1, [pc, #28]	@ (80020f8 <HAL_UARTEx_RxEventCallback+0x3c>)
 80020da:	4808      	ldr	r0, [pc, #32]	@ (80020fc <HAL_UARTEx_RxEventCallback+0x40>)
 80020dc:	f00d fe88 	bl	800fdf0 <DJI_NDJ_REMOTE_PROCESS>
			memset(uart5_rx_buff, 0, BUFF_SIZE);
		}
		// Always restart UART reception after processing data
//		HAL_UARTEx_ReceiveToIdle_DMA(&huart5, uart5_rx_buff, BUFF_SIZE*2);
	}
}
 80020e0:	e004      	b.n	80020ec <HAL_UARTEx_RxEventCallback+0x30>
			memset(uart5_rx_buff, 0, BUFF_SIZE);
 80020e2:	2212      	movs	r2, #18
 80020e4:	2100      	movs	r1, #0
 80020e6:	4804      	ldr	r0, [pc, #16]	@ (80020f8 <HAL_UARTEx_RxEventCallback+0x3c>)
 80020e8:	f00e fd6a 	bl	8010bc0 <memset>
}
 80020ec:	bf00      	nop
 80020ee:	3708      	adds	r7, #8
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	40005000 	.word	0x40005000
 80020f8:	240000f0 	.word	0x240000f0
 80020fc:	24005540 	.word	0x24005540

08002100 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef * huart)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b082      	sub	sp, #8
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
	if(huart->Instance == UART5)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a0d      	ldr	r2, [pc, #52]	@ (8002144 <HAL_UART_ErrorCallback+0x44>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d105      	bne.n	800211e <HAL_UART_ErrorCallback+0x1e>
	{
		memset(uart5_rx_buff, 0, BUFF_SIZE);							   // Clear buffer
 8002112:	2212      	movs	r2, #18
 8002114:	2100      	movs	r1, #0
 8002116:	480c      	ldr	r0, [pc, #48]	@ (8002148 <HAL_UART_ErrorCallback+0x48>)
 8002118:	f00e fd52 	bl	8010bc0 <memset>
		__HAL_UART_CLEAR_FLAG(huart, UART_FLAG_ORE | UART_FLAG_FE | UART_FLAG_NE | UART_FLAG_PE);
		
		// Re-arm the UART receive
		HAL_UART_Receive_IT(&huart10, rx_buffer, MCU_MSG_SIZE);
	}
}
 800211c:	e00d      	b.n	800213a <HAL_UART_ErrorCallback+0x3a>
	else if(huart->Instance == USART10)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a0a      	ldr	r2, [pc, #40]	@ (800214c <HAL_UART_ErrorCallback+0x4c>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d108      	bne.n	800213a <HAL_UART_ErrorCallback+0x3a>
		__HAL_UART_CLEAR_FLAG(huart, UART_FLAG_ORE | UART_FLAG_FE | UART_FLAG_NE | UART_FLAG_PE);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	220f      	movs	r2, #15
 800212e:	621a      	str	r2, [r3, #32]
		HAL_UART_Receive_IT(&huart10, rx_buffer, MCU_MSG_SIZE);
 8002130:	2220      	movs	r2, #32
 8002132:	4907      	ldr	r1, [pc, #28]	@ (8002150 <HAL_UART_ErrorCallback+0x50>)
 8002134:	4807      	ldr	r0, [pc, #28]	@ (8002154 <HAL_UART_ErrorCallback+0x54>)
 8002136:	f008 fb1d 	bl	800a774 <HAL_UART_Receive_IT>
}
 800213a:	bf00      	nop
 800213c:	3708      	adds	r7, #8
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	40005000 	.word	0x40005000
 8002148:	240000f0 	.word	0x240000f0
 800214c:	40011c00 	.word	0x40011c00
 8002150:	24005958 	.word	0x24005958
 8002154:	2400160c 	.word	0x2400160c

08002158 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002158:	b5b0      	push	{r4, r5, r7, lr}
 800215a:	b082      	sub	sp, #8
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
    if(huart->Instance == UART5)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a18      	ldr	r2, [pc, #96]	@ (80021c8 <HAL_UART_RxCpltCallback+0x70>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d104      	bne.n	8002174 <HAL_UART_RxCpltCallback+0x1c>
    {
        // Process the received data for UART5
        DJI_NDJ_REMOTE_PROCESS(&dji_remote, uart5_rx_buff);
 800216a:	4918      	ldr	r1, [pc, #96]	@ (80021cc <HAL_UART_RxCpltCallback+0x74>)
 800216c:	4818      	ldr	r0, [pc, #96]	@ (80021d0 <HAL_UART_RxCpltCallback+0x78>)
 800216e:	f00d fe3f 	bl	800fdf0 <DJI_NDJ_REMOTE_PROCESS>
        memcpy(pc_mcu_rx_data, rx_buffer, NUM_FLOATS * 4);
        
        // Re-arm receive AFTER processing the data
        HAL_UART_Receive_IT(&huart10, rx_buffer, MCU_MSG_SIZE);
    }
}
 8002172:	e025      	b.n	80021c0 <HAL_UART_RxCpltCallback+0x68>
    else if(huart->Instance == USART10)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a16      	ldr	r2, [pc, #88]	@ (80021d4 <HAL_UART_RxCpltCallback+0x7c>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d120      	bne.n	80021c0 <HAL_UART_RxCpltCallback+0x68>
        memcpy(&armor_data, rx_buffer, NUM_FLOATS * 4);
 800217e:	4a16      	ldr	r2, [pc, #88]	@ (80021d8 <HAL_UART_RxCpltCallback+0x80>)
 8002180:	4b16      	ldr	r3, [pc, #88]	@ (80021dc <HAL_UART_RxCpltCallback+0x84>)
 8002182:	4614      	mov	r4, r2
 8002184:	461d      	mov	r5, r3
 8002186:	6828      	ldr	r0, [r5, #0]
 8002188:	6869      	ldr	r1, [r5, #4]
 800218a:	68aa      	ldr	r2, [r5, #8]
 800218c:	68eb      	ldr	r3, [r5, #12]
 800218e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002190:	6928      	ldr	r0, [r5, #16]
 8002192:	6969      	ldr	r1, [r5, #20]
 8002194:	69aa      	ldr	r2, [r5, #24]
 8002196:	69eb      	ldr	r3, [r5, #28]
 8002198:	c40f      	stmia	r4!, {r0, r1, r2, r3}
        memcpy(pc_mcu_rx_data, rx_buffer, NUM_FLOATS * 4);
 800219a:	4a11      	ldr	r2, [pc, #68]	@ (80021e0 <HAL_UART_RxCpltCallback+0x88>)
 800219c:	4b0f      	ldr	r3, [pc, #60]	@ (80021dc <HAL_UART_RxCpltCallback+0x84>)
 800219e:	4614      	mov	r4, r2
 80021a0:	461d      	mov	r5, r3
 80021a2:	6828      	ldr	r0, [r5, #0]
 80021a4:	6869      	ldr	r1, [r5, #4]
 80021a6:	68aa      	ldr	r2, [r5, #8]
 80021a8:	68eb      	ldr	r3, [r5, #12]
 80021aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021ac:	6928      	ldr	r0, [r5, #16]
 80021ae:	6969      	ldr	r1, [r5, #20]
 80021b0:	69aa      	ldr	r2, [r5, #24]
 80021b2:	69eb      	ldr	r3, [r5, #28]
 80021b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
        HAL_UART_Receive_IT(&huart10, rx_buffer, MCU_MSG_SIZE);
 80021b6:	2220      	movs	r2, #32
 80021b8:	4908      	ldr	r1, [pc, #32]	@ (80021dc <HAL_UART_RxCpltCallback+0x84>)
 80021ba:	480a      	ldr	r0, [pc, #40]	@ (80021e4 <HAL_UART_RxCpltCallback+0x8c>)
 80021bc:	f008 fada 	bl	800a774 <HAL_UART_Receive_IT>
}
 80021c0:	bf00      	nop
 80021c2:	3708      	adds	r7, #8
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bdb0      	pop	{r4, r5, r7, pc}
 80021c8:	40005000 	.word	0x40005000
 80021cc:	240000f0 	.word	0x240000f0
 80021d0:	24005540 	.word	0x24005540
 80021d4:	40011c00 	.word	0x40011c00
 80021d8:	24005918 	.word	0x24005918
 80021dc:	24005958 	.word	0x24005958
 80021e0:	240058f8 	.word	0x240058f8
 80021e4:	2400160c 	.word	0x2400160c

080021e8 <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan2;
FDCAN_HandleTypeDef hfdcan3;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80021ec:	4b2e      	ldr	r3, [pc, #184]	@ (80022a8 <MX_FDCAN1_Init+0xc0>)
 80021ee:	4a2f      	ldr	r2, [pc, #188]	@ (80022ac <MX_FDCAN1_Init+0xc4>)
 80021f0:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80021f2:	4b2d      	ldr	r3, [pc, #180]	@ (80022a8 <MX_FDCAN1_Init+0xc0>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80021f8:	4b2b      	ldr	r3, [pc, #172]	@ (80022a8 <MX_FDCAN1_Init+0xc0>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 80021fe:	4b2a      	ldr	r3, [pc, #168]	@ (80022a8 <MX_FDCAN1_Init+0xc0>)
 8002200:	2201      	movs	r2, #1
 8002202:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8002204:	4b28      	ldr	r3, [pc, #160]	@ (80022a8 <MX_FDCAN1_Init+0xc0>)
 8002206:	2200      	movs	r2, #0
 8002208:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 800220a:	4b27      	ldr	r3, [pc, #156]	@ (80022a8 <MX_FDCAN1_Init+0xc0>)
 800220c:	2201      	movs	r2, #1
 800220e:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 8002210:	4b25      	ldr	r3, [pc, #148]	@ (80022a8 <MX_FDCAN1_Init+0xc0>)
 8002212:	2201      	movs	r2, #1
 8002214:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 20;
 8002216:	4b24      	ldr	r3, [pc, #144]	@ (80022a8 <MX_FDCAN1_Init+0xc0>)
 8002218:	2214      	movs	r2, #20
 800221a:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 59;
 800221c:	4b22      	ldr	r3, [pc, #136]	@ (80022a8 <MX_FDCAN1_Init+0xc0>)
 800221e:	223b      	movs	r2, #59	@ 0x3b
 8002220:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 20;
 8002222:	4b21      	ldr	r3, [pc, #132]	@ (80022a8 <MX_FDCAN1_Init+0xc0>)
 8002224:	2214      	movs	r2, #20
 8002226:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8002228:	4b1f      	ldr	r3, [pc, #124]	@ (80022a8 <MX_FDCAN1_Init+0xc0>)
 800222a:	2201      	movs	r2, #1
 800222c:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 2;
 800222e:	4b1e      	ldr	r3, [pc, #120]	@ (80022a8 <MX_FDCAN1_Init+0xc0>)
 8002230:	2202      	movs	r2, #2
 8002232:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;
 8002234:	4b1c      	ldr	r3, [pc, #112]	@ (80022a8 <MX_FDCAN1_Init+0xc0>)
 8002236:	220d      	movs	r2, #13
 8002238:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 800223a:	4b1b      	ldr	r3, [pc, #108]	@ (80022a8 <MX_FDCAN1_Init+0xc0>)
 800223c:	2202      	movs	r2, #2
 800223e:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8002240:	4b19      	ldr	r3, [pc, #100]	@ (80022a8 <MX_FDCAN1_Init+0xc0>)
 8002242:	2200      	movs	r2, #0
 8002244:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 4;
 8002246:	4b18      	ldr	r3, [pc, #96]	@ (80022a8 <MX_FDCAN1_Init+0xc0>)
 8002248:	2204      	movs	r2, #4
 800224a:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 4;
 800224c:	4b16      	ldr	r3, [pc, #88]	@ (80022a8 <MX_FDCAN1_Init+0xc0>)
 800224e:	2204      	movs	r2, #4
 8002250:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 8;
 8002252:	4b15      	ldr	r3, [pc, #84]	@ (80022a8 <MX_FDCAN1_Init+0xc0>)
 8002254:	2208      	movs	r2, #8
 8002256:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8002258:	4b13      	ldr	r3, [pc, #76]	@ (80022a8 <MX_FDCAN1_Init+0xc0>)
 800225a:	2204      	movs	r2, #4
 800225c:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 8;
 800225e:	4b12      	ldr	r3, [pc, #72]	@ (80022a8 <MX_FDCAN1_Init+0xc0>)
 8002260:	2208      	movs	r2, #8
 8002262:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8002264:	4b10      	ldr	r3, [pc, #64]	@ (80022a8 <MX_FDCAN1_Init+0xc0>)
 8002266:	2204      	movs	r2, #4
 8002268:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 2;
 800226a:	4b0f      	ldr	r3, [pc, #60]	@ (80022a8 <MX_FDCAN1_Init+0xc0>)
 800226c:	2202      	movs	r2, #2
 800226e:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8002270:	4b0d      	ldr	r3, [pc, #52]	@ (80022a8 <MX_FDCAN1_Init+0xc0>)
 8002272:	2204      	movs	r2, #4
 8002274:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 8;
 8002276:	4b0c      	ldr	r3, [pc, #48]	@ (80022a8 <MX_FDCAN1_Init+0xc0>)
 8002278:	2208      	movs	r2, #8
 800227a:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 8;
 800227c:	4b0a      	ldr	r3, [pc, #40]	@ (80022a8 <MX_FDCAN1_Init+0xc0>)
 800227e:	2208      	movs	r2, #8
 8002280:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 8;
 8002282:	4b09      	ldr	r3, [pc, #36]	@ (80022a8 <MX_FDCAN1_Init+0xc0>)
 8002284:	2208      	movs	r2, #8
 8002286:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002288:	4b07      	ldr	r3, [pc, #28]	@ (80022a8 <MX_FDCAN1_Init+0xc0>)
 800228a:	2200      	movs	r2, #0
 800228c:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800228e:	4b06      	ldr	r3, [pc, #24]	@ (80022a8 <MX_FDCAN1_Init+0xc0>)
 8002290:	2204      	movs	r2, #4
 8002292:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8002294:	4804      	ldr	r0, [pc, #16]	@ (80022a8 <MX_FDCAN1_Init+0xc0>)
 8002296:	f001 ff73 	bl	8004180 <HAL_FDCAN_Init>
 800229a:	4603      	mov	r3, r0
 800229c:	2b00      	cmp	r3, #0
 800229e:	d001      	beq.n	80022a4 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 80022a0:	f000 fcb6 	bl	8002c10 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80022a4:	bf00      	nop
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	24000104 	.word	0x24000104
 80022ac:	4000a000 	.word	0x4000a000

080022b0 <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 80022b4:	4b2f      	ldr	r3, [pc, #188]	@ (8002374 <MX_FDCAN2_Init+0xc4>)
 80022b6:	4a30      	ldr	r2, [pc, #192]	@ (8002378 <MX_FDCAN2_Init+0xc8>)
 80022b8:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 80022ba:	4b2e      	ldr	r3, [pc, #184]	@ (8002374 <MX_FDCAN2_Init+0xc4>)
 80022bc:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80022c0:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 80022c2:	4b2c      	ldr	r3, [pc, #176]	@ (8002374 <MX_FDCAN2_Init+0xc4>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = ENABLE;
 80022c8:	4b2a      	ldr	r3, [pc, #168]	@ (8002374 <MX_FDCAN2_Init+0xc4>)
 80022ca:	2201      	movs	r2, #1
 80022cc:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 80022ce:	4b29      	ldr	r3, [pc, #164]	@ (8002374 <MX_FDCAN2_Init+0xc4>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = ENABLE;
 80022d4:	4b27      	ldr	r3, [pc, #156]	@ (8002374 <MX_FDCAN2_Init+0xc4>)
 80022d6:	2201      	movs	r2, #1
 80022d8:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 1;
 80022da:	4b26      	ldr	r3, [pc, #152]	@ (8002374 <MX_FDCAN2_Init+0xc4>)
 80022dc:	2201      	movs	r2, #1
 80022de:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 20;
 80022e0:	4b24      	ldr	r3, [pc, #144]	@ (8002374 <MX_FDCAN2_Init+0xc4>)
 80022e2:	2214      	movs	r2, #20
 80022e4:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 59;
 80022e6:	4b23      	ldr	r3, [pc, #140]	@ (8002374 <MX_FDCAN2_Init+0xc4>)
 80022e8:	223b      	movs	r2, #59	@ 0x3b
 80022ea:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 20;
 80022ec:	4b21      	ldr	r3, [pc, #132]	@ (8002374 <MX_FDCAN2_Init+0xc4>)
 80022ee:	2214      	movs	r2, #20
 80022f0:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 80022f2:	4b20      	ldr	r3, [pc, #128]	@ (8002374 <MX_FDCAN2_Init+0xc4>)
 80022f4:	2201      	movs	r2, #1
 80022f6:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 2;
 80022f8:	4b1e      	ldr	r3, [pc, #120]	@ (8002374 <MX_FDCAN2_Init+0xc4>)
 80022fa:	2202      	movs	r2, #2
 80022fc:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 13;
 80022fe:	4b1d      	ldr	r3, [pc, #116]	@ (8002374 <MX_FDCAN2_Init+0xc4>)
 8002300:	220d      	movs	r2, #13
 8002302:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8002304:	4b1b      	ldr	r3, [pc, #108]	@ (8002374 <MX_FDCAN2_Init+0xc4>)
 8002306:	2201      	movs	r2, #1
 8002308:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0x406;
 800230a:	4b1a      	ldr	r3, [pc, #104]	@ (8002374 <MX_FDCAN2_Init+0xc4>)
 800230c:	f240 4206 	movw	r2, #1030	@ 0x406
 8002310:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 4;
 8002312:	4b18      	ldr	r3, [pc, #96]	@ (8002374 <MX_FDCAN2_Init+0xc4>)
 8002314:	2204      	movs	r2, #4
 8002316:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 4;
 8002318:	4b16      	ldr	r3, [pc, #88]	@ (8002374 <MX_FDCAN2_Init+0xc4>)
 800231a:	2204      	movs	r2, #4
 800231c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 8;
 800231e:	4b15      	ldr	r3, [pc, #84]	@ (8002374 <MX_FDCAN2_Init+0xc4>)
 8002320:	2208      	movs	r2, #8
 8002322:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8002324:	4b13      	ldr	r3, [pc, #76]	@ (8002374 <MX_FDCAN2_Init+0xc4>)
 8002326:	2204      	movs	r2, #4
 8002328:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 8;
 800232a:	4b12      	ldr	r3, [pc, #72]	@ (8002374 <MX_FDCAN2_Init+0xc4>)
 800232c:	2208      	movs	r2, #8
 800232e:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8002330:	4b10      	ldr	r3, [pc, #64]	@ (8002374 <MX_FDCAN2_Init+0xc4>)
 8002332:	2204      	movs	r2, #4
 8002334:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 3;
 8002336:	4b0f      	ldr	r3, [pc, #60]	@ (8002374 <MX_FDCAN2_Init+0xc4>)
 8002338:	2203      	movs	r2, #3
 800233a:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 800233c:	4b0d      	ldr	r3, [pc, #52]	@ (8002374 <MX_FDCAN2_Init+0xc4>)
 800233e:	2204      	movs	r2, #4
 8002340:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 8;
 8002342:	4b0c      	ldr	r3, [pc, #48]	@ (8002374 <MX_FDCAN2_Init+0xc4>)
 8002344:	2208      	movs	r2, #8
 8002346:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 8;
 8002348:	4b0a      	ldr	r3, [pc, #40]	@ (8002374 <MX_FDCAN2_Init+0xc4>)
 800234a:	2208      	movs	r2, #8
 800234c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 8;
 800234e:	4b09      	ldr	r3, [pc, #36]	@ (8002374 <MX_FDCAN2_Init+0xc4>)
 8002350:	2208      	movs	r2, #8
 8002352:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002354:	4b07      	ldr	r3, [pc, #28]	@ (8002374 <MX_FDCAN2_Init+0xc4>)
 8002356:	2200      	movs	r2, #0
 8002358:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800235a:	4b06      	ldr	r3, [pc, #24]	@ (8002374 <MX_FDCAN2_Init+0xc4>)
 800235c:	2204      	movs	r2, #4
 800235e:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8002360:	4804      	ldr	r0, [pc, #16]	@ (8002374 <MX_FDCAN2_Init+0xc4>)
 8002362:	f001 ff0d 	bl	8004180 <HAL_FDCAN_Init>
 8002366:	4603      	mov	r3, r0
 8002368:	2b00      	cmp	r3, #0
 800236a:	d001      	beq.n	8002370 <MX_FDCAN2_Init+0xc0>
  {
    Error_Handler();
 800236c:	f000 fc50 	bl	8002c10 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8002370:	bf00      	nop
 8002372:	bd80      	pop	{r7, pc}
 8002374:	240001a4 	.word	0x240001a4
 8002378:	4000a400 	.word	0x4000a400

0800237c <MX_FDCAN3_Init>:
/* FDCAN3 init function */
void MX_FDCAN3_Init(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN3_Init 0 */

  /* USER CODE BEGIN FDCAN3_Init 1 */

  /* USER CODE END FDCAN3_Init 1 */
  hfdcan3.Instance = FDCAN3;
 8002380:	4b2f      	ldr	r3, [pc, #188]	@ (8002440 <MX_FDCAN3_Init+0xc4>)
 8002382:	4a30      	ldr	r2, [pc, #192]	@ (8002444 <MX_FDCAN3_Init+0xc8>)
 8002384:	601a      	str	r2, [r3, #0]
  hfdcan3.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 8002386:	4b2e      	ldr	r3, [pc, #184]	@ (8002440 <MX_FDCAN3_Init+0xc4>)
 8002388:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800238c:	609a      	str	r2, [r3, #8]
  hfdcan3.Init.Mode = FDCAN_MODE_NORMAL;
 800238e:	4b2c      	ldr	r3, [pc, #176]	@ (8002440 <MX_FDCAN3_Init+0xc4>)
 8002390:	2200      	movs	r2, #0
 8002392:	60da      	str	r2, [r3, #12]
  hfdcan3.Init.AutoRetransmission = DISABLE;
 8002394:	4b2a      	ldr	r3, [pc, #168]	@ (8002440 <MX_FDCAN3_Init+0xc4>)
 8002396:	2200      	movs	r2, #0
 8002398:	741a      	strb	r2, [r3, #16]
  hfdcan3.Init.TransmitPause = DISABLE;
 800239a:	4b29      	ldr	r3, [pc, #164]	@ (8002440 <MX_FDCAN3_Init+0xc4>)
 800239c:	2200      	movs	r2, #0
 800239e:	745a      	strb	r2, [r3, #17]
  hfdcan3.Init.ProtocolException = DISABLE;
 80023a0:	4b27      	ldr	r3, [pc, #156]	@ (8002440 <MX_FDCAN3_Init+0xc4>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	749a      	strb	r2, [r3, #18]
  hfdcan3.Init.NominalPrescaler = 1;
 80023a6:	4b26      	ldr	r3, [pc, #152]	@ (8002440 <MX_FDCAN3_Init+0xc4>)
 80023a8:	2201      	movs	r2, #1
 80023aa:	615a      	str	r2, [r3, #20]
  hfdcan3.Init.NominalSyncJumpWidth = 20;
 80023ac:	4b24      	ldr	r3, [pc, #144]	@ (8002440 <MX_FDCAN3_Init+0xc4>)
 80023ae:	2214      	movs	r2, #20
 80023b0:	619a      	str	r2, [r3, #24]
  hfdcan3.Init.NominalTimeSeg1 = 59;
 80023b2:	4b23      	ldr	r3, [pc, #140]	@ (8002440 <MX_FDCAN3_Init+0xc4>)
 80023b4:	223b      	movs	r2, #59	@ 0x3b
 80023b6:	61da      	str	r2, [r3, #28]
  hfdcan3.Init.NominalTimeSeg2 = 20;
 80023b8:	4b21      	ldr	r3, [pc, #132]	@ (8002440 <MX_FDCAN3_Init+0xc4>)
 80023ba:	2214      	movs	r2, #20
 80023bc:	621a      	str	r2, [r3, #32]
  hfdcan3.Init.DataPrescaler = 1;
 80023be:	4b20      	ldr	r3, [pc, #128]	@ (8002440 <MX_FDCAN3_Init+0xc4>)
 80023c0:	2201      	movs	r2, #1
 80023c2:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan3.Init.DataSyncJumpWidth = 2;
 80023c4:	4b1e      	ldr	r3, [pc, #120]	@ (8002440 <MX_FDCAN3_Init+0xc4>)
 80023c6:	2202      	movs	r2, #2
 80023c8:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan3.Init.DataTimeSeg1 = 13;
 80023ca:	4b1d      	ldr	r3, [pc, #116]	@ (8002440 <MX_FDCAN3_Init+0xc4>)
 80023cc:	220d      	movs	r2, #13
 80023ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan3.Init.DataTimeSeg2 = 2;
 80023d0:	4b1b      	ldr	r3, [pc, #108]	@ (8002440 <MX_FDCAN3_Init+0xc4>)
 80023d2:	2202      	movs	r2, #2
 80023d4:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan3.Init.MessageRAMOffset = 0x812;
 80023d6:	4b1a      	ldr	r3, [pc, #104]	@ (8002440 <MX_FDCAN3_Init+0xc4>)
 80023d8:	f640 0212 	movw	r2, #2066	@ 0x812
 80023dc:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan3.Init.StdFiltersNbr = 4;
 80023de:	4b18      	ldr	r3, [pc, #96]	@ (8002440 <MX_FDCAN3_Init+0xc4>)
 80023e0:	2204      	movs	r2, #4
 80023e2:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan3.Init.ExtFiltersNbr = 4;
 80023e4:	4b16      	ldr	r3, [pc, #88]	@ (8002440 <MX_FDCAN3_Init+0xc4>)
 80023e6:	2204      	movs	r2, #4
 80023e8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan3.Init.RxFifo0ElmtsNbr = 8;
 80023ea:	4b15      	ldr	r3, [pc, #84]	@ (8002440 <MX_FDCAN3_Init+0xc4>)
 80023ec:	2208      	movs	r2, #8
 80023ee:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan3.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80023f0:	4b13      	ldr	r3, [pc, #76]	@ (8002440 <MX_FDCAN3_Init+0xc4>)
 80023f2:	2204      	movs	r2, #4
 80023f4:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan3.Init.RxFifo1ElmtsNbr = 8;
 80023f6:	4b12      	ldr	r3, [pc, #72]	@ (8002440 <MX_FDCAN3_Init+0xc4>)
 80023f8:	2208      	movs	r2, #8
 80023fa:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan3.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80023fc:	4b10      	ldr	r3, [pc, #64]	@ (8002440 <MX_FDCAN3_Init+0xc4>)
 80023fe:	2204      	movs	r2, #4
 8002400:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan3.Init.RxBuffersNbr = 2;
 8002402:	4b0f      	ldr	r3, [pc, #60]	@ (8002440 <MX_FDCAN3_Init+0xc4>)
 8002404:	2202      	movs	r2, #2
 8002406:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan3.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8002408:	4b0d      	ldr	r3, [pc, #52]	@ (8002440 <MX_FDCAN3_Init+0xc4>)
 800240a:	2204      	movs	r2, #4
 800240c:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan3.Init.TxEventsNbr = 8;
 800240e:	4b0c      	ldr	r3, [pc, #48]	@ (8002440 <MX_FDCAN3_Init+0xc4>)
 8002410:	2208      	movs	r2, #8
 8002412:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan3.Init.TxBuffersNbr = 8;
 8002414:	4b0a      	ldr	r3, [pc, #40]	@ (8002440 <MX_FDCAN3_Init+0xc4>)
 8002416:	2208      	movs	r2, #8
 8002418:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan3.Init.TxFifoQueueElmtsNbr = 8;
 800241a:	4b09      	ldr	r3, [pc, #36]	@ (8002440 <MX_FDCAN3_Init+0xc4>)
 800241c:	2208      	movs	r2, #8
 800241e:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan3.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002420:	4b07      	ldr	r3, [pc, #28]	@ (8002440 <MX_FDCAN3_Init+0xc4>)
 8002422:	2200      	movs	r2, #0
 8002424:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan3.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8002426:	4b06      	ldr	r3, [pc, #24]	@ (8002440 <MX_FDCAN3_Init+0xc4>)
 8002428:	2204      	movs	r2, #4
 800242a:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan3) != HAL_OK)
 800242c:	4804      	ldr	r0, [pc, #16]	@ (8002440 <MX_FDCAN3_Init+0xc4>)
 800242e:	f001 fea7 	bl	8004180 <HAL_FDCAN_Init>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d001      	beq.n	800243c <MX_FDCAN3_Init+0xc0>
  {
    Error_Handler();
 8002438:	f000 fbea 	bl	8002c10 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN3_Init 2 */

  /* USER CODE END FDCAN3_Init 2 */

}
 800243c:	bf00      	nop
 800243e:	bd80      	pop	{r7, pc}
 8002440:	24000244 	.word	0x24000244
 8002444:	4000d400 	.word	0x4000d400

08002448 <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b0bc      	sub	sp, #240	@ 0xf0
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002450:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002454:	2200      	movs	r2, #0
 8002456:	601a      	str	r2, [r3, #0]
 8002458:	605a      	str	r2, [r3, #4]
 800245a:	609a      	str	r2, [r3, #8]
 800245c:	60da      	str	r2, [r3, #12]
 800245e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002460:	f107 0320 	add.w	r3, r7, #32
 8002464:	22b8      	movs	r2, #184	@ 0xb8
 8002466:	2100      	movs	r1, #0
 8002468:	4618      	mov	r0, r3
 800246a:	f00e fba9 	bl	8010bc0 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a9a      	ldr	r2, [pc, #616]	@ (80026dc <HAL_FDCAN_MspInit+0x294>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d160      	bne.n	800253a <HAL_FDCAN_MspInit+0xf2>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002478:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800247c:	f04f 0300 	mov.w	r3, #0
 8002480:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8002484:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002488:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800248c:	f107 0320 	add.w	r3, r7, #32
 8002490:	4618      	mov	r0, r3
 8002492:	f004 fa61 	bl	8006958 <HAL_RCCEx_PeriphCLKConfig>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d001      	beq.n	80024a0 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 800249c:	f000 fbb8 	bl	8002c10 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80024a0:	4b8f      	ldr	r3, [pc, #572]	@ (80026e0 <HAL_FDCAN_MspInit+0x298>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	3301      	adds	r3, #1
 80024a6:	4a8e      	ldr	r2, [pc, #568]	@ (80026e0 <HAL_FDCAN_MspInit+0x298>)
 80024a8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80024aa:	4b8d      	ldr	r3, [pc, #564]	@ (80026e0 <HAL_FDCAN_MspInit+0x298>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d10e      	bne.n	80024d0 <HAL_FDCAN_MspInit+0x88>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80024b2:	4b8c      	ldr	r3, [pc, #560]	@ (80026e4 <HAL_FDCAN_MspInit+0x29c>)
 80024b4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80024b8:	4a8a      	ldr	r2, [pc, #552]	@ (80026e4 <HAL_FDCAN_MspInit+0x29c>)
 80024ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024be:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80024c2:	4b88      	ldr	r3, [pc, #544]	@ (80026e4 <HAL_FDCAN_MspInit+0x29c>)
 80024c4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80024c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024cc:	61fb      	str	r3, [r7, #28]
 80024ce:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80024d0:	4b84      	ldr	r3, [pc, #528]	@ (80026e4 <HAL_FDCAN_MspInit+0x29c>)
 80024d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024d6:	4a83      	ldr	r2, [pc, #524]	@ (80026e4 <HAL_FDCAN_MspInit+0x29c>)
 80024d8:	f043 0308 	orr.w	r3, r3, #8
 80024dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80024e0:	4b80      	ldr	r3, [pc, #512]	@ (80026e4 <HAL_FDCAN_MspInit+0x29c>)
 80024e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024e6:	f003 0308 	and.w	r3, r3, #8
 80024ea:	61bb      	str	r3, [r7, #24]
 80024ec:	69bb      	ldr	r3, [r7, #24]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80024ee:	2303      	movs	r3, #3
 80024f0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024f4:	2302      	movs	r3, #2
 80024f6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024fa:	2300      	movs	r3, #0
 80024fc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002500:	2300      	movs	r3, #0
 8002502:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8002506:	2309      	movs	r3, #9
 8002508:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800250c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002510:	4619      	mov	r1, r3
 8002512:	4875      	ldr	r0, [pc, #468]	@ (80026e8 <HAL_FDCAN_MspInit+0x2a0>)
 8002514:	f003 f87c 	bl	8005610 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 5, 0);
 8002518:	2200      	movs	r2, #0
 800251a:	2105      	movs	r1, #5
 800251c:	2013      	movs	r0, #19
 800251e:	f001 f8a3 	bl	8003668 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8002522:	2013      	movs	r0, #19
 8002524:	f001 f8ba 	bl	800369c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 5, 0);
 8002528:	2200      	movs	r2, #0
 800252a:	2105      	movs	r1, #5
 800252c:	2015      	movs	r0, #21
 800252e:	f001 f89b 	bl	8003668 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8002532:	2015      	movs	r0, #21
 8002534:	f001 f8b2 	bl	800369c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(FDCAN3_IT1_IRQn);
  /* USER CODE BEGIN FDCAN3_MspInit 1 */

  /* USER CODE END FDCAN3_MspInit 1 */
  }
}
 8002538:	e0cb      	b.n	80026d2 <HAL_FDCAN_MspInit+0x28a>
  else if(fdcanHandle->Instance==FDCAN2)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a6b      	ldr	r2, [pc, #428]	@ (80026ec <HAL_FDCAN_MspInit+0x2a4>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d160      	bne.n	8002606 <HAL_FDCAN_MspInit+0x1be>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002544:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002548:	f04f 0300 	mov.w	r3, #0
 800254c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8002550:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002554:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002558:	f107 0320 	add.w	r3, r7, #32
 800255c:	4618      	mov	r0, r3
 800255e:	f004 f9fb 	bl	8006958 <HAL_RCCEx_PeriphCLKConfig>
 8002562:	4603      	mov	r3, r0
 8002564:	2b00      	cmp	r3, #0
 8002566:	d001      	beq.n	800256c <HAL_FDCAN_MspInit+0x124>
      Error_Handler();
 8002568:	f000 fb52 	bl	8002c10 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 800256c:	4b5c      	ldr	r3, [pc, #368]	@ (80026e0 <HAL_FDCAN_MspInit+0x298>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	3301      	adds	r3, #1
 8002572:	4a5b      	ldr	r2, [pc, #364]	@ (80026e0 <HAL_FDCAN_MspInit+0x298>)
 8002574:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8002576:	4b5a      	ldr	r3, [pc, #360]	@ (80026e0 <HAL_FDCAN_MspInit+0x298>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	2b01      	cmp	r3, #1
 800257c:	d10e      	bne.n	800259c <HAL_FDCAN_MspInit+0x154>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 800257e:	4b59      	ldr	r3, [pc, #356]	@ (80026e4 <HAL_FDCAN_MspInit+0x29c>)
 8002580:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002584:	4a57      	ldr	r2, [pc, #348]	@ (80026e4 <HAL_FDCAN_MspInit+0x29c>)
 8002586:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800258a:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800258e:	4b55      	ldr	r3, [pc, #340]	@ (80026e4 <HAL_FDCAN_MspInit+0x29c>)
 8002590:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002594:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002598:	617b      	str	r3, [r7, #20]
 800259a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800259c:	4b51      	ldr	r3, [pc, #324]	@ (80026e4 <HAL_FDCAN_MspInit+0x29c>)
 800259e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025a2:	4a50      	ldr	r2, [pc, #320]	@ (80026e4 <HAL_FDCAN_MspInit+0x29c>)
 80025a4:	f043 0302 	orr.w	r3, r3, #2
 80025a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80025ac:	4b4d      	ldr	r3, [pc, #308]	@ (80026e4 <HAL_FDCAN_MspInit+0x29c>)
 80025ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025b2:	f003 0302 	and.w	r3, r3, #2
 80025b6:	613b      	str	r3, [r7, #16]
 80025b8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80025ba:	2360      	movs	r3, #96	@ 0x60
 80025bc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025c0:	2302      	movs	r3, #2
 80025c2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c6:	2300      	movs	r3, #0
 80025c8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025cc:	2300      	movs	r3, #0
 80025ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 80025d2:	2309      	movs	r3, #9
 80025d4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025d8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80025dc:	4619      	mov	r1, r3
 80025de:	4844      	ldr	r0, [pc, #272]	@ (80026f0 <HAL_FDCAN_MspInit+0x2a8>)
 80025e0:	f003 f816 	bl	8005610 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 5, 0);
 80025e4:	2200      	movs	r2, #0
 80025e6:	2105      	movs	r1, #5
 80025e8:	2014      	movs	r0, #20
 80025ea:	f001 f83d 	bl	8003668 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 80025ee:	2014      	movs	r0, #20
 80025f0:	f001 f854 	bl	800369c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN2_IT1_IRQn, 5, 0);
 80025f4:	2200      	movs	r2, #0
 80025f6:	2105      	movs	r1, #5
 80025f8:	2016      	movs	r0, #22
 80025fa:	f001 f835 	bl	8003668 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT1_IRQn);
 80025fe:	2016      	movs	r0, #22
 8002600:	f001 f84c 	bl	800369c <HAL_NVIC_EnableIRQ>
}
 8002604:	e065      	b.n	80026d2 <HAL_FDCAN_MspInit+0x28a>
  else if(fdcanHandle->Instance==FDCAN3)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a3a      	ldr	r2, [pc, #232]	@ (80026f4 <HAL_FDCAN_MspInit+0x2ac>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d160      	bne.n	80026d2 <HAL_FDCAN_MspInit+0x28a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002610:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002614:	f04f 0300 	mov.w	r3, #0
 8002618:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 800261c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8002620:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002624:	f107 0320 	add.w	r3, r7, #32
 8002628:	4618      	mov	r0, r3
 800262a:	f004 f995 	bl	8006958 <HAL_RCCEx_PeriphCLKConfig>
 800262e:	4603      	mov	r3, r0
 8002630:	2b00      	cmp	r3, #0
 8002632:	d001      	beq.n	8002638 <HAL_FDCAN_MspInit+0x1f0>
      Error_Handler();
 8002634:	f000 faec 	bl	8002c10 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8002638:	4b29      	ldr	r3, [pc, #164]	@ (80026e0 <HAL_FDCAN_MspInit+0x298>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	3301      	adds	r3, #1
 800263e:	4a28      	ldr	r2, [pc, #160]	@ (80026e0 <HAL_FDCAN_MspInit+0x298>)
 8002640:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8002642:	4b27      	ldr	r3, [pc, #156]	@ (80026e0 <HAL_FDCAN_MspInit+0x298>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	2b01      	cmp	r3, #1
 8002648:	d10e      	bne.n	8002668 <HAL_FDCAN_MspInit+0x220>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 800264a:	4b26      	ldr	r3, [pc, #152]	@ (80026e4 <HAL_FDCAN_MspInit+0x29c>)
 800264c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002650:	4a24      	ldr	r2, [pc, #144]	@ (80026e4 <HAL_FDCAN_MspInit+0x29c>)
 8002652:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002656:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800265a:	4b22      	ldr	r3, [pc, #136]	@ (80026e4 <HAL_FDCAN_MspInit+0x29c>)
 800265c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002660:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002664:	60fb      	str	r3, [r7, #12]
 8002666:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002668:	4b1e      	ldr	r3, [pc, #120]	@ (80026e4 <HAL_FDCAN_MspInit+0x29c>)
 800266a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800266e:	4a1d      	ldr	r2, [pc, #116]	@ (80026e4 <HAL_FDCAN_MspInit+0x29c>)
 8002670:	f043 0308 	orr.w	r3, r3, #8
 8002674:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002678:	4b1a      	ldr	r3, [pc, #104]	@ (80026e4 <HAL_FDCAN_MspInit+0x29c>)
 800267a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800267e:	f003 0308 	and.w	r3, r3, #8
 8002682:	60bb      	str	r3, [r7, #8]
 8002684:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002686:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800268a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800268e:	2302      	movs	r3, #2
 8002690:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002694:	2300      	movs	r3, #0
 8002696:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800269a:	2300      	movs	r3, #0
 800269c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_FDCAN3;
 80026a0:	2305      	movs	r3, #5
 80026a2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80026a6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80026aa:	4619      	mov	r1, r3
 80026ac:	480e      	ldr	r0, [pc, #56]	@ (80026e8 <HAL_FDCAN_MspInit+0x2a0>)
 80026ae:	f002 ffaf 	bl	8005610 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN3_IT0_IRQn, 5, 0);
 80026b2:	2200      	movs	r2, #0
 80026b4:	2105      	movs	r1, #5
 80026b6:	209f      	movs	r0, #159	@ 0x9f
 80026b8:	f000 ffd6 	bl	8003668 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN3_IT0_IRQn);
 80026bc:	209f      	movs	r0, #159	@ 0x9f
 80026be:	f000 ffed 	bl	800369c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN3_IT1_IRQn, 5, 0);
 80026c2:	2200      	movs	r2, #0
 80026c4:	2105      	movs	r1, #5
 80026c6:	20a0      	movs	r0, #160	@ 0xa0
 80026c8:	f000 ffce 	bl	8003668 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN3_IT1_IRQn);
 80026cc:	20a0      	movs	r0, #160	@ 0xa0
 80026ce:	f000 ffe5 	bl	800369c <HAL_NVIC_EnableIRQ>
}
 80026d2:	bf00      	nop
 80026d4:	37f0      	adds	r7, #240	@ 0xf0
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	4000a000 	.word	0x4000a000
 80026e0:	240002e4 	.word	0x240002e4
 80026e4:	58024400 	.word	0x58024400
 80026e8:	58020c00 	.word	0x58020c00
 80026ec:	4000a400 	.word	0x4000a400
 80026f0:	58020400 	.word	0x58020400
 80026f4:	4000d400 	.word	0x4000d400

080026f8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80026f8:	b480      	push	{r7}
 80026fa:	b085      	sub	sp, #20
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	60f8      	str	r0, [r7, #12]
 8002700:	60b9      	str	r1, [r7, #8]
 8002702:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	4a07      	ldr	r2, [pc, #28]	@ (8002724 <vApplicationGetIdleTaskMemory+0x2c>)
 8002708:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800270a:	68bb      	ldr	r3, [r7, #8]
 800270c:	4a06      	ldr	r2, [pc, #24]	@ (8002728 <vApplicationGetIdleTaskMemory+0x30>)
 800270e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2280      	movs	r2, #128	@ 0x80
 8002714:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8002716:	bf00      	nop
 8002718:	3714      	adds	r7, #20
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr
 8002722:	bf00      	nop
 8002724:	24000d9c 	.word	0x24000d9c
 8002728:	24000e44 	.word	0x24000e44

0800272c <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 800272c:	b480      	push	{r7}
 800272e:	b085      	sub	sp, #20
 8002730:	af00      	add	r7, sp, #0
 8002732:	60f8      	str	r0, [r7, #12]
 8002734:	60b9      	str	r1, [r7, #8]
 8002736:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	4a07      	ldr	r2, [pc, #28]	@ (8002758 <vApplicationGetTimerTaskMemory+0x2c>)
 800273c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	4a06      	ldr	r2, [pc, #24]	@ (800275c <vApplicationGetTimerTaskMemory+0x30>)
 8002742:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800274a:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800274c:	bf00      	nop
 800274e:	3714      	adds	r7, #20
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr
 8002758:	24001044 	.word	0x24001044
 800275c:	240010ec 	.word	0x240010ec

08002760 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8002760:	b5b0      	push	{r4, r5, r7, lr}
 8002762:	b0a4      	sub	sp, #144	@ 0x90
 8002764:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8002766:	4b30      	ldr	r3, [pc, #192]	@ (8002828 <MX_FREERTOS_Init+0xc8>)
 8002768:	f107 0474 	add.w	r4, r7, #116	@ 0x74
 800276c:	461d      	mov	r5, r3
 800276e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002770:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002772:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002776:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800277a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800277e:	2100      	movs	r1, #0
 8002780:	4618      	mov	r0, r3
 8002782:	f00a fdf6 	bl	800d372 <osThreadCreate>
 8002786:	4603      	mov	r3, r0
 8002788:	4a28      	ldr	r2, [pc, #160]	@ (800282c <MX_FREERTOS_Init+0xcc>)
 800278a:	6013      	str	r3, [r2, #0]

  /* definition and creation of PC_MCU_TASK */
  osThreadStaticDef(PC_MCU_TASK, PC_MCU_ENTRY, osPriorityNormal, 0, 128, PC_MCU_TASKBuffer, &PC_MCU_TASKControlBlock);
 800278c:	4b28      	ldr	r3, [pc, #160]	@ (8002830 <MX_FREERTOS_Init+0xd0>)
 800278e:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 8002792:	461d      	mov	r5, r3
 8002794:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002796:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002798:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800279c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  PC_MCU_TASKHandle = osThreadCreate(osThread(PC_MCU_TASK), NULL);
 80027a0:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80027a4:	2100      	movs	r1, #0
 80027a6:	4618      	mov	r0, r3
 80027a8:	f00a fde3 	bl	800d372 <osThreadCreate>
 80027ac:	4603      	mov	r3, r0
 80027ae:	4a21      	ldr	r2, [pc, #132]	@ (8002834 <MX_FREERTOS_Init+0xd4>)
 80027b0:	6013      	str	r3, [r2, #0]

  /* definition and creation of imuTask */
  osThreadStaticDef(imuTask, ImuTask_Entry, osPriorityAboveNormal, 0, 128, imuTaskBuffer, &imuTaskControlBlock);
 80027b2:	4b21      	ldr	r3, [pc, #132]	@ (8002838 <MX_FREERTOS_Init+0xd8>)
 80027b4:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 80027b8:	461d      	mov	r5, r3
 80027ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80027bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80027be:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80027c2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  imuTaskHandle = osThreadCreate(osThread(imuTask), NULL);
 80027c6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80027ca:	2100      	movs	r1, #0
 80027cc:	4618      	mov	r0, r3
 80027ce:	f00a fdd0 	bl	800d372 <osThreadCreate>
 80027d2:	4603      	mov	r3, r0
 80027d4:	4a19      	ldr	r2, [pc, #100]	@ (800283c <MX_FREERTOS_Init+0xdc>)
 80027d6:	6013      	str	r3, [r2, #0]

  /* definition and creation of buzzerTask */
  osThreadStaticDef(buzzerTask, buzzerEntry, osPriorityBelowNormal, 0, 128, buzzerTaskBuffer, &buzzerTaskControlBlock);
 80027d8:	4b19      	ldr	r3, [pc, #100]	@ (8002840 <MX_FREERTOS_Init+0xe0>)
 80027da:	f107 0420 	add.w	r4, r7, #32
 80027de:	461d      	mov	r5, r3
 80027e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80027e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80027e4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80027e8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  buzzerTaskHandle = osThreadCreate(osThread(buzzerTask), NULL);
 80027ec:	f107 0320 	add.w	r3, r7, #32
 80027f0:	2100      	movs	r1, #0
 80027f2:	4618      	mov	r0, r3
 80027f4:	f00a fdbd 	bl	800d372 <osThreadCreate>
 80027f8:	4603      	mov	r3, r0
 80027fa:	4a12      	ldr	r2, [pc, #72]	@ (8002844 <MX_FREERTOS_Init+0xe4>)
 80027fc:	6013      	str	r3, [r2, #0]

  /* definition and creation of J60_10Task */
  osThreadStaticDef(J60_10Task, J60_10Entry, osPriorityNormal, 0, 128, J60_10TaskBuffer, &J60_10TaskControlBlock);
 80027fe:	4b12      	ldr	r3, [pc, #72]	@ (8002848 <MX_FREERTOS_Init+0xe8>)
 8002800:	1d3c      	adds	r4, r7, #4
 8002802:	461d      	mov	r5, r3
 8002804:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002806:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002808:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800280c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  J60_10TaskHandle = osThreadCreate(osThread(J60_10Task), NULL);
 8002810:	1d3b      	adds	r3, r7, #4
 8002812:	2100      	movs	r1, #0
 8002814:	4618      	mov	r0, r3
 8002816:	f00a fdac 	bl	800d372 <osThreadCreate>
 800281a:	4603      	mov	r3, r0
 800281c:	4a0b      	ldr	r2, [pc, #44]	@ (800284c <MX_FREERTOS_Init+0xec>)
 800281e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8002820:	bf00      	nop
 8002822:	3790      	adds	r7, #144	@ 0x90
 8002824:	46bd      	mov	sp, r7
 8002826:	bdb0      	pop	{r4, r5, r7, pc}
 8002828:	0801168c 	.word	0x0801168c
 800282c:	240002e8 	.word	0x240002e8
 8002830:	080116b4 	.word	0x080116b4
 8002834:	240002ec 	.word	0x240002ec
 8002838:	080116d8 	.word	0x080116d8
 800283c:	24000598 	.word	0x24000598
 8002840:	08011700 	.word	0x08011700
 8002844:	24000844 	.word	0x24000844
 8002848:	08011728 	.word	0x08011728
 800284c:	24000af0 	.word	0x24000af0

08002850 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b082      	sub	sp, #8
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
//	  uint32_t can_id = (0x01 & 0x1F) | (2 << 5); // CAN_CMD_MOTOR_ENABLE = 2
//	  uint8_t dummy_data[1] = {0}; // FDCAN requires non-null data pointer
//
//	  fdcanx_send_data(&hfdcan1, can_id, dummy_data, 0);
//	  fdcanx_send_data(&hfdcan1, 0x1FF, tx_data, 8);
    osDelay(1);
 8002858:	2001      	movs	r0, #1
 800285a:	f00a fdd6 	bl	800d40a <osDelay>
 800285e:	e7fb      	b.n	8002858 <StartDefaultTask+0x8>

08002860 <PC_MCU_ENTRY>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_PC_MCU_ENTRY */
void PC_MCU_ENTRY(void const * argument)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b082      	sub	sp, #8
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN PC_MCU_ENTRY */
  /* Infinite loop */
  for(;;)
  {
	PC_MCU_UART_TASK();
 8002868:	f00e f970 	bl	8010b4c <PC_MCU_UART_TASK>
    osDelay(1);
 800286c:	2001      	movs	r0, #1
 800286e:	f00a fdcc 	bl	800d40a <osDelay>
	PC_MCU_UART_TASK();
 8002872:	bf00      	nop
 8002874:	e7f8      	b.n	8002868 <PC_MCU_ENTRY+0x8>

08002876 <buzzerEntry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_buzzerEntry */
void buzzerEntry(void const * argument)
{
 8002876:	b580      	push	{r7, lr}
 8002878:	b082      	sub	sp, #8
 800287a:	af00      	add	r7, sp, #0
 800287c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN buzzerEntry */
  /* Infinite loop */
  for(;;)
  {
    BUZZER_TASK();
 800287e:	f00d fa83 	bl	800fd88 <BUZZER_TASK>
    osDelay(1);
 8002882:	2001      	movs	r0, #1
 8002884:	f00a fdc1 	bl	800d40a <osDelay>
    BUZZER_TASK();
 8002888:	bf00      	nop
 800288a:	e7f8      	b.n	800287e <buzzerEntry+0x8>

0800288c <J60_10Entry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_J60_10Entry */
void J60_10Entry(void const * argument)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b082      	sub	sp, #8
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN J60_10Entry */
  /* Infinite loop */
  for(;;)
  {
	j60_10_TASK();
 8002894:	f00e f836 	bl	8010904 <j60_10_TASK>
    osDelay(1);
 8002898:	2001      	movs	r0, #1
 800289a:	f00a fdb6 	bl	800d40a <osDelay>
	j60_10_TASK();
 800289e:	bf00      	nop
 80028a0:	e7f8      	b.n	8002894 <J60_10Entry+0x8>
	...

080028a4 <MX_GPIO_Init>:
        * EXTI
     PD7   ------> SPI1_MOSI
     PB3(JTDO/TRACESWO)   ------> SPI1_SCK
*/
void MX_GPIO_Init(void)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b08c      	sub	sp, #48	@ 0x30
 80028a8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028aa:	f107 031c 	add.w	r3, r7, #28
 80028ae:	2200      	movs	r2, #0
 80028b0:	601a      	str	r2, [r3, #0]
 80028b2:	605a      	str	r2, [r3, #4]
 80028b4:	609a      	str	r2, [r3, #8]
 80028b6:	60da      	str	r2, [r3, #12]
 80028b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80028ba:	4b4f      	ldr	r3, [pc, #316]	@ (80029f8 <MX_GPIO_Init+0x154>)
 80028bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028c0:	4a4d      	ldr	r2, [pc, #308]	@ (80029f8 <MX_GPIO_Init+0x154>)
 80028c2:	f043 0310 	orr.w	r3, r3, #16
 80028c6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80028ca:	4b4b      	ldr	r3, [pc, #300]	@ (80029f8 <MX_GPIO_Init+0x154>)
 80028cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028d0:	f003 0310 	and.w	r3, r3, #16
 80028d4:	61bb      	str	r3, [r7, #24]
 80028d6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80028d8:	4b47      	ldr	r3, [pc, #284]	@ (80029f8 <MX_GPIO_Init+0x154>)
 80028da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028de:	4a46      	ldr	r2, [pc, #280]	@ (80029f8 <MX_GPIO_Init+0x154>)
 80028e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028e4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80028e8:	4b43      	ldr	r3, [pc, #268]	@ (80029f8 <MX_GPIO_Init+0x154>)
 80028ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028f2:	617b      	str	r3, [r7, #20]
 80028f4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80028f6:	4b40      	ldr	r3, [pc, #256]	@ (80029f8 <MX_GPIO_Init+0x154>)
 80028f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028fc:	4a3e      	ldr	r2, [pc, #248]	@ (80029f8 <MX_GPIO_Init+0x154>)
 80028fe:	f043 0304 	orr.w	r3, r3, #4
 8002902:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002906:	4b3c      	ldr	r3, [pc, #240]	@ (80029f8 <MX_GPIO_Init+0x154>)
 8002908:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800290c:	f003 0304 	and.w	r3, r3, #4
 8002910:	613b      	str	r3, [r7, #16]
 8002912:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002914:	4b38      	ldr	r3, [pc, #224]	@ (80029f8 <MX_GPIO_Init+0x154>)
 8002916:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800291a:	4a37      	ldr	r2, [pc, #220]	@ (80029f8 <MX_GPIO_Init+0x154>)
 800291c:	f043 0302 	orr.w	r3, r3, #2
 8002920:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002924:	4b34      	ldr	r3, [pc, #208]	@ (80029f8 <MX_GPIO_Init+0x154>)
 8002926:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800292a:	f003 0302 	and.w	r3, r3, #2
 800292e:	60fb      	str	r3, [r7, #12]
 8002930:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002932:	4b31      	ldr	r3, [pc, #196]	@ (80029f8 <MX_GPIO_Init+0x154>)
 8002934:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002938:	4a2f      	ldr	r2, [pc, #188]	@ (80029f8 <MX_GPIO_Init+0x154>)
 800293a:	f043 0308 	orr.w	r3, r3, #8
 800293e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002942:	4b2d      	ldr	r3, [pc, #180]	@ (80029f8 <MX_GPIO_Init+0x154>)
 8002944:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002948:	f003 0308 	and.w	r3, r3, #8
 800294c:	60bb      	str	r3, [r7, #8]
 800294e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002950:	4b29      	ldr	r3, [pc, #164]	@ (80029f8 <MX_GPIO_Init+0x154>)
 8002952:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002956:	4a28      	ldr	r2, [pc, #160]	@ (80029f8 <MX_GPIO_Init+0x154>)
 8002958:	f043 0301 	orr.w	r3, r3, #1
 800295c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002960:	4b25      	ldr	r3, [pc, #148]	@ (80029f8 <MX_GPIO_Init+0x154>)
 8002962:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002966:	f003 0301 	and.w	r3, r3, #1
 800296a:	607b      	str	r3, [r7, #4]
 800296c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ACC_CS_Pin|GYRO_CS_Pin, GPIO_PIN_SET);
 800296e:	2201      	movs	r2, #1
 8002970:	2109      	movs	r1, #9
 8002972:	4822      	ldr	r0, [pc, #136]	@ (80029fc <MX_GPIO_Init+0x158>)
 8002974:	f002 fff4 	bl	8005960 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = ACC_CS_Pin|GYRO_CS_Pin;
 8002978:	2309      	movs	r3, #9
 800297a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800297c:	2301      	movs	r3, #1
 800297e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002980:	2300      	movs	r3, #0
 8002982:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002984:	2303      	movs	r3, #3
 8002986:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002988:	f107 031c 	add.w	r3, r7, #28
 800298c:	4619      	mov	r1, r3
 800298e:	481b      	ldr	r0, [pc, #108]	@ (80029fc <MX_GPIO_Init+0x158>)
 8002990:	f002 fe3e 	bl	8005610 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = ACC_INT_Pin|GYRO_INT_Pin;
 8002994:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002998:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800299a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800299e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a0:	2300      	movs	r3, #0
 80029a2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80029a4:	f107 031c 	add.w	r3, r7, #28
 80029a8:	4619      	mov	r1, r3
 80029aa:	4815      	ldr	r0, [pc, #84]	@ (8002a00 <MX_GPIO_Init+0x15c>)
 80029ac:	f002 fe30 	bl	8005610 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80029b0:	2380      	movs	r3, #128	@ 0x80
 80029b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029b4:	2302      	movs	r3, #2
 80029b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b8:	2300      	movs	r3, #0
 80029ba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029bc:	2300      	movs	r3, #0
 80029be:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80029c0:	2305      	movs	r3, #5
 80029c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80029c4:	f107 031c 	add.w	r3, r7, #28
 80029c8:	4619      	mov	r1, r3
 80029ca:	480e      	ldr	r0, [pc, #56]	@ (8002a04 <MX_GPIO_Init+0x160>)
 80029cc:	f002 fe20 	bl	8005610 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80029d0:	2308      	movs	r3, #8
 80029d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029d4:	2302      	movs	r3, #2
 80029d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029d8:	2300      	movs	r3, #0
 80029da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029dc:	2300      	movs	r3, #0
 80029de:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80029e0:	2305      	movs	r3, #5
 80029e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029e4:	f107 031c 	add.w	r3, r7, #28
 80029e8:	4619      	mov	r1, r3
 80029ea:	4807      	ldr	r0, [pc, #28]	@ (8002a08 <MX_GPIO_Init+0x164>)
 80029ec:	f002 fe10 	bl	8005610 <HAL_GPIO_Init>

}
 80029f0:	bf00      	nop
 80029f2:	3730      	adds	r7, #48	@ 0x30
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	58024400 	.word	0x58024400
 80029fc:	58020800 	.word	0x58020800
 8002a00:	58021000 	.word	0x58021000
 8002a04:	58020c00 	.word	0x58020c00
 8002a08:	58020400 	.word	0x58020400

08002a0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b084      	sub	sp, #16
 8002a10:	af00      	add	r7, sp, #0
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8002a12:	4b3e      	ldr	r3, [pc, #248]	@ (8002b0c <main+0x100>)
 8002a14:	695b      	ldr	r3, [r3, #20]
 8002a16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d11b      	bne.n	8002a56 <main+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002a1e:	f3bf 8f4f 	dsb	sy
}
 8002a22:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002a24:	f3bf 8f6f 	isb	sy
}
 8002a28:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8002a2a:	4b38      	ldr	r3, [pc, #224]	@ (8002b0c <main+0x100>)
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8002a32:	f3bf 8f4f 	dsb	sy
}
 8002a36:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002a38:	f3bf 8f6f 	isb	sy
}
 8002a3c:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8002a3e:	4b33      	ldr	r3, [pc, #204]	@ (8002b0c <main+0x100>)
 8002a40:	695b      	ldr	r3, [r3, #20]
 8002a42:	4a32      	ldr	r2, [pc, #200]	@ (8002b0c <main+0x100>)
 8002a44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a48:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8002a4a:	f3bf 8f4f 	dsb	sy
}
 8002a4e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002a50:	f3bf 8f6f 	isb	sy
}
 8002a54:	e000      	b.n	8002a58 <main+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8002a56:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8002a58:	4b2c      	ldr	r3, [pc, #176]	@ (8002b0c <main+0x100>)
 8002a5a:	695b      	ldr	r3, [r3, #20]
 8002a5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d138      	bne.n	8002ad6 <main+0xca>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8002a64:	4b29      	ldr	r3, [pc, #164]	@ (8002b0c <main+0x100>)
 8002a66:	2200      	movs	r2, #0
 8002a68:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8002a6c:	f3bf 8f4f 	dsb	sy
}
 8002a70:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8002a72:	4b26      	ldr	r3, [pc, #152]	@ (8002b0c <main+0x100>)
 8002a74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a78:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	0b5b      	lsrs	r3, r3, #13
 8002a7e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002a82:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	08db      	lsrs	r3, r3, #3
 8002a88:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a8c:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	015a      	lsls	r2, r3, #5
 8002a92:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8002a96:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8002a98:	687a      	ldr	r2, [r7, #4]
 8002a9a:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8002a9c:	491b      	ldr	r1, [pc, #108]	@ (8002b0c <main+0x100>)
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	1e5a      	subs	r2, r3, #1
 8002aa8:	607a      	str	r2, [r7, #4]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d1ef      	bne.n	8002a8e <main+0x82>
    } while(sets-- != 0U);
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	1e5a      	subs	r2, r3, #1
 8002ab2:	60ba      	str	r2, [r7, #8]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d1e5      	bne.n	8002a84 <main+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 8002ab8:	f3bf 8f4f 	dsb	sy
}
 8002abc:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8002abe:	4b13      	ldr	r3, [pc, #76]	@ (8002b0c <main+0x100>)
 8002ac0:	695b      	ldr	r3, [r3, #20]
 8002ac2:	4a12      	ldr	r2, [pc, #72]	@ (8002b0c <main+0x100>)
 8002ac4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ac8:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8002aca:	f3bf 8f4f 	dsb	sy
}
 8002ace:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002ad0:	f3bf 8f6f 	isb	sy
}
 8002ad4:	e000      	b.n	8002ad8 <main+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8002ad6:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002ad8:	f000 fcb2 	bl	8003440 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002adc:	f000 f818 	bl	8002b10 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002ae0:	f7ff fee0 	bl	80028a4 <MX_GPIO_Init>
  MX_FDCAN2_Init();
 8002ae4:	f7ff fbe4 	bl	80022b0 <MX_FDCAN2_Init>
  MX_FDCAN3_Init();
 8002ae8:	f7ff fc48 	bl	800237c <MX_FDCAN3_Init>
  MX_USART10_UART_Init();
 8002aec:	f000 fbac 	bl	8003248 <MX_USART10_UART_Init>
  MX_SPI2_Init();
 8002af0:	f000 f894 	bl	8002c1c <MX_SPI2_Init>
  MX_FDCAN1_Init();
 8002af4:	f7ff fb78 	bl	80021e8 <MX_FDCAN1_Init>
  MX_TIM12_Init();
 8002af8:	f000 faec 	bl	80030d4 <MX_TIM12_Init>
  /* USER CODE BEGIN 2 */
  bsp_can_init();
 8002afc:	f7fe fd62 	bl	80015c4 <bsp_can_init>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8002b00:	f7ff fe2e 	bl	8002760 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002b04:	f00a fc2e 	bl	800d364 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002b08:	bf00      	nop
 8002b0a:	e7fd      	b.n	8002b08 <main+0xfc>
 8002b0c:	e000ed00 	.word	0xe000ed00

08002b10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b09c      	sub	sp, #112	@ 0x70
 8002b14:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b1a:	224c      	movs	r2, #76	@ 0x4c
 8002b1c:	2100      	movs	r1, #0
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f00e f84e 	bl	8010bc0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b24:	1d3b      	adds	r3, r7, #4
 8002b26:	2220      	movs	r2, #32
 8002b28:	2100      	movs	r1, #0
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f00e f848 	bl	8010bc0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8002b30:	2002      	movs	r0, #2
 8002b32:	f002 ff2f 	bl	8005994 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8002b36:	2300      	movs	r3, #0
 8002b38:	603b      	str	r3, [r7, #0]
 8002b3a:	4b2b      	ldr	r3, [pc, #172]	@ (8002be8 <SystemClock_Config+0xd8>)
 8002b3c:	699b      	ldr	r3, [r3, #24]
 8002b3e:	4a2a      	ldr	r2, [pc, #168]	@ (8002be8 <SystemClock_Config+0xd8>)
 8002b40:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002b44:	6193      	str	r3, [r2, #24]
 8002b46:	4b28      	ldr	r3, [pc, #160]	@ (8002be8 <SystemClock_Config+0xd8>)
 8002b48:	699b      	ldr	r3, [r3, #24]
 8002b4a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002b4e:	603b      	str	r3, [r7, #0]
 8002b50:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002b52:	bf00      	nop
 8002b54:	4b24      	ldr	r3, [pc, #144]	@ (8002be8 <SystemClock_Config+0xd8>)
 8002b56:	699b      	ldr	r3, [r3, #24]
 8002b58:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b60:	d1f8      	bne.n	8002b54 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002b62:	2301      	movs	r3, #1
 8002b64:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002b66:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002b6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b6c:	2302      	movs	r3, #2
 8002b6e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002b70:	2302      	movs	r3, #2
 8002b72:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8002b74:	2302      	movs	r3, #2
 8002b76:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 40;
 8002b78:	2328      	movs	r3, #40	@ 0x28
 8002b7a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8002b80:	2306      	movs	r3, #6
 8002b82:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002b84:	2302      	movs	r3, #2
 8002b86:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8002b88:	230c      	movs	r3, #12
 8002b8a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8002b90:	2300      	movs	r3, #0
 8002b92:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f002 ff35 	bl	8005a08 <HAL_RCC_OscConfig>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d001      	beq.n	8002ba8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002ba4:	f000 f834 	bl	8002c10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ba8:	233f      	movs	r3, #63	@ 0x3f
 8002baa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002bac:	2303      	movs	r3, #3
 8002bae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8002bb4:	2308      	movs	r3, #8
 8002bb6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8002bb8:	2340      	movs	r3, #64	@ 0x40
 8002bba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8002bbc:	2340      	movs	r3, #64	@ 0x40
 8002bbe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8002bc0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002bc4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8002bc6:	2340      	movs	r3, #64	@ 0x40
 8002bc8:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002bca:	1d3b      	adds	r3, r7, #4
 8002bcc:	2103      	movs	r1, #3
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f003 faf4 	bl	80061bc <HAL_RCC_ClockConfig>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d001      	beq.n	8002bde <SystemClock_Config+0xce>
  {
    Error_Handler();
 8002bda:	f000 f819 	bl	8002c10 <Error_Handler>
  }
}
 8002bde:	bf00      	nop
 8002be0:	3770      	adds	r7, #112	@ 0x70
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	bf00      	nop
 8002be8:	58024800 	.word	0x58024800

08002bec <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b082      	sub	sp, #8
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM23) {
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a04      	ldr	r2, [pc, #16]	@ (8002c0c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d101      	bne.n	8002c02 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002bfe:	f000 fc5b 	bl	80034b8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002c02:	bf00      	nop
 8002c04:	3708      	adds	r7, #8
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	4000e000 	.word	0x4000e000

08002c10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c10:	b480      	push	{r7}
 8002c12:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002c14:	b672      	cpsid	i
}
 8002c16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c18:	bf00      	nop
 8002c1a:	e7fd      	b.n	8002c18 <Error_Handler+0x8>

08002c1c <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8002c20:	4b28      	ldr	r3, [pc, #160]	@ (8002cc4 <MX_SPI2_Init+0xa8>)
 8002c22:	4a29      	ldr	r2, [pc, #164]	@ (8002cc8 <MX_SPI2_Init+0xac>)
 8002c24:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002c26:	4b27      	ldr	r3, [pc, #156]	@ (8002cc4 <MX_SPI2_Init+0xa8>)
 8002c28:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002c2c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002c2e:	4b25      	ldr	r3, [pc, #148]	@ (8002cc4 <MX_SPI2_Init+0xa8>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002c34:	4b23      	ldr	r3, [pc, #140]	@ (8002cc4 <MX_SPI2_Init+0xa8>)
 8002c36:	2207      	movs	r2, #7
 8002c38:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002c3a:	4b22      	ldr	r3, [pc, #136]	@ (8002cc4 <MX_SPI2_Init+0xa8>)
 8002c3c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c40:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002c42:	4b20      	ldr	r3, [pc, #128]	@ (8002cc4 <MX_SPI2_Init+0xa8>)
 8002c44:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002c48:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002c4a:	4b1e      	ldr	r3, [pc, #120]	@ (8002cc4 <MX_SPI2_Init+0xa8>)
 8002c4c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002c50:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002c52:	4b1c      	ldr	r3, [pc, #112]	@ (8002cc4 <MX_SPI2_Init+0xa8>)
 8002c54:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002c58:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c5a:	4b1a      	ldr	r3, [pc, #104]	@ (8002cc4 <MX_SPI2_Init+0xa8>)
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c60:	4b18      	ldr	r3, [pc, #96]	@ (8002cc4 <MX_SPI2_Init+0xa8>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c66:	4b17      	ldr	r3, [pc, #92]	@ (8002cc4 <MX_SPI2_Init+0xa8>)
 8002c68:	2200      	movs	r2, #0
 8002c6a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8002c6c:	4b15      	ldr	r3, [pc, #84]	@ (8002cc4 <MX_SPI2_Init+0xa8>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002c72:	4b14      	ldr	r3, [pc, #80]	@ (8002cc4 <MX_SPI2_Init+0xa8>)
 8002c74:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002c78:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002c7a:	4b12      	ldr	r3, [pc, #72]	@ (8002cc4 <MX_SPI2_Init+0xa8>)
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002c80:	4b10      	ldr	r3, [pc, #64]	@ (8002cc4 <MX_SPI2_Init+0xa8>)
 8002c82:	2200      	movs	r2, #0
 8002c84:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002c86:	4b0f      	ldr	r3, [pc, #60]	@ (8002cc4 <MX_SPI2_Init+0xa8>)
 8002c88:	2200      	movs	r2, #0
 8002c8a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002c8c:	4b0d      	ldr	r3, [pc, #52]	@ (8002cc4 <MX_SPI2_Init+0xa8>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002c92:	4b0c      	ldr	r3, [pc, #48]	@ (8002cc4 <MX_SPI2_Init+0xa8>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002c98:	4b0a      	ldr	r3, [pc, #40]	@ (8002cc4 <MX_SPI2_Init+0xa8>)
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8002c9e:	4b09      	ldr	r3, [pc, #36]	@ (8002cc4 <MX_SPI2_Init+0xa8>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8002ca4:	4b07      	ldr	r3, [pc, #28]	@ (8002cc4 <MX_SPI2_Init+0xa8>)
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002caa:	4b06      	ldr	r3, [pc, #24]	@ (8002cc4 <MX_SPI2_Init+0xa8>)
 8002cac:	2200      	movs	r2, #0
 8002cae:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002cb0:	4804      	ldr	r0, [pc, #16]	@ (8002cc4 <MX_SPI2_Init+0xa8>)
 8002cb2:	f005 fc13 	bl	80084dc <HAL_SPI_Init>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d001      	beq.n	8002cc0 <MX_SPI2_Init+0xa4>
  {
    Error_Handler();
 8002cbc:	f7ff ffa8 	bl	8002c10 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002cc0:	bf00      	nop
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	240014ec 	.word	0x240014ec
 8002cc8:	40003800 	.word	0x40003800

08002ccc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b0ba      	sub	sp, #232	@ 0xe8
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cd4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002cd8:	2200      	movs	r2, #0
 8002cda:	601a      	str	r2, [r3, #0]
 8002cdc:	605a      	str	r2, [r3, #4]
 8002cde:	609a      	str	r2, [r3, #8]
 8002ce0:	60da      	str	r2, [r3, #12]
 8002ce2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002ce4:	f107 0318 	add.w	r3, r7, #24
 8002ce8:	22b8      	movs	r2, #184	@ 0xb8
 8002cea:	2100      	movs	r1, #0
 8002cec:	4618      	mov	r0, r3
 8002cee:	f00d ff67 	bl	8010bc0 <memset>
  if(spiHandle->Instance==SPI2)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a3c      	ldr	r2, [pc, #240]	@ (8002de8 <HAL_SPI_MspInit+0x11c>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d171      	bne.n	8002de0 <HAL_SPI_MspInit+0x114>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8002cfc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002d00:	f04f 0300 	mov.w	r3, #0
 8002d04:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002d0c:	f107 0318 	add.w	r3, r7, #24
 8002d10:	4618      	mov	r0, r3
 8002d12:	f003 fe21 	bl	8006958 <HAL_RCCEx_PeriphCLKConfig>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d001      	beq.n	8002d20 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8002d1c:	f7ff ff78 	bl	8002c10 <Error_Handler>
    }

    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002d20:	4b32      	ldr	r3, [pc, #200]	@ (8002dec <HAL_SPI_MspInit+0x120>)
 8002d22:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002d26:	4a31      	ldr	r2, [pc, #196]	@ (8002dec <HAL_SPI_MspInit+0x120>)
 8002d28:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d2c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002d30:	4b2e      	ldr	r3, [pc, #184]	@ (8002dec <HAL_SPI_MspInit+0x120>)
 8002d32:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002d36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d3a:	617b      	str	r3, [r7, #20]
 8002d3c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d3e:	4b2b      	ldr	r3, [pc, #172]	@ (8002dec <HAL_SPI_MspInit+0x120>)
 8002d40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002d44:	4a29      	ldr	r2, [pc, #164]	@ (8002dec <HAL_SPI_MspInit+0x120>)
 8002d46:	f043 0304 	orr.w	r3, r3, #4
 8002d4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002d4e:	4b27      	ldr	r3, [pc, #156]	@ (8002dec <HAL_SPI_MspInit+0x120>)
 8002d50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002d54:	f003 0304 	and.w	r3, r3, #4
 8002d58:	613b      	str	r3, [r7, #16]
 8002d5a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d5c:	4b23      	ldr	r3, [pc, #140]	@ (8002dec <HAL_SPI_MspInit+0x120>)
 8002d5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002d62:	4a22      	ldr	r2, [pc, #136]	@ (8002dec <HAL_SPI_MspInit+0x120>)
 8002d64:	f043 0302 	orr.w	r3, r3, #2
 8002d68:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002d6c:	4b1f      	ldr	r3, [pc, #124]	@ (8002dec <HAL_SPI_MspInit+0x120>)
 8002d6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002d72:	f003 0302 	and.w	r3, r3, #2
 8002d76:	60fb      	str	r3, [r7, #12]
 8002d78:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PC2_C     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8002d7a:	2306      	movs	r3, #6
 8002d7c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d80:	2302      	movs	r3, #2
 8002d82:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d86:	2300      	movs	r3, #0
 8002d88:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002d92:	2305      	movs	r3, #5
 8002d94:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d98:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002d9c:	4619      	mov	r1, r3
 8002d9e:	4814      	ldr	r0, [pc, #80]	@ (8002df0 <HAL_SPI_MspInit+0x124>)
 8002da0:	f002 fc36 	bl	8005610 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002da4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002da8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dac:	2302      	movs	r3, #2
 8002dae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db2:	2300      	movs	r3, #0
 8002db4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002db8:	2300      	movs	r3, #0
 8002dba:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002dbe:	2305      	movs	r3, #5
 8002dc0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dc4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002dc8:	4619      	mov	r1, r3
 8002dca:	480a      	ldr	r0, [pc, #40]	@ (8002df4 <HAL_SPI_MspInit+0x128>)
 8002dcc:	f002 fc20 	bl	8005610 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	2105      	movs	r1, #5
 8002dd4:	2024      	movs	r0, #36	@ 0x24
 8002dd6:	f000 fc47 	bl	8003668 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002dda:	2024      	movs	r0, #36	@ 0x24
 8002ddc:	f000 fc5e 	bl	800369c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002de0:	bf00      	nop
 8002de2:	37e8      	adds	r7, #232	@ 0xe8
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bd80      	pop	{r7, pc}
 8002de8:	40003800 	.word	0x40003800
 8002dec:	58024400 	.word	0x58024400
 8002df0:	58020800 	.word	0x58020800
 8002df4:	58020400 	.word	0x58020400

08002df8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b082      	sub	sp, #8
 8002dfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dfe:	4b0c      	ldr	r3, [pc, #48]	@ (8002e30 <HAL_MspInit+0x38>)
 8002e00:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002e04:	4a0a      	ldr	r2, [pc, #40]	@ (8002e30 <HAL_MspInit+0x38>)
 8002e06:	f043 0302 	orr.w	r3, r3, #2
 8002e0a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002e0e:	4b08      	ldr	r3, [pc, #32]	@ (8002e30 <HAL_MspInit+0x38>)
 8002e10:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002e14:	f003 0302 	and.w	r3, r3, #2
 8002e18:	607b      	str	r3, [r7, #4]
 8002e1a:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	210f      	movs	r1, #15
 8002e20:	f06f 0001 	mvn.w	r0, #1
 8002e24:	f000 fc20 	bl	8003668 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e28:	bf00      	nop
 8002e2a:	3708      	adds	r7, #8
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}
 8002e30:	58024400 	.word	0x58024400

08002e34 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b08e      	sub	sp, #56	@ 0x38
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM23 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2b0f      	cmp	r3, #15
 8002e40:	d844      	bhi.n	8002ecc <HAL_InitTick+0x98>
  {
  HAL_NVIC_SetPriority(TIM23_IRQn, TickPriority ,0U);
 8002e42:	2200      	movs	r2, #0
 8002e44:	6879      	ldr	r1, [r7, #4]
 8002e46:	20a1      	movs	r0, #161	@ 0xa1
 8002e48:	f000 fc0e 	bl	8003668 <HAL_NVIC_SetPriority>

  /* Enable the TIM23 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM23_IRQn);
 8002e4c:	20a1      	movs	r0, #161	@ 0xa1
 8002e4e:	f000 fc25 	bl	800369c <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8002e52:	4a24      	ldr	r2, [pc, #144]	@ (8002ee4 <HAL_InitTick+0xb0>)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM23 clock */
  __HAL_RCC_TIM23_CLK_ENABLE();
 8002e58:	4b23      	ldr	r3, [pc, #140]	@ (8002ee8 <HAL_InitTick+0xb4>)
 8002e5a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002e5e:	4a22      	ldr	r2, [pc, #136]	@ (8002ee8 <HAL_InitTick+0xb4>)
 8002e60:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e64:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8002e68:	4b1f      	ldr	r3, [pc, #124]	@ (8002ee8 <HAL_InitTick+0xb4>)
 8002e6a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8002e6e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e72:	60bb      	str	r3, [r7, #8]
 8002e74:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002e76:	f107 020c 	add.w	r2, r7, #12
 8002e7a:	f107 0310 	add.w	r3, r7, #16
 8002e7e:	4611      	mov	r1, r2
 8002e80:	4618      	mov	r0, r3
 8002e82:	f003 fd27 	bl	80068d4 <HAL_RCC_GetClockConfig>

  /* Compute TIM23 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002e86:	f003 fd0f 	bl	80068a8 <HAL_RCC_GetPCLK2Freq>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	005b      	lsls	r3, r3, #1
 8002e8e:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM23 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002e90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e92:	4a16      	ldr	r2, [pc, #88]	@ (8002eec <HAL_InitTick+0xb8>)
 8002e94:	fba2 2303 	umull	r2, r3, r2, r3
 8002e98:	0c9b      	lsrs	r3, r3, #18
 8002e9a:	3b01      	subs	r3, #1
 8002e9c:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM23 */
  htim23.Instance = TIM23;
 8002e9e:	4b14      	ldr	r3, [pc, #80]	@ (8002ef0 <HAL_InitTick+0xbc>)
 8002ea0:	4a14      	ldr	r2, [pc, #80]	@ (8002ef4 <HAL_InitTick+0xc0>)
 8002ea2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM23CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim23.Init.Period = (1000000U / 1000U) - 1U;
 8002ea4:	4b12      	ldr	r3, [pc, #72]	@ (8002ef0 <HAL_InitTick+0xbc>)
 8002ea6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002eaa:	60da      	str	r2, [r3, #12]
  htim23.Init.Prescaler = uwPrescalerValue;
 8002eac:	4a10      	ldr	r2, [pc, #64]	@ (8002ef0 <HAL_InitTick+0xbc>)
 8002eae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002eb0:	6053      	str	r3, [r2, #4]
  htim23.Init.ClockDivision = 0;
 8002eb2:	4b0f      	ldr	r3, [pc, #60]	@ (8002ef0 <HAL_InitTick+0xbc>)
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	611a      	str	r2, [r3, #16]
  htim23.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002eb8:	4b0d      	ldr	r3, [pc, #52]	@ (8002ef0 <HAL_InitTick+0xbc>)
 8002eba:	2200      	movs	r2, #0
 8002ebc:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim23) == HAL_OK)
 8002ebe:	480c      	ldr	r0, [pc, #48]	@ (8002ef0 <HAL_InitTick+0xbc>)
 8002ec0:	f006 fa6d 	bl	800939e <HAL_TIM_Base_Init>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d107      	bne.n	8002eda <HAL_InitTick+0xa6>
 8002eca:	e001      	b.n	8002ed0 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e005      	b.n	8002edc <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim23);
 8002ed0:	4807      	ldr	r0, [pc, #28]	@ (8002ef0 <HAL_InitTick+0xbc>)
 8002ed2:	f006 fac5 	bl	8009460 <HAL_TIM_Base_Start_IT>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	e000      	b.n	8002edc <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	3738      	adds	r7, #56	@ 0x38
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	24000044 	.word	0x24000044
 8002ee8:	58024400 	.word	0x58024400
 8002eec:	431bde83 	.word	0x431bde83
 8002ef0:	24001574 	.word	0x24001574
 8002ef4:	4000e000 	.word	0x4000e000

08002ef8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002efc:	bf00      	nop
 8002efe:	e7fd      	b.n	8002efc <NMI_Handler+0x4>

08002f00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f00:	b480      	push	{r7}
 8002f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f04:	bf00      	nop
 8002f06:	e7fd      	b.n	8002f04 <HardFault_Handler+0x4>

08002f08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f0c:	bf00      	nop
 8002f0e:	e7fd      	b.n	8002f0c <MemManage_Handler+0x4>

08002f10 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f10:	b480      	push	{r7}
 8002f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f14:	bf00      	nop
 8002f16:	e7fd      	b.n	8002f14 <BusFault_Handler+0x4>

08002f18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f1c:	bf00      	nop
 8002f1e:	e7fd      	b.n	8002f1c <UsageFault_Handler+0x4>

08002f20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f20:	b480      	push	{r7}
 8002f22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f24:	bf00      	nop
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr
	...

08002f30 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002f34:	4802      	ldr	r0, [pc, #8]	@ (8002f40 <FDCAN1_IT0_IRQHandler+0x10>)
 8002f36:	f001 fe5d 	bl	8004bf4 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8002f3a:	bf00      	nop
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	24000104 	.word	0x24000104

08002f44 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8002f48:	4802      	ldr	r0, [pc, #8]	@ (8002f54 <FDCAN2_IT0_IRQHandler+0x10>)
 8002f4a:	f001 fe53 	bl	8004bf4 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 8002f4e:	bf00      	nop
 8002f50:	bd80      	pop	{r7, pc}
 8002f52:	bf00      	nop
 8002f54:	240001a4 	.word	0x240001a4

08002f58 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002f5c:	4802      	ldr	r0, [pc, #8]	@ (8002f68 <FDCAN1_IT1_IRQHandler+0x10>)
 8002f5e:	f001 fe49 	bl	8004bf4 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8002f62:	bf00      	nop
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	24000104 	.word	0x24000104

08002f6c <FDCAN2_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 1.
  */
void FDCAN2_IT1_IRQHandler(void)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT1_IRQn 0 */

  /* USER CODE END FDCAN2_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8002f70:	4802      	ldr	r0, [pc, #8]	@ (8002f7c <FDCAN2_IT1_IRQHandler+0x10>)
 8002f72:	f001 fe3f 	bl	8004bf4 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT1_IRQn 1 */

  /* USER CODE END FDCAN2_IT1_IRQn 1 */
}
 8002f76:	bf00      	nop
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	bf00      	nop
 8002f7c:	240001a4 	.word	0x240001a4

08002f80 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002f84:	4802      	ldr	r0, [pc, #8]	@ (8002f90 <SPI2_IRQHandler+0x10>)
 8002f86:	f005 ff07 	bl	8008d98 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002f8a:	bf00      	nop
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	240014ec 	.word	0x240014ec

08002f94 <USART10_IRQHandler>:

/**
  * @brief This function handles USART10 global interrupt.
  */
void USART10_IRQHandler(void)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART10_IRQn 0 */

  /* USER CODE END USART10_IRQn 0 */
  HAL_UART_IRQHandler(&huart10);
 8002f98:	4802      	ldr	r0, [pc, #8]	@ (8002fa4 <USART10_IRQHandler+0x10>)
 8002f9a:	f007 fc37 	bl	800a80c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART10_IRQn 1 */

  /* USER CODE END USART10_IRQn 1 */
}
 8002f9e:	bf00      	nop
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	2400160c 	.word	0x2400160c

08002fa8 <FDCAN3_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN3 interrupt 0.
  */
void FDCAN3_IT0_IRQHandler(void)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 0 */

  /* USER CODE END FDCAN3_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan3);
 8002fac:	4802      	ldr	r0, [pc, #8]	@ (8002fb8 <FDCAN3_IT0_IRQHandler+0x10>)
 8002fae:	f001 fe21 	bl	8004bf4 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 1 */

  /* USER CODE END FDCAN3_IT0_IRQn 1 */
}
 8002fb2:	bf00      	nop
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	24000244 	.word	0x24000244

08002fbc <FDCAN3_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN3 interrupt 1.
  */
void FDCAN3_IT1_IRQHandler(void)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN3_IT1_IRQn 0 */

  /* USER CODE END FDCAN3_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan3);
 8002fc0:	4802      	ldr	r0, [pc, #8]	@ (8002fcc <FDCAN3_IT1_IRQHandler+0x10>)
 8002fc2:	f001 fe17 	bl	8004bf4 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN3_IT1_IRQn 1 */

  /* USER CODE END FDCAN3_IT1_IRQn 1 */
}
 8002fc6:	bf00      	nop
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	24000244 	.word	0x24000244

08002fd0 <TIM23_IRQHandler>:

/**
  * @brief This function handles TIM23 global interrupt.
  */
void TIM23_IRQHandler(void)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM23_IRQn 0 */

  /* USER CODE END TIM23_IRQn 0 */
  HAL_TIM_IRQHandler(&htim23);
 8002fd4:	4802      	ldr	r0, [pc, #8]	@ (8002fe0 <TIM23_IRQHandler+0x10>)
 8002fd6:	f006 fc3d 	bl	8009854 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM23_IRQn 1 */

  /* USER CODE END TIM23_IRQn 1 */
}
 8002fda:	bf00      	nop
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	24001574 	.word	0x24001574

08002fe4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002fe8:	4b32      	ldr	r3, [pc, #200]	@ (80030b4 <SystemInit+0xd0>)
 8002fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fee:	4a31      	ldr	r2, [pc, #196]	@ (80030b4 <SystemInit+0xd0>)
 8002ff0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002ff4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002ff8:	4b2f      	ldr	r3, [pc, #188]	@ (80030b8 <SystemInit+0xd4>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f003 030f 	and.w	r3, r3, #15
 8003000:	2b06      	cmp	r3, #6
 8003002:	d807      	bhi.n	8003014 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003004:	4b2c      	ldr	r3, [pc, #176]	@ (80030b8 <SystemInit+0xd4>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f023 030f 	bic.w	r3, r3, #15
 800300c:	4a2a      	ldr	r2, [pc, #168]	@ (80030b8 <SystemInit+0xd4>)
 800300e:	f043 0307 	orr.w	r3, r3, #7
 8003012:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8003014:	4b29      	ldr	r3, [pc, #164]	@ (80030bc <SystemInit+0xd8>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a28      	ldr	r2, [pc, #160]	@ (80030bc <SystemInit+0xd8>)
 800301a:	f043 0301 	orr.w	r3, r3, #1
 800301e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003020:	4b26      	ldr	r3, [pc, #152]	@ (80030bc <SystemInit+0xd8>)
 8003022:	2200      	movs	r2, #0
 8003024:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8003026:	4b25      	ldr	r3, [pc, #148]	@ (80030bc <SystemInit+0xd8>)
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	4924      	ldr	r1, [pc, #144]	@ (80030bc <SystemInit+0xd8>)
 800302c:	4b24      	ldr	r3, [pc, #144]	@ (80030c0 <SystemInit+0xdc>)
 800302e:	4013      	ands	r3, r2
 8003030:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003032:	4b21      	ldr	r3, [pc, #132]	@ (80030b8 <SystemInit+0xd4>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f003 0308 	and.w	r3, r3, #8
 800303a:	2b00      	cmp	r3, #0
 800303c:	d007      	beq.n	800304e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800303e:	4b1e      	ldr	r3, [pc, #120]	@ (80030b8 <SystemInit+0xd4>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f023 030f 	bic.w	r3, r3, #15
 8003046:	4a1c      	ldr	r2, [pc, #112]	@ (80030b8 <SystemInit+0xd4>)
 8003048:	f043 0307 	orr.w	r3, r3, #7
 800304c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800304e:	4b1b      	ldr	r3, [pc, #108]	@ (80030bc <SystemInit+0xd8>)
 8003050:	2200      	movs	r2, #0
 8003052:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8003054:	4b19      	ldr	r3, [pc, #100]	@ (80030bc <SystemInit+0xd8>)
 8003056:	2200      	movs	r2, #0
 8003058:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800305a:	4b18      	ldr	r3, [pc, #96]	@ (80030bc <SystemInit+0xd8>)
 800305c:	2200      	movs	r2, #0
 800305e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8003060:	4b16      	ldr	r3, [pc, #88]	@ (80030bc <SystemInit+0xd8>)
 8003062:	4a18      	ldr	r2, [pc, #96]	@ (80030c4 <SystemInit+0xe0>)
 8003064:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8003066:	4b15      	ldr	r3, [pc, #84]	@ (80030bc <SystemInit+0xd8>)
 8003068:	4a17      	ldr	r2, [pc, #92]	@ (80030c8 <SystemInit+0xe4>)
 800306a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800306c:	4b13      	ldr	r3, [pc, #76]	@ (80030bc <SystemInit+0xd8>)
 800306e:	4a17      	ldr	r2, [pc, #92]	@ (80030cc <SystemInit+0xe8>)
 8003070:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8003072:	4b12      	ldr	r3, [pc, #72]	@ (80030bc <SystemInit+0xd8>)
 8003074:	2200      	movs	r2, #0
 8003076:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8003078:	4b10      	ldr	r3, [pc, #64]	@ (80030bc <SystemInit+0xd8>)
 800307a:	4a14      	ldr	r2, [pc, #80]	@ (80030cc <SystemInit+0xe8>)
 800307c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800307e:	4b0f      	ldr	r3, [pc, #60]	@ (80030bc <SystemInit+0xd8>)
 8003080:	2200      	movs	r2, #0
 8003082:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8003084:	4b0d      	ldr	r3, [pc, #52]	@ (80030bc <SystemInit+0xd8>)
 8003086:	4a11      	ldr	r2, [pc, #68]	@ (80030cc <SystemInit+0xe8>)
 8003088:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800308a:	4b0c      	ldr	r3, [pc, #48]	@ (80030bc <SystemInit+0xd8>)
 800308c:	2200      	movs	r2, #0
 800308e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003090:	4b0a      	ldr	r3, [pc, #40]	@ (80030bc <SystemInit+0xd8>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a09      	ldr	r2, [pc, #36]	@ (80030bc <SystemInit+0xd8>)
 8003096:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800309a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800309c:	4b07      	ldr	r3, [pc, #28]	@ (80030bc <SystemInit+0xd8>)
 800309e:	2200      	movs	r2, #0
 80030a0:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80030a2:	4b0b      	ldr	r3, [pc, #44]	@ (80030d0 <SystemInit+0xec>)
 80030a4:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80030a8:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80030aa:	bf00      	nop
 80030ac:	46bd      	mov	sp, r7
 80030ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b2:	4770      	bx	lr
 80030b4:	e000ed00 	.word	0xe000ed00
 80030b8:	52002000 	.word	0x52002000
 80030bc:	58024400 	.word	0x58024400
 80030c0:	eaf6ed7f 	.word	0xeaf6ed7f
 80030c4:	02020200 	.word	0x02020200
 80030c8:	01ff0000 	.word	0x01ff0000
 80030cc:	01010280 	.word	0x01010280
 80030d0:	52004000 	.word	0x52004000

080030d4 <MX_TIM12_Init>:

TIM_HandleTypeDef htim12;

/* TIM12 init function */
void MX_TIM12_Init(void)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b08a      	sub	sp, #40	@ 0x28
 80030d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030da:	f107 031c 	add.w	r3, r7, #28
 80030de:	2200      	movs	r2, #0
 80030e0:	601a      	str	r2, [r3, #0]
 80030e2:	605a      	str	r2, [r3, #4]
 80030e4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80030e6:	463b      	mov	r3, r7
 80030e8:	2200      	movs	r2, #0
 80030ea:	601a      	str	r2, [r3, #0]
 80030ec:	605a      	str	r2, [r3, #4]
 80030ee:	609a      	str	r2, [r3, #8]
 80030f0:	60da      	str	r2, [r3, #12]
 80030f2:	611a      	str	r2, [r3, #16]
 80030f4:	615a      	str	r2, [r3, #20]
 80030f6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 80030f8:	4b22      	ldr	r3, [pc, #136]	@ (8003184 <MX_TIM12_Init+0xb0>)
 80030fa:	4a23      	ldr	r2, [pc, #140]	@ (8003188 <MX_TIM12_Init+0xb4>)
 80030fc:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 24-1;
 80030fe:	4b21      	ldr	r3, [pc, #132]	@ (8003184 <MX_TIM12_Init+0xb0>)
 8003100:	2217      	movs	r2, #23
 8003102:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003104:	4b1f      	ldr	r3, [pc, #124]	@ (8003184 <MX_TIM12_Init+0xb0>)
 8003106:	2200      	movs	r2, #0
 8003108:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 2000-1;
 800310a:	4b1e      	ldr	r3, [pc, #120]	@ (8003184 <MX_TIM12_Init+0xb0>)
 800310c:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8003110:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003112:	4b1c      	ldr	r3, [pc, #112]	@ (8003184 <MX_TIM12_Init+0xb0>)
 8003114:	2200      	movs	r2, #0
 8003116:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003118:	4b1a      	ldr	r3, [pc, #104]	@ (8003184 <MX_TIM12_Init+0xb0>)
 800311a:	2200      	movs	r2, #0
 800311c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 800311e:	4819      	ldr	r0, [pc, #100]	@ (8003184 <MX_TIM12_Init+0xb0>)
 8003120:	f006 fa24 	bl	800956c <HAL_TIM_PWM_Init>
 8003124:	4603      	mov	r3, r0
 8003126:	2b00      	cmp	r3, #0
 8003128:	d001      	beq.n	800312e <MX_TIM12_Init+0x5a>
  {
    Error_Handler();
 800312a:	f7ff fd71 	bl	8002c10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800312e:	2300      	movs	r3, #0
 8003130:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003132:	2300      	movs	r3, #0
 8003134:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim12, &sMasterConfig) != HAL_OK)
 8003136:	f107 031c 	add.w	r3, r7, #28
 800313a:	4619      	mov	r1, r3
 800313c:	4811      	ldr	r0, [pc, #68]	@ (8003184 <MX_TIM12_Init+0xb0>)
 800313e:	f007 f97b 	bl	800a438 <HAL_TIMEx_MasterConfigSynchronization>
 8003142:	4603      	mov	r3, r0
 8003144:	2b00      	cmp	r3, #0
 8003146:	d001      	beq.n	800314c <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 8003148:	f7ff fd62 	bl	8002c10 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800314c:	2360      	movs	r3, #96	@ 0x60
 800314e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1000;
 8003150:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003154:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003156:	2300      	movs	r3, #0
 8003158:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800315a:	2300      	movs	r3, #0
 800315c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800315e:	463b      	mov	r3, r7
 8003160:	2204      	movs	r2, #4
 8003162:	4619      	mov	r1, r3
 8003164:	4807      	ldr	r0, [pc, #28]	@ (8003184 <MX_TIM12_Init+0xb0>)
 8003166:	f006 fc7d 	bl	8009a64 <HAL_TIM_PWM_ConfigChannel>
 800316a:	4603      	mov	r3, r0
 800316c:	2b00      	cmp	r3, #0
 800316e:	d001      	beq.n	8003174 <MX_TIM12_Init+0xa0>
  {
    Error_Handler();
 8003170:	f7ff fd4e 	bl	8002c10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8003174:	4803      	ldr	r0, [pc, #12]	@ (8003184 <MX_TIM12_Init+0xb0>)
 8003176:	f000 f82b 	bl	80031d0 <HAL_TIM_MspPostInit>

}
 800317a:	bf00      	nop
 800317c:	3728      	adds	r7, #40	@ 0x28
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	240015c0 	.word	0x240015c0
 8003188:	40001800 	.word	0x40001800

0800318c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800318c:	b480      	push	{r7}
 800318e:	b085      	sub	sp, #20
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM12)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a0b      	ldr	r2, [pc, #44]	@ (80031c8 <HAL_TIM_PWM_MspInit+0x3c>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d10e      	bne.n	80031bc <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* TIM12 clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 800319e:	4b0b      	ldr	r3, [pc, #44]	@ (80031cc <HAL_TIM_PWM_MspInit+0x40>)
 80031a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80031a4:	4a09      	ldr	r2, [pc, #36]	@ (80031cc <HAL_TIM_PWM_MspInit+0x40>)
 80031a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80031aa:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80031ae:	4b07      	ldr	r3, [pc, #28]	@ (80031cc <HAL_TIM_PWM_MspInit+0x40>)
 80031b0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80031b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031b8:	60fb      	str	r3, [r7, #12]
 80031ba:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 80031bc:	bf00      	nop
 80031be:	3714      	adds	r7, #20
 80031c0:	46bd      	mov	sp, r7
 80031c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c6:	4770      	bx	lr
 80031c8:	40001800 	.word	0x40001800
 80031cc:	58024400 	.word	0x58024400

080031d0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b088      	sub	sp, #32
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031d8:	f107 030c 	add.w	r3, r7, #12
 80031dc:	2200      	movs	r2, #0
 80031de:	601a      	str	r2, [r3, #0]
 80031e0:	605a      	str	r2, [r3, #4]
 80031e2:	609a      	str	r2, [r3, #8]
 80031e4:	60da      	str	r2, [r3, #12]
 80031e6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM12)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a13      	ldr	r2, [pc, #76]	@ (800323c <HAL_TIM_MspPostInit+0x6c>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d11f      	bne.n	8003232 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM12_MspPostInit 0 */

  /* USER CODE END TIM12_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031f2:	4b13      	ldr	r3, [pc, #76]	@ (8003240 <HAL_TIM_MspPostInit+0x70>)
 80031f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80031f8:	4a11      	ldr	r2, [pc, #68]	@ (8003240 <HAL_TIM_MspPostInit+0x70>)
 80031fa:	f043 0302 	orr.w	r3, r3, #2
 80031fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003202:	4b0f      	ldr	r3, [pc, #60]	@ (8003240 <HAL_TIM_MspPostInit+0x70>)
 8003204:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003208:	f003 0302 	and.w	r3, r3, #2
 800320c:	60bb      	str	r3, [r7, #8]
 800320e:	68bb      	ldr	r3, [r7, #8]
    /**TIM12 GPIO Configuration
    PB15     ------> TIM12_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003210:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003214:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003216:	2302      	movs	r3, #2
 8003218:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800321a:	2300      	movs	r3, #0
 800321c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800321e:	2300      	movs	r3, #0
 8003220:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM12;
 8003222:	2302      	movs	r3, #2
 8003224:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003226:	f107 030c 	add.w	r3, r7, #12
 800322a:	4619      	mov	r1, r3
 800322c:	4805      	ldr	r0, [pc, #20]	@ (8003244 <HAL_TIM_MspPostInit+0x74>)
 800322e:	f002 f9ef 	bl	8005610 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8003232:	bf00      	nop
 8003234:	3720      	adds	r7, #32
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}
 800323a:	bf00      	nop
 800323c:	40001800 	.word	0x40001800
 8003240:	58024400 	.word	0x58024400
 8003244:	58020400 	.word	0x58020400

08003248 <MX_USART10_UART_Init>:
UART_HandleTypeDef huart10;

/* USART10 init function */

void MX_USART10_UART_Init(void)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	af00      	add	r7, sp, #0
  /* USER CODE END USART10_Init 0 */

  /* USER CODE BEGIN USART10_Init 1 */

  /* USER CODE END USART10_Init 1 */
  huart10.Instance = USART10;
 800324c:	4b22      	ldr	r3, [pc, #136]	@ (80032d8 <MX_USART10_UART_Init+0x90>)
 800324e:	4a23      	ldr	r2, [pc, #140]	@ (80032dc <MX_USART10_UART_Init+0x94>)
 8003250:	601a      	str	r2, [r3, #0]
  huart10.Init.BaudRate = 115200;
 8003252:	4b21      	ldr	r3, [pc, #132]	@ (80032d8 <MX_USART10_UART_Init+0x90>)
 8003254:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003258:	605a      	str	r2, [r3, #4]
  huart10.Init.WordLength = UART_WORDLENGTH_8B;
 800325a:	4b1f      	ldr	r3, [pc, #124]	@ (80032d8 <MX_USART10_UART_Init+0x90>)
 800325c:	2200      	movs	r2, #0
 800325e:	609a      	str	r2, [r3, #8]
  huart10.Init.StopBits = UART_STOPBITS_1;
 8003260:	4b1d      	ldr	r3, [pc, #116]	@ (80032d8 <MX_USART10_UART_Init+0x90>)
 8003262:	2200      	movs	r2, #0
 8003264:	60da      	str	r2, [r3, #12]
  huart10.Init.Parity = UART_PARITY_NONE;
 8003266:	4b1c      	ldr	r3, [pc, #112]	@ (80032d8 <MX_USART10_UART_Init+0x90>)
 8003268:	2200      	movs	r2, #0
 800326a:	611a      	str	r2, [r3, #16]
  huart10.Init.Mode = UART_MODE_TX_RX;
 800326c:	4b1a      	ldr	r3, [pc, #104]	@ (80032d8 <MX_USART10_UART_Init+0x90>)
 800326e:	220c      	movs	r2, #12
 8003270:	615a      	str	r2, [r3, #20]
  huart10.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003272:	4b19      	ldr	r3, [pc, #100]	@ (80032d8 <MX_USART10_UART_Init+0x90>)
 8003274:	2200      	movs	r2, #0
 8003276:	619a      	str	r2, [r3, #24]
  huart10.Init.OverSampling = UART_OVERSAMPLING_16;
 8003278:	4b17      	ldr	r3, [pc, #92]	@ (80032d8 <MX_USART10_UART_Init+0x90>)
 800327a:	2200      	movs	r2, #0
 800327c:	61da      	str	r2, [r3, #28]
  huart10.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800327e:	4b16      	ldr	r3, [pc, #88]	@ (80032d8 <MX_USART10_UART_Init+0x90>)
 8003280:	2200      	movs	r2, #0
 8003282:	621a      	str	r2, [r3, #32]
  huart10.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003284:	4b14      	ldr	r3, [pc, #80]	@ (80032d8 <MX_USART10_UART_Init+0x90>)
 8003286:	2200      	movs	r2, #0
 8003288:	625a      	str	r2, [r3, #36]	@ 0x24
  huart10.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800328a:	4b13      	ldr	r3, [pc, #76]	@ (80032d8 <MX_USART10_UART_Init+0x90>)
 800328c:	2200      	movs	r2, #0
 800328e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart10) != HAL_OK)
 8003290:	4811      	ldr	r0, [pc, #68]	@ (80032d8 <MX_USART10_UART_Init+0x90>)
 8003292:	f007 f98b 	bl	800a5ac <HAL_UART_Init>
 8003296:	4603      	mov	r3, r0
 8003298:	2b00      	cmp	r3, #0
 800329a:	d001      	beq.n	80032a0 <MX_USART10_UART_Init+0x58>
  {
    Error_Handler();
 800329c:	f7ff fcb8 	bl	8002c10 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart10, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80032a0:	2100      	movs	r1, #0
 80032a2:	480d      	ldr	r0, [pc, #52]	@ (80032d8 <MX_USART10_UART_Init+0x90>)
 80032a4:	f009 ff7b 	bl	800d19e <HAL_UARTEx_SetTxFifoThreshold>
 80032a8:	4603      	mov	r3, r0
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d001      	beq.n	80032b2 <MX_USART10_UART_Init+0x6a>
  {
    Error_Handler();
 80032ae:	f7ff fcaf 	bl	8002c10 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart10, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80032b2:	2100      	movs	r1, #0
 80032b4:	4808      	ldr	r0, [pc, #32]	@ (80032d8 <MX_USART10_UART_Init+0x90>)
 80032b6:	f009 ffb0 	bl	800d21a <HAL_UARTEx_SetRxFifoThreshold>
 80032ba:	4603      	mov	r3, r0
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d001      	beq.n	80032c4 <MX_USART10_UART_Init+0x7c>
  {
    Error_Handler();
 80032c0:	f7ff fca6 	bl	8002c10 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart10) != HAL_OK)
 80032c4:	4804      	ldr	r0, [pc, #16]	@ (80032d8 <MX_USART10_UART_Init+0x90>)
 80032c6:	f009 ff31 	bl	800d12c <HAL_UARTEx_DisableFifoMode>
 80032ca:	4603      	mov	r3, r0
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d001      	beq.n	80032d4 <MX_USART10_UART_Init+0x8c>
  {
    Error_Handler();
 80032d0:	f7ff fc9e 	bl	8002c10 <Error_Handler>
  }
  /* USER CODE BEGIN USART10_Init 2 */

  /* USER CODE END USART10_Init 2 */

}
 80032d4:	bf00      	nop
 80032d6:	bd80      	pop	{r7, pc}
 80032d8:	2400160c 	.word	0x2400160c
 80032dc:	40011c00 	.word	0x40011c00

080032e0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b0b8      	sub	sp, #224	@ 0xe0
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032e8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80032ec:	2200      	movs	r2, #0
 80032ee:	601a      	str	r2, [r3, #0]
 80032f0:	605a      	str	r2, [r3, #4]
 80032f2:	609a      	str	r2, [r3, #8]
 80032f4:	60da      	str	r2, [r3, #12]
 80032f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80032f8:	f107 0310 	add.w	r3, r7, #16
 80032fc:	22b8      	movs	r2, #184	@ 0xb8
 80032fe:	2100      	movs	r1, #0
 8003300:	4618      	mov	r0, r3
 8003302:	f00d fc5d 	bl	8010bc0 <memset>
  if(uartHandle->Instance==USART10)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a35      	ldr	r2, [pc, #212]	@ (80033e0 <HAL_UART_MspInit+0x100>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d162      	bne.n	80033d6 <HAL_UART_MspInit+0xf6>

  /* USER CODE END USART10_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART10;
 8003310:	f04f 0201 	mov.w	r2, #1
 8003314:	f04f 0300 	mov.w	r3, #0
 8003318:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 800331c:	2300      	movs	r3, #0
 800331e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003322:	f107 0310 	add.w	r3, r7, #16
 8003326:	4618      	mov	r0, r3
 8003328:	f003 fb16 	bl	8006958 <HAL_RCCEx_PeriphCLKConfig>
 800332c:	4603      	mov	r3, r0
 800332e:	2b00      	cmp	r3, #0
 8003330:	d001      	beq.n	8003336 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8003332:	f7ff fc6d 	bl	8002c10 <Error_Handler>
    }

    /* USART10 clock enable */
    __HAL_RCC_USART10_CLK_ENABLE();
 8003336:	4b2b      	ldr	r3, [pc, #172]	@ (80033e4 <HAL_UART_MspInit+0x104>)
 8003338:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800333c:	4a29      	ldr	r2, [pc, #164]	@ (80033e4 <HAL_UART_MspInit+0x104>)
 800333e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003342:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003346:	4b27      	ldr	r3, [pc, #156]	@ (80033e4 <HAL_UART_MspInit+0x104>)
 8003348:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800334c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003350:	60fb      	str	r3, [r7, #12]
 8003352:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003354:	4b23      	ldr	r3, [pc, #140]	@ (80033e4 <HAL_UART_MspInit+0x104>)
 8003356:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800335a:	4a22      	ldr	r2, [pc, #136]	@ (80033e4 <HAL_UART_MspInit+0x104>)
 800335c:	f043 0310 	orr.w	r3, r3, #16
 8003360:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003364:	4b1f      	ldr	r3, [pc, #124]	@ (80033e4 <HAL_UART_MspInit+0x104>)
 8003366:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800336a:	f003 0310 	and.w	r3, r3, #16
 800336e:	60bb      	str	r3, [r7, #8]
 8003370:	68bb      	ldr	r3, [r7, #8]
    /**USART10 GPIO Configuration
    PE2     ------> USART10_RX
    PE3     ------> USART10_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003372:	2304      	movs	r3, #4
 8003374:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003378:	2302      	movs	r3, #2
 800337a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800337e:	2300      	movs	r3, #0
 8003380:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003384:	2300      	movs	r3, #0
 8003386:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART10;
 800338a:	2304      	movs	r3, #4
 800338c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003390:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003394:	4619      	mov	r1, r3
 8003396:	4814      	ldr	r0, [pc, #80]	@ (80033e8 <HAL_UART_MspInit+0x108>)
 8003398:	f002 f93a 	bl	8005610 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800339c:	2308      	movs	r3, #8
 800339e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033a2:	2302      	movs	r3, #2
 80033a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033a8:	2300      	movs	r3, #0
 80033aa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033ae:	2300      	movs	r3, #0
 80033b0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF11_USART10;
 80033b4:	230b      	movs	r3, #11
 80033b6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80033ba:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80033be:	4619      	mov	r1, r3
 80033c0:	4809      	ldr	r0, [pc, #36]	@ (80033e8 <HAL_UART_MspInit+0x108>)
 80033c2:	f002 f925 	bl	8005610 <HAL_GPIO_Init>

    /* USART10 interrupt Init */
    HAL_NVIC_SetPriority(USART10_IRQn, 5, 0);
 80033c6:	2200      	movs	r2, #0
 80033c8:	2105      	movs	r1, #5
 80033ca:	209c      	movs	r0, #156	@ 0x9c
 80033cc:	f000 f94c 	bl	8003668 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART10_IRQn);
 80033d0:	209c      	movs	r0, #156	@ 0x9c
 80033d2:	f000 f963 	bl	800369c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART10_MspInit 1 */

  /* USER CODE END USART10_MspInit 1 */
  }
}
 80033d6:	bf00      	nop
 80033d8:	37e0      	adds	r7, #224	@ 0xe0
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}
 80033de:	bf00      	nop
 80033e0:	40011c00 	.word	0x40011c00
 80033e4:	58024400 	.word	0x58024400
 80033e8:	58021000 	.word	0x58021000

080033ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80033ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003424 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80033f0:	f7ff fdf8 	bl	8002fe4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80033f4:	480c      	ldr	r0, [pc, #48]	@ (8003428 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80033f6:	490d      	ldr	r1, [pc, #52]	@ (800342c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80033f8:	4a0d      	ldr	r2, [pc, #52]	@ (8003430 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80033fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80033fc:	e002      	b.n	8003404 <LoopCopyDataInit>

080033fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80033fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003400:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003402:	3304      	adds	r3, #4

08003404 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003404:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003406:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003408:	d3f9      	bcc.n	80033fe <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800340a:	4a0a      	ldr	r2, [pc, #40]	@ (8003434 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800340c:	4c0a      	ldr	r4, [pc, #40]	@ (8003438 <LoopFillZerobss+0x22>)
  movs r3, #0
 800340e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003410:	e001      	b.n	8003416 <LoopFillZerobss>

08003412 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003412:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003414:	3204      	adds	r2, #4

08003416 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003416:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003418:	d3fb      	bcc.n	8003412 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800341a:	f00d fc3d 	bl	8010c98 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800341e:	f7ff faf5 	bl	8002a0c <main>
  bx  lr
 8003422:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003424:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8003428:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800342c:	240000a0 	.word	0x240000a0
  ldr r2, =_sidata
 8003430:	08011998 	.word	0x08011998
  ldr r2, =_sbss
 8003434:	240000a0 	.word	0x240000a0
  ldr r4, =_ebss
 8003438:	24005ab8 	.word	0x24005ab8

0800343c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800343c:	e7fe      	b.n	800343c <ADC3_IRQHandler>
	...

08003440 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b082      	sub	sp, #8
 8003444:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003446:	2003      	movs	r0, #3
 8003448:	f000 f903 	bl	8003652 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800344c:	f003 f86c 	bl	8006528 <HAL_RCC_GetSysClockFreq>
 8003450:	4602      	mov	r2, r0
 8003452:	4b15      	ldr	r3, [pc, #84]	@ (80034a8 <HAL_Init+0x68>)
 8003454:	699b      	ldr	r3, [r3, #24]
 8003456:	0a1b      	lsrs	r3, r3, #8
 8003458:	f003 030f 	and.w	r3, r3, #15
 800345c:	4913      	ldr	r1, [pc, #76]	@ (80034ac <HAL_Init+0x6c>)
 800345e:	5ccb      	ldrb	r3, [r1, r3]
 8003460:	f003 031f 	and.w	r3, r3, #31
 8003464:	fa22 f303 	lsr.w	r3, r2, r3
 8003468:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800346a:	4b0f      	ldr	r3, [pc, #60]	@ (80034a8 <HAL_Init+0x68>)
 800346c:	699b      	ldr	r3, [r3, #24]
 800346e:	f003 030f 	and.w	r3, r3, #15
 8003472:	4a0e      	ldr	r2, [pc, #56]	@ (80034ac <HAL_Init+0x6c>)
 8003474:	5cd3      	ldrb	r3, [r2, r3]
 8003476:	f003 031f 	and.w	r3, r3, #31
 800347a:	687a      	ldr	r2, [r7, #4]
 800347c:	fa22 f303 	lsr.w	r3, r2, r3
 8003480:	4a0b      	ldr	r2, [pc, #44]	@ (80034b0 <HAL_Init+0x70>)
 8003482:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003484:	4a0b      	ldr	r2, [pc, #44]	@ (80034b4 <HAL_Init+0x74>)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800348a:	200f      	movs	r0, #15
 800348c:	f7ff fcd2 	bl	8002e34 <HAL_InitTick>
 8003490:	4603      	mov	r3, r0
 8003492:	2b00      	cmp	r3, #0
 8003494:	d001      	beq.n	800349a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e002      	b.n	80034a0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800349a:	f7ff fcad 	bl	8002df8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800349e:	2300      	movs	r3, #0
}
 80034a0:	4618      	mov	r0, r3
 80034a2:	3708      	adds	r7, #8
 80034a4:	46bd      	mov	sp, r7
 80034a6:	bd80      	pop	{r7, pc}
 80034a8:	58024400 	.word	0x58024400
 80034ac:	080117c0 	.word	0x080117c0
 80034b0:	24000040 	.word	0x24000040
 80034b4:	2400003c 	.word	0x2400003c

080034b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034b8:	b480      	push	{r7}
 80034ba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80034bc:	4b06      	ldr	r3, [pc, #24]	@ (80034d8 <HAL_IncTick+0x20>)
 80034be:	781b      	ldrb	r3, [r3, #0]
 80034c0:	461a      	mov	r2, r3
 80034c2:	4b06      	ldr	r3, [pc, #24]	@ (80034dc <HAL_IncTick+0x24>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4413      	add	r3, r2
 80034c8:	4a04      	ldr	r2, [pc, #16]	@ (80034dc <HAL_IncTick+0x24>)
 80034ca:	6013      	str	r3, [r2, #0]
}
 80034cc:	bf00      	nop
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr
 80034d6:	bf00      	nop
 80034d8:	24000048 	.word	0x24000048
 80034dc:	240016a0 	.word	0x240016a0

080034e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80034e0:	b480      	push	{r7}
 80034e2:	af00      	add	r7, sp, #0
  return uwTick;
 80034e4:	4b03      	ldr	r3, [pc, #12]	@ (80034f4 <HAL_GetTick+0x14>)
 80034e6:	681b      	ldr	r3, [r3, #0]
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	46bd      	mov	sp, r7
 80034ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f0:	4770      	bx	lr
 80034f2:	bf00      	nop
 80034f4:	240016a0 	.word	0x240016a0

080034f8 <__NVIC_SetPriorityGrouping>:
{
 80034f8:	b480      	push	{r7}
 80034fa:	b085      	sub	sp, #20
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	f003 0307 	and.w	r3, r3, #7
 8003506:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003508:	4b0b      	ldr	r3, [pc, #44]	@ (8003538 <__NVIC_SetPriorityGrouping+0x40>)
 800350a:	68db      	ldr	r3, [r3, #12]
 800350c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800350e:	68ba      	ldr	r2, [r7, #8]
 8003510:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003514:	4013      	ands	r3, r2
 8003516:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003520:	4b06      	ldr	r3, [pc, #24]	@ (800353c <__NVIC_SetPriorityGrouping+0x44>)
 8003522:	4313      	orrs	r3, r2
 8003524:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003526:	4a04      	ldr	r2, [pc, #16]	@ (8003538 <__NVIC_SetPriorityGrouping+0x40>)
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	60d3      	str	r3, [r2, #12]
}
 800352c:	bf00      	nop
 800352e:	3714      	adds	r7, #20
 8003530:	46bd      	mov	sp, r7
 8003532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003536:	4770      	bx	lr
 8003538:	e000ed00 	.word	0xe000ed00
 800353c:	05fa0000 	.word	0x05fa0000

08003540 <__NVIC_GetPriorityGrouping>:
{
 8003540:	b480      	push	{r7}
 8003542:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003544:	4b04      	ldr	r3, [pc, #16]	@ (8003558 <__NVIC_GetPriorityGrouping+0x18>)
 8003546:	68db      	ldr	r3, [r3, #12]
 8003548:	0a1b      	lsrs	r3, r3, #8
 800354a:	f003 0307 	and.w	r3, r3, #7
}
 800354e:	4618      	mov	r0, r3
 8003550:	46bd      	mov	sp, r7
 8003552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003556:	4770      	bx	lr
 8003558:	e000ed00 	.word	0xe000ed00

0800355c <__NVIC_EnableIRQ>:
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	4603      	mov	r3, r0
 8003564:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003566:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800356a:	2b00      	cmp	r3, #0
 800356c:	db0b      	blt.n	8003586 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800356e:	88fb      	ldrh	r3, [r7, #6]
 8003570:	f003 021f 	and.w	r2, r3, #31
 8003574:	4907      	ldr	r1, [pc, #28]	@ (8003594 <__NVIC_EnableIRQ+0x38>)
 8003576:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800357a:	095b      	lsrs	r3, r3, #5
 800357c:	2001      	movs	r0, #1
 800357e:	fa00 f202 	lsl.w	r2, r0, r2
 8003582:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003586:	bf00      	nop
 8003588:	370c      	adds	r7, #12
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr
 8003592:	bf00      	nop
 8003594:	e000e100 	.word	0xe000e100

08003598 <__NVIC_SetPriority>:
{
 8003598:	b480      	push	{r7}
 800359a:	b083      	sub	sp, #12
 800359c:	af00      	add	r7, sp, #0
 800359e:	4603      	mov	r3, r0
 80035a0:	6039      	str	r1, [r7, #0]
 80035a2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80035a4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	db0a      	blt.n	80035c2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	b2da      	uxtb	r2, r3
 80035b0:	490c      	ldr	r1, [pc, #48]	@ (80035e4 <__NVIC_SetPriority+0x4c>)
 80035b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80035b6:	0112      	lsls	r2, r2, #4
 80035b8:	b2d2      	uxtb	r2, r2
 80035ba:	440b      	add	r3, r1
 80035bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80035c0:	e00a      	b.n	80035d8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	b2da      	uxtb	r2, r3
 80035c6:	4908      	ldr	r1, [pc, #32]	@ (80035e8 <__NVIC_SetPriority+0x50>)
 80035c8:	88fb      	ldrh	r3, [r7, #6]
 80035ca:	f003 030f 	and.w	r3, r3, #15
 80035ce:	3b04      	subs	r3, #4
 80035d0:	0112      	lsls	r2, r2, #4
 80035d2:	b2d2      	uxtb	r2, r2
 80035d4:	440b      	add	r3, r1
 80035d6:	761a      	strb	r2, [r3, #24]
}
 80035d8:	bf00      	nop
 80035da:	370c      	adds	r7, #12
 80035dc:	46bd      	mov	sp, r7
 80035de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e2:	4770      	bx	lr
 80035e4:	e000e100 	.word	0xe000e100
 80035e8:	e000ed00 	.word	0xe000ed00

080035ec <NVIC_EncodePriority>:
{
 80035ec:	b480      	push	{r7}
 80035ee:	b089      	sub	sp, #36	@ 0x24
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	60f8      	str	r0, [r7, #12]
 80035f4:	60b9      	str	r1, [r7, #8]
 80035f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f003 0307 	and.w	r3, r3, #7
 80035fe:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003600:	69fb      	ldr	r3, [r7, #28]
 8003602:	f1c3 0307 	rsb	r3, r3, #7
 8003606:	2b04      	cmp	r3, #4
 8003608:	bf28      	it	cs
 800360a:	2304      	movcs	r3, #4
 800360c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800360e:	69fb      	ldr	r3, [r7, #28]
 8003610:	3304      	adds	r3, #4
 8003612:	2b06      	cmp	r3, #6
 8003614:	d902      	bls.n	800361c <NVIC_EncodePriority+0x30>
 8003616:	69fb      	ldr	r3, [r7, #28]
 8003618:	3b03      	subs	r3, #3
 800361a:	e000      	b.n	800361e <NVIC_EncodePriority+0x32>
 800361c:	2300      	movs	r3, #0
 800361e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003620:	f04f 32ff 	mov.w	r2, #4294967295
 8003624:	69bb      	ldr	r3, [r7, #24]
 8003626:	fa02 f303 	lsl.w	r3, r2, r3
 800362a:	43da      	mvns	r2, r3
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	401a      	ands	r2, r3
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003634:	f04f 31ff 	mov.w	r1, #4294967295
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	fa01 f303 	lsl.w	r3, r1, r3
 800363e:	43d9      	mvns	r1, r3
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003644:	4313      	orrs	r3, r2
}
 8003646:	4618      	mov	r0, r3
 8003648:	3724      	adds	r7, #36	@ 0x24
 800364a:	46bd      	mov	sp, r7
 800364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003650:	4770      	bx	lr

08003652 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003652:	b580      	push	{r7, lr}
 8003654:	b082      	sub	sp, #8
 8003656:	af00      	add	r7, sp, #0
 8003658:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f7ff ff4c 	bl	80034f8 <__NVIC_SetPriorityGrouping>
}
 8003660:	bf00      	nop
 8003662:	3708      	adds	r7, #8
 8003664:	46bd      	mov	sp, r7
 8003666:	bd80      	pop	{r7, pc}

08003668 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b086      	sub	sp, #24
 800366c:	af00      	add	r7, sp, #0
 800366e:	4603      	mov	r3, r0
 8003670:	60b9      	str	r1, [r7, #8]
 8003672:	607a      	str	r2, [r7, #4]
 8003674:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003676:	f7ff ff63 	bl	8003540 <__NVIC_GetPriorityGrouping>
 800367a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800367c:	687a      	ldr	r2, [r7, #4]
 800367e:	68b9      	ldr	r1, [r7, #8]
 8003680:	6978      	ldr	r0, [r7, #20]
 8003682:	f7ff ffb3 	bl	80035ec <NVIC_EncodePriority>
 8003686:	4602      	mov	r2, r0
 8003688:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800368c:	4611      	mov	r1, r2
 800368e:	4618      	mov	r0, r3
 8003690:	f7ff ff82 	bl	8003598 <__NVIC_SetPriority>
}
 8003694:	bf00      	nop
 8003696:	3718      	adds	r7, #24
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}

0800369c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b082      	sub	sp, #8
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	4603      	mov	r3, r0
 80036a4:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80036aa:	4618      	mov	r0, r3
 80036ac:	f7ff ff56 	bl	800355c <__NVIC_EnableIRQ>
}
 80036b0:	bf00      	nop
 80036b2:	3708      	adds	r7, #8
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd80      	pop	{r7, pc}

080036b8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b086      	sub	sp, #24
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80036c0:	f7ff ff0e 	bl	80034e0 <HAL_GetTick>
 80036c4:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d101      	bne.n	80036d0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
 80036ce:	e2dc      	b.n	8003c8a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80036d6:	b2db      	uxtb	r3, r3
 80036d8:	2b02      	cmp	r3, #2
 80036da:	d008      	beq.n	80036ee <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2280      	movs	r2, #128	@ 0x80
 80036e0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2200      	movs	r2, #0
 80036e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e2cd      	b.n	8003c8a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a76      	ldr	r2, [pc, #472]	@ (80038cc <HAL_DMA_Abort+0x214>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d04a      	beq.n	800378e <HAL_DMA_Abort+0xd6>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a74      	ldr	r2, [pc, #464]	@ (80038d0 <HAL_DMA_Abort+0x218>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d045      	beq.n	800378e <HAL_DMA_Abort+0xd6>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4a73      	ldr	r2, [pc, #460]	@ (80038d4 <HAL_DMA_Abort+0x21c>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d040      	beq.n	800378e <HAL_DMA_Abort+0xd6>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a71      	ldr	r2, [pc, #452]	@ (80038d8 <HAL_DMA_Abort+0x220>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d03b      	beq.n	800378e <HAL_DMA_Abort+0xd6>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a70      	ldr	r2, [pc, #448]	@ (80038dc <HAL_DMA_Abort+0x224>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d036      	beq.n	800378e <HAL_DMA_Abort+0xd6>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a6e      	ldr	r2, [pc, #440]	@ (80038e0 <HAL_DMA_Abort+0x228>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d031      	beq.n	800378e <HAL_DMA_Abort+0xd6>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a6d      	ldr	r2, [pc, #436]	@ (80038e4 <HAL_DMA_Abort+0x22c>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d02c      	beq.n	800378e <HAL_DMA_Abort+0xd6>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a6b      	ldr	r2, [pc, #428]	@ (80038e8 <HAL_DMA_Abort+0x230>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d027      	beq.n	800378e <HAL_DMA_Abort+0xd6>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a6a      	ldr	r2, [pc, #424]	@ (80038ec <HAL_DMA_Abort+0x234>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d022      	beq.n	800378e <HAL_DMA_Abort+0xd6>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a68      	ldr	r2, [pc, #416]	@ (80038f0 <HAL_DMA_Abort+0x238>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d01d      	beq.n	800378e <HAL_DMA_Abort+0xd6>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a67      	ldr	r2, [pc, #412]	@ (80038f4 <HAL_DMA_Abort+0x23c>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d018      	beq.n	800378e <HAL_DMA_Abort+0xd6>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a65      	ldr	r2, [pc, #404]	@ (80038f8 <HAL_DMA_Abort+0x240>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d013      	beq.n	800378e <HAL_DMA_Abort+0xd6>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a64      	ldr	r2, [pc, #400]	@ (80038fc <HAL_DMA_Abort+0x244>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d00e      	beq.n	800378e <HAL_DMA_Abort+0xd6>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a62      	ldr	r2, [pc, #392]	@ (8003900 <HAL_DMA_Abort+0x248>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d009      	beq.n	800378e <HAL_DMA_Abort+0xd6>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a61      	ldr	r2, [pc, #388]	@ (8003904 <HAL_DMA_Abort+0x24c>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d004      	beq.n	800378e <HAL_DMA_Abort+0xd6>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a5f      	ldr	r2, [pc, #380]	@ (8003908 <HAL_DMA_Abort+0x250>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d101      	bne.n	8003792 <HAL_DMA_Abort+0xda>
 800378e:	2301      	movs	r3, #1
 8003790:	e000      	b.n	8003794 <HAL_DMA_Abort+0xdc>
 8003792:	2300      	movs	r3, #0
 8003794:	2b00      	cmp	r3, #0
 8003796:	d013      	beq.n	80037c0 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	681a      	ldr	r2, [r3, #0]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f022 021e 	bic.w	r2, r2, #30
 80037a6:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	695a      	ldr	r2, [r3, #20]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80037b6:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	617b      	str	r3, [r7, #20]
 80037be:	e00a      	b.n	80037d6 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f022 020e 	bic.w	r2, r2, #14
 80037ce:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a3c      	ldr	r2, [pc, #240]	@ (80038cc <HAL_DMA_Abort+0x214>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d072      	beq.n	80038c6 <HAL_DMA_Abort+0x20e>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a3a      	ldr	r2, [pc, #232]	@ (80038d0 <HAL_DMA_Abort+0x218>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d06d      	beq.n	80038c6 <HAL_DMA_Abort+0x20e>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a39      	ldr	r2, [pc, #228]	@ (80038d4 <HAL_DMA_Abort+0x21c>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d068      	beq.n	80038c6 <HAL_DMA_Abort+0x20e>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a37      	ldr	r2, [pc, #220]	@ (80038d8 <HAL_DMA_Abort+0x220>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d063      	beq.n	80038c6 <HAL_DMA_Abort+0x20e>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a36      	ldr	r2, [pc, #216]	@ (80038dc <HAL_DMA_Abort+0x224>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d05e      	beq.n	80038c6 <HAL_DMA_Abort+0x20e>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a34      	ldr	r2, [pc, #208]	@ (80038e0 <HAL_DMA_Abort+0x228>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d059      	beq.n	80038c6 <HAL_DMA_Abort+0x20e>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a33      	ldr	r2, [pc, #204]	@ (80038e4 <HAL_DMA_Abort+0x22c>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d054      	beq.n	80038c6 <HAL_DMA_Abort+0x20e>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a31      	ldr	r2, [pc, #196]	@ (80038e8 <HAL_DMA_Abort+0x230>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d04f      	beq.n	80038c6 <HAL_DMA_Abort+0x20e>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a30      	ldr	r2, [pc, #192]	@ (80038ec <HAL_DMA_Abort+0x234>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d04a      	beq.n	80038c6 <HAL_DMA_Abort+0x20e>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a2e      	ldr	r2, [pc, #184]	@ (80038f0 <HAL_DMA_Abort+0x238>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d045      	beq.n	80038c6 <HAL_DMA_Abort+0x20e>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a2d      	ldr	r2, [pc, #180]	@ (80038f4 <HAL_DMA_Abort+0x23c>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d040      	beq.n	80038c6 <HAL_DMA_Abort+0x20e>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a2b      	ldr	r2, [pc, #172]	@ (80038f8 <HAL_DMA_Abort+0x240>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d03b      	beq.n	80038c6 <HAL_DMA_Abort+0x20e>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a2a      	ldr	r2, [pc, #168]	@ (80038fc <HAL_DMA_Abort+0x244>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d036      	beq.n	80038c6 <HAL_DMA_Abort+0x20e>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a28      	ldr	r2, [pc, #160]	@ (8003900 <HAL_DMA_Abort+0x248>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d031      	beq.n	80038c6 <HAL_DMA_Abort+0x20e>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a27      	ldr	r2, [pc, #156]	@ (8003904 <HAL_DMA_Abort+0x24c>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d02c      	beq.n	80038c6 <HAL_DMA_Abort+0x20e>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a25      	ldr	r2, [pc, #148]	@ (8003908 <HAL_DMA_Abort+0x250>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d027      	beq.n	80038c6 <HAL_DMA_Abort+0x20e>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a24      	ldr	r2, [pc, #144]	@ (800390c <HAL_DMA_Abort+0x254>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d022      	beq.n	80038c6 <HAL_DMA_Abort+0x20e>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a22      	ldr	r2, [pc, #136]	@ (8003910 <HAL_DMA_Abort+0x258>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d01d      	beq.n	80038c6 <HAL_DMA_Abort+0x20e>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a21      	ldr	r2, [pc, #132]	@ (8003914 <HAL_DMA_Abort+0x25c>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d018      	beq.n	80038c6 <HAL_DMA_Abort+0x20e>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a1f      	ldr	r2, [pc, #124]	@ (8003918 <HAL_DMA_Abort+0x260>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d013      	beq.n	80038c6 <HAL_DMA_Abort+0x20e>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a1e      	ldr	r2, [pc, #120]	@ (800391c <HAL_DMA_Abort+0x264>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d00e      	beq.n	80038c6 <HAL_DMA_Abort+0x20e>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a1c      	ldr	r2, [pc, #112]	@ (8003920 <HAL_DMA_Abort+0x268>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d009      	beq.n	80038c6 <HAL_DMA_Abort+0x20e>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a1b      	ldr	r2, [pc, #108]	@ (8003924 <HAL_DMA_Abort+0x26c>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d004      	beq.n	80038c6 <HAL_DMA_Abort+0x20e>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a19      	ldr	r2, [pc, #100]	@ (8003928 <HAL_DMA_Abort+0x270>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d132      	bne.n	800392c <HAL_DMA_Abort+0x274>
 80038c6:	2301      	movs	r3, #1
 80038c8:	e031      	b.n	800392e <HAL_DMA_Abort+0x276>
 80038ca:	bf00      	nop
 80038cc:	40020010 	.word	0x40020010
 80038d0:	40020028 	.word	0x40020028
 80038d4:	40020040 	.word	0x40020040
 80038d8:	40020058 	.word	0x40020058
 80038dc:	40020070 	.word	0x40020070
 80038e0:	40020088 	.word	0x40020088
 80038e4:	400200a0 	.word	0x400200a0
 80038e8:	400200b8 	.word	0x400200b8
 80038ec:	40020410 	.word	0x40020410
 80038f0:	40020428 	.word	0x40020428
 80038f4:	40020440 	.word	0x40020440
 80038f8:	40020458 	.word	0x40020458
 80038fc:	40020470 	.word	0x40020470
 8003900:	40020488 	.word	0x40020488
 8003904:	400204a0 	.word	0x400204a0
 8003908:	400204b8 	.word	0x400204b8
 800390c:	58025408 	.word	0x58025408
 8003910:	5802541c 	.word	0x5802541c
 8003914:	58025430 	.word	0x58025430
 8003918:	58025444 	.word	0x58025444
 800391c:	58025458 	.word	0x58025458
 8003920:	5802546c 	.word	0x5802546c
 8003924:	58025480 	.word	0x58025480
 8003928:	58025494 	.word	0x58025494
 800392c:	2300      	movs	r3, #0
 800392e:	2b00      	cmp	r3, #0
 8003930:	d007      	beq.n	8003942 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800393c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003940:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a6d      	ldr	r2, [pc, #436]	@ (8003afc <HAL_DMA_Abort+0x444>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d04a      	beq.n	80039e2 <HAL_DMA_Abort+0x32a>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a6b      	ldr	r2, [pc, #428]	@ (8003b00 <HAL_DMA_Abort+0x448>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d045      	beq.n	80039e2 <HAL_DMA_Abort+0x32a>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a6a      	ldr	r2, [pc, #424]	@ (8003b04 <HAL_DMA_Abort+0x44c>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d040      	beq.n	80039e2 <HAL_DMA_Abort+0x32a>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a68      	ldr	r2, [pc, #416]	@ (8003b08 <HAL_DMA_Abort+0x450>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d03b      	beq.n	80039e2 <HAL_DMA_Abort+0x32a>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a67      	ldr	r2, [pc, #412]	@ (8003b0c <HAL_DMA_Abort+0x454>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d036      	beq.n	80039e2 <HAL_DMA_Abort+0x32a>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a65      	ldr	r2, [pc, #404]	@ (8003b10 <HAL_DMA_Abort+0x458>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d031      	beq.n	80039e2 <HAL_DMA_Abort+0x32a>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a64      	ldr	r2, [pc, #400]	@ (8003b14 <HAL_DMA_Abort+0x45c>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d02c      	beq.n	80039e2 <HAL_DMA_Abort+0x32a>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a62      	ldr	r2, [pc, #392]	@ (8003b18 <HAL_DMA_Abort+0x460>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d027      	beq.n	80039e2 <HAL_DMA_Abort+0x32a>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4a61      	ldr	r2, [pc, #388]	@ (8003b1c <HAL_DMA_Abort+0x464>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d022      	beq.n	80039e2 <HAL_DMA_Abort+0x32a>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a5f      	ldr	r2, [pc, #380]	@ (8003b20 <HAL_DMA_Abort+0x468>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d01d      	beq.n	80039e2 <HAL_DMA_Abort+0x32a>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a5e      	ldr	r2, [pc, #376]	@ (8003b24 <HAL_DMA_Abort+0x46c>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d018      	beq.n	80039e2 <HAL_DMA_Abort+0x32a>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a5c      	ldr	r2, [pc, #368]	@ (8003b28 <HAL_DMA_Abort+0x470>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d013      	beq.n	80039e2 <HAL_DMA_Abort+0x32a>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a5b      	ldr	r2, [pc, #364]	@ (8003b2c <HAL_DMA_Abort+0x474>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d00e      	beq.n	80039e2 <HAL_DMA_Abort+0x32a>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a59      	ldr	r2, [pc, #356]	@ (8003b30 <HAL_DMA_Abort+0x478>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d009      	beq.n	80039e2 <HAL_DMA_Abort+0x32a>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a58      	ldr	r2, [pc, #352]	@ (8003b34 <HAL_DMA_Abort+0x47c>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d004      	beq.n	80039e2 <HAL_DMA_Abort+0x32a>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a56      	ldr	r2, [pc, #344]	@ (8003b38 <HAL_DMA_Abort+0x480>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d108      	bne.n	80039f4 <HAL_DMA_Abort+0x33c>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f022 0201 	bic.w	r2, r2, #1
 80039f0:	601a      	str	r2, [r3, #0]
 80039f2:	e007      	b.n	8003a04 <HAL_DMA_Abort+0x34c>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f022 0201 	bic.w	r2, r2, #1
 8003a02:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003a04:	e013      	b.n	8003a2e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a06:	f7ff fd6b 	bl	80034e0 <HAL_GetTick>
 8003a0a:	4602      	mov	r2, r0
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	1ad3      	subs	r3, r2, r3
 8003a10:	2b05      	cmp	r3, #5
 8003a12:	d90c      	bls.n	8003a2e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2220      	movs	r2, #32
 8003a18:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2203      	movs	r2, #3
 8003a1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2200      	movs	r2, #0
 8003a26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e12d      	b.n	8003c8a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003a2e:	697b      	ldr	r3, [r7, #20]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f003 0301 	and.w	r3, r3, #1
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d1e5      	bne.n	8003a06 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a2f      	ldr	r2, [pc, #188]	@ (8003afc <HAL_DMA_Abort+0x444>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d04a      	beq.n	8003ada <HAL_DMA_Abort+0x422>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a2d      	ldr	r2, [pc, #180]	@ (8003b00 <HAL_DMA_Abort+0x448>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d045      	beq.n	8003ada <HAL_DMA_Abort+0x422>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a2c      	ldr	r2, [pc, #176]	@ (8003b04 <HAL_DMA_Abort+0x44c>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d040      	beq.n	8003ada <HAL_DMA_Abort+0x422>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a2a      	ldr	r2, [pc, #168]	@ (8003b08 <HAL_DMA_Abort+0x450>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d03b      	beq.n	8003ada <HAL_DMA_Abort+0x422>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a29      	ldr	r2, [pc, #164]	@ (8003b0c <HAL_DMA_Abort+0x454>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d036      	beq.n	8003ada <HAL_DMA_Abort+0x422>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a27      	ldr	r2, [pc, #156]	@ (8003b10 <HAL_DMA_Abort+0x458>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d031      	beq.n	8003ada <HAL_DMA_Abort+0x422>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4a26      	ldr	r2, [pc, #152]	@ (8003b14 <HAL_DMA_Abort+0x45c>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d02c      	beq.n	8003ada <HAL_DMA_Abort+0x422>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a24      	ldr	r2, [pc, #144]	@ (8003b18 <HAL_DMA_Abort+0x460>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d027      	beq.n	8003ada <HAL_DMA_Abort+0x422>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a23      	ldr	r2, [pc, #140]	@ (8003b1c <HAL_DMA_Abort+0x464>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d022      	beq.n	8003ada <HAL_DMA_Abort+0x422>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a21      	ldr	r2, [pc, #132]	@ (8003b20 <HAL_DMA_Abort+0x468>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d01d      	beq.n	8003ada <HAL_DMA_Abort+0x422>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4a20      	ldr	r2, [pc, #128]	@ (8003b24 <HAL_DMA_Abort+0x46c>)
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d018      	beq.n	8003ada <HAL_DMA_Abort+0x422>
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a1e      	ldr	r2, [pc, #120]	@ (8003b28 <HAL_DMA_Abort+0x470>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d013      	beq.n	8003ada <HAL_DMA_Abort+0x422>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4a1d      	ldr	r2, [pc, #116]	@ (8003b2c <HAL_DMA_Abort+0x474>)
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d00e      	beq.n	8003ada <HAL_DMA_Abort+0x422>
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a1b      	ldr	r2, [pc, #108]	@ (8003b30 <HAL_DMA_Abort+0x478>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d009      	beq.n	8003ada <HAL_DMA_Abort+0x422>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4a1a      	ldr	r2, [pc, #104]	@ (8003b34 <HAL_DMA_Abort+0x47c>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d004      	beq.n	8003ada <HAL_DMA_Abort+0x422>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a18      	ldr	r2, [pc, #96]	@ (8003b38 <HAL_DMA_Abort+0x480>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d101      	bne.n	8003ade <HAL_DMA_Abort+0x426>
 8003ada:	2301      	movs	r3, #1
 8003adc:	e000      	b.n	8003ae0 <HAL_DMA_Abort+0x428>
 8003ade:	2300      	movs	r3, #0
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d02b      	beq.n	8003b3c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ae8:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aee:	f003 031f 	and.w	r3, r3, #31
 8003af2:	223f      	movs	r2, #63	@ 0x3f
 8003af4:	409a      	lsls	r2, r3
 8003af6:	68bb      	ldr	r3, [r7, #8]
 8003af8:	609a      	str	r2, [r3, #8]
 8003afa:	e02a      	b.n	8003b52 <HAL_DMA_Abort+0x49a>
 8003afc:	40020010 	.word	0x40020010
 8003b00:	40020028 	.word	0x40020028
 8003b04:	40020040 	.word	0x40020040
 8003b08:	40020058 	.word	0x40020058
 8003b0c:	40020070 	.word	0x40020070
 8003b10:	40020088 	.word	0x40020088
 8003b14:	400200a0 	.word	0x400200a0
 8003b18:	400200b8 	.word	0x400200b8
 8003b1c:	40020410 	.word	0x40020410
 8003b20:	40020428 	.word	0x40020428
 8003b24:	40020440 	.word	0x40020440
 8003b28:	40020458 	.word	0x40020458
 8003b2c:	40020470 	.word	0x40020470
 8003b30:	40020488 	.word	0x40020488
 8003b34:	400204a0 	.word	0x400204a0
 8003b38:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b40:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b46:	f003 031f 	and.w	r3, r3, #31
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	409a      	lsls	r2, r3
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a4f      	ldr	r2, [pc, #316]	@ (8003c94 <HAL_DMA_Abort+0x5dc>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d072      	beq.n	8003c42 <HAL_DMA_Abort+0x58a>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a4d      	ldr	r2, [pc, #308]	@ (8003c98 <HAL_DMA_Abort+0x5e0>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d06d      	beq.n	8003c42 <HAL_DMA_Abort+0x58a>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a4c      	ldr	r2, [pc, #304]	@ (8003c9c <HAL_DMA_Abort+0x5e4>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d068      	beq.n	8003c42 <HAL_DMA_Abort+0x58a>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	4a4a      	ldr	r2, [pc, #296]	@ (8003ca0 <HAL_DMA_Abort+0x5e8>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d063      	beq.n	8003c42 <HAL_DMA_Abort+0x58a>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a49      	ldr	r2, [pc, #292]	@ (8003ca4 <HAL_DMA_Abort+0x5ec>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d05e      	beq.n	8003c42 <HAL_DMA_Abort+0x58a>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a47      	ldr	r2, [pc, #284]	@ (8003ca8 <HAL_DMA_Abort+0x5f0>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d059      	beq.n	8003c42 <HAL_DMA_Abort+0x58a>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a46      	ldr	r2, [pc, #280]	@ (8003cac <HAL_DMA_Abort+0x5f4>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d054      	beq.n	8003c42 <HAL_DMA_Abort+0x58a>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a44      	ldr	r2, [pc, #272]	@ (8003cb0 <HAL_DMA_Abort+0x5f8>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d04f      	beq.n	8003c42 <HAL_DMA_Abort+0x58a>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a43      	ldr	r2, [pc, #268]	@ (8003cb4 <HAL_DMA_Abort+0x5fc>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d04a      	beq.n	8003c42 <HAL_DMA_Abort+0x58a>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a41      	ldr	r2, [pc, #260]	@ (8003cb8 <HAL_DMA_Abort+0x600>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d045      	beq.n	8003c42 <HAL_DMA_Abort+0x58a>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a40      	ldr	r2, [pc, #256]	@ (8003cbc <HAL_DMA_Abort+0x604>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d040      	beq.n	8003c42 <HAL_DMA_Abort+0x58a>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a3e      	ldr	r2, [pc, #248]	@ (8003cc0 <HAL_DMA_Abort+0x608>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d03b      	beq.n	8003c42 <HAL_DMA_Abort+0x58a>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a3d      	ldr	r2, [pc, #244]	@ (8003cc4 <HAL_DMA_Abort+0x60c>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d036      	beq.n	8003c42 <HAL_DMA_Abort+0x58a>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a3b      	ldr	r2, [pc, #236]	@ (8003cc8 <HAL_DMA_Abort+0x610>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d031      	beq.n	8003c42 <HAL_DMA_Abort+0x58a>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a3a      	ldr	r2, [pc, #232]	@ (8003ccc <HAL_DMA_Abort+0x614>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d02c      	beq.n	8003c42 <HAL_DMA_Abort+0x58a>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a38      	ldr	r2, [pc, #224]	@ (8003cd0 <HAL_DMA_Abort+0x618>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d027      	beq.n	8003c42 <HAL_DMA_Abort+0x58a>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a37      	ldr	r2, [pc, #220]	@ (8003cd4 <HAL_DMA_Abort+0x61c>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d022      	beq.n	8003c42 <HAL_DMA_Abort+0x58a>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a35      	ldr	r2, [pc, #212]	@ (8003cd8 <HAL_DMA_Abort+0x620>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d01d      	beq.n	8003c42 <HAL_DMA_Abort+0x58a>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a34      	ldr	r2, [pc, #208]	@ (8003cdc <HAL_DMA_Abort+0x624>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d018      	beq.n	8003c42 <HAL_DMA_Abort+0x58a>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a32      	ldr	r2, [pc, #200]	@ (8003ce0 <HAL_DMA_Abort+0x628>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d013      	beq.n	8003c42 <HAL_DMA_Abort+0x58a>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a31      	ldr	r2, [pc, #196]	@ (8003ce4 <HAL_DMA_Abort+0x62c>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d00e      	beq.n	8003c42 <HAL_DMA_Abort+0x58a>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a2f      	ldr	r2, [pc, #188]	@ (8003ce8 <HAL_DMA_Abort+0x630>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d009      	beq.n	8003c42 <HAL_DMA_Abort+0x58a>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a2e      	ldr	r2, [pc, #184]	@ (8003cec <HAL_DMA_Abort+0x634>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d004      	beq.n	8003c42 <HAL_DMA_Abort+0x58a>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a2c      	ldr	r2, [pc, #176]	@ (8003cf0 <HAL_DMA_Abort+0x638>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d101      	bne.n	8003c46 <HAL_DMA_Abort+0x58e>
 8003c42:	2301      	movs	r3, #1
 8003c44:	e000      	b.n	8003c48 <HAL_DMA_Abort+0x590>
 8003c46:	2300      	movs	r3, #0
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d015      	beq.n	8003c78 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c50:	687a      	ldr	r2, [r7, #4]
 8003c52:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003c54:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d00c      	beq.n	8003c78 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c68:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003c6c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c72:	687a      	ldr	r2, [r7, #4]
 8003c74:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003c76:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2200      	movs	r2, #0
 8003c84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8003c88:	2300      	movs	r3, #0
}
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	3718      	adds	r7, #24
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bd80      	pop	{r7, pc}
 8003c92:	bf00      	nop
 8003c94:	40020010 	.word	0x40020010
 8003c98:	40020028 	.word	0x40020028
 8003c9c:	40020040 	.word	0x40020040
 8003ca0:	40020058 	.word	0x40020058
 8003ca4:	40020070 	.word	0x40020070
 8003ca8:	40020088 	.word	0x40020088
 8003cac:	400200a0 	.word	0x400200a0
 8003cb0:	400200b8 	.word	0x400200b8
 8003cb4:	40020410 	.word	0x40020410
 8003cb8:	40020428 	.word	0x40020428
 8003cbc:	40020440 	.word	0x40020440
 8003cc0:	40020458 	.word	0x40020458
 8003cc4:	40020470 	.word	0x40020470
 8003cc8:	40020488 	.word	0x40020488
 8003ccc:	400204a0 	.word	0x400204a0
 8003cd0:	400204b8 	.word	0x400204b8
 8003cd4:	58025408 	.word	0x58025408
 8003cd8:	5802541c 	.word	0x5802541c
 8003cdc:	58025430 	.word	0x58025430
 8003ce0:	58025444 	.word	0x58025444
 8003ce4:	58025458 	.word	0x58025458
 8003ce8:	5802546c 	.word	0x5802546c
 8003cec:	58025480 	.word	0x58025480
 8003cf0:	58025494 	.word	0x58025494

08003cf4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b084      	sub	sp, #16
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d101      	bne.n	8003d06 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	e237      	b.n	8004176 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	2b02      	cmp	r3, #2
 8003d10:	d004      	beq.n	8003d1c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2280      	movs	r2, #128	@ 0x80
 8003d16:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	e22c      	b.n	8004176 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a5c      	ldr	r2, [pc, #368]	@ (8003e94 <HAL_DMA_Abort_IT+0x1a0>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d04a      	beq.n	8003dbc <HAL_DMA_Abort_IT+0xc8>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4a5b      	ldr	r2, [pc, #364]	@ (8003e98 <HAL_DMA_Abort_IT+0x1a4>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d045      	beq.n	8003dbc <HAL_DMA_Abort_IT+0xc8>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a59      	ldr	r2, [pc, #356]	@ (8003e9c <HAL_DMA_Abort_IT+0x1a8>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d040      	beq.n	8003dbc <HAL_DMA_Abort_IT+0xc8>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a58      	ldr	r2, [pc, #352]	@ (8003ea0 <HAL_DMA_Abort_IT+0x1ac>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d03b      	beq.n	8003dbc <HAL_DMA_Abort_IT+0xc8>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a56      	ldr	r2, [pc, #344]	@ (8003ea4 <HAL_DMA_Abort_IT+0x1b0>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d036      	beq.n	8003dbc <HAL_DMA_Abort_IT+0xc8>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a55      	ldr	r2, [pc, #340]	@ (8003ea8 <HAL_DMA_Abort_IT+0x1b4>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d031      	beq.n	8003dbc <HAL_DMA_Abort_IT+0xc8>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a53      	ldr	r2, [pc, #332]	@ (8003eac <HAL_DMA_Abort_IT+0x1b8>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d02c      	beq.n	8003dbc <HAL_DMA_Abort_IT+0xc8>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4a52      	ldr	r2, [pc, #328]	@ (8003eb0 <HAL_DMA_Abort_IT+0x1bc>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d027      	beq.n	8003dbc <HAL_DMA_Abort_IT+0xc8>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a50      	ldr	r2, [pc, #320]	@ (8003eb4 <HAL_DMA_Abort_IT+0x1c0>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d022      	beq.n	8003dbc <HAL_DMA_Abort_IT+0xc8>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a4f      	ldr	r2, [pc, #316]	@ (8003eb8 <HAL_DMA_Abort_IT+0x1c4>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d01d      	beq.n	8003dbc <HAL_DMA_Abort_IT+0xc8>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a4d      	ldr	r2, [pc, #308]	@ (8003ebc <HAL_DMA_Abort_IT+0x1c8>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d018      	beq.n	8003dbc <HAL_DMA_Abort_IT+0xc8>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a4c      	ldr	r2, [pc, #304]	@ (8003ec0 <HAL_DMA_Abort_IT+0x1cc>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d013      	beq.n	8003dbc <HAL_DMA_Abort_IT+0xc8>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a4a      	ldr	r2, [pc, #296]	@ (8003ec4 <HAL_DMA_Abort_IT+0x1d0>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d00e      	beq.n	8003dbc <HAL_DMA_Abort_IT+0xc8>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a49      	ldr	r2, [pc, #292]	@ (8003ec8 <HAL_DMA_Abort_IT+0x1d4>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d009      	beq.n	8003dbc <HAL_DMA_Abort_IT+0xc8>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a47      	ldr	r2, [pc, #284]	@ (8003ecc <HAL_DMA_Abort_IT+0x1d8>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d004      	beq.n	8003dbc <HAL_DMA_Abort_IT+0xc8>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a46      	ldr	r2, [pc, #280]	@ (8003ed0 <HAL_DMA_Abort_IT+0x1dc>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d101      	bne.n	8003dc0 <HAL_DMA_Abort_IT+0xcc>
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	e000      	b.n	8003dc2 <HAL_DMA_Abort_IT+0xce>
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	f000 8086 	beq.w	8003ed4 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2204      	movs	r2, #4
 8003dcc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a2f      	ldr	r2, [pc, #188]	@ (8003e94 <HAL_DMA_Abort_IT+0x1a0>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d04a      	beq.n	8003e70 <HAL_DMA_Abort_IT+0x17c>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a2e      	ldr	r2, [pc, #184]	@ (8003e98 <HAL_DMA_Abort_IT+0x1a4>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d045      	beq.n	8003e70 <HAL_DMA_Abort_IT+0x17c>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a2c      	ldr	r2, [pc, #176]	@ (8003e9c <HAL_DMA_Abort_IT+0x1a8>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d040      	beq.n	8003e70 <HAL_DMA_Abort_IT+0x17c>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a2b      	ldr	r2, [pc, #172]	@ (8003ea0 <HAL_DMA_Abort_IT+0x1ac>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d03b      	beq.n	8003e70 <HAL_DMA_Abort_IT+0x17c>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a29      	ldr	r2, [pc, #164]	@ (8003ea4 <HAL_DMA_Abort_IT+0x1b0>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d036      	beq.n	8003e70 <HAL_DMA_Abort_IT+0x17c>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a28      	ldr	r2, [pc, #160]	@ (8003ea8 <HAL_DMA_Abort_IT+0x1b4>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d031      	beq.n	8003e70 <HAL_DMA_Abort_IT+0x17c>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a26      	ldr	r2, [pc, #152]	@ (8003eac <HAL_DMA_Abort_IT+0x1b8>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d02c      	beq.n	8003e70 <HAL_DMA_Abort_IT+0x17c>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a25      	ldr	r2, [pc, #148]	@ (8003eb0 <HAL_DMA_Abort_IT+0x1bc>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d027      	beq.n	8003e70 <HAL_DMA_Abort_IT+0x17c>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a23      	ldr	r2, [pc, #140]	@ (8003eb4 <HAL_DMA_Abort_IT+0x1c0>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d022      	beq.n	8003e70 <HAL_DMA_Abort_IT+0x17c>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a22      	ldr	r2, [pc, #136]	@ (8003eb8 <HAL_DMA_Abort_IT+0x1c4>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d01d      	beq.n	8003e70 <HAL_DMA_Abort_IT+0x17c>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a20      	ldr	r2, [pc, #128]	@ (8003ebc <HAL_DMA_Abort_IT+0x1c8>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d018      	beq.n	8003e70 <HAL_DMA_Abort_IT+0x17c>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a1f      	ldr	r2, [pc, #124]	@ (8003ec0 <HAL_DMA_Abort_IT+0x1cc>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d013      	beq.n	8003e70 <HAL_DMA_Abort_IT+0x17c>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a1d      	ldr	r2, [pc, #116]	@ (8003ec4 <HAL_DMA_Abort_IT+0x1d0>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d00e      	beq.n	8003e70 <HAL_DMA_Abort_IT+0x17c>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a1c      	ldr	r2, [pc, #112]	@ (8003ec8 <HAL_DMA_Abort_IT+0x1d4>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d009      	beq.n	8003e70 <HAL_DMA_Abort_IT+0x17c>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a1a      	ldr	r2, [pc, #104]	@ (8003ecc <HAL_DMA_Abort_IT+0x1d8>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d004      	beq.n	8003e70 <HAL_DMA_Abort_IT+0x17c>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a19      	ldr	r2, [pc, #100]	@ (8003ed0 <HAL_DMA_Abort_IT+0x1dc>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d108      	bne.n	8003e82 <HAL_DMA_Abort_IT+0x18e>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	681a      	ldr	r2, [r3, #0]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f022 0201 	bic.w	r2, r2, #1
 8003e7e:	601a      	str	r2, [r3, #0]
 8003e80:	e178      	b.n	8004174 <HAL_DMA_Abort_IT+0x480>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f022 0201 	bic.w	r2, r2, #1
 8003e90:	601a      	str	r2, [r3, #0]
 8003e92:	e16f      	b.n	8004174 <HAL_DMA_Abort_IT+0x480>
 8003e94:	40020010 	.word	0x40020010
 8003e98:	40020028 	.word	0x40020028
 8003e9c:	40020040 	.word	0x40020040
 8003ea0:	40020058 	.word	0x40020058
 8003ea4:	40020070 	.word	0x40020070
 8003ea8:	40020088 	.word	0x40020088
 8003eac:	400200a0 	.word	0x400200a0
 8003eb0:	400200b8 	.word	0x400200b8
 8003eb4:	40020410 	.word	0x40020410
 8003eb8:	40020428 	.word	0x40020428
 8003ebc:	40020440 	.word	0x40020440
 8003ec0:	40020458 	.word	0x40020458
 8003ec4:	40020470 	.word	0x40020470
 8003ec8:	40020488 	.word	0x40020488
 8003ecc:	400204a0 	.word	0x400204a0
 8003ed0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f022 020e 	bic.w	r2, r2, #14
 8003ee2:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a6c      	ldr	r2, [pc, #432]	@ (800409c <HAL_DMA_Abort_IT+0x3a8>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d04a      	beq.n	8003f84 <HAL_DMA_Abort_IT+0x290>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a6b      	ldr	r2, [pc, #428]	@ (80040a0 <HAL_DMA_Abort_IT+0x3ac>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d045      	beq.n	8003f84 <HAL_DMA_Abort_IT+0x290>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a69      	ldr	r2, [pc, #420]	@ (80040a4 <HAL_DMA_Abort_IT+0x3b0>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d040      	beq.n	8003f84 <HAL_DMA_Abort_IT+0x290>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4a68      	ldr	r2, [pc, #416]	@ (80040a8 <HAL_DMA_Abort_IT+0x3b4>)
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	d03b      	beq.n	8003f84 <HAL_DMA_Abort_IT+0x290>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a66      	ldr	r2, [pc, #408]	@ (80040ac <HAL_DMA_Abort_IT+0x3b8>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d036      	beq.n	8003f84 <HAL_DMA_Abort_IT+0x290>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4a65      	ldr	r2, [pc, #404]	@ (80040b0 <HAL_DMA_Abort_IT+0x3bc>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d031      	beq.n	8003f84 <HAL_DMA_Abort_IT+0x290>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a63      	ldr	r2, [pc, #396]	@ (80040b4 <HAL_DMA_Abort_IT+0x3c0>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d02c      	beq.n	8003f84 <HAL_DMA_Abort_IT+0x290>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a62      	ldr	r2, [pc, #392]	@ (80040b8 <HAL_DMA_Abort_IT+0x3c4>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d027      	beq.n	8003f84 <HAL_DMA_Abort_IT+0x290>
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a60      	ldr	r2, [pc, #384]	@ (80040bc <HAL_DMA_Abort_IT+0x3c8>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d022      	beq.n	8003f84 <HAL_DMA_Abort_IT+0x290>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4a5f      	ldr	r2, [pc, #380]	@ (80040c0 <HAL_DMA_Abort_IT+0x3cc>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d01d      	beq.n	8003f84 <HAL_DMA_Abort_IT+0x290>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a5d      	ldr	r2, [pc, #372]	@ (80040c4 <HAL_DMA_Abort_IT+0x3d0>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d018      	beq.n	8003f84 <HAL_DMA_Abort_IT+0x290>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a5c      	ldr	r2, [pc, #368]	@ (80040c8 <HAL_DMA_Abort_IT+0x3d4>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d013      	beq.n	8003f84 <HAL_DMA_Abort_IT+0x290>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a5a      	ldr	r2, [pc, #360]	@ (80040cc <HAL_DMA_Abort_IT+0x3d8>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d00e      	beq.n	8003f84 <HAL_DMA_Abort_IT+0x290>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a59      	ldr	r2, [pc, #356]	@ (80040d0 <HAL_DMA_Abort_IT+0x3dc>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d009      	beq.n	8003f84 <HAL_DMA_Abort_IT+0x290>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a57      	ldr	r2, [pc, #348]	@ (80040d4 <HAL_DMA_Abort_IT+0x3e0>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d004      	beq.n	8003f84 <HAL_DMA_Abort_IT+0x290>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4a56      	ldr	r2, [pc, #344]	@ (80040d8 <HAL_DMA_Abort_IT+0x3e4>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d108      	bne.n	8003f96 <HAL_DMA_Abort_IT+0x2a2>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f022 0201 	bic.w	r2, r2, #1
 8003f92:	601a      	str	r2, [r3, #0]
 8003f94:	e007      	b.n	8003fa6 <HAL_DMA_Abort_IT+0x2b2>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f022 0201 	bic.w	r2, r2, #1
 8003fa4:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	4a3c      	ldr	r2, [pc, #240]	@ (800409c <HAL_DMA_Abort_IT+0x3a8>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d072      	beq.n	8004096 <HAL_DMA_Abort_IT+0x3a2>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a3a      	ldr	r2, [pc, #232]	@ (80040a0 <HAL_DMA_Abort_IT+0x3ac>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d06d      	beq.n	8004096 <HAL_DMA_Abort_IT+0x3a2>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a39      	ldr	r2, [pc, #228]	@ (80040a4 <HAL_DMA_Abort_IT+0x3b0>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d068      	beq.n	8004096 <HAL_DMA_Abort_IT+0x3a2>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a37      	ldr	r2, [pc, #220]	@ (80040a8 <HAL_DMA_Abort_IT+0x3b4>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d063      	beq.n	8004096 <HAL_DMA_Abort_IT+0x3a2>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a36      	ldr	r2, [pc, #216]	@ (80040ac <HAL_DMA_Abort_IT+0x3b8>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d05e      	beq.n	8004096 <HAL_DMA_Abort_IT+0x3a2>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4a34      	ldr	r2, [pc, #208]	@ (80040b0 <HAL_DMA_Abort_IT+0x3bc>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d059      	beq.n	8004096 <HAL_DMA_Abort_IT+0x3a2>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4a33      	ldr	r2, [pc, #204]	@ (80040b4 <HAL_DMA_Abort_IT+0x3c0>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d054      	beq.n	8004096 <HAL_DMA_Abort_IT+0x3a2>
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a31      	ldr	r2, [pc, #196]	@ (80040b8 <HAL_DMA_Abort_IT+0x3c4>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d04f      	beq.n	8004096 <HAL_DMA_Abort_IT+0x3a2>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a30      	ldr	r2, [pc, #192]	@ (80040bc <HAL_DMA_Abort_IT+0x3c8>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d04a      	beq.n	8004096 <HAL_DMA_Abort_IT+0x3a2>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4a2e      	ldr	r2, [pc, #184]	@ (80040c0 <HAL_DMA_Abort_IT+0x3cc>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d045      	beq.n	8004096 <HAL_DMA_Abort_IT+0x3a2>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a2d      	ldr	r2, [pc, #180]	@ (80040c4 <HAL_DMA_Abort_IT+0x3d0>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d040      	beq.n	8004096 <HAL_DMA_Abort_IT+0x3a2>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a2b      	ldr	r2, [pc, #172]	@ (80040c8 <HAL_DMA_Abort_IT+0x3d4>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d03b      	beq.n	8004096 <HAL_DMA_Abort_IT+0x3a2>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a2a      	ldr	r2, [pc, #168]	@ (80040cc <HAL_DMA_Abort_IT+0x3d8>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d036      	beq.n	8004096 <HAL_DMA_Abort_IT+0x3a2>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a28      	ldr	r2, [pc, #160]	@ (80040d0 <HAL_DMA_Abort_IT+0x3dc>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d031      	beq.n	8004096 <HAL_DMA_Abort_IT+0x3a2>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a27      	ldr	r2, [pc, #156]	@ (80040d4 <HAL_DMA_Abort_IT+0x3e0>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d02c      	beq.n	8004096 <HAL_DMA_Abort_IT+0x3a2>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a25      	ldr	r2, [pc, #148]	@ (80040d8 <HAL_DMA_Abort_IT+0x3e4>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d027      	beq.n	8004096 <HAL_DMA_Abort_IT+0x3a2>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4a24      	ldr	r2, [pc, #144]	@ (80040dc <HAL_DMA_Abort_IT+0x3e8>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d022      	beq.n	8004096 <HAL_DMA_Abort_IT+0x3a2>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a22      	ldr	r2, [pc, #136]	@ (80040e0 <HAL_DMA_Abort_IT+0x3ec>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d01d      	beq.n	8004096 <HAL_DMA_Abort_IT+0x3a2>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a21      	ldr	r2, [pc, #132]	@ (80040e4 <HAL_DMA_Abort_IT+0x3f0>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d018      	beq.n	8004096 <HAL_DMA_Abort_IT+0x3a2>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a1f      	ldr	r2, [pc, #124]	@ (80040e8 <HAL_DMA_Abort_IT+0x3f4>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d013      	beq.n	8004096 <HAL_DMA_Abort_IT+0x3a2>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a1e      	ldr	r2, [pc, #120]	@ (80040ec <HAL_DMA_Abort_IT+0x3f8>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d00e      	beq.n	8004096 <HAL_DMA_Abort_IT+0x3a2>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a1c      	ldr	r2, [pc, #112]	@ (80040f0 <HAL_DMA_Abort_IT+0x3fc>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d009      	beq.n	8004096 <HAL_DMA_Abort_IT+0x3a2>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a1b      	ldr	r2, [pc, #108]	@ (80040f4 <HAL_DMA_Abort_IT+0x400>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d004      	beq.n	8004096 <HAL_DMA_Abort_IT+0x3a2>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a19      	ldr	r2, [pc, #100]	@ (80040f8 <HAL_DMA_Abort_IT+0x404>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d132      	bne.n	80040fc <HAL_DMA_Abort_IT+0x408>
 8004096:	2301      	movs	r3, #1
 8004098:	e031      	b.n	80040fe <HAL_DMA_Abort_IT+0x40a>
 800409a:	bf00      	nop
 800409c:	40020010 	.word	0x40020010
 80040a0:	40020028 	.word	0x40020028
 80040a4:	40020040 	.word	0x40020040
 80040a8:	40020058 	.word	0x40020058
 80040ac:	40020070 	.word	0x40020070
 80040b0:	40020088 	.word	0x40020088
 80040b4:	400200a0 	.word	0x400200a0
 80040b8:	400200b8 	.word	0x400200b8
 80040bc:	40020410 	.word	0x40020410
 80040c0:	40020428 	.word	0x40020428
 80040c4:	40020440 	.word	0x40020440
 80040c8:	40020458 	.word	0x40020458
 80040cc:	40020470 	.word	0x40020470
 80040d0:	40020488 	.word	0x40020488
 80040d4:	400204a0 	.word	0x400204a0
 80040d8:	400204b8 	.word	0x400204b8
 80040dc:	58025408 	.word	0x58025408
 80040e0:	5802541c 	.word	0x5802541c
 80040e4:	58025430 	.word	0x58025430
 80040e8:	58025444 	.word	0x58025444
 80040ec:	58025458 	.word	0x58025458
 80040f0:	5802546c 	.word	0x5802546c
 80040f4:	58025480 	.word	0x58025480
 80040f8:	58025494 	.word	0x58025494
 80040fc:	2300      	movs	r3, #0
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d028      	beq.n	8004154 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004106:	681a      	ldr	r2, [r3, #0]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800410c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004110:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004116:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800411c:	f003 031f 	and.w	r3, r3, #31
 8004120:	2201      	movs	r2, #1
 8004122:	409a      	lsls	r2, r3
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800412c:	687a      	ldr	r2, [r7, #4]
 800412e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004130:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004136:	2b00      	cmp	r3, #0
 8004138:	d00c      	beq.n	8004154 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800413e:	681a      	ldr	r2, [r3, #0]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004144:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004148:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800414e:	687a      	ldr	r2, [r7, #4]
 8004150:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004152:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2201      	movs	r2, #1
 8004158:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2200      	movs	r2, #0
 8004160:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004168:	2b00      	cmp	r3, #0
 800416a:	d003      	beq.n	8004174 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004170:	6878      	ldr	r0, [r7, #4]
 8004172:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8004174:	2300      	movs	r3, #0
}
 8004176:	4618      	mov	r0, r3
 8004178:	3710      	adds	r7, #16
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}
 800417e:	bf00      	nop

08004180 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b098      	sub	sp, #96	@ 0x60
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8004188:	4a84      	ldr	r2, [pc, #528]	@ (800439c <HAL_FDCAN_Init+0x21c>)
 800418a:	f107 030c 	add.w	r3, r7, #12
 800418e:	4611      	mov	r1, r2
 8004190:	224c      	movs	r2, #76	@ 0x4c
 8004192:	4618      	mov	r0, r3
 8004194:	f00c fda6 	bl	8010ce4 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d101      	bne.n	80041a2 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e1c6      	b.n	8004530 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a7e      	ldr	r2, [pc, #504]	@ (80043a0 <HAL_FDCAN_Init+0x220>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d106      	bne.n	80041ba <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80041b4:	461a      	mov	r2, r3
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80041c0:	b2db      	uxtb	r3, r3
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d106      	bne.n	80041d4 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2200      	movs	r2, #0
 80041ca:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f7fe f93a 	bl	8002448 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	699a      	ldr	r2, [r3, #24]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f022 0210 	bic.w	r2, r2, #16
 80041e2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80041e4:	f7ff f97c 	bl	80034e0 <HAL_GetTick>
 80041e8:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80041ea:	e014      	b.n	8004216 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80041ec:	f7ff f978 	bl	80034e0 <HAL_GetTick>
 80041f0:	4602      	mov	r2, r0
 80041f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80041f4:	1ad3      	subs	r3, r2, r3
 80041f6:	2b0a      	cmp	r3, #10
 80041f8:	d90d      	bls.n	8004216 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004200:	f043 0201 	orr.w	r2, r3, #1
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2203      	movs	r2, #3
 800420e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	e18c      	b.n	8004530 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	699b      	ldr	r3, [r3, #24]
 800421c:	f003 0308 	and.w	r3, r3, #8
 8004220:	2b08      	cmp	r3, #8
 8004222:	d0e3      	beq.n	80041ec <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	699a      	ldr	r2, [r3, #24]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f042 0201 	orr.w	r2, r2, #1
 8004232:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004234:	f7ff f954 	bl	80034e0 <HAL_GetTick>
 8004238:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800423a:	e014      	b.n	8004266 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800423c:	f7ff f950 	bl	80034e0 <HAL_GetTick>
 8004240:	4602      	mov	r2, r0
 8004242:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004244:	1ad3      	subs	r3, r2, r3
 8004246:	2b0a      	cmp	r3, #10
 8004248:	d90d      	bls.n	8004266 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004250:	f043 0201 	orr.w	r2, r3, #1
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2203      	movs	r2, #3
 800425e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	e164      	b.n	8004530 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	699b      	ldr	r3, [r3, #24]
 800426c:	f003 0301 	and.w	r3, r3, #1
 8004270:	2b00      	cmp	r3, #0
 8004272:	d0e3      	beq.n	800423c <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	699a      	ldr	r2, [r3, #24]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f042 0202 	orr.w	r2, r2, #2
 8004282:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	7c1b      	ldrb	r3, [r3, #16]
 8004288:	2b01      	cmp	r3, #1
 800428a:	d108      	bne.n	800429e <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	699a      	ldr	r2, [r3, #24]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800429a:	619a      	str	r2, [r3, #24]
 800429c:	e007      	b.n	80042ae <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	699a      	ldr	r2, [r3, #24]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80042ac:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	7c5b      	ldrb	r3, [r3, #17]
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	d108      	bne.n	80042c8 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	699a      	ldr	r2, [r3, #24]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80042c4:	619a      	str	r2, [r3, #24]
 80042c6:	e007      	b.n	80042d8 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	699a      	ldr	r2, [r3, #24]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80042d6:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	7c9b      	ldrb	r3, [r3, #18]
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d108      	bne.n	80042f2 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	699a      	ldr	r2, [r3, #24]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80042ee:	619a      	str	r2, [r3, #24]
 80042f0:	e007      	b.n	8004302 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	699a      	ldr	r2, [r3, #24]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004300:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	699b      	ldr	r3, [r3, #24]
 8004308:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	689a      	ldr	r2, [r3, #8]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	430a      	orrs	r2, r1
 8004316:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	699a      	ldr	r2, [r3, #24]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8004326:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	691a      	ldr	r2, [r3, #16]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f022 0210 	bic.w	r2, r2, #16
 8004336:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	68db      	ldr	r3, [r3, #12]
 800433c:	2b01      	cmp	r3, #1
 800433e:	d108      	bne.n	8004352 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	699a      	ldr	r2, [r3, #24]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f042 0204 	orr.w	r2, r2, #4
 800434e:	619a      	str	r2, [r3, #24]
 8004350:	e030      	b.n	80043b4 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	68db      	ldr	r3, [r3, #12]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d02c      	beq.n	80043b4 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	68db      	ldr	r3, [r3, #12]
 800435e:	2b02      	cmp	r3, #2
 8004360:	d020      	beq.n	80043a4 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	699a      	ldr	r2, [r3, #24]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004370:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	691a      	ldr	r2, [r3, #16]
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f042 0210 	orr.w	r2, r2, #16
 8004380:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	68db      	ldr	r3, [r3, #12]
 8004386:	2b03      	cmp	r3, #3
 8004388:	d114      	bne.n	80043b4 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	699a      	ldr	r2, [r3, #24]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f042 0220 	orr.w	r2, r2, #32
 8004398:	619a      	str	r2, [r3, #24]
 800439a:	e00b      	b.n	80043b4 <HAL_FDCAN_Init+0x234>
 800439c:	08011744 	.word	0x08011744
 80043a0:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	699a      	ldr	r2, [r3, #24]
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f042 0220 	orr.w	r2, r2, #32
 80043b2:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	699b      	ldr	r3, [r3, #24]
 80043b8:	3b01      	subs	r3, #1
 80043ba:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	69db      	ldr	r3, [r3, #28]
 80043c0:	3b01      	subs	r3, #1
 80043c2:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80043c4:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6a1b      	ldr	r3, [r3, #32]
 80043ca:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80043cc:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	695b      	ldr	r3, [r3, #20]
 80043d4:	3b01      	subs	r3, #1
 80043d6:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80043dc:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80043de:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	689b      	ldr	r3, [r3, #8]
 80043e4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80043e8:	d115      	bne.n	8004416 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043ee:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043f4:	3b01      	subs	r3, #1
 80043f6:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80043f8:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043fe:	3b01      	subs	r3, #1
 8004400:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004402:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800440a:	3b01      	subs	r3, #1
 800440c:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004412:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004414:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800441a:	2b00      	cmp	r3, #0
 800441c:	d00a      	beq.n	8004434 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	430a      	orrs	r2, r1
 8004430:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800443c:	4413      	add	r3, r2
 800443e:	2b00      	cmp	r3, #0
 8004440:	d011      	beq.n	8004466 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800444a:	f023 0107 	bic.w	r1, r3, #7
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004452:	009b      	lsls	r3, r3, #2
 8004454:	3360      	adds	r3, #96	@ 0x60
 8004456:	443b      	add	r3, r7
 8004458:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	430a      	orrs	r2, r1
 8004462:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800446a:	2b00      	cmp	r3, #0
 800446c:	d011      	beq.n	8004492 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004476:	f023 0107 	bic.w	r1, r3, #7
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800447e:	009b      	lsls	r3, r3, #2
 8004480:	3360      	adds	r3, #96	@ 0x60
 8004482:	443b      	add	r3, r7
 8004484:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	430a      	orrs	r2, r1
 800448e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004496:	2b00      	cmp	r3, #0
 8004498:	d012      	beq.n	80044c0 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80044a2:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044aa:	009b      	lsls	r3, r3, #2
 80044ac:	3360      	adds	r3, #96	@ 0x60
 80044ae:	443b      	add	r3, r7
 80044b0:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80044b4:	011a      	lsls	r2, r3, #4
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	430a      	orrs	r2, r1
 80044bc:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d012      	beq.n	80044ee <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80044d0:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044d8:	009b      	lsls	r3, r3, #2
 80044da:	3360      	adds	r3, #96	@ 0x60
 80044dc:	443b      	add	r3, r7
 80044de:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80044e2:	021a      	lsls	r2, r3, #8
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	430a      	orrs	r2, r1
 80044ea:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a11      	ldr	r2, [pc, #68]	@ (8004538 <HAL_FDCAN_Init+0x3b8>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d107      	bne.n	8004508 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	689a      	ldr	r2, [r3, #8]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	f022 0203 	bic.w	r2, r2, #3
 8004506:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2200      	movs	r2, #0
 800450c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2200      	movs	r2, #0
 8004514:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2201      	movs	r2, #1
 800451c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8004520:	6878      	ldr	r0, [r7, #4]
 8004522:	f000 fe71 	bl	8005208 <FDCAN_CalcultateRamBlockAddresses>
 8004526:	4603      	mov	r3, r0
 8004528:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 800452c:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8004530:	4618      	mov	r0, r3
 8004532:	3760      	adds	r7, #96	@ 0x60
 8004534:	46bd      	mov	sp, r7
 8004536:	bd80      	pop	{r7, pc}
 8004538:	4000a000 	.word	0x4000a000

0800453c <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 800453c:	b480      	push	{r7}
 800453e:	b087      	sub	sp, #28
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
 8004544:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800454c:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800454e:	7bfb      	ldrb	r3, [r7, #15]
 8004550:	2b01      	cmp	r3, #1
 8004552:	d002      	beq.n	800455a <HAL_FDCAN_ConfigFilter+0x1e>
 8004554:	7bfb      	ldrb	r3, [r7, #15]
 8004556:	2b02      	cmp	r3, #2
 8004558:	d157      	bne.n	800460a <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d12b      	bne.n	80045ba <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	68db      	ldr	r3, [r3, #12]
 8004566:	2b07      	cmp	r3, #7
 8004568:	d10d      	bne.n	8004586 <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	691b      	ldr	r3, [r3, #16]
 800456e:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	69db      	ldr	r3, [r3, #28]
 8004574:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 8004576:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 800457c:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 800457e:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8004582:	617b      	str	r3, [r7, #20]
 8004584:	e00e      	b.n	80045a4 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	68db      	ldr	r3, [r3, #12]
 8004590:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004592:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	691b      	ldr	r3, [r3, #16]
 8004598:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 800459a:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80045a0:	4313      	orrs	r3, r2
 80045a2:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	009b      	lsls	r3, r3, #2
 80045ae:	4413      	add	r3, r2
 80045b0:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	697a      	ldr	r2, [r7, #20]
 80045b6:	601a      	str	r2, [r3, #0]
 80045b8:	e025      	b.n	8004606 <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	68db      	ldr	r3, [r3, #12]
 80045be:	075a      	lsls	r2, r3, #29
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	691b      	ldr	r3, [r3, #16]
 80045c4:	4313      	orrs	r3, r2
 80045c6:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	68db      	ldr	r3, [r3, #12]
 80045cc:	2b07      	cmp	r3, #7
 80045ce:	d103      	bne.n	80045d8 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	699b      	ldr	r3, [r3, #24]
 80045d4:	613b      	str	r3, [r7, #16]
 80045d6:	e006      	b.n	80045e6 <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	689b      	ldr	r3, [r3, #8]
 80045dc:	079a      	lsls	r2, r3, #30
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	695b      	ldr	r3, [r3, #20]
 80045e2:	4313      	orrs	r3, r2
 80045e4:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	00db      	lsls	r3, r3, #3
 80045f0:	4413      	add	r3, r2
 80045f2:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	697a      	ldr	r2, [r7, #20]
 80045f8:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	3304      	adds	r3, #4
 80045fe:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	693a      	ldr	r2, [r7, #16]
 8004604:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8004606:	2300      	movs	r3, #0
 8004608:	e008      	b.n	800461c <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004610:	f043 0202 	orr.w	r2, r3, #2
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800461a:	2301      	movs	r3, #1
  }
}
 800461c:	4618      	mov	r0, r3
 800461e:	371c      	adds	r7, #28
 8004620:	46bd      	mov	sp, r7
 8004622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004626:	4770      	bx	lr

08004628 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8004628:	b480      	push	{r7}
 800462a:	b085      	sub	sp, #20
 800462c:	af00      	add	r7, sp, #0
 800462e:	60f8      	str	r0, [r7, #12]
 8004630:	60b9      	str	r1, [r7, #8]
 8004632:	607a      	str	r2, [r7, #4]
 8004634:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800463c:	b2db      	uxtb	r3, r3
 800463e:	2b01      	cmp	r3, #1
 8004640:	d110      	bne.n	8004664 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800464a:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8004650:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8004658:	69ba      	ldr	r2, [r7, #24]
 800465a:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800465c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 8004660:	2300      	movs	r3, #0
 8004662:	e008      	b.n	8004676 <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800466a:	f043 0204 	orr.w	r2, r3, #4
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004674:	2301      	movs	r3, #1
  }
}
 8004676:	4618      	mov	r0, r3
 8004678:	3714      	adds	r7, #20
 800467a:	46bd      	mov	sp, r7
 800467c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004680:	4770      	bx	lr

08004682 <HAL_FDCAN_ConfigFifoWatermark>:
  *           - 0 and 32, if FIFO is FDCAN_CFG_TX_EVENT_FIFO
  *           - 0 and 64, if FIFO is FDCAN_CFG_RX_FIFO0 or FDCAN_CFG_RX_FIFO1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFifoWatermark(FDCAN_HandleTypeDef *hfdcan, uint32_t FIFO, uint32_t Watermark)
{
 8004682:	b480      	push	{r7}
 8004684:	b085      	sub	sp, #20
 8004686:	af00      	add	r7, sp, #0
 8004688:	60f8      	str	r0, [r7, #12]
 800468a:	60b9      	str	r1, [r7, #8]
 800468c:	607a      	str	r2, [r7, #4]
  else /* (FIFO == FDCAN_CFG_RX_FIFO0) || (FIFO == FDCAN_CFG_RX_FIFO1) */
  {
    assert_param(IS_FDCAN_MAX_VALUE(Watermark, 64U));
  }

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004694:	b2db      	uxtb	r3, r3
 8004696:	2b01      	cmp	r3, #1
 8004698:	d130      	bne.n	80046fc <HAL_FDCAN_ConfigFifoWatermark+0x7a>
  {
    /* Set the level for FIFO watermark interrupt */
    if (FIFO == FDCAN_CFG_TX_EVENT_FIFO)
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d10d      	bne.n	80046bc <HAL_FDCAN_ConfigFifoWatermark+0x3a>
    {
      MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFWM, (Watermark << FDCAN_TXEFC_EFWM_Pos));
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80046a8:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	061a      	lsls	r2, r3, #24
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	430a      	orrs	r2, r1
 80046b6:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 80046ba:	e01d      	b.n	80046f8 <HAL_FDCAN_ConfigFifoWatermark+0x76>
    }
    else if (FIFO == FDCAN_CFG_RX_FIFO0)
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	2b01      	cmp	r3, #1
 80046c0:	d10d      	bne.n	80046de <HAL_FDCAN_ConfigFifoWatermark+0x5c>
    {
      MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0WM, (Watermark << FDCAN_RXF0C_F0WM_Pos));
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80046ca:	f023 41fe 	bic.w	r1, r3, #2130706432	@ 0x7f000000
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	061a      	lsls	r2, r3, #24
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	430a      	orrs	r2, r1
 80046d8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 80046dc:	e00c      	b.n	80046f8 <HAL_FDCAN_ConfigFifoWatermark+0x76>
    }
    else /* FIFO == FDCAN_CFG_RX_FIFO1 */
    {
      MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1WM, (Watermark << FDCAN_RXF1C_F1WM_Pos));
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80046e6:	f023 41fe 	bic.w	r1, r3, #2130706432	@ 0x7f000000
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	061a      	lsls	r2, r3, #24
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	430a      	orrs	r2, r1
 80046f4:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    }

    /* Return function status */
    return HAL_OK;
 80046f8:	2300      	movs	r3, #0
 80046fa:	e008      	b.n	800470e <HAL_FDCAN_ConfigFifoWatermark+0x8c>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004702:	f043 0204 	orr.w	r2, r3, #4
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800470c:	2301      	movs	r3, #1
  }
}
 800470e:	4618      	mov	r0, r3
 8004710:	3714      	adds	r7, #20
 8004712:	46bd      	mov	sp, r7
 8004714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004718:	4770      	bx	lr

0800471a <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800471a:	b480      	push	{r7}
 800471c:	b083      	sub	sp, #12
 800471e:	af00      	add	r7, sp, #0
 8004720:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004728:	b2db      	uxtb	r3, r3
 800472a:	2b01      	cmp	r3, #1
 800472c:	d111      	bne.n	8004752 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2202      	movs	r2, #2
 8004732:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	699a      	ldr	r2, [r3, #24]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f022 0201 	bic.w	r2, r2, #1
 8004744:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2200      	movs	r2, #0
 800474a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 800474e:	2300      	movs	r3, #0
 8004750:	e008      	b.n	8004764 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004758:	f043 0204 	orr.w	r2, r3, #4
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004762:	2301      	movs	r3, #1
  }
}
 8004764:	4618      	mov	r0, r3
 8004766:	370c      	adds	r7, #12
 8004768:	46bd      	mov	sp, r7
 800476a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476e:	4770      	bx	lr

08004770 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b086      	sub	sp, #24
 8004774:	af00      	add	r7, sp, #0
 8004776:	60f8      	str	r0, [r7, #12]
 8004778:	60b9      	str	r1, [r7, #8]
 800477a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004782:	b2db      	uxtb	r3, r3
 8004784:	2b02      	cmp	r3, #2
 8004786:	d141      	bne.n	800480c <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004790:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 8004794:	2b00      	cmp	r3, #0
 8004796:	d109      	bne.n	80047ac <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800479e:	f043 0220 	orr.w	r2, r3, #32
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	e038      	b.n	800481e <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80047b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d009      	beq.n	80047d0 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80047c2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 80047cc:	2301      	movs	r3, #1
 80047ce:	e026      	b.n	800481e <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80047d8:	0c1b      	lsrs	r3, r3, #16
 80047da:	f003 031f 	and.w	r3, r3, #31
 80047de:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	687a      	ldr	r2, [r7, #4]
 80047e4:	68b9      	ldr	r1, [r7, #8]
 80047e6:	68f8      	ldr	r0, [r7, #12]
 80047e8:	f000 fe94 	bl	8005514 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	2101      	movs	r1, #1
 80047f2:	697a      	ldr	r2, [r7, #20]
 80047f4:	fa01 f202 	lsl.w	r2, r1, r2
 80047f8:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80047fc:	2201      	movs	r2, #1
 80047fe:	697b      	ldr	r3, [r7, #20]
 8004800:	409a      	lsls	r2, r3
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 8004808:	2300      	movs	r3, #0
 800480a:	e008      	b.n	800481e <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004812:	f043 0208 	orr.w	r2, r3, #8
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800481c:	2301      	movs	r3, #1
  }
}
 800481e:	4618      	mov	r0, r3
 8004820:	3718      	adds	r7, #24
 8004822:	46bd      	mov	sp, r7
 8004824:	bd80      	pop	{r7, pc}
	...

08004828 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8004828:	b480      	push	{r7}
 800482a:	b08b      	sub	sp, #44	@ 0x2c
 800482c:	af00      	add	r7, sp, #0
 800482e:	60f8      	str	r0, [r7, #12]
 8004830:	60b9      	str	r1, [r7, #8]
 8004832:	607a      	str	r2, [r7, #4]
 8004834:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8004836:	2300      	movs	r3, #0
 8004838:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004840:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 8004842:	7efb      	ldrb	r3, [r7, #27]
 8004844:	2b02      	cmp	r3, #2
 8004846:	f040 8149 	bne.w	8004adc <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	2b40      	cmp	r3, #64	@ 0x40
 800484e:	d14c      	bne.n	80048ea <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004858:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800485c:	2b00      	cmp	r3, #0
 800485e:	d109      	bne.n	8004874 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004866:	f043 0220 	orr.w	r2, r3, #32
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8004870:	2301      	movs	r3, #1
 8004872:	e13c      	b.n	8004aee <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800487c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004880:	2b00      	cmp	r3, #0
 8004882:	d109      	bne.n	8004898 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800488a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8004894:	2301      	movs	r3, #1
 8004896:	e12a      	b.n	8004aee <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80048a0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80048a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80048a8:	d10a      	bne.n	80048c0 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80048b2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80048b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80048ba:	d101      	bne.n	80048c0 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80048bc:	2301      	movs	r3, #1
 80048be:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80048c8:	0a1b      	lsrs	r3, r3, #8
 80048ca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80048ce:	69fa      	ldr	r2, [r7, #28]
 80048d0:	4413      	add	r3, r2
 80048d2:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048dc:	69f9      	ldr	r1, [r7, #28]
 80048de:	fb01 f303 	mul.w	r3, r1, r3
 80048e2:	009b      	lsls	r3, r3, #2
 80048e4:	4413      	add	r3, r2
 80048e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80048e8:	e068      	b.n	80049bc <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80048ea:	68bb      	ldr	r3, [r7, #8]
 80048ec:	2b41      	cmp	r3, #65	@ 0x41
 80048ee:	d14c      	bne.n	800498a <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80048f8:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d109      	bne.n	8004914 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004906:	f043 0220 	orr.w	r2, r3, #32
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8004910:	2301      	movs	r3, #1
 8004912:	e0ec      	b.n	8004aee <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800491c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004920:	2b00      	cmp	r3, #0
 8004922:	d109      	bne.n	8004938 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800492a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8004934:	2301      	movs	r3, #1
 8004936:	e0da      	b.n	8004aee <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004940:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004944:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004948:	d10a      	bne.n	8004960 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004952:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004956:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800495a:	d101      	bne.n	8004960 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800495c:	2301      	movs	r3, #1
 800495e:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004968:	0a1b      	lsrs	r3, r3, #8
 800496a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800496e:	69fa      	ldr	r2, [r7, #28]
 8004970:	4413      	add	r3, r2
 8004972:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800497c:	69f9      	ldr	r1, [r7, #28]
 800497e:	fb01 f303 	mul.w	r3, r1, r3
 8004982:	009b      	lsls	r3, r3, #2
 8004984:	4413      	add	r3, r2
 8004986:	627b      	str	r3, [r7, #36]	@ 0x24
 8004988:	e018      	b.n	80049bc <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800498e:	68ba      	ldr	r2, [r7, #8]
 8004990:	429a      	cmp	r2, r3
 8004992:	d309      	bcc.n	80049a8 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800499a:	f043 0220 	orr.w	r2, r3, #32
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80049a4:	2301      	movs	r3, #1
 80049a6:	e0a2      	b.n	8004aee <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049b0:	68b9      	ldr	r1, [r7, #8]
 80049b2:	fb01 f303 	mul.w	r3, r1, r3
 80049b6:	009b      	lsls	r3, r3, #2
 80049b8:	4413      	add	r3, r2
 80049ba:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80049bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d107      	bne.n	80049e0 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80049d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	0c9b      	lsrs	r3, r3, #18
 80049d6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	601a      	str	r2, [r3, #0]
 80049de:	e005      	b.n	80049ec <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80049e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80049ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80049f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8004a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a06:	3304      	adds	r3, #4
 8004a08:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8004a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	b29a      	uxth	r2, r3
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8004a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	0c1b      	lsrs	r3, r3, #16
 8004a1a:	f003 020f 	and.w	r2, r3, #15
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8004a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8004a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8004a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	0e1b      	lsrs	r3, r3, #24
 8004a40:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8004a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	0fda      	lsrs	r2, r3, #31
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8004a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a54:	3304      	adds	r3, #4
 8004a56:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8004a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a5a:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	623b      	str	r3, [r7, #32]
 8004a60:	e00a      	b.n	8004a78 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8004a62:	697a      	ldr	r2, [r7, #20]
 8004a64:	6a3b      	ldr	r3, [r7, #32]
 8004a66:	441a      	add	r2, r3
 8004a68:	6839      	ldr	r1, [r7, #0]
 8004a6a:	6a3b      	ldr	r3, [r7, #32]
 8004a6c:	440b      	add	r3, r1
 8004a6e:	7812      	ldrb	r2, [r2, #0]
 8004a70:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8004a72:	6a3b      	ldr	r3, [r7, #32]
 8004a74:	3301      	adds	r3, #1
 8004a76:	623b      	str	r3, [r7, #32]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	68db      	ldr	r3, [r3, #12]
 8004a7c:	4a1f      	ldr	r2, [pc, #124]	@ (8004afc <HAL_FDCAN_GetRxMessage+0x2d4>)
 8004a7e:	5cd3      	ldrb	r3, [r2, r3]
 8004a80:	461a      	mov	r2, r3
 8004a82:	6a3b      	ldr	r3, [r7, #32]
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d3ec      	bcc.n	8004a62 <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	2b40      	cmp	r3, #64	@ 0x40
 8004a8c:	d105      	bne.n	8004a9a <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	69fa      	ldr	r2, [r7, #28]
 8004a94:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 8004a98:	e01e      	b.n	8004ad8 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	2b41      	cmp	r3, #65	@ 0x41
 8004a9e:	d105      	bne.n	8004aac <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	69fa      	ldr	r2, [r7, #28]
 8004aa6:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 8004aaa:	e015      	b.n	8004ad8 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	2b1f      	cmp	r3, #31
 8004ab0:	d808      	bhi.n	8004ac4 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	2101      	movs	r1, #1
 8004ab8:	68ba      	ldr	r2, [r7, #8]
 8004aba:	fa01 f202 	lsl.w	r2, r1, r2
 8004abe:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8004ac2:	e009      	b.n	8004ad8 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8004ac4:	68bb      	ldr	r3, [r7, #8]
 8004ac6:	f003 021f 	and.w	r2, r3, #31
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	2101      	movs	r1, #1
 8004ad0:	fa01 f202 	lsl.w	r2, r1, r2
 8004ad4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 8004ad8:	2300      	movs	r3, #0
 8004ada:	e008      	b.n	8004aee <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004ae2:	f043 0208 	orr.w	r2, r3, #8
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004aec:	2301      	movs	r3, #1
  }
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	372c      	adds	r7, #44	@ 0x2c
 8004af2:	46bd      	mov	sp, r7
 8004af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af8:	4770      	bx	lr
 8004afa:	bf00      	nop
 8004afc:	080117d0 	.word	0x080117d0

08004b00 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8004b00:	b480      	push	{r7}
 8004b02:	b087      	sub	sp, #28
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	60f8      	str	r0, [r7, #12]
 8004b08:	60b9      	str	r1, [r7, #8]
 8004b0a:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004b12:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8004b14:	7dfb      	ldrb	r3, [r7, #23]
 8004b16:	2b01      	cmp	r3, #1
 8004b18:	d002      	beq.n	8004b20 <HAL_FDCAN_ActivateNotification+0x20>
 8004b1a:	7dfb      	ldrb	r3, [r7, #23]
 8004b1c:	2b02      	cmp	r3, #2
 8004b1e:	d155      	bne.n	8004bcc <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	4013      	ands	r3, r2
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d108      	bne.n	8004b40 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f042 0201 	orr.w	r2, r2, #1
 8004b3c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004b3e:	e014      	b.n	8004b6a <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004b46:	68bb      	ldr	r3, [r7, #8]
 8004b48:	4013      	ands	r3, r2
 8004b4a:	68ba      	ldr	r2, [r7, #8]
 8004b4c:	429a      	cmp	r2, r3
 8004b4e:	d108      	bne.n	8004b62 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f042 0202 	orr.w	r2, r2, #2
 8004b5e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004b60:	e003      	b.n	8004b6a <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	2203      	movs	r2, #3
 8004b68:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d009      	beq.n	8004b88 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	687a      	ldr	r2, [r7, #4]
 8004b82:	430a      	orrs	r2, r1
 8004b84:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8004b88:	68bb      	ldr	r3, [r7, #8]
 8004b8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d009      	beq.n	8004ba6 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	687a      	ldr	r2, [r7, #4]
 8004ba0:	430a      	orrs	r2, r1
 8004ba2:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004bac:	68ba      	ldr	r2, [r7, #8]
 8004bae:	4b0f      	ldr	r3, [pc, #60]	@ (8004bec <HAL_FDCAN_ActivateNotification+0xec>)
 8004bb0:	4013      	ands	r3, r2
 8004bb2:	68fa      	ldr	r2, [r7, #12]
 8004bb4:	6812      	ldr	r2, [r2, #0]
 8004bb6:	430b      	orrs	r3, r1
 8004bb8:	6553      	str	r3, [r2, #84]	@ 0x54
 8004bba:	4b0d      	ldr	r3, [pc, #52]	@ (8004bf0 <HAL_FDCAN_ActivateNotification+0xf0>)
 8004bbc:	695a      	ldr	r2, [r3, #20]
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	0f9b      	lsrs	r3, r3, #30
 8004bc2:	490b      	ldr	r1, [pc, #44]	@ (8004bf0 <HAL_FDCAN_ActivateNotification+0xf0>)
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	e008      	b.n	8004bde <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004bd2:	f043 0202 	orr.w	r2, r3, #2
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004bdc:	2301      	movs	r3, #1
  }
}
 8004bde:	4618      	mov	r0, r3
 8004be0:	371c      	adds	r7, #28
 8004be2:	46bd      	mov	sp, r7
 8004be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be8:	4770      	bx	lr
 8004bea:	bf00      	nop
 8004bec:	3fcfffff 	.word	0x3fcfffff
 8004bf0:	4000a800 	.word	0x4000a800

08004bf4 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b096      	sub	sp, #88	@ 0x58
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8004bfc:	4b9a      	ldr	r3, [pc, #616]	@ (8004e68 <HAL_FDCAN_IRQHandler+0x274>)
 8004bfe:	691b      	ldr	r3, [r3, #16]
 8004c00:	079b      	lsls	r3, r3, #30
 8004c02:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8004c04:	4b98      	ldr	r3, [pc, #608]	@ (8004e68 <HAL_FDCAN_IRQHandler+0x274>)
 8004c06:	695b      	ldr	r3, [r3, #20]
 8004c08:	079b      	lsls	r3, r3, #30
 8004c0a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004c0c:	4013      	ands	r3, r2
 8004c0e:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c16:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8004c1a:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c22:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004c24:	4013      	ands	r3, r2
 8004c26:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c2e:	f003 030f 	and.w	r3, r3, #15
 8004c32:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c3a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c46:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c4a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c52:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c54:	4013      	ands	r3, r2
 8004c56:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c5e:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 8004c62:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c6a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004c6c:	4013      	ands	r3, r2
 8004c6e:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c76:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 8004c7a:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c82:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004c84:	4013      	ands	r3, r2
 8004c86:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c96:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8004c98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c9a:	0a1b      	lsrs	r3, r3, #8
 8004c9c:	f003 0301 	and.w	r3, r3, #1
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d010      	beq.n	8004cc6 <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8004ca4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ca6:	0a1b      	lsrs	r3, r3, #8
 8004ca8:	f003 0301 	and.w	r3, r3, #1
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d00a      	beq.n	8004cc6 <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004cb8:	651a      	str	r2, [r3, #80]	@ 0x50
 8004cba:	4b6b      	ldr	r3, [pc, #428]	@ (8004e68 <HAL_FDCAN_IRQHandler+0x274>)
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8004cc0:	6878      	ldr	r0, [r7, #4]
 8004cc2:	f000 fa54 	bl	800516e <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8004cc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cc8:	0a9b      	lsrs	r3, r3, #10
 8004cca:	f003 0301 	and.w	r3, r3, #1
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d01d      	beq.n	8004d0e <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8004cd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cd4:	0a9b      	lsrs	r3, r3, #10
 8004cd6:	f003 0301 	and.w	r3, r3, #1
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d017      	beq.n	8004d0e <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004ce6:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004cf0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004cf2:	4013      	ands	r3, r2
 8004cf4:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004cfe:	651a      	str	r2, [r3, #80]	@ 0x50
 8004d00:	4b59      	ldr	r3, [pc, #356]	@ (8004e68 <HAL_FDCAN_IRQHandler+0x274>)
 8004d02:	2200      	movs	r2, #0
 8004d04:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8004d06:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004d08:	6878      	ldr	r0, [r7, #4]
 8004d0a:	f000 fa07 	bl	800511c <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 8004d0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d00d      	beq.n	8004d30 <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681a      	ldr	r2, [r3, #0]
 8004d18:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004d1a:	4b54      	ldr	r3, [pc, #336]	@ (8004e6c <HAL_FDCAN_IRQHandler+0x278>)
 8004d1c:	400b      	ands	r3, r1
 8004d1e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004d20:	4a51      	ldr	r2, [pc, #324]	@ (8004e68 <HAL_FDCAN_IRQHandler+0x274>)
 8004d22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d24:	0f9b      	lsrs	r3, r3, #30
 8004d26:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8004d28:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004d2a:	6878      	ldr	r0, [r7, #4]
 8004d2c:	f000 f9c0 	bl	80050b0 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8004d30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d00d      	beq.n	8004d52 <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681a      	ldr	r2, [r3, #0]
 8004d3a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004d3c:	4b4b      	ldr	r3, [pc, #300]	@ (8004e6c <HAL_FDCAN_IRQHandler+0x278>)
 8004d3e:	400b      	ands	r3, r1
 8004d40:	6513      	str	r3, [r2, #80]	@ 0x50
 8004d42:	4a49      	ldr	r2, [pc, #292]	@ (8004e68 <HAL_FDCAN_IRQHandler+0x274>)
 8004d44:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d46:	0f9b      	lsrs	r3, r3, #30
 8004d48:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8004d4a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004d4c:	6878      	ldr	r0, [r7, #4]
 8004d4e:	f000 f9ba 	bl	80050c6 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8004d52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d00d      	beq.n	8004d74 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681a      	ldr	r2, [r3, #0]
 8004d5c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8004d5e:	4b43      	ldr	r3, [pc, #268]	@ (8004e6c <HAL_FDCAN_IRQHandler+0x278>)
 8004d60:	400b      	ands	r3, r1
 8004d62:	6513      	str	r3, [r2, #80]	@ 0x50
 8004d64:	4a40      	ldr	r2, [pc, #256]	@ (8004e68 <HAL_FDCAN_IRQHandler+0x274>)
 8004d66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d68:	0f9b      	lsrs	r3, r3, #30
 8004d6a:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8004d6c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8004d6e:	6878      	ldr	r0, [r7, #4]
 8004d70:	f7fc fd98 	bl	80018a4 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8004d74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d00d      	beq.n	8004d96 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681a      	ldr	r2, [r3, #0]
 8004d7e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004d80:	4b3a      	ldr	r3, [pc, #232]	@ (8004e6c <HAL_FDCAN_IRQHandler+0x278>)
 8004d82:	400b      	ands	r3, r1
 8004d84:	6513      	str	r3, [r2, #80]	@ 0x50
 8004d86:	4a38      	ldr	r2, [pc, #224]	@ (8004e68 <HAL_FDCAN_IRQHandler+0x274>)
 8004d88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004d8a:	0f9b      	lsrs	r3, r3, #30
 8004d8c:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8004d8e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004d90:	6878      	ldr	r0, [r7, #4]
 8004d92:	f000 f9a3 	bl	80050dc <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8004d96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d98:	0adb      	lsrs	r3, r3, #11
 8004d9a:	f003 0301 	and.w	r3, r3, #1
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d010      	beq.n	8004dc4 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8004da2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004da4:	0adb      	lsrs	r3, r3, #11
 8004da6:	f003 0301 	and.w	r3, r3, #1
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d00a      	beq.n	8004dc4 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004db6:	651a      	str	r2, [r3, #80]	@ 0x50
 8004db8:	4b2b      	ldr	r3, [pc, #172]	@ (8004e68 <HAL_FDCAN_IRQHandler+0x274>)
 8004dba:	2200      	movs	r2, #0
 8004dbc:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8004dbe:	6878      	ldr	r0, [r7, #4]
 8004dc0:	f000 f997 	bl	80050f2 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 8004dc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004dc6:	0a5b      	lsrs	r3, r3, #9
 8004dc8:	f003 0301 	and.w	r3, r3, #1
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d01d      	beq.n	8004e0c <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8004dd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dd2:	0a5b      	lsrs	r3, r3, #9
 8004dd4:	f003 0301 	and.w	r3, r3, #1
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d017      	beq.n	8004e0c <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004de4:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004dee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004df0:	4013      	ands	r3, r2
 8004df2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004dfc:	651a      	str	r2, [r3, #80]	@ 0x50
 8004dfe:	4b1a      	ldr	r3, [pc, #104]	@ (8004e68 <HAL_FDCAN_IRQHandler+0x274>)
 8004e00:	2200      	movs	r2, #0
 8004e02:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8004e04:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004e06:	6878      	ldr	r0, [r7, #4]
 8004e08:	f000 f97d 	bl	8005106 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8004e0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e0e:	0cdb      	lsrs	r3, r3, #19
 8004e10:	f003 0301 	and.w	r3, r3, #1
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d010      	beq.n	8004e3a <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8004e18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e1a:	0cdb      	lsrs	r3, r3, #19
 8004e1c:	f003 0301 	and.w	r3, r3, #1
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d00a      	beq.n	8004e3a <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8004e2c:	651a      	str	r2, [r3, #80]	@ 0x50
 8004e2e:	4b0e      	ldr	r3, [pc, #56]	@ (8004e68 <HAL_FDCAN_IRQHandler+0x274>)
 8004e30:	2200      	movs	r2, #0
 8004e32:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8004e34:	6878      	ldr	r0, [r7, #4]
 8004e36:	f000 f97c 	bl	8005132 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8004e3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e3c:	0c1b      	lsrs	r3, r3, #16
 8004e3e:	f003 0301 	and.w	r3, r3, #1
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d016      	beq.n	8004e74 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8004e46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e48:	0c1b      	lsrs	r3, r3, #16
 8004e4a:	f003 0301 	and.w	r3, r3, #1
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d010      	beq.n	8004e74 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004e5a:	651a      	str	r2, [r3, #80]	@ 0x50
 8004e5c:	4b02      	ldr	r3, [pc, #8]	@ (8004e68 <HAL_FDCAN_IRQHandler+0x274>)
 8004e5e:	2200      	movs	r2, #0
 8004e60:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8004e62:	6878      	ldr	r0, [r7, #4]
 8004e64:	e004      	b.n	8004e70 <HAL_FDCAN_IRQHandler+0x27c>
 8004e66:	bf00      	nop
 8004e68:	4000a800 	.word	0x4000a800
 8004e6c:	3fcfffff 	.word	0x3fcfffff
 8004e70:	f000 f969 	bl	8005146 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8004e74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e76:	0c9b      	lsrs	r3, r3, #18
 8004e78:	f003 0301 	and.w	r3, r3, #1
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d010      	beq.n	8004ea2 <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8004e80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e82:	0c9b      	lsrs	r3, r3, #18
 8004e84:	f003 0301 	and.w	r3, r3, #1
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d00a      	beq.n	8004ea2 <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004e94:	651a      	str	r2, [r3, #80]	@ 0x50
 8004e96:	4b83      	ldr	r3, [pc, #524]	@ (80050a4 <HAL_FDCAN_IRQHandler+0x4b0>)
 8004e98:	2200      	movs	r2, #0
 8004e9a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8004e9c:	6878      	ldr	r0, [r7, #4]
 8004e9e:	f000 f95c 	bl	800515a <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8004ea2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ea4:	0c5b      	lsrs	r3, r3, #17
 8004ea6:	f003 0301 	and.w	r3, r3, #1
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d015      	beq.n	8004eda <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8004eae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eb0:	0c5b      	lsrs	r3, r3, #17
 8004eb2:	f003 0301 	and.w	r3, r3, #1
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d00f      	beq.n	8004eda <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004ec2:	651a      	str	r2, [r3, #80]	@ 0x50
 8004ec4:	4b77      	ldr	r3, [pc, #476]	@ (80050a4 <HAL_FDCAN_IRQHandler+0x4b0>)
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004ed0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8004eda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d00d      	beq.n	8004efc <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681a      	ldr	r2, [r3, #0]
 8004ee4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004ee6:	4b70      	ldr	r3, [pc, #448]	@ (80050a8 <HAL_FDCAN_IRQHandler+0x4b4>)
 8004ee8:	400b      	ands	r3, r1
 8004eea:	6513      	str	r3, [r2, #80]	@ 0x50
 8004eec:	4a6d      	ldr	r2, [pc, #436]	@ (80050a4 <HAL_FDCAN_IRQHandler+0x4b0>)
 8004eee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004ef0:	0f9b      	lsrs	r3, r3, #30
 8004ef2:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8004ef4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004ef6:	6878      	ldr	r0, [r7, #4]
 8004ef8:	f000 f94d 	bl	8005196 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8004efc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d011      	beq.n	8004f26 <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681a      	ldr	r2, [r3, #0]
 8004f06:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004f08:	4b67      	ldr	r3, [pc, #412]	@ (80050a8 <HAL_FDCAN_IRQHandler+0x4b4>)
 8004f0a:	400b      	ands	r3, r1
 8004f0c:	6513      	str	r3, [r2, #80]	@ 0x50
 8004f0e:	4a65      	ldr	r2, [pc, #404]	@ (80050a4 <HAL_FDCAN_IRQHandler+0x4b0>)
 8004f10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f12:	0f9b      	lsrs	r3, r3, #30
 8004f14:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8004f1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f1e:	431a      	orrs	r2, r3
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a60      	ldr	r2, [pc, #384]	@ (80050ac <HAL_FDCAN_IRQHandler+0x4b8>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	f040 80ac 	bne.w	800508a <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	685b      	ldr	r3, [r3, #4]
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	f003 0303 	and.w	r3, r3, #3
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	f000 80a4 	beq.w	800508a <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	6a1b      	ldr	r3, [r3, #32]
 8004f48:	f003 030f 	and.w	r3, r3, #15
 8004f4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	685b      	ldr	r3, [r3, #4]
 8004f52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f56:	4013      	ands	r3, r2
 8004f58:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	6a1b      	ldr	r3, [r3, #32]
 8004f60:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004f64:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004f6e:	4013      	ands	r3, r2
 8004f70:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	6a1b      	ldr	r3, [r3, #32]
 8004f78:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004f7c:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f86:	4013      	ands	r3, r2
 8004f88:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	6a1b      	ldr	r3, [r3, #32]
 8004f90:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8004f94:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f9c:	6a3a      	ldr	r2, [r7, #32]
 8004f9e:	4013      	ands	r3, r2
 8004fa0:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	6a1b      	ldr	r3, [r3, #32]
 8004fa8:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 8004fac:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fb4:	69fa      	ldr	r2, [r7, #28]
 8004fb6:	4013      	ands	r3, r2
 8004fb8:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fc0:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	6a1b      	ldr	r3, [r3, #32]
 8004fc8:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8004fca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d007      	beq.n	8004fe0 <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	685b      	ldr	r3, [r3, #4]
 8004fd4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004fd6:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8004fd8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	f000 f8e6 	bl	80051ac <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8004fe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d007      	beq.n	8004ff6 <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	685b      	ldr	r3, [r3, #4]
 8004fea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004fec:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8004fee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004ff0:	6878      	ldr	r0, [r7, #4]
 8004ff2:	f000 f8e6 	bl	80051c2 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 8004ff6:	69bb      	ldr	r3, [r7, #24]
 8004ff8:	099b      	lsrs	r3, r3, #6
 8004ffa:	f003 0301 	and.w	r3, r3, #1
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d01a      	beq.n	8005038 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	099b      	lsrs	r3, r3, #6
 8005006:	f003 0301 	and.w	r3, r3, #1
 800500a:	2b00      	cmp	r3, #0
 800500c:	d014      	beq.n	8005038 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005014:	0c1b      	lsrs	r3, r3, #16
 8005016:	b29b      	uxth	r3, r3
 8005018:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005020:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005024:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	685b      	ldr	r3, [r3, #4]
 800502a:	2240      	movs	r2, #64	@ 0x40
 800502c:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 800502e:	68fa      	ldr	r2, [r7, #12]
 8005030:	6939      	ldr	r1, [r7, #16]
 8005032:	6878      	ldr	r0, [r7, #4]
 8005034:	f000 f8d0 	bl	80051d8 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8005038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800503a:	2b00      	cmp	r3, #0
 800503c:	d007      	beq.n	800504e <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005044:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8005046:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005048:	6878      	ldr	r0, [r7, #4]
 800504a:	f000 f8d1 	bl	80051f0 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 800504e:	6a3b      	ldr	r3, [r7, #32]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d00b      	beq.n	800506c <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	685b      	ldr	r3, [r3, #4]
 8005058:	6a3a      	ldr	r2, [r7, #32]
 800505a:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8005062:	6a3b      	ldr	r3, [r7, #32]
 8005064:	431a      	orrs	r2, r3
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 800506c:	69fb      	ldr	r3, [r7, #28]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d00b      	beq.n	800508a <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	69fa      	ldr	r2, [r7, #28]
 8005078:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8005080:	69fb      	ldr	r3, [r7, #28]
 8005082:	431a      	orrs	r2, r3
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005090:	2b00      	cmp	r3, #0
 8005092:	d002      	beq.n	800509a <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8005094:	6878      	ldr	r0, [r7, #4]
 8005096:	f000 f874 	bl	8005182 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800509a:	bf00      	nop
 800509c:	3758      	adds	r7, #88	@ 0x58
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}
 80050a2:	bf00      	nop
 80050a4:	4000a800 	.word	0x4000a800
 80050a8:	3fcfffff 	.word	0x3fcfffff
 80050ac:	4000a000 	.word	0x4000a000

080050b0 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 80050b0:	b480      	push	{r7}
 80050b2:	b083      	sub	sp, #12
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
 80050b8:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 80050ba:	bf00      	nop
 80050bc:	370c      	adds	r7, #12
 80050be:	46bd      	mov	sp, r7
 80050c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c4:	4770      	bx	lr

080050c6 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80050c6:	b480      	push	{r7}
 80050c8:	b083      	sub	sp, #12
 80050ca:	af00      	add	r7, sp, #0
 80050cc:	6078      	str	r0, [r7, #4]
 80050ce:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80050d0:	bf00      	nop
 80050d2:	370c      	adds	r7, #12
 80050d4:	46bd      	mov	sp, r7
 80050d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050da:	4770      	bx	lr

080050dc <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80050dc:	b480      	push	{r7}
 80050de:	b083      	sub	sp, #12
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
 80050e4:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 80050e6:	bf00      	nop
 80050e8:	370c      	adds	r7, #12
 80050ea:	46bd      	mov	sp, r7
 80050ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f0:	4770      	bx	lr

080050f2 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80050f2:	b480      	push	{r7}
 80050f4:	b083      	sub	sp, #12
 80050f6:	af00      	add	r7, sp, #0
 80050f8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 80050fa:	bf00      	nop
 80050fc:	370c      	adds	r7, #12
 80050fe:	46bd      	mov	sp, r7
 8005100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005104:	4770      	bx	lr

08005106 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005106:	b480      	push	{r7}
 8005108:	b083      	sub	sp, #12
 800510a:	af00      	add	r7, sp, #0
 800510c:	6078      	str	r0, [r7, #4]
 800510e:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8005110:	bf00      	nop
 8005112:	370c      	adds	r7, #12
 8005114:	46bd      	mov	sp, r7
 8005116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511a:	4770      	bx	lr

0800511c <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800511c:	b480      	push	{r7}
 800511e:	b083      	sub	sp, #12
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
 8005124:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8005126:	bf00      	nop
 8005128:	370c      	adds	r7, #12
 800512a:	46bd      	mov	sp, r7
 800512c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005130:	4770      	bx	lr

08005132 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005132:	b480      	push	{r7}
 8005134:	b083      	sub	sp, #12
 8005136:	af00      	add	r7, sp, #0
 8005138:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 800513a:	bf00      	nop
 800513c:	370c      	adds	r7, #12
 800513e:	46bd      	mov	sp, r7
 8005140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005144:	4770      	bx	lr

08005146 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005146:	b480      	push	{r7}
 8005148:	b083      	sub	sp, #12
 800514a:	af00      	add	r7, sp, #0
 800514c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800514e:	bf00      	nop
 8005150:	370c      	adds	r7, #12
 8005152:	46bd      	mov	sp, r7
 8005154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005158:	4770      	bx	lr

0800515a <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800515a:	b480      	push	{r7}
 800515c:	b083      	sub	sp, #12
 800515e:	af00      	add	r7, sp, #0
 8005160:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8005162:	bf00      	nop
 8005164:	370c      	adds	r7, #12
 8005166:	46bd      	mov	sp, r7
 8005168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516c:	4770      	bx	lr

0800516e <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800516e:	b480      	push	{r7}
 8005170:	b083      	sub	sp, #12
 8005172:	af00      	add	r7, sp, #0
 8005174:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8005176:	bf00      	nop
 8005178:	370c      	adds	r7, #12
 800517a:	46bd      	mov	sp, r7
 800517c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005180:	4770      	bx	lr

08005182 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005182:	b480      	push	{r7}
 8005184:	b083      	sub	sp, #12
 8005186:	af00      	add	r7, sp, #0
 8005188:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800518a:	bf00      	nop
 800518c:	370c      	adds	r7, #12
 800518e:	46bd      	mov	sp, r7
 8005190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005194:	4770      	bx	lr

08005196 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8005196:	b480      	push	{r7}
 8005198:	b083      	sub	sp, #12
 800519a:	af00      	add	r7, sp, #0
 800519c:	6078      	str	r0, [r7, #4]
 800519e:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 80051a0:	bf00      	nop
 80051a2:	370c      	adds	r7, #12
 80051a4:	46bd      	mov	sp, r7
 80051a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051aa:	4770      	bx	lr

080051ac <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b083      	sub	sp, #12
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
 80051b4:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 80051b6:	bf00      	nop
 80051b8:	370c      	adds	r7, #12
 80051ba:	46bd      	mov	sp, r7
 80051bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c0:	4770      	bx	lr

080051c2 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 80051c2:	b480      	push	{r7}
 80051c4:	b083      	sub	sp, #12
 80051c6:	af00      	add	r7, sp, #0
 80051c8:	6078      	str	r0, [r7, #4]
 80051ca:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 80051cc:	bf00      	nop
 80051ce:	370c      	adds	r7, #12
 80051d0:	46bd      	mov	sp, r7
 80051d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d6:	4770      	bx	lr

080051d8 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 80051d8:	b480      	push	{r7}
 80051da:	b085      	sub	sp, #20
 80051dc:	af00      	add	r7, sp, #0
 80051de:	60f8      	str	r0, [r7, #12]
 80051e0:	60b9      	str	r1, [r7, #8]
 80051e2:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 80051e4:	bf00      	nop
 80051e6:	3714      	adds	r7, #20
 80051e8:	46bd      	mov	sp, r7
 80051ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ee:	4770      	bx	lr

080051f0 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b083      	sub	sp, #12
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
 80051f8:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 80051fa:	bf00      	nop
 80051fc:	370c      	adds	r7, #12
 80051fe:	46bd      	mov	sp, r7
 8005200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005204:	4770      	bx	lr
	...

08005208 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005208:	b480      	push	{r7}
 800520a:	b085      	sub	sp, #20
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005214:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800521e:	4ba7      	ldr	r3, [pc, #668]	@ (80054bc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005220:	4013      	ands	r3, r2
 8005222:	68ba      	ldr	r2, [r7, #8]
 8005224:	0091      	lsls	r1, r2, #2
 8005226:	687a      	ldr	r2, [r7, #4]
 8005228:	6812      	ldr	r2, [r2, #0]
 800522a:	430b      	orrs	r3, r1
 800522c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005238:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005240:	041a      	lsls	r2, r3, #16
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	430a      	orrs	r2, r1
 8005248:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005250:	68ba      	ldr	r2, [r7, #8]
 8005252:	4413      	add	r3, r2
 8005254:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800525e:	4b97      	ldr	r3, [pc, #604]	@ (80054bc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005260:	4013      	ands	r3, r2
 8005262:	68ba      	ldr	r2, [r7, #8]
 8005264:	0091      	lsls	r1, r2, #2
 8005266:	687a      	ldr	r2, [r7, #4]
 8005268:	6812      	ldr	r2, [r2, #0]
 800526a:	430b      	orrs	r3, r1
 800526c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005278:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005280:	041a      	lsls	r2, r3, #16
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	430a      	orrs	r2, r1
 8005288:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005290:	005b      	lsls	r3, r3, #1
 8005292:	68ba      	ldr	r2, [r7, #8]
 8005294:	4413      	add	r3, r2
 8005296:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80052a0:	4b86      	ldr	r3, [pc, #536]	@ (80054bc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80052a2:	4013      	ands	r3, r2
 80052a4:	68ba      	ldr	r2, [r7, #8]
 80052a6:	0091      	lsls	r1, r2, #2
 80052a8:	687a      	ldr	r2, [r7, #4]
 80052aa:	6812      	ldr	r2, [r2, #0]
 80052ac:	430b      	orrs	r3, r1
 80052ae:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80052ba:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052c2:	041a      	lsls	r2, r3, #16
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	430a      	orrs	r2, r1
 80052ca:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052d2:	687a      	ldr	r2, [r7, #4]
 80052d4:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80052d6:	fb02 f303 	mul.w	r3, r2, r3
 80052da:	68ba      	ldr	r2, [r7, #8]
 80052dc:	4413      	add	r3, r2
 80052de:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80052e8:	4b74      	ldr	r3, [pc, #464]	@ (80054bc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80052ea:	4013      	ands	r3, r2
 80052ec:	68ba      	ldr	r2, [r7, #8]
 80052ee:	0091      	lsls	r1, r2, #2
 80052f0:	687a      	ldr	r2, [r7, #4]
 80052f2:	6812      	ldr	r2, [r2, #0]
 80052f4:	430b      	orrs	r3, r1
 80052f6:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005302:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800530a:	041a      	lsls	r2, r3, #16
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	430a      	orrs	r2, r1
 8005312:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800531a:	687a      	ldr	r2, [r7, #4]
 800531c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800531e:	fb02 f303 	mul.w	r3, r2, r3
 8005322:	68ba      	ldr	r2, [r7, #8]
 8005324:	4413      	add	r3, r2
 8005326:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8005330:	4b62      	ldr	r3, [pc, #392]	@ (80054bc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005332:	4013      	ands	r3, r2
 8005334:	68ba      	ldr	r2, [r7, #8]
 8005336:	0091      	lsls	r1, r2, #2
 8005338:	687a      	ldr	r2, [r7, #4]
 800533a:	6812      	ldr	r2, [r2, #0]
 800533c:	430b      	orrs	r3, r1
 800533e:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005346:	687a      	ldr	r2, [r7, #4]
 8005348:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800534a:	fb02 f303 	mul.w	r3, r2, r3
 800534e:	68ba      	ldr	r2, [r7, #8]
 8005350:	4413      	add	r3, r2
 8005352:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800535c:	4b57      	ldr	r3, [pc, #348]	@ (80054bc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800535e:	4013      	ands	r3, r2
 8005360:	68ba      	ldr	r2, [r7, #8]
 8005362:	0091      	lsls	r1, r2, #2
 8005364:	687a      	ldr	r2, [r7, #4]
 8005366:	6812      	ldr	r2, [r2, #0]
 8005368:	430b      	orrs	r3, r1
 800536a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005376:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800537e:	041a      	lsls	r2, r3, #16
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	430a      	orrs	r2, r1
 8005386:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800538e:	005b      	lsls	r3, r3, #1
 8005390:	68ba      	ldr	r2, [r7, #8]
 8005392:	4413      	add	r3, r2
 8005394:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800539e:	4b47      	ldr	r3, [pc, #284]	@ (80054bc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80053a0:	4013      	ands	r3, r2
 80053a2:	68ba      	ldr	r2, [r7, #8]
 80053a4:	0091      	lsls	r1, r2, #2
 80053a6:	687a      	ldr	r2, [r7, #4]
 80053a8:	6812      	ldr	r2, [r2, #0]
 80053aa:	430b      	orrs	r3, r1
 80053ac:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80053b8:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053c0:	041a      	lsls	r2, r3, #16
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	430a      	orrs	r2, r1
 80053c8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80053d4:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053dc:	061a      	lsls	r2, r3, #24
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	430a      	orrs	r2, r1
 80053e4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80053ec:	4b34      	ldr	r3, [pc, #208]	@ (80054c0 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 80053ee:	4413      	add	r3, r2
 80053f0:	009a      	lsls	r2, r3, #2
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053fe:	009b      	lsls	r3, r3, #2
 8005400:	441a      	add	r2, r3
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800540e:	00db      	lsls	r3, r3, #3
 8005410:	441a      	add	r2, r3
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800541e:	6879      	ldr	r1, [r7, #4]
 8005420:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8005422:	fb01 f303 	mul.w	r3, r1, r3
 8005426:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8005428:	441a      	add	r2, r3
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005436:	6879      	ldr	r1, [r7, #4]
 8005438:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 800543a:	fb01 f303 	mul.w	r3, r1, r3
 800543e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8005440:	441a      	add	r2, r3
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800544e:	6879      	ldr	r1, [r7, #4]
 8005450:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8005452:	fb01 f303 	mul.w	r3, r1, r3
 8005456:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8005458:	441a      	add	r2, r3
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800546a:	00db      	lsls	r3, r3, #3
 800546c:	441a      	add	r2, r3
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800547e:	6879      	ldr	r1, [r7, #4]
 8005480:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8005482:	fb01 f303 	mul.w	r3, r1, r3
 8005486:	009b      	lsls	r3, r3, #2
 8005488:	441a      	add	r2, r3
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800549a:	6879      	ldr	r1, [r7, #4]
 800549c:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800549e:	fb01 f303 	mul.w	r3, r1, r3
 80054a2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80054a4:	441a      	add	r2, r3
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054b2:	4a04      	ldr	r2, [pc, #16]	@ (80054c4 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d915      	bls.n	80054e4 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 80054b8:	e006      	b.n	80054c8 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 80054ba:	bf00      	nop
 80054bc:	ffff0003 	.word	0xffff0003
 80054c0:	10002b00 	.word	0x10002b00
 80054c4:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80054ce:	f043 0220 	orr.w	r2, r3, #32
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2203      	movs	r2, #3
 80054dc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 80054e0:	2301      	movs	r3, #1
 80054e2:	e010      	b.n	8005506 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80054e8:	60fb      	str	r3, [r7, #12]
 80054ea:	e005      	b.n	80054f8 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	2200      	movs	r2, #0
 80054f0:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	3304      	adds	r3, #4
 80054f6:	60fb      	str	r3, [r7, #12]
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054fe:	68fa      	ldr	r2, [r7, #12]
 8005500:	429a      	cmp	r2, r3
 8005502:	d3f3      	bcc.n	80054ec <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8005504:	2300      	movs	r3, #0
}
 8005506:	4618      	mov	r0, r3
 8005508:	3714      	adds	r7, #20
 800550a:	46bd      	mov	sp, r7
 800550c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005510:	4770      	bx	lr
 8005512:	bf00      	nop

08005514 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8005514:	b480      	push	{r7}
 8005516:	b089      	sub	sp, #36	@ 0x24
 8005518:	af00      	add	r7, sp, #0
 800551a:	60f8      	str	r0, [r7, #12]
 800551c:	60b9      	str	r1, [r7, #8]
 800551e:	607a      	str	r2, [r7, #4]
 8005520:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	685b      	ldr	r3, [r3, #4]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d10a      	bne.n	8005540 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8005532:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8005534:	68bb      	ldr	r3, [r7, #8]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800553a:	4313      	orrs	r3, r2
 800553c:	61fb      	str	r3, [r7, #28]
 800553e:	e00a      	b.n	8005556 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8005548:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800554e:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005550:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005554:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	6a1b      	ldr	r3, [r3, #32]
 800555a:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005560:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8005566:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 800556c:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	68db      	ldr	r3, [r3, #12]
 8005572:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005574:	4313      	orrs	r3, r2
 8005576:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005582:	6839      	ldr	r1, [r7, #0]
 8005584:	fb01 f303 	mul.w	r3, r1, r3
 8005588:	009b      	lsls	r3, r3, #2
 800558a:	4413      	add	r3, r2
 800558c:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800558e:	69bb      	ldr	r3, [r7, #24]
 8005590:	69fa      	ldr	r2, [r7, #28]
 8005592:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005594:	69bb      	ldr	r3, [r7, #24]
 8005596:	3304      	adds	r3, #4
 8005598:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800559a:	69bb      	ldr	r3, [r7, #24]
 800559c:	693a      	ldr	r2, [r7, #16]
 800559e:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80055a0:	69bb      	ldr	r3, [r7, #24]
 80055a2:	3304      	adds	r3, #4
 80055a4:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80055a6:	2300      	movs	r3, #0
 80055a8:	617b      	str	r3, [r7, #20]
 80055aa:	e020      	b.n	80055ee <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80055ac:	697b      	ldr	r3, [r7, #20]
 80055ae:	3303      	adds	r3, #3
 80055b0:	687a      	ldr	r2, [r7, #4]
 80055b2:	4413      	add	r3, r2
 80055b4:	781b      	ldrb	r3, [r3, #0]
 80055b6:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	3302      	adds	r3, #2
 80055bc:	6879      	ldr	r1, [r7, #4]
 80055be:	440b      	add	r3, r1
 80055c0:	781b      	ldrb	r3, [r3, #0]
 80055c2:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80055c4:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	3301      	adds	r3, #1
 80055ca:	6879      	ldr	r1, [r7, #4]
 80055cc:	440b      	add	r3, r1
 80055ce:	781b      	ldrb	r3, [r3, #0]
 80055d0:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80055d2:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 80055d4:	6879      	ldr	r1, [r7, #4]
 80055d6:	697a      	ldr	r2, [r7, #20]
 80055d8:	440a      	add	r2, r1
 80055da:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80055dc:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80055de:	69bb      	ldr	r3, [r7, #24]
 80055e0:	601a      	str	r2, [r3, #0]
    TxAddress++;
 80055e2:	69bb      	ldr	r3, [r7, #24]
 80055e4:	3304      	adds	r3, #4
 80055e6:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	3304      	adds	r3, #4
 80055ec:	617b      	str	r3, [r7, #20]
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	68db      	ldr	r3, [r3, #12]
 80055f2:	4a06      	ldr	r2, [pc, #24]	@ (800560c <FDCAN_CopyMessageToRAM+0xf8>)
 80055f4:	5cd3      	ldrb	r3, [r2, r3]
 80055f6:	461a      	mov	r2, r3
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d3d6      	bcc.n	80055ac <FDCAN_CopyMessageToRAM+0x98>
  }
}
 80055fe:	bf00      	nop
 8005600:	bf00      	nop
 8005602:	3724      	adds	r7, #36	@ 0x24
 8005604:	46bd      	mov	sp, r7
 8005606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560a:	4770      	bx	lr
 800560c:	080117d0 	.word	0x080117d0

08005610 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005610:	b480      	push	{r7}
 8005612:	b089      	sub	sp, #36	@ 0x24
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
 8005618:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800561a:	2300      	movs	r3, #0
 800561c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800561e:	4b86      	ldr	r3, [pc, #536]	@ (8005838 <HAL_GPIO_Init+0x228>)
 8005620:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005622:	e18c      	b.n	800593e <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	681a      	ldr	r2, [r3, #0]
 8005628:	2101      	movs	r1, #1
 800562a:	69fb      	ldr	r3, [r7, #28]
 800562c:	fa01 f303 	lsl.w	r3, r1, r3
 8005630:	4013      	ands	r3, r2
 8005632:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005634:	693b      	ldr	r3, [r7, #16]
 8005636:	2b00      	cmp	r3, #0
 8005638:	f000 817e 	beq.w	8005938 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	f003 0303 	and.w	r3, r3, #3
 8005644:	2b01      	cmp	r3, #1
 8005646:	d005      	beq.n	8005654 <HAL_GPIO_Init+0x44>
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	685b      	ldr	r3, [r3, #4]
 800564c:	f003 0303 	and.w	r3, r3, #3
 8005650:	2b02      	cmp	r3, #2
 8005652:	d130      	bne.n	80056b6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800565a:	69fb      	ldr	r3, [r7, #28]
 800565c:	005b      	lsls	r3, r3, #1
 800565e:	2203      	movs	r2, #3
 8005660:	fa02 f303 	lsl.w	r3, r2, r3
 8005664:	43db      	mvns	r3, r3
 8005666:	69ba      	ldr	r2, [r7, #24]
 8005668:	4013      	ands	r3, r2
 800566a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	68da      	ldr	r2, [r3, #12]
 8005670:	69fb      	ldr	r3, [r7, #28]
 8005672:	005b      	lsls	r3, r3, #1
 8005674:	fa02 f303 	lsl.w	r3, r2, r3
 8005678:	69ba      	ldr	r2, [r7, #24]
 800567a:	4313      	orrs	r3, r2
 800567c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	69ba      	ldr	r2, [r7, #24]
 8005682:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800568a:	2201      	movs	r2, #1
 800568c:	69fb      	ldr	r3, [r7, #28]
 800568e:	fa02 f303 	lsl.w	r3, r2, r3
 8005692:	43db      	mvns	r3, r3
 8005694:	69ba      	ldr	r2, [r7, #24]
 8005696:	4013      	ands	r3, r2
 8005698:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	685b      	ldr	r3, [r3, #4]
 800569e:	091b      	lsrs	r3, r3, #4
 80056a0:	f003 0201 	and.w	r2, r3, #1
 80056a4:	69fb      	ldr	r3, [r7, #28]
 80056a6:	fa02 f303 	lsl.w	r3, r2, r3
 80056aa:	69ba      	ldr	r2, [r7, #24]
 80056ac:	4313      	orrs	r3, r2
 80056ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	69ba      	ldr	r2, [r7, #24]
 80056b4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	f003 0303 	and.w	r3, r3, #3
 80056be:	2b03      	cmp	r3, #3
 80056c0:	d017      	beq.n	80056f2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	68db      	ldr	r3, [r3, #12]
 80056c6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80056c8:	69fb      	ldr	r3, [r7, #28]
 80056ca:	005b      	lsls	r3, r3, #1
 80056cc:	2203      	movs	r2, #3
 80056ce:	fa02 f303 	lsl.w	r3, r2, r3
 80056d2:	43db      	mvns	r3, r3
 80056d4:	69ba      	ldr	r2, [r7, #24]
 80056d6:	4013      	ands	r3, r2
 80056d8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	689a      	ldr	r2, [r3, #8]
 80056de:	69fb      	ldr	r3, [r7, #28]
 80056e0:	005b      	lsls	r3, r3, #1
 80056e2:	fa02 f303 	lsl.w	r3, r2, r3
 80056e6:	69ba      	ldr	r2, [r7, #24]
 80056e8:	4313      	orrs	r3, r2
 80056ea:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	69ba      	ldr	r2, [r7, #24]
 80056f0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	f003 0303 	and.w	r3, r3, #3
 80056fa:	2b02      	cmp	r3, #2
 80056fc:	d123      	bne.n	8005746 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80056fe:	69fb      	ldr	r3, [r7, #28]
 8005700:	08da      	lsrs	r2, r3, #3
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	3208      	adds	r2, #8
 8005706:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800570a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800570c:	69fb      	ldr	r3, [r7, #28]
 800570e:	f003 0307 	and.w	r3, r3, #7
 8005712:	009b      	lsls	r3, r3, #2
 8005714:	220f      	movs	r2, #15
 8005716:	fa02 f303 	lsl.w	r3, r2, r3
 800571a:	43db      	mvns	r3, r3
 800571c:	69ba      	ldr	r2, [r7, #24]
 800571e:	4013      	ands	r3, r2
 8005720:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	691a      	ldr	r2, [r3, #16]
 8005726:	69fb      	ldr	r3, [r7, #28]
 8005728:	f003 0307 	and.w	r3, r3, #7
 800572c:	009b      	lsls	r3, r3, #2
 800572e:	fa02 f303 	lsl.w	r3, r2, r3
 8005732:	69ba      	ldr	r2, [r7, #24]
 8005734:	4313      	orrs	r3, r2
 8005736:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005738:	69fb      	ldr	r3, [r7, #28]
 800573a:	08da      	lsrs	r2, r3, #3
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	3208      	adds	r2, #8
 8005740:	69b9      	ldr	r1, [r7, #24]
 8005742:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800574c:	69fb      	ldr	r3, [r7, #28]
 800574e:	005b      	lsls	r3, r3, #1
 8005750:	2203      	movs	r2, #3
 8005752:	fa02 f303 	lsl.w	r3, r2, r3
 8005756:	43db      	mvns	r3, r3
 8005758:	69ba      	ldr	r2, [r7, #24]
 800575a:	4013      	ands	r3, r2
 800575c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	685b      	ldr	r3, [r3, #4]
 8005762:	f003 0203 	and.w	r2, r3, #3
 8005766:	69fb      	ldr	r3, [r7, #28]
 8005768:	005b      	lsls	r3, r3, #1
 800576a:	fa02 f303 	lsl.w	r3, r2, r3
 800576e:	69ba      	ldr	r2, [r7, #24]
 8005770:	4313      	orrs	r3, r2
 8005772:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	69ba      	ldr	r2, [r7, #24]
 8005778:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	685b      	ldr	r3, [r3, #4]
 800577e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005782:	2b00      	cmp	r3, #0
 8005784:	f000 80d8 	beq.w	8005938 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005788:	4b2c      	ldr	r3, [pc, #176]	@ (800583c <HAL_GPIO_Init+0x22c>)
 800578a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800578e:	4a2b      	ldr	r2, [pc, #172]	@ (800583c <HAL_GPIO_Init+0x22c>)
 8005790:	f043 0302 	orr.w	r3, r3, #2
 8005794:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8005798:	4b28      	ldr	r3, [pc, #160]	@ (800583c <HAL_GPIO_Init+0x22c>)
 800579a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800579e:	f003 0302 	and.w	r3, r3, #2
 80057a2:	60fb      	str	r3, [r7, #12]
 80057a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80057a6:	4a26      	ldr	r2, [pc, #152]	@ (8005840 <HAL_GPIO_Init+0x230>)
 80057a8:	69fb      	ldr	r3, [r7, #28]
 80057aa:	089b      	lsrs	r3, r3, #2
 80057ac:	3302      	adds	r3, #2
 80057ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80057b4:	69fb      	ldr	r3, [r7, #28]
 80057b6:	f003 0303 	and.w	r3, r3, #3
 80057ba:	009b      	lsls	r3, r3, #2
 80057bc:	220f      	movs	r2, #15
 80057be:	fa02 f303 	lsl.w	r3, r2, r3
 80057c2:	43db      	mvns	r3, r3
 80057c4:	69ba      	ldr	r2, [r7, #24]
 80057c6:	4013      	ands	r3, r2
 80057c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	4a1d      	ldr	r2, [pc, #116]	@ (8005844 <HAL_GPIO_Init+0x234>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d04a      	beq.n	8005868 <HAL_GPIO_Init+0x258>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	4a1c      	ldr	r2, [pc, #112]	@ (8005848 <HAL_GPIO_Init+0x238>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d02b      	beq.n	8005832 <HAL_GPIO_Init+0x222>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	4a1b      	ldr	r2, [pc, #108]	@ (800584c <HAL_GPIO_Init+0x23c>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d025      	beq.n	800582e <HAL_GPIO_Init+0x21e>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	4a1a      	ldr	r2, [pc, #104]	@ (8005850 <HAL_GPIO_Init+0x240>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d01f      	beq.n	800582a <HAL_GPIO_Init+0x21a>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	4a19      	ldr	r2, [pc, #100]	@ (8005854 <HAL_GPIO_Init+0x244>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d019      	beq.n	8005826 <HAL_GPIO_Init+0x216>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	4a18      	ldr	r2, [pc, #96]	@ (8005858 <HAL_GPIO_Init+0x248>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d013      	beq.n	8005822 <HAL_GPIO_Init+0x212>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	4a17      	ldr	r2, [pc, #92]	@ (800585c <HAL_GPIO_Init+0x24c>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d00d      	beq.n	800581e <HAL_GPIO_Init+0x20e>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	4a16      	ldr	r2, [pc, #88]	@ (8005860 <HAL_GPIO_Init+0x250>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d007      	beq.n	800581a <HAL_GPIO_Init+0x20a>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	4a15      	ldr	r2, [pc, #84]	@ (8005864 <HAL_GPIO_Init+0x254>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d101      	bne.n	8005816 <HAL_GPIO_Init+0x206>
 8005812:	2309      	movs	r3, #9
 8005814:	e029      	b.n	800586a <HAL_GPIO_Init+0x25a>
 8005816:	230a      	movs	r3, #10
 8005818:	e027      	b.n	800586a <HAL_GPIO_Init+0x25a>
 800581a:	2307      	movs	r3, #7
 800581c:	e025      	b.n	800586a <HAL_GPIO_Init+0x25a>
 800581e:	2306      	movs	r3, #6
 8005820:	e023      	b.n	800586a <HAL_GPIO_Init+0x25a>
 8005822:	2305      	movs	r3, #5
 8005824:	e021      	b.n	800586a <HAL_GPIO_Init+0x25a>
 8005826:	2304      	movs	r3, #4
 8005828:	e01f      	b.n	800586a <HAL_GPIO_Init+0x25a>
 800582a:	2303      	movs	r3, #3
 800582c:	e01d      	b.n	800586a <HAL_GPIO_Init+0x25a>
 800582e:	2302      	movs	r3, #2
 8005830:	e01b      	b.n	800586a <HAL_GPIO_Init+0x25a>
 8005832:	2301      	movs	r3, #1
 8005834:	e019      	b.n	800586a <HAL_GPIO_Init+0x25a>
 8005836:	bf00      	nop
 8005838:	58000080 	.word	0x58000080
 800583c:	58024400 	.word	0x58024400
 8005840:	58000400 	.word	0x58000400
 8005844:	58020000 	.word	0x58020000
 8005848:	58020400 	.word	0x58020400
 800584c:	58020800 	.word	0x58020800
 8005850:	58020c00 	.word	0x58020c00
 8005854:	58021000 	.word	0x58021000
 8005858:	58021400 	.word	0x58021400
 800585c:	58021800 	.word	0x58021800
 8005860:	58021c00 	.word	0x58021c00
 8005864:	58022400 	.word	0x58022400
 8005868:	2300      	movs	r3, #0
 800586a:	69fa      	ldr	r2, [r7, #28]
 800586c:	f002 0203 	and.w	r2, r2, #3
 8005870:	0092      	lsls	r2, r2, #2
 8005872:	4093      	lsls	r3, r2
 8005874:	69ba      	ldr	r2, [r7, #24]
 8005876:	4313      	orrs	r3, r2
 8005878:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800587a:	4938      	ldr	r1, [pc, #224]	@ (800595c <HAL_GPIO_Init+0x34c>)
 800587c:	69fb      	ldr	r3, [r7, #28]
 800587e:	089b      	lsrs	r3, r3, #2
 8005880:	3302      	adds	r3, #2
 8005882:	69ba      	ldr	r2, [r7, #24]
 8005884:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005888:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005890:	693b      	ldr	r3, [r7, #16]
 8005892:	43db      	mvns	r3, r3
 8005894:	69ba      	ldr	r2, [r7, #24]
 8005896:	4013      	ands	r3, r2
 8005898:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d003      	beq.n	80058ae <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80058a6:	69ba      	ldr	r2, [r7, #24]
 80058a8:	693b      	ldr	r3, [r7, #16]
 80058aa:	4313      	orrs	r3, r2
 80058ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80058ae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80058b2:	69bb      	ldr	r3, [r7, #24]
 80058b4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80058b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	43db      	mvns	r3, r3
 80058c2:	69ba      	ldr	r2, [r7, #24]
 80058c4:	4013      	ands	r3, r2
 80058c6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	685b      	ldr	r3, [r3, #4]
 80058cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d003      	beq.n	80058dc <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80058d4:	69ba      	ldr	r2, [r7, #24]
 80058d6:	693b      	ldr	r3, [r7, #16]
 80058d8:	4313      	orrs	r3, r2
 80058da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80058dc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80058e0:	69bb      	ldr	r3, [r7, #24]
 80058e2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80058e4:	697b      	ldr	r3, [r7, #20]
 80058e6:	685b      	ldr	r3, [r3, #4]
 80058e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80058ea:	693b      	ldr	r3, [r7, #16]
 80058ec:	43db      	mvns	r3, r3
 80058ee:	69ba      	ldr	r2, [r7, #24]
 80058f0:	4013      	ands	r3, r2
 80058f2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d003      	beq.n	8005908 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8005900:	69ba      	ldr	r2, [r7, #24]
 8005902:	693b      	ldr	r3, [r7, #16]
 8005904:	4313      	orrs	r3, r2
 8005906:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005908:	697b      	ldr	r3, [r7, #20]
 800590a:	69ba      	ldr	r2, [r7, #24]
 800590c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	43db      	mvns	r3, r3
 8005918:	69ba      	ldr	r2, [r7, #24]
 800591a:	4013      	ands	r3, r2
 800591c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	685b      	ldr	r3, [r3, #4]
 8005922:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005926:	2b00      	cmp	r3, #0
 8005928:	d003      	beq.n	8005932 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800592a:	69ba      	ldr	r2, [r7, #24]
 800592c:	693b      	ldr	r3, [r7, #16]
 800592e:	4313      	orrs	r3, r2
 8005930:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005932:	697b      	ldr	r3, [r7, #20]
 8005934:	69ba      	ldr	r2, [r7, #24]
 8005936:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005938:	69fb      	ldr	r3, [r7, #28]
 800593a:	3301      	adds	r3, #1
 800593c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	681a      	ldr	r2, [r3, #0]
 8005942:	69fb      	ldr	r3, [r7, #28]
 8005944:	fa22 f303 	lsr.w	r3, r2, r3
 8005948:	2b00      	cmp	r3, #0
 800594a:	f47f ae6b 	bne.w	8005624 <HAL_GPIO_Init+0x14>
  }
}
 800594e:	bf00      	nop
 8005950:	bf00      	nop
 8005952:	3724      	adds	r7, #36	@ 0x24
 8005954:	46bd      	mov	sp, r7
 8005956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595a:	4770      	bx	lr
 800595c:	58000400 	.word	0x58000400

08005960 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005960:	b480      	push	{r7}
 8005962:	b083      	sub	sp, #12
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
 8005968:	460b      	mov	r3, r1
 800596a:	807b      	strh	r3, [r7, #2]
 800596c:	4613      	mov	r3, r2
 800596e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005970:	787b      	ldrb	r3, [r7, #1]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d003      	beq.n	800597e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005976:	887a      	ldrh	r2, [r7, #2]
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800597c:	e003      	b.n	8005986 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800597e:	887b      	ldrh	r3, [r7, #2]
 8005980:	041a      	lsls	r2, r3, #16
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	619a      	str	r2, [r3, #24]
}
 8005986:	bf00      	nop
 8005988:	370c      	adds	r7, #12
 800598a:	46bd      	mov	sp, r7
 800598c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005990:	4770      	bx	lr
	...

08005994 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b084      	sub	sp, #16
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800599c:	4b19      	ldr	r3, [pc, #100]	@ (8005a04 <HAL_PWREx_ConfigSupply+0x70>)
 800599e:	68db      	ldr	r3, [r3, #12]
 80059a0:	f003 0304 	and.w	r3, r3, #4
 80059a4:	2b04      	cmp	r3, #4
 80059a6:	d00a      	beq.n	80059be <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80059a8:	4b16      	ldr	r3, [pc, #88]	@ (8005a04 <HAL_PWREx_ConfigSupply+0x70>)
 80059aa:	68db      	ldr	r3, [r3, #12]
 80059ac:	f003 0307 	and.w	r3, r3, #7
 80059b0:	687a      	ldr	r2, [r7, #4]
 80059b2:	429a      	cmp	r2, r3
 80059b4:	d001      	beq.n	80059ba <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80059b6:	2301      	movs	r3, #1
 80059b8:	e01f      	b.n	80059fa <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80059ba:	2300      	movs	r3, #0
 80059bc:	e01d      	b.n	80059fa <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80059be:	4b11      	ldr	r3, [pc, #68]	@ (8005a04 <HAL_PWREx_ConfigSupply+0x70>)
 80059c0:	68db      	ldr	r3, [r3, #12]
 80059c2:	f023 0207 	bic.w	r2, r3, #7
 80059c6:	490f      	ldr	r1, [pc, #60]	@ (8005a04 <HAL_PWREx_ConfigSupply+0x70>)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	4313      	orrs	r3, r2
 80059cc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80059ce:	f7fd fd87 	bl	80034e0 <HAL_GetTick>
 80059d2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80059d4:	e009      	b.n	80059ea <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80059d6:	f7fd fd83 	bl	80034e0 <HAL_GetTick>
 80059da:	4602      	mov	r2, r0
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	1ad3      	subs	r3, r2, r3
 80059e0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80059e4:	d901      	bls.n	80059ea <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80059e6:	2301      	movs	r3, #1
 80059e8:	e007      	b.n	80059fa <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80059ea:	4b06      	ldr	r3, [pc, #24]	@ (8005a04 <HAL_PWREx_ConfigSupply+0x70>)
 80059ec:	685b      	ldr	r3, [r3, #4]
 80059ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80059f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059f6:	d1ee      	bne.n	80059d6 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80059f8:	2300      	movs	r3, #0
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	3710      	adds	r7, #16
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd80      	pop	{r7, pc}
 8005a02:	bf00      	nop
 8005a04:	58024800 	.word	0x58024800

08005a08 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b08c      	sub	sp, #48	@ 0x30
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d101      	bne.n	8005a1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005a16:	2301      	movs	r3, #1
 8005a18:	e3c8      	b.n	80061ac <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f003 0301 	and.w	r3, r3, #1
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	f000 8087 	beq.w	8005b36 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005a28:	4b88      	ldr	r3, [pc, #544]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005a2a:	691b      	ldr	r3, [r3, #16]
 8005a2c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005a30:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005a32:	4b86      	ldr	r3, [pc, #536]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005a34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a36:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005a38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a3a:	2b10      	cmp	r3, #16
 8005a3c:	d007      	beq.n	8005a4e <HAL_RCC_OscConfig+0x46>
 8005a3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a40:	2b18      	cmp	r3, #24
 8005a42:	d110      	bne.n	8005a66 <HAL_RCC_OscConfig+0x5e>
 8005a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a46:	f003 0303 	and.w	r3, r3, #3
 8005a4a:	2b02      	cmp	r3, #2
 8005a4c:	d10b      	bne.n	8005a66 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a4e:	4b7f      	ldr	r3, [pc, #508]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d06c      	beq.n	8005b34 <HAL_RCC_OscConfig+0x12c>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	685b      	ldr	r3, [r3, #4]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d168      	bne.n	8005b34 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005a62:	2301      	movs	r3, #1
 8005a64:	e3a2      	b.n	80061ac <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	685b      	ldr	r3, [r3, #4]
 8005a6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a6e:	d106      	bne.n	8005a7e <HAL_RCC_OscConfig+0x76>
 8005a70:	4b76      	ldr	r3, [pc, #472]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a75      	ldr	r2, [pc, #468]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005a76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a7a:	6013      	str	r3, [r2, #0]
 8005a7c:	e02e      	b.n	8005adc <HAL_RCC_OscConfig+0xd4>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d10c      	bne.n	8005aa0 <HAL_RCC_OscConfig+0x98>
 8005a86:	4b71      	ldr	r3, [pc, #452]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a70      	ldr	r2, [pc, #448]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005a8c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a90:	6013      	str	r3, [r2, #0]
 8005a92:	4b6e      	ldr	r3, [pc, #440]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4a6d      	ldr	r2, [pc, #436]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005a98:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005a9c:	6013      	str	r3, [r2, #0]
 8005a9e:	e01d      	b.n	8005adc <HAL_RCC_OscConfig+0xd4>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005aa8:	d10c      	bne.n	8005ac4 <HAL_RCC_OscConfig+0xbc>
 8005aaa:	4b68      	ldr	r3, [pc, #416]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	4a67      	ldr	r2, [pc, #412]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005ab0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005ab4:	6013      	str	r3, [r2, #0]
 8005ab6:	4b65      	ldr	r3, [pc, #404]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	4a64      	ldr	r2, [pc, #400]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005abc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ac0:	6013      	str	r3, [r2, #0]
 8005ac2:	e00b      	b.n	8005adc <HAL_RCC_OscConfig+0xd4>
 8005ac4:	4b61      	ldr	r3, [pc, #388]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	4a60      	ldr	r2, [pc, #384]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005aca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ace:	6013      	str	r3, [r2, #0]
 8005ad0:	4b5e      	ldr	r3, [pc, #376]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4a5d      	ldr	r2, [pc, #372]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005ad6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005ada:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	685b      	ldr	r3, [r3, #4]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d013      	beq.n	8005b0c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ae4:	f7fd fcfc 	bl	80034e0 <HAL_GetTick>
 8005ae8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005aea:	e008      	b.n	8005afe <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005aec:	f7fd fcf8 	bl	80034e0 <HAL_GetTick>
 8005af0:	4602      	mov	r2, r0
 8005af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af4:	1ad3      	subs	r3, r2, r3
 8005af6:	2b64      	cmp	r3, #100	@ 0x64
 8005af8:	d901      	bls.n	8005afe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005afa:	2303      	movs	r3, #3
 8005afc:	e356      	b.n	80061ac <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005afe:	4b53      	ldr	r3, [pc, #332]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d0f0      	beq.n	8005aec <HAL_RCC_OscConfig+0xe4>
 8005b0a:	e014      	b.n	8005b36 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b0c:	f7fd fce8 	bl	80034e0 <HAL_GetTick>
 8005b10:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005b12:	e008      	b.n	8005b26 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b14:	f7fd fce4 	bl	80034e0 <HAL_GetTick>
 8005b18:	4602      	mov	r2, r0
 8005b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b1c:	1ad3      	subs	r3, r2, r3
 8005b1e:	2b64      	cmp	r3, #100	@ 0x64
 8005b20:	d901      	bls.n	8005b26 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005b22:	2303      	movs	r3, #3
 8005b24:	e342      	b.n	80061ac <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005b26:	4b49      	ldr	r3, [pc, #292]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d1f0      	bne.n	8005b14 <HAL_RCC_OscConfig+0x10c>
 8005b32:	e000      	b.n	8005b36 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f003 0302 	and.w	r3, r3, #2
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	f000 808c 	beq.w	8005c5c <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005b44:	4b41      	ldr	r3, [pc, #260]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005b46:	691b      	ldr	r3, [r3, #16]
 8005b48:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005b4c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005b4e:	4b3f      	ldr	r3, [pc, #252]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005b50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b52:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005b54:	6a3b      	ldr	r3, [r7, #32]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d007      	beq.n	8005b6a <HAL_RCC_OscConfig+0x162>
 8005b5a:	6a3b      	ldr	r3, [r7, #32]
 8005b5c:	2b18      	cmp	r3, #24
 8005b5e:	d137      	bne.n	8005bd0 <HAL_RCC_OscConfig+0x1c8>
 8005b60:	69fb      	ldr	r3, [r7, #28]
 8005b62:	f003 0303 	and.w	r3, r3, #3
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d132      	bne.n	8005bd0 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005b6a:	4b38      	ldr	r3, [pc, #224]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f003 0304 	and.w	r3, r3, #4
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d005      	beq.n	8005b82 <HAL_RCC_OscConfig+0x17a>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	68db      	ldr	r3, [r3, #12]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d101      	bne.n	8005b82 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005b7e:	2301      	movs	r3, #1
 8005b80:	e314      	b.n	80061ac <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005b82:	4b32      	ldr	r3, [pc, #200]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f023 0219 	bic.w	r2, r3, #25
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	68db      	ldr	r3, [r3, #12]
 8005b8e:	492f      	ldr	r1, [pc, #188]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005b90:	4313      	orrs	r3, r2
 8005b92:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b94:	f7fd fca4 	bl	80034e0 <HAL_GetTick>
 8005b98:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005b9a:	e008      	b.n	8005bae <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b9c:	f7fd fca0 	bl	80034e0 <HAL_GetTick>
 8005ba0:	4602      	mov	r2, r0
 8005ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ba4:	1ad3      	subs	r3, r2, r3
 8005ba6:	2b02      	cmp	r3, #2
 8005ba8:	d901      	bls.n	8005bae <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8005baa:	2303      	movs	r3, #3
 8005bac:	e2fe      	b.n	80061ac <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005bae:	4b27      	ldr	r3, [pc, #156]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f003 0304 	and.w	r3, r3, #4
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d0f0      	beq.n	8005b9c <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bba:	4b24      	ldr	r3, [pc, #144]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005bbc:	685b      	ldr	r3, [r3, #4]
 8005bbe:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	691b      	ldr	r3, [r3, #16]
 8005bc6:	061b      	lsls	r3, r3, #24
 8005bc8:	4920      	ldr	r1, [pc, #128]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005bce:	e045      	b.n	8005c5c <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	68db      	ldr	r3, [r3, #12]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d026      	beq.n	8005c26 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005bd8:	4b1c      	ldr	r3, [pc, #112]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f023 0219 	bic.w	r2, r3, #25
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	68db      	ldr	r3, [r3, #12]
 8005be4:	4919      	ldr	r1, [pc, #100]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005be6:	4313      	orrs	r3, r2
 8005be8:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bea:	f7fd fc79 	bl	80034e0 <HAL_GetTick>
 8005bee:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005bf0:	e008      	b.n	8005c04 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005bf2:	f7fd fc75 	bl	80034e0 <HAL_GetTick>
 8005bf6:	4602      	mov	r2, r0
 8005bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bfa:	1ad3      	subs	r3, r2, r3
 8005bfc:	2b02      	cmp	r3, #2
 8005bfe:	d901      	bls.n	8005c04 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8005c00:	2303      	movs	r3, #3
 8005c02:	e2d3      	b.n	80061ac <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005c04:	4b11      	ldr	r3, [pc, #68]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f003 0304 	and.w	r3, r3, #4
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d0f0      	beq.n	8005bf2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c10:	4b0e      	ldr	r3, [pc, #56]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	691b      	ldr	r3, [r3, #16]
 8005c1c:	061b      	lsls	r3, r3, #24
 8005c1e:	490b      	ldr	r1, [pc, #44]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005c20:	4313      	orrs	r3, r2
 8005c22:	604b      	str	r3, [r1, #4]
 8005c24:	e01a      	b.n	8005c5c <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c26:	4b09      	ldr	r3, [pc, #36]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	4a08      	ldr	r2, [pc, #32]	@ (8005c4c <HAL_RCC_OscConfig+0x244>)
 8005c2c:	f023 0301 	bic.w	r3, r3, #1
 8005c30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c32:	f7fd fc55 	bl	80034e0 <HAL_GetTick>
 8005c36:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005c38:	e00a      	b.n	8005c50 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c3a:	f7fd fc51 	bl	80034e0 <HAL_GetTick>
 8005c3e:	4602      	mov	r2, r0
 8005c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c42:	1ad3      	subs	r3, r2, r3
 8005c44:	2b02      	cmp	r3, #2
 8005c46:	d903      	bls.n	8005c50 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8005c48:	2303      	movs	r3, #3
 8005c4a:	e2af      	b.n	80061ac <HAL_RCC_OscConfig+0x7a4>
 8005c4c:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005c50:	4b96      	ldr	r3, [pc, #600]	@ (8005eac <HAL_RCC_OscConfig+0x4a4>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f003 0304 	and.w	r3, r3, #4
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d1ee      	bne.n	8005c3a <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f003 0310 	and.w	r3, r3, #16
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d06a      	beq.n	8005d3e <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005c68:	4b90      	ldr	r3, [pc, #576]	@ (8005eac <HAL_RCC_OscConfig+0x4a4>)
 8005c6a:	691b      	ldr	r3, [r3, #16]
 8005c6c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005c70:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005c72:	4b8e      	ldr	r3, [pc, #568]	@ (8005eac <HAL_RCC_OscConfig+0x4a4>)
 8005c74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c76:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005c78:	69bb      	ldr	r3, [r7, #24]
 8005c7a:	2b08      	cmp	r3, #8
 8005c7c:	d007      	beq.n	8005c8e <HAL_RCC_OscConfig+0x286>
 8005c7e:	69bb      	ldr	r3, [r7, #24]
 8005c80:	2b18      	cmp	r3, #24
 8005c82:	d11b      	bne.n	8005cbc <HAL_RCC_OscConfig+0x2b4>
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	f003 0303 	and.w	r3, r3, #3
 8005c8a:	2b01      	cmp	r3, #1
 8005c8c:	d116      	bne.n	8005cbc <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005c8e:	4b87      	ldr	r3, [pc, #540]	@ (8005eac <HAL_RCC_OscConfig+0x4a4>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d005      	beq.n	8005ca6 <HAL_RCC_OscConfig+0x29e>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	69db      	ldr	r3, [r3, #28]
 8005c9e:	2b80      	cmp	r3, #128	@ 0x80
 8005ca0:	d001      	beq.n	8005ca6 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	e282      	b.n	80061ac <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005ca6:	4b81      	ldr	r3, [pc, #516]	@ (8005eac <HAL_RCC_OscConfig+0x4a4>)
 8005ca8:	68db      	ldr	r3, [r3, #12]
 8005caa:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6a1b      	ldr	r3, [r3, #32]
 8005cb2:	061b      	lsls	r3, r3, #24
 8005cb4:	497d      	ldr	r1, [pc, #500]	@ (8005eac <HAL_RCC_OscConfig+0x4a4>)
 8005cb6:	4313      	orrs	r3, r2
 8005cb8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005cba:	e040      	b.n	8005d3e <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	69db      	ldr	r3, [r3, #28]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d023      	beq.n	8005d0c <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005cc4:	4b79      	ldr	r3, [pc, #484]	@ (8005eac <HAL_RCC_OscConfig+0x4a4>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4a78      	ldr	r2, [pc, #480]	@ (8005eac <HAL_RCC_OscConfig+0x4a4>)
 8005cca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005cce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cd0:	f7fd fc06 	bl	80034e0 <HAL_GetTick>
 8005cd4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005cd6:	e008      	b.n	8005cea <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005cd8:	f7fd fc02 	bl	80034e0 <HAL_GetTick>
 8005cdc:	4602      	mov	r2, r0
 8005cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ce0:	1ad3      	subs	r3, r2, r3
 8005ce2:	2b02      	cmp	r3, #2
 8005ce4:	d901      	bls.n	8005cea <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005ce6:	2303      	movs	r3, #3
 8005ce8:	e260      	b.n	80061ac <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005cea:	4b70      	ldr	r3, [pc, #448]	@ (8005eac <HAL_RCC_OscConfig+0x4a4>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d0f0      	beq.n	8005cd8 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005cf6:	4b6d      	ldr	r3, [pc, #436]	@ (8005eac <HAL_RCC_OscConfig+0x4a4>)
 8005cf8:	68db      	ldr	r3, [r3, #12]
 8005cfa:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6a1b      	ldr	r3, [r3, #32]
 8005d02:	061b      	lsls	r3, r3, #24
 8005d04:	4969      	ldr	r1, [pc, #420]	@ (8005eac <HAL_RCC_OscConfig+0x4a4>)
 8005d06:	4313      	orrs	r3, r2
 8005d08:	60cb      	str	r3, [r1, #12]
 8005d0a:	e018      	b.n	8005d3e <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005d0c:	4b67      	ldr	r3, [pc, #412]	@ (8005eac <HAL_RCC_OscConfig+0x4a4>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a66      	ldr	r2, [pc, #408]	@ (8005eac <HAL_RCC_OscConfig+0x4a4>)
 8005d12:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d18:	f7fd fbe2 	bl	80034e0 <HAL_GetTick>
 8005d1c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005d1e:	e008      	b.n	8005d32 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005d20:	f7fd fbde 	bl	80034e0 <HAL_GetTick>
 8005d24:	4602      	mov	r2, r0
 8005d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d28:	1ad3      	subs	r3, r2, r3
 8005d2a:	2b02      	cmp	r3, #2
 8005d2c:	d901      	bls.n	8005d32 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8005d2e:	2303      	movs	r3, #3
 8005d30:	e23c      	b.n	80061ac <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005d32:	4b5e      	ldr	r3, [pc, #376]	@ (8005eac <HAL_RCC_OscConfig+0x4a4>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d1f0      	bne.n	8005d20 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f003 0308 	and.w	r3, r3, #8
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d036      	beq.n	8005db8 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	695b      	ldr	r3, [r3, #20]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d019      	beq.n	8005d86 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005d52:	4b56      	ldr	r3, [pc, #344]	@ (8005eac <HAL_RCC_OscConfig+0x4a4>)
 8005d54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d56:	4a55      	ldr	r2, [pc, #340]	@ (8005eac <HAL_RCC_OscConfig+0x4a4>)
 8005d58:	f043 0301 	orr.w	r3, r3, #1
 8005d5c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d5e:	f7fd fbbf 	bl	80034e0 <HAL_GetTick>
 8005d62:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005d64:	e008      	b.n	8005d78 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005d66:	f7fd fbbb 	bl	80034e0 <HAL_GetTick>
 8005d6a:	4602      	mov	r2, r0
 8005d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d6e:	1ad3      	subs	r3, r2, r3
 8005d70:	2b02      	cmp	r3, #2
 8005d72:	d901      	bls.n	8005d78 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8005d74:	2303      	movs	r3, #3
 8005d76:	e219      	b.n	80061ac <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005d78:	4b4c      	ldr	r3, [pc, #304]	@ (8005eac <HAL_RCC_OscConfig+0x4a4>)
 8005d7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d7c:	f003 0302 	and.w	r3, r3, #2
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d0f0      	beq.n	8005d66 <HAL_RCC_OscConfig+0x35e>
 8005d84:	e018      	b.n	8005db8 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005d86:	4b49      	ldr	r3, [pc, #292]	@ (8005eac <HAL_RCC_OscConfig+0x4a4>)
 8005d88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d8a:	4a48      	ldr	r2, [pc, #288]	@ (8005eac <HAL_RCC_OscConfig+0x4a4>)
 8005d8c:	f023 0301 	bic.w	r3, r3, #1
 8005d90:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d92:	f7fd fba5 	bl	80034e0 <HAL_GetTick>
 8005d96:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005d98:	e008      	b.n	8005dac <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005d9a:	f7fd fba1 	bl	80034e0 <HAL_GetTick>
 8005d9e:	4602      	mov	r2, r0
 8005da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005da2:	1ad3      	subs	r3, r2, r3
 8005da4:	2b02      	cmp	r3, #2
 8005da6:	d901      	bls.n	8005dac <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8005da8:	2303      	movs	r3, #3
 8005daa:	e1ff      	b.n	80061ac <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005dac:	4b3f      	ldr	r3, [pc, #252]	@ (8005eac <HAL_RCC_OscConfig+0x4a4>)
 8005dae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005db0:	f003 0302 	and.w	r3, r3, #2
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d1f0      	bne.n	8005d9a <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f003 0320 	and.w	r3, r3, #32
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d036      	beq.n	8005e32 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	699b      	ldr	r3, [r3, #24]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d019      	beq.n	8005e00 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005dcc:	4b37      	ldr	r3, [pc, #220]	@ (8005eac <HAL_RCC_OscConfig+0x4a4>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	4a36      	ldr	r2, [pc, #216]	@ (8005eac <HAL_RCC_OscConfig+0x4a4>)
 8005dd2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005dd6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005dd8:	f7fd fb82 	bl	80034e0 <HAL_GetTick>
 8005ddc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005dde:	e008      	b.n	8005df2 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005de0:	f7fd fb7e 	bl	80034e0 <HAL_GetTick>
 8005de4:	4602      	mov	r2, r0
 8005de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005de8:	1ad3      	subs	r3, r2, r3
 8005dea:	2b02      	cmp	r3, #2
 8005dec:	d901      	bls.n	8005df2 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8005dee:	2303      	movs	r3, #3
 8005df0:	e1dc      	b.n	80061ac <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005df2:	4b2e      	ldr	r3, [pc, #184]	@ (8005eac <HAL_RCC_OscConfig+0x4a4>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d0f0      	beq.n	8005de0 <HAL_RCC_OscConfig+0x3d8>
 8005dfe:	e018      	b.n	8005e32 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005e00:	4b2a      	ldr	r3, [pc, #168]	@ (8005eac <HAL_RCC_OscConfig+0x4a4>)
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4a29      	ldr	r2, [pc, #164]	@ (8005eac <HAL_RCC_OscConfig+0x4a4>)
 8005e06:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005e0a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005e0c:	f7fd fb68 	bl	80034e0 <HAL_GetTick>
 8005e10:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005e12:	e008      	b.n	8005e26 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005e14:	f7fd fb64 	bl	80034e0 <HAL_GetTick>
 8005e18:	4602      	mov	r2, r0
 8005e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e1c:	1ad3      	subs	r3, r2, r3
 8005e1e:	2b02      	cmp	r3, #2
 8005e20:	d901      	bls.n	8005e26 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8005e22:	2303      	movs	r3, #3
 8005e24:	e1c2      	b.n	80061ac <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005e26:	4b21      	ldr	r3, [pc, #132]	@ (8005eac <HAL_RCC_OscConfig+0x4a4>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d1f0      	bne.n	8005e14 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f003 0304 	and.w	r3, r3, #4
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	f000 8086 	beq.w	8005f4c <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005e40:	4b1b      	ldr	r3, [pc, #108]	@ (8005eb0 <HAL_RCC_OscConfig+0x4a8>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a1a      	ldr	r2, [pc, #104]	@ (8005eb0 <HAL_RCC_OscConfig+0x4a8>)
 8005e46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e4a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005e4c:	f7fd fb48 	bl	80034e0 <HAL_GetTick>
 8005e50:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005e52:	e008      	b.n	8005e66 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e54:	f7fd fb44 	bl	80034e0 <HAL_GetTick>
 8005e58:	4602      	mov	r2, r0
 8005e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e5c:	1ad3      	subs	r3, r2, r3
 8005e5e:	2b64      	cmp	r3, #100	@ 0x64
 8005e60:	d901      	bls.n	8005e66 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8005e62:	2303      	movs	r3, #3
 8005e64:	e1a2      	b.n	80061ac <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005e66:	4b12      	ldr	r3, [pc, #72]	@ (8005eb0 <HAL_RCC_OscConfig+0x4a8>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d0f0      	beq.n	8005e54 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	689b      	ldr	r3, [r3, #8]
 8005e76:	2b01      	cmp	r3, #1
 8005e78:	d106      	bne.n	8005e88 <HAL_RCC_OscConfig+0x480>
 8005e7a:	4b0c      	ldr	r3, [pc, #48]	@ (8005eac <HAL_RCC_OscConfig+0x4a4>)
 8005e7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e7e:	4a0b      	ldr	r2, [pc, #44]	@ (8005eac <HAL_RCC_OscConfig+0x4a4>)
 8005e80:	f043 0301 	orr.w	r3, r3, #1
 8005e84:	6713      	str	r3, [r2, #112]	@ 0x70
 8005e86:	e032      	b.n	8005eee <HAL_RCC_OscConfig+0x4e6>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	689b      	ldr	r3, [r3, #8]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d111      	bne.n	8005eb4 <HAL_RCC_OscConfig+0x4ac>
 8005e90:	4b06      	ldr	r3, [pc, #24]	@ (8005eac <HAL_RCC_OscConfig+0x4a4>)
 8005e92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e94:	4a05      	ldr	r2, [pc, #20]	@ (8005eac <HAL_RCC_OscConfig+0x4a4>)
 8005e96:	f023 0301 	bic.w	r3, r3, #1
 8005e9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005e9c:	4b03      	ldr	r3, [pc, #12]	@ (8005eac <HAL_RCC_OscConfig+0x4a4>)
 8005e9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ea0:	4a02      	ldr	r2, [pc, #8]	@ (8005eac <HAL_RCC_OscConfig+0x4a4>)
 8005ea2:	f023 0304 	bic.w	r3, r3, #4
 8005ea6:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ea8:	e021      	b.n	8005eee <HAL_RCC_OscConfig+0x4e6>
 8005eaa:	bf00      	nop
 8005eac:	58024400 	.word	0x58024400
 8005eb0:	58024800 	.word	0x58024800
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	689b      	ldr	r3, [r3, #8]
 8005eb8:	2b05      	cmp	r3, #5
 8005eba:	d10c      	bne.n	8005ed6 <HAL_RCC_OscConfig+0x4ce>
 8005ebc:	4b83      	ldr	r3, [pc, #524]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 8005ebe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ec0:	4a82      	ldr	r2, [pc, #520]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 8005ec2:	f043 0304 	orr.w	r3, r3, #4
 8005ec6:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ec8:	4b80      	ldr	r3, [pc, #512]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 8005eca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ecc:	4a7f      	ldr	r2, [pc, #508]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 8005ece:	f043 0301 	orr.w	r3, r3, #1
 8005ed2:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ed4:	e00b      	b.n	8005eee <HAL_RCC_OscConfig+0x4e6>
 8005ed6:	4b7d      	ldr	r3, [pc, #500]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 8005ed8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005eda:	4a7c      	ldr	r2, [pc, #496]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 8005edc:	f023 0301 	bic.w	r3, r3, #1
 8005ee0:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ee2:	4b7a      	ldr	r3, [pc, #488]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 8005ee4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ee6:	4a79      	ldr	r2, [pc, #484]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 8005ee8:	f023 0304 	bic.w	r3, r3, #4
 8005eec:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	689b      	ldr	r3, [r3, #8]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d015      	beq.n	8005f22 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ef6:	f7fd faf3 	bl	80034e0 <HAL_GetTick>
 8005efa:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005efc:	e00a      	b.n	8005f14 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005efe:	f7fd faef 	bl	80034e0 <HAL_GetTick>
 8005f02:	4602      	mov	r2, r0
 8005f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f06:	1ad3      	subs	r3, r2, r3
 8005f08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d901      	bls.n	8005f14 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8005f10:	2303      	movs	r3, #3
 8005f12:	e14b      	b.n	80061ac <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005f14:	4b6d      	ldr	r3, [pc, #436]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 8005f16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f18:	f003 0302 	and.w	r3, r3, #2
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d0ee      	beq.n	8005efe <HAL_RCC_OscConfig+0x4f6>
 8005f20:	e014      	b.n	8005f4c <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f22:	f7fd fadd 	bl	80034e0 <HAL_GetTick>
 8005f26:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005f28:	e00a      	b.n	8005f40 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f2a:	f7fd fad9 	bl	80034e0 <HAL_GetTick>
 8005f2e:	4602      	mov	r2, r0
 8005f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f32:	1ad3      	subs	r3, r2, r3
 8005f34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d901      	bls.n	8005f40 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8005f3c:	2303      	movs	r3, #3
 8005f3e:	e135      	b.n	80061ac <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005f40:	4b62      	ldr	r3, [pc, #392]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 8005f42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f44:	f003 0302 	and.w	r3, r3, #2
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d1ee      	bne.n	8005f2a <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	f000 812a 	beq.w	80061aa <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005f56:	4b5d      	ldr	r3, [pc, #372]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 8005f58:	691b      	ldr	r3, [r3, #16]
 8005f5a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005f5e:	2b18      	cmp	r3, #24
 8005f60:	f000 80ba 	beq.w	80060d8 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f68:	2b02      	cmp	r3, #2
 8005f6a:	f040 8095 	bne.w	8006098 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f6e:	4b57      	ldr	r3, [pc, #348]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	4a56      	ldr	r2, [pc, #344]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 8005f74:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005f78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f7a:	f7fd fab1 	bl	80034e0 <HAL_GetTick>
 8005f7e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005f80:	e008      	b.n	8005f94 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f82:	f7fd faad 	bl	80034e0 <HAL_GetTick>
 8005f86:	4602      	mov	r2, r0
 8005f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f8a:	1ad3      	subs	r3, r2, r3
 8005f8c:	2b02      	cmp	r3, #2
 8005f8e:	d901      	bls.n	8005f94 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8005f90:	2303      	movs	r3, #3
 8005f92:	e10b      	b.n	80061ac <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005f94:	4b4d      	ldr	r3, [pc, #308]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d1f0      	bne.n	8005f82 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005fa0:	4b4a      	ldr	r3, [pc, #296]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 8005fa2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005fa4:	4b4a      	ldr	r3, [pc, #296]	@ (80060d0 <HAL_RCC_OscConfig+0x6c8>)
 8005fa6:	4013      	ands	r3, r2
 8005fa8:	687a      	ldr	r2, [r7, #4]
 8005faa:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8005fac:	687a      	ldr	r2, [r7, #4]
 8005fae:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005fb0:	0112      	lsls	r2, r2, #4
 8005fb2:	430a      	orrs	r2, r1
 8005fb4:	4945      	ldr	r1, [pc, #276]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	628b      	str	r3, [r1, #40]	@ 0x28
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fbe:	3b01      	subs	r3, #1
 8005fc0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fc8:	3b01      	subs	r3, #1
 8005fca:	025b      	lsls	r3, r3, #9
 8005fcc:	b29b      	uxth	r3, r3
 8005fce:	431a      	orrs	r2, r3
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fd4:	3b01      	subs	r3, #1
 8005fd6:	041b      	lsls	r3, r3, #16
 8005fd8:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005fdc:	431a      	orrs	r2, r3
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fe2:	3b01      	subs	r3, #1
 8005fe4:	061b      	lsls	r3, r3, #24
 8005fe6:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005fea:	4938      	ldr	r1, [pc, #224]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 8005fec:	4313      	orrs	r3, r2
 8005fee:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8005ff0:	4b36      	ldr	r3, [pc, #216]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 8005ff2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ff4:	4a35      	ldr	r2, [pc, #212]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 8005ff6:	f023 0301 	bic.w	r3, r3, #1
 8005ffa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005ffc:	4b33      	ldr	r3, [pc, #204]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 8005ffe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006000:	4b34      	ldr	r3, [pc, #208]	@ (80060d4 <HAL_RCC_OscConfig+0x6cc>)
 8006002:	4013      	ands	r3, r2
 8006004:	687a      	ldr	r2, [r7, #4]
 8006006:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006008:	00d2      	lsls	r2, r2, #3
 800600a:	4930      	ldr	r1, [pc, #192]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 800600c:	4313      	orrs	r3, r2
 800600e:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006010:	4b2e      	ldr	r3, [pc, #184]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 8006012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006014:	f023 020c 	bic.w	r2, r3, #12
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800601c:	492b      	ldr	r1, [pc, #172]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 800601e:	4313      	orrs	r3, r2
 8006020:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006022:	4b2a      	ldr	r3, [pc, #168]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 8006024:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006026:	f023 0202 	bic.w	r2, r3, #2
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800602e:	4927      	ldr	r1, [pc, #156]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 8006030:	4313      	orrs	r3, r2
 8006032:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006034:	4b25      	ldr	r3, [pc, #148]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 8006036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006038:	4a24      	ldr	r2, [pc, #144]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 800603a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800603e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006040:	4b22      	ldr	r3, [pc, #136]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 8006042:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006044:	4a21      	ldr	r2, [pc, #132]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 8006046:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800604a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800604c:	4b1f      	ldr	r3, [pc, #124]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 800604e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006050:	4a1e      	ldr	r2, [pc, #120]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 8006052:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006056:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8006058:	4b1c      	ldr	r3, [pc, #112]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 800605a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800605c:	4a1b      	ldr	r2, [pc, #108]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 800605e:	f043 0301 	orr.w	r3, r3, #1
 8006062:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006064:	4b19      	ldr	r3, [pc, #100]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a18      	ldr	r2, [pc, #96]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 800606a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800606e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006070:	f7fd fa36 	bl	80034e0 <HAL_GetTick>
 8006074:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006076:	e008      	b.n	800608a <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006078:	f7fd fa32 	bl	80034e0 <HAL_GetTick>
 800607c:	4602      	mov	r2, r0
 800607e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006080:	1ad3      	subs	r3, r2, r3
 8006082:	2b02      	cmp	r3, #2
 8006084:	d901      	bls.n	800608a <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8006086:	2303      	movs	r3, #3
 8006088:	e090      	b.n	80061ac <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800608a:	4b10      	ldr	r3, [pc, #64]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006092:	2b00      	cmp	r3, #0
 8006094:	d0f0      	beq.n	8006078 <HAL_RCC_OscConfig+0x670>
 8006096:	e088      	b.n	80061aa <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006098:	4b0c      	ldr	r3, [pc, #48]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4a0b      	ldr	r2, [pc, #44]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 800609e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80060a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060a4:	f7fd fa1c 	bl	80034e0 <HAL_GetTick>
 80060a8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80060aa:	e008      	b.n	80060be <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060ac:	f7fd fa18 	bl	80034e0 <HAL_GetTick>
 80060b0:	4602      	mov	r2, r0
 80060b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060b4:	1ad3      	subs	r3, r2, r3
 80060b6:	2b02      	cmp	r3, #2
 80060b8:	d901      	bls.n	80060be <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 80060ba:	2303      	movs	r3, #3
 80060bc:	e076      	b.n	80061ac <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80060be:	4b03      	ldr	r3, [pc, #12]	@ (80060cc <HAL_RCC_OscConfig+0x6c4>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d1f0      	bne.n	80060ac <HAL_RCC_OscConfig+0x6a4>
 80060ca:	e06e      	b.n	80061aa <HAL_RCC_OscConfig+0x7a2>
 80060cc:	58024400 	.word	0x58024400
 80060d0:	fffffc0c 	.word	0xfffffc0c
 80060d4:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80060d8:	4b36      	ldr	r3, [pc, #216]	@ (80061b4 <HAL_RCC_OscConfig+0x7ac>)
 80060da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060dc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80060de:	4b35      	ldr	r3, [pc, #212]	@ (80061b4 <HAL_RCC_OscConfig+0x7ac>)
 80060e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060e2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060e8:	2b01      	cmp	r3, #1
 80060ea:	d031      	beq.n	8006150 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060ec:	693b      	ldr	r3, [r7, #16]
 80060ee:	f003 0203 	and.w	r2, r3, #3
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80060f6:	429a      	cmp	r2, r3
 80060f8:	d12a      	bne.n	8006150 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80060fa:	693b      	ldr	r3, [r7, #16]
 80060fc:	091b      	lsrs	r3, r3, #4
 80060fe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006106:	429a      	cmp	r2, r3
 8006108:	d122      	bne.n	8006150 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006114:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006116:	429a      	cmp	r2, r3
 8006118:	d11a      	bne.n	8006150 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	0a5b      	lsrs	r3, r3, #9
 800611e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006126:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006128:	429a      	cmp	r2, r3
 800612a:	d111      	bne.n	8006150 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	0c1b      	lsrs	r3, r3, #16
 8006130:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006138:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800613a:	429a      	cmp	r2, r3
 800613c:	d108      	bne.n	8006150 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	0e1b      	lsrs	r3, r3, #24
 8006142:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800614a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800614c:	429a      	cmp	r2, r3
 800614e:	d001      	beq.n	8006154 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8006150:	2301      	movs	r3, #1
 8006152:	e02b      	b.n	80061ac <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8006154:	4b17      	ldr	r3, [pc, #92]	@ (80061b4 <HAL_RCC_OscConfig+0x7ac>)
 8006156:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006158:	08db      	lsrs	r3, r3, #3
 800615a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800615e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006164:	693a      	ldr	r2, [r7, #16]
 8006166:	429a      	cmp	r2, r3
 8006168:	d01f      	beq.n	80061aa <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800616a:	4b12      	ldr	r3, [pc, #72]	@ (80061b4 <HAL_RCC_OscConfig+0x7ac>)
 800616c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800616e:	4a11      	ldr	r2, [pc, #68]	@ (80061b4 <HAL_RCC_OscConfig+0x7ac>)
 8006170:	f023 0301 	bic.w	r3, r3, #1
 8006174:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006176:	f7fd f9b3 	bl	80034e0 <HAL_GetTick>
 800617a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800617c:	bf00      	nop
 800617e:	f7fd f9af 	bl	80034e0 <HAL_GetTick>
 8006182:	4602      	mov	r2, r0
 8006184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006186:	4293      	cmp	r3, r2
 8006188:	d0f9      	beq.n	800617e <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800618a:	4b0a      	ldr	r3, [pc, #40]	@ (80061b4 <HAL_RCC_OscConfig+0x7ac>)
 800618c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800618e:	4b0a      	ldr	r3, [pc, #40]	@ (80061b8 <HAL_RCC_OscConfig+0x7b0>)
 8006190:	4013      	ands	r3, r2
 8006192:	687a      	ldr	r2, [r7, #4]
 8006194:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006196:	00d2      	lsls	r2, r2, #3
 8006198:	4906      	ldr	r1, [pc, #24]	@ (80061b4 <HAL_RCC_OscConfig+0x7ac>)
 800619a:	4313      	orrs	r3, r2
 800619c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800619e:	4b05      	ldr	r3, [pc, #20]	@ (80061b4 <HAL_RCC_OscConfig+0x7ac>)
 80061a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061a2:	4a04      	ldr	r2, [pc, #16]	@ (80061b4 <HAL_RCC_OscConfig+0x7ac>)
 80061a4:	f043 0301 	orr.w	r3, r3, #1
 80061a8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80061aa:	2300      	movs	r3, #0
}
 80061ac:	4618      	mov	r0, r3
 80061ae:	3730      	adds	r7, #48	@ 0x30
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bd80      	pop	{r7, pc}
 80061b4:	58024400 	.word	0x58024400
 80061b8:	ffff0007 	.word	0xffff0007

080061bc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b086      	sub	sp, #24
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
 80061c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d101      	bne.n	80061d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80061cc:	2301      	movs	r3, #1
 80061ce:	e19c      	b.n	800650a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80061d0:	4b8a      	ldr	r3, [pc, #552]	@ (80063fc <HAL_RCC_ClockConfig+0x240>)
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f003 030f 	and.w	r3, r3, #15
 80061d8:	683a      	ldr	r2, [r7, #0]
 80061da:	429a      	cmp	r2, r3
 80061dc:	d910      	bls.n	8006200 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80061de:	4b87      	ldr	r3, [pc, #540]	@ (80063fc <HAL_RCC_ClockConfig+0x240>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f023 020f 	bic.w	r2, r3, #15
 80061e6:	4985      	ldr	r1, [pc, #532]	@ (80063fc <HAL_RCC_ClockConfig+0x240>)
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	4313      	orrs	r3, r2
 80061ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80061ee:	4b83      	ldr	r3, [pc, #524]	@ (80063fc <HAL_RCC_ClockConfig+0x240>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f003 030f 	and.w	r3, r3, #15
 80061f6:	683a      	ldr	r2, [r7, #0]
 80061f8:	429a      	cmp	r2, r3
 80061fa:	d001      	beq.n	8006200 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80061fc:	2301      	movs	r3, #1
 80061fe:	e184      	b.n	800650a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f003 0304 	and.w	r3, r3, #4
 8006208:	2b00      	cmp	r3, #0
 800620a:	d010      	beq.n	800622e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	691a      	ldr	r2, [r3, #16]
 8006210:	4b7b      	ldr	r3, [pc, #492]	@ (8006400 <HAL_RCC_ClockConfig+0x244>)
 8006212:	699b      	ldr	r3, [r3, #24]
 8006214:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006218:	429a      	cmp	r2, r3
 800621a:	d908      	bls.n	800622e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800621c:	4b78      	ldr	r3, [pc, #480]	@ (8006400 <HAL_RCC_ClockConfig+0x244>)
 800621e:	699b      	ldr	r3, [r3, #24]
 8006220:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	691b      	ldr	r3, [r3, #16]
 8006228:	4975      	ldr	r1, [pc, #468]	@ (8006400 <HAL_RCC_ClockConfig+0x244>)
 800622a:	4313      	orrs	r3, r2
 800622c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f003 0308 	and.w	r3, r3, #8
 8006236:	2b00      	cmp	r3, #0
 8006238:	d010      	beq.n	800625c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	695a      	ldr	r2, [r3, #20]
 800623e:	4b70      	ldr	r3, [pc, #448]	@ (8006400 <HAL_RCC_ClockConfig+0x244>)
 8006240:	69db      	ldr	r3, [r3, #28]
 8006242:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006246:	429a      	cmp	r2, r3
 8006248:	d908      	bls.n	800625c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800624a:	4b6d      	ldr	r3, [pc, #436]	@ (8006400 <HAL_RCC_ClockConfig+0x244>)
 800624c:	69db      	ldr	r3, [r3, #28]
 800624e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	695b      	ldr	r3, [r3, #20]
 8006256:	496a      	ldr	r1, [pc, #424]	@ (8006400 <HAL_RCC_ClockConfig+0x244>)
 8006258:	4313      	orrs	r3, r2
 800625a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f003 0310 	and.w	r3, r3, #16
 8006264:	2b00      	cmp	r3, #0
 8006266:	d010      	beq.n	800628a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	699a      	ldr	r2, [r3, #24]
 800626c:	4b64      	ldr	r3, [pc, #400]	@ (8006400 <HAL_RCC_ClockConfig+0x244>)
 800626e:	69db      	ldr	r3, [r3, #28]
 8006270:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006274:	429a      	cmp	r2, r3
 8006276:	d908      	bls.n	800628a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006278:	4b61      	ldr	r3, [pc, #388]	@ (8006400 <HAL_RCC_ClockConfig+0x244>)
 800627a:	69db      	ldr	r3, [r3, #28]
 800627c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	699b      	ldr	r3, [r3, #24]
 8006284:	495e      	ldr	r1, [pc, #376]	@ (8006400 <HAL_RCC_ClockConfig+0x244>)
 8006286:	4313      	orrs	r3, r2
 8006288:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f003 0320 	and.w	r3, r3, #32
 8006292:	2b00      	cmp	r3, #0
 8006294:	d010      	beq.n	80062b8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	69da      	ldr	r2, [r3, #28]
 800629a:	4b59      	ldr	r3, [pc, #356]	@ (8006400 <HAL_RCC_ClockConfig+0x244>)
 800629c:	6a1b      	ldr	r3, [r3, #32]
 800629e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80062a2:	429a      	cmp	r2, r3
 80062a4:	d908      	bls.n	80062b8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80062a6:	4b56      	ldr	r3, [pc, #344]	@ (8006400 <HAL_RCC_ClockConfig+0x244>)
 80062a8:	6a1b      	ldr	r3, [r3, #32]
 80062aa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	69db      	ldr	r3, [r3, #28]
 80062b2:	4953      	ldr	r1, [pc, #332]	@ (8006400 <HAL_RCC_ClockConfig+0x244>)
 80062b4:	4313      	orrs	r3, r2
 80062b6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f003 0302 	and.w	r3, r3, #2
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d010      	beq.n	80062e6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	68da      	ldr	r2, [r3, #12]
 80062c8:	4b4d      	ldr	r3, [pc, #308]	@ (8006400 <HAL_RCC_ClockConfig+0x244>)
 80062ca:	699b      	ldr	r3, [r3, #24]
 80062cc:	f003 030f 	and.w	r3, r3, #15
 80062d0:	429a      	cmp	r2, r3
 80062d2:	d908      	bls.n	80062e6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80062d4:	4b4a      	ldr	r3, [pc, #296]	@ (8006400 <HAL_RCC_ClockConfig+0x244>)
 80062d6:	699b      	ldr	r3, [r3, #24]
 80062d8:	f023 020f 	bic.w	r2, r3, #15
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	68db      	ldr	r3, [r3, #12]
 80062e0:	4947      	ldr	r1, [pc, #284]	@ (8006400 <HAL_RCC_ClockConfig+0x244>)
 80062e2:	4313      	orrs	r3, r2
 80062e4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f003 0301 	and.w	r3, r3, #1
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d055      	beq.n	800639e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80062f2:	4b43      	ldr	r3, [pc, #268]	@ (8006400 <HAL_RCC_ClockConfig+0x244>)
 80062f4:	699b      	ldr	r3, [r3, #24]
 80062f6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	689b      	ldr	r3, [r3, #8]
 80062fe:	4940      	ldr	r1, [pc, #256]	@ (8006400 <HAL_RCC_ClockConfig+0x244>)
 8006300:	4313      	orrs	r3, r2
 8006302:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	685b      	ldr	r3, [r3, #4]
 8006308:	2b02      	cmp	r3, #2
 800630a:	d107      	bne.n	800631c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800630c:	4b3c      	ldr	r3, [pc, #240]	@ (8006400 <HAL_RCC_ClockConfig+0x244>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006314:	2b00      	cmp	r3, #0
 8006316:	d121      	bne.n	800635c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006318:	2301      	movs	r3, #1
 800631a:	e0f6      	b.n	800650a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	685b      	ldr	r3, [r3, #4]
 8006320:	2b03      	cmp	r3, #3
 8006322:	d107      	bne.n	8006334 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006324:	4b36      	ldr	r3, [pc, #216]	@ (8006400 <HAL_RCC_ClockConfig+0x244>)
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800632c:	2b00      	cmp	r3, #0
 800632e:	d115      	bne.n	800635c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006330:	2301      	movs	r3, #1
 8006332:	e0ea      	b.n	800650a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	2b01      	cmp	r3, #1
 800633a:	d107      	bne.n	800634c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800633c:	4b30      	ldr	r3, [pc, #192]	@ (8006400 <HAL_RCC_ClockConfig+0x244>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006344:	2b00      	cmp	r3, #0
 8006346:	d109      	bne.n	800635c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006348:	2301      	movs	r3, #1
 800634a:	e0de      	b.n	800650a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800634c:	4b2c      	ldr	r3, [pc, #176]	@ (8006400 <HAL_RCC_ClockConfig+0x244>)
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f003 0304 	and.w	r3, r3, #4
 8006354:	2b00      	cmp	r3, #0
 8006356:	d101      	bne.n	800635c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006358:	2301      	movs	r3, #1
 800635a:	e0d6      	b.n	800650a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800635c:	4b28      	ldr	r3, [pc, #160]	@ (8006400 <HAL_RCC_ClockConfig+0x244>)
 800635e:	691b      	ldr	r3, [r3, #16]
 8006360:	f023 0207 	bic.w	r2, r3, #7
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	4925      	ldr	r1, [pc, #148]	@ (8006400 <HAL_RCC_ClockConfig+0x244>)
 800636a:	4313      	orrs	r3, r2
 800636c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800636e:	f7fd f8b7 	bl	80034e0 <HAL_GetTick>
 8006372:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006374:	e00a      	b.n	800638c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006376:	f7fd f8b3 	bl	80034e0 <HAL_GetTick>
 800637a:	4602      	mov	r2, r0
 800637c:	697b      	ldr	r3, [r7, #20]
 800637e:	1ad3      	subs	r3, r2, r3
 8006380:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006384:	4293      	cmp	r3, r2
 8006386:	d901      	bls.n	800638c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006388:	2303      	movs	r3, #3
 800638a:	e0be      	b.n	800650a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800638c:	4b1c      	ldr	r3, [pc, #112]	@ (8006400 <HAL_RCC_ClockConfig+0x244>)
 800638e:	691b      	ldr	r3, [r3, #16]
 8006390:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	685b      	ldr	r3, [r3, #4]
 8006398:	00db      	lsls	r3, r3, #3
 800639a:	429a      	cmp	r2, r3
 800639c:	d1eb      	bne.n	8006376 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f003 0302 	and.w	r3, r3, #2
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d010      	beq.n	80063cc <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	68da      	ldr	r2, [r3, #12]
 80063ae:	4b14      	ldr	r3, [pc, #80]	@ (8006400 <HAL_RCC_ClockConfig+0x244>)
 80063b0:	699b      	ldr	r3, [r3, #24]
 80063b2:	f003 030f 	and.w	r3, r3, #15
 80063b6:	429a      	cmp	r2, r3
 80063b8:	d208      	bcs.n	80063cc <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80063ba:	4b11      	ldr	r3, [pc, #68]	@ (8006400 <HAL_RCC_ClockConfig+0x244>)
 80063bc:	699b      	ldr	r3, [r3, #24]
 80063be:	f023 020f 	bic.w	r2, r3, #15
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	68db      	ldr	r3, [r3, #12]
 80063c6:	490e      	ldr	r1, [pc, #56]	@ (8006400 <HAL_RCC_ClockConfig+0x244>)
 80063c8:	4313      	orrs	r3, r2
 80063ca:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80063cc:	4b0b      	ldr	r3, [pc, #44]	@ (80063fc <HAL_RCC_ClockConfig+0x240>)
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f003 030f 	and.w	r3, r3, #15
 80063d4:	683a      	ldr	r2, [r7, #0]
 80063d6:	429a      	cmp	r2, r3
 80063d8:	d214      	bcs.n	8006404 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063da:	4b08      	ldr	r3, [pc, #32]	@ (80063fc <HAL_RCC_ClockConfig+0x240>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f023 020f 	bic.w	r2, r3, #15
 80063e2:	4906      	ldr	r1, [pc, #24]	@ (80063fc <HAL_RCC_ClockConfig+0x240>)
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	4313      	orrs	r3, r2
 80063e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80063ea:	4b04      	ldr	r3, [pc, #16]	@ (80063fc <HAL_RCC_ClockConfig+0x240>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f003 030f 	and.w	r3, r3, #15
 80063f2:	683a      	ldr	r2, [r7, #0]
 80063f4:	429a      	cmp	r2, r3
 80063f6:	d005      	beq.n	8006404 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80063f8:	2301      	movs	r3, #1
 80063fa:	e086      	b.n	800650a <HAL_RCC_ClockConfig+0x34e>
 80063fc:	52002000 	.word	0x52002000
 8006400:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f003 0304 	and.w	r3, r3, #4
 800640c:	2b00      	cmp	r3, #0
 800640e:	d010      	beq.n	8006432 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	691a      	ldr	r2, [r3, #16]
 8006414:	4b3f      	ldr	r3, [pc, #252]	@ (8006514 <HAL_RCC_ClockConfig+0x358>)
 8006416:	699b      	ldr	r3, [r3, #24]
 8006418:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800641c:	429a      	cmp	r2, r3
 800641e:	d208      	bcs.n	8006432 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006420:	4b3c      	ldr	r3, [pc, #240]	@ (8006514 <HAL_RCC_ClockConfig+0x358>)
 8006422:	699b      	ldr	r3, [r3, #24]
 8006424:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	691b      	ldr	r3, [r3, #16]
 800642c:	4939      	ldr	r1, [pc, #228]	@ (8006514 <HAL_RCC_ClockConfig+0x358>)
 800642e:	4313      	orrs	r3, r2
 8006430:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f003 0308 	and.w	r3, r3, #8
 800643a:	2b00      	cmp	r3, #0
 800643c:	d010      	beq.n	8006460 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	695a      	ldr	r2, [r3, #20]
 8006442:	4b34      	ldr	r3, [pc, #208]	@ (8006514 <HAL_RCC_ClockConfig+0x358>)
 8006444:	69db      	ldr	r3, [r3, #28]
 8006446:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800644a:	429a      	cmp	r2, r3
 800644c:	d208      	bcs.n	8006460 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800644e:	4b31      	ldr	r3, [pc, #196]	@ (8006514 <HAL_RCC_ClockConfig+0x358>)
 8006450:	69db      	ldr	r3, [r3, #28]
 8006452:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	695b      	ldr	r3, [r3, #20]
 800645a:	492e      	ldr	r1, [pc, #184]	@ (8006514 <HAL_RCC_ClockConfig+0x358>)
 800645c:	4313      	orrs	r3, r2
 800645e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f003 0310 	and.w	r3, r3, #16
 8006468:	2b00      	cmp	r3, #0
 800646a:	d010      	beq.n	800648e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	699a      	ldr	r2, [r3, #24]
 8006470:	4b28      	ldr	r3, [pc, #160]	@ (8006514 <HAL_RCC_ClockConfig+0x358>)
 8006472:	69db      	ldr	r3, [r3, #28]
 8006474:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006478:	429a      	cmp	r2, r3
 800647a:	d208      	bcs.n	800648e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800647c:	4b25      	ldr	r3, [pc, #148]	@ (8006514 <HAL_RCC_ClockConfig+0x358>)
 800647e:	69db      	ldr	r3, [r3, #28]
 8006480:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	699b      	ldr	r3, [r3, #24]
 8006488:	4922      	ldr	r1, [pc, #136]	@ (8006514 <HAL_RCC_ClockConfig+0x358>)
 800648a:	4313      	orrs	r3, r2
 800648c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f003 0320 	and.w	r3, r3, #32
 8006496:	2b00      	cmp	r3, #0
 8006498:	d010      	beq.n	80064bc <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	69da      	ldr	r2, [r3, #28]
 800649e:	4b1d      	ldr	r3, [pc, #116]	@ (8006514 <HAL_RCC_ClockConfig+0x358>)
 80064a0:	6a1b      	ldr	r3, [r3, #32]
 80064a2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80064a6:	429a      	cmp	r2, r3
 80064a8:	d208      	bcs.n	80064bc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80064aa:	4b1a      	ldr	r3, [pc, #104]	@ (8006514 <HAL_RCC_ClockConfig+0x358>)
 80064ac:	6a1b      	ldr	r3, [r3, #32]
 80064ae:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	69db      	ldr	r3, [r3, #28]
 80064b6:	4917      	ldr	r1, [pc, #92]	@ (8006514 <HAL_RCC_ClockConfig+0x358>)
 80064b8:	4313      	orrs	r3, r2
 80064ba:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80064bc:	f000 f834 	bl	8006528 <HAL_RCC_GetSysClockFreq>
 80064c0:	4602      	mov	r2, r0
 80064c2:	4b14      	ldr	r3, [pc, #80]	@ (8006514 <HAL_RCC_ClockConfig+0x358>)
 80064c4:	699b      	ldr	r3, [r3, #24]
 80064c6:	0a1b      	lsrs	r3, r3, #8
 80064c8:	f003 030f 	and.w	r3, r3, #15
 80064cc:	4912      	ldr	r1, [pc, #72]	@ (8006518 <HAL_RCC_ClockConfig+0x35c>)
 80064ce:	5ccb      	ldrb	r3, [r1, r3]
 80064d0:	f003 031f 	and.w	r3, r3, #31
 80064d4:	fa22 f303 	lsr.w	r3, r2, r3
 80064d8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80064da:	4b0e      	ldr	r3, [pc, #56]	@ (8006514 <HAL_RCC_ClockConfig+0x358>)
 80064dc:	699b      	ldr	r3, [r3, #24]
 80064de:	f003 030f 	and.w	r3, r3, #15
 80064e2:	4a0d      	ldr	r2, [pc, #52]	@ (8006518 <HAL_RCC_ClockConfig+0x35c>)
 80064e4:	5cd3      	ldrb	r3, [r2, r3]
 80064e6:	f003 031f 	and.w	r3, r3, #31
 80064ea:	693a      	ldr	r2, [r7, #16]
 80064ec:	fa22 f303 	lsr.w	r3, r2, r3
 80064f0:	4a0a      	ldr	r2, [pc, #40]	@ (800651c <HAL_RCC_ClockConfig+0x360>)
 80064f2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80064f4:	4a0a      	ldr	r2, [pc, #40]	@ (8006520 <HAL_RCC_ClockConfig+0x364>)
 80064f6:	693b      	ldr	r3, [r7, #16]
 80064f8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80064fa:	4b0a      	ldr	r3, [pc, #40]	@ (8006524 <HAL_RCC_ClockConfig+0x368>)
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	4618      	mov	r0, r3
 8006500:	f7fc fc98 	bl	8002e34 <HAL_InitTick>
 8006504:	4603      	mov	r3, r0
 8006506:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006508:	7bfb      	ldrb	r3, [r7, #15]
}
 800650a:	4618      	mov	r0, r3
 800650c:	3718      	adds	r7, #24
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}
 8006512:	bf00      	nop
 8006514:	58024400 	.word	0x58024400
 8006518:	080117c0 	.word	0x080117c0
 800651c:	24000040 	.word	0x24000040
 8006520:	2400003c 	.word	0x2400003c
 8006524:	24000044 	.word	0x24000044

08006528 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006528:	b480      	push	{r7}
 800652a:	b089      	sub	sp, #36	@ 0x24
 800652c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800652e:	4bb3      	ldr	r3, [pc, #716]	@ (80067fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006530:	691b      	ldr	r3, [r3, #16]
 8006532:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006536:	2b18      	cmp	r3, #24
 8006538:	f200 8155 	bhi.w	80067e6 <HAL_RCC_GetSysClockFreq+0x2be>
 800653c:	a201      	add	r2, pc, #4	@ (adr r2, 8006544 <HAL_RCC_GetSysClockFreq+0x1c>)
 800653e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006542:	bf00      	nop
 8006544:	080065a9 	.word	0x080065a9
 8006548:	080067e7 	.word	0x080067e7
 800654c:	080067e7 	.word	0x080067e7
 8006550:	080067e7 	.word	0x080067e7
 8006554:	080067e7 	.word	0x080067e7
 8006558:	080067e7 	.word	0x080067e7
 800655c:	080067e7 	.word	0x080067e7
 8006560:	080067e7 	.word	0x080067e7
 8006564:	080065cf 	.word	0x080065cf
 8006568:	080067e7 	.word	0x080067e7
 800656c:	080067e7 	.word	0x080067e7
 8006570:	080067e7 	.word	0x080067e7
 8006574:	080067e7 	.word	0x080067e7
 8006578:	080067e7 	.word	0x080067e7
 800657c:	080067e7 	.word	0x080067e7
 8006580:	080067e7 	.word	0x080067e7
 8006584:	080065d5 	.word	0x080065d5
 8006588:	080067e7 	.word	0x080067e7
 800658c:	080067e7 	.word	0x080067e7
 8006590:	080067e7 	.word	0x080067e7
 8006594:	080067e7 	.word	0x080067e7
 8006598:	080067e7 	.word	0x080067e7
 800659c:	080067e7 	.word	0x080067e7
 80065a0:	080067e7 	.word	0x080067e7
 80065a4:	080065db 	.word	0x080065db
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80065a8:	4b94      	ldr	r3, [pc, #592]	@ (80067fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f003 0320 	and.w	r3, r3, #32
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d009      	beq.n	80065c8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80065b4:	4b91      	ldr	r3, [pc, #580]	@ (80067fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	08db      	lsrs	r3, r3, #3
 80065ba:	f003 0303 	and.w	r3, r3, #3
 80065be:	4a90      	ldr	r2, [pc, #576]	@ (8006800 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80065c0:	fa22 f303 	lsr.w	r3, r2, r3
 80065c4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80065c6:	e111      	b.n	80067ec <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80065c8:	4b8d      	ldr	r3, [pc, #564]	@ (8006800 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80065ca:	61bb      	str	r3, [r7, #24]
      break;
 80065cc:	e10e      	b.n	80067ec <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80065ce:	4b8d      	ldr	r3, [pc, #564]	@ (8006804 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80065d0:	61bb      	str	r3, [r7, #24]
      break;
 80065d2:	e10b      	b.n	80067ec <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80065d4:	4b8c      	ldr	r3, [pc, #560]	@ (8006808 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80065d6:	61bb      	str	r3, [r7, #24]
      break;
 80065d8:	e108      	b.n	80067ec <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80065da:	4b88      	ldr	r3, [pc, #544]	@ (80067fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80065dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065de:	f003 0303 	and.w	r3, r3, #3
 80065e2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80065e4:	4b85      	ldr	r3, [pc, #532]	@ (80067fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80065e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065e8:	091b      	lsrs	r3, r3, #4
 80065ea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80065ee:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80065f0:	4b82      	ldr	r3, [pc, #520]	@ (80067fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80065f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065f4:	f003 0301 	and.w	r3, r3, #1
 80065f8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80065fa:	4b80      	ldr	r3, [pc, #512]	@ (80067fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80065fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065fe:	08db      	lsrs	r3, r3, #3
 8006600:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006604:	68fa      	ldr	r2, [r7, #12]
 8006606:	fb02 f303 	mul.w	r3, r2, r3
 800660a:	ee07 3a90 	vmov	s15, r3
 800660e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006612:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006616:	693b      	ldr	r3, [r7, #16]
 8006618:	2b00      	cmp	r3, #0
 800661a:	f000 80e1 	beq.w	80067e0 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800661e:	697b      	ldr	r3, [r7, #20]
 8006620:	2b02      	cmp	r3, #2
 8006622:	f000 8083 	beq.w	800672c <HAL_RCC_GetSysClockFreq+0x204>
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	2b02      	cmp	r3, #2
 800662a:	f200 80a1 	bhi.w	8006770 <HAL_RCC_GetSysClockFreq+0x248>
 800662e:	697b      	ldr	r3, [r7, #20]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d003      	beq.n	800663c <HAL_RCC_GetSysClockFreq+0x114>
 8006634:	697b      	ldr	r3, [r7, #20]
 8006636:	2b01      	cmp	r3, #1
 8006638:	d056      	beq.n	80066e8 <HAL_RCC_GetSysClockFreq+0x1c0>
 800663a:	e099      	b.n	8006770 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800663c:	4b6f      	ldr	r3, [pc, #444]	@ (80067fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f003 0320 	and.w	r3, r3, #32
 8006644:	2b00      	cmp	r3, #0
 8006646:	d02d      	beq.n	80066a4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006648:	4b6c      	ldr	r3, [pc, #432]	@ (80067fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	08db      	lsrs	r3, r3, #3
 800664e:	f003 0303 	and.w	r3, r3, #3
 8006652:	4a6b      	ldr	r2, [pc, #428]	@ (8006800 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006654:	fa22 f303 	lsr.w	r3, r2, r3
 8006658:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	ee07 3a90 	vmov	s15, r3
 8006660:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006664:	693b      	ldr	r3, [r7, #16]
 8006666:	ee07 3a90 	vmov	s15, r3
 800666a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800666e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006672:	4b62      	ldr	r3, [pc, #392]	@ (80067fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006676:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800667a:	ee07 3a90 	vmov	s15, r3
 800667e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006682:	ed97 6a02 	vldr	s12, [r7, #8]
 8006686:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800680c <HAL_RCC_GetSysClockFreq+0x2e4>
 800668a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800668e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006692:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006696:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800669a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800669e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80066a2:	e087      	b.n	80067b4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	ee07 3a90 	vmov	s15, r3
 80066aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066ae:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8006810 <HAL_RCC_GetSysClockFreq+0x2e8>
 80066b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80066b6:	4b51      	ldr	r3, [pc, #324]	@ (80067fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80066b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066be:	ee07 3a90 	vmov	s15, r3
 80066c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066c6:	ed97 6a02 	vldr	s12, [r7, #8]
 80066ca:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800680c <HAL_RCC_GetSysClockFreq+0x2e4>
 80066ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80066d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80066d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80066de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066e2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80066e6:	e065      	b.n	80067b4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80066e8:	693b      	ldr	r3, [r7, #16]
 80066ea:	ee07 3a90 	vmov	s15, r3
 80066ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066f2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8006814 <HAL_RCC_GetSysClockFreq+0x2ec>
 80066f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80066fa:	4b40      	ldr	r3, [pc, #256]	@ (80067fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80066fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006702:	ee07 3a90 	vmov	s15, r3
 8006706:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800670a:	ed97 6a02 	vldr	s12, [r7, #8]
 800670e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800680c <HAL_RCC_GetSysClockFreq+0x2e4>
 8006712:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006716:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800671a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800671e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006722:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006726:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800672a:	e043      	b.n	80067b4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800672c:	693b      	ldr	r3, [r7, #16]
 800672e:	ee07 3a90 	vmov	s15, r3
 8006732:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006736:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8006818 <HAL_RCC_GetSysClockFreq+0x2f0>
 800673a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800673e:	4b2f      	ldr	r3, [pc, #188]	@ (80067fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006742:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006746:	ee07 3a90 	vmov	s15, r3
 800674a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800674e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006752:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800680c <HAL_RCC_GetSysClockFreq+0x2e4>
 8006756:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800675a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800675e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006762:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006766:	ee67 7a27 	vmul.f32	s15, s14, s15
 800676a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800676e:	e021      	b.n	80067b4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006770:	693b      	ldr	r3, [r7, #16]
 8006772:	ee07 3a90 	vmov	s15, r3
 8006776:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800677a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006814 <HAL_RCC_GetSysClockFreq+0x2ec>
 800677e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006782:	4b1e      	ldr	r3, [pc, #120]	@ (80067fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006786:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800678a:	ee07 3a90 	vmov	s15, r3
 800678e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006792:	ed97 6a02 	vldr	s12, [r7, #8]
 8006796:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800680c <HAL_RCC_GetSysClockFreq+0x2e4>
 800679a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800679e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067ae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80067b2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80067b4:	4b11      	ldr	r3, [pc, #68]	@ (80067fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80067b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067b8:	0a5b      	lsrs	r3, r3, #9
 80067ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067be:	3301      	adds	r3, #1
 80067c0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	ee07 3a90 	vmov	s15, r3
 80067c8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80067cc:	edd7 6a07 	vldr	s13, [r7, #28]
 80067d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80067d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80067d8:	ee17 3a90 	vmov	r3, s15
 80067dc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80067de:	e005      	b.n	80067ec <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80067e0:	2300      	movs	r3, #0
 80067e2:	61bb      	str	r3, [r7, #24]
      break;
 80067e4:	e002      	b.n	80067ec <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80067e6:	4b07      	ldr	r3, [pc, #28]	@ (8006804 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80067e8:	61bb      	str	r3, [r7, #24]
      break;
 80067ea:	bf00      	nop
  }

  return sysclockfreq;
 80067ec:	69bb      	ldr	r3, [r7, #24]
}
 80067ee:	4618      	mov	r0, r3
 80067f0:	3724      	adds	r7, #36	@ 0x24
 80067f2:	46bd      	mov	sp, r7
 80067f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f8:	4770      	bx	lr
 80067fa:	bf00      	nop
 80067fc:	58024400 	.word	0x58024400
 8006800:	03d09000 	.word	0x03d09000
 8006804:	003d0900 	.word	0x003d0900
 8006808:	016e3600 	.word	0x016e3600
 800680c:	46000000 	.word	0x46000000
 8006810:	4c742400 	.word	0x4c742400
 8006814:	4a742400 	.word	0x4a742400
 8006818:	4bb71b00 	.word	0x4bb71b00

0800681c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b082      	sub	sp, #8
 8006820:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006822:	f7ff fe81 	bl	8006528 <HAL_RCC_GetSysClockFreq>
 8006826:	4602      	mov	r2, r0
 8006828:	4b10      	ldr	r3, [pc, #64]	@ (800686c <HAL_RCC_GetHCLKFreq+0x50>)
 800682a:	699b      	ldr	r3, [r3, #24]
 800682c:	0a1b      	lsrs	r3, r3, #8
 800682e:	f003 030f 	and.w	r3, r3, #15
 8006832:	490f      	ldr	r1, [pc, #60]	@ (8006870 <HAL_RCC_GetHCLKFreq+0x54>)
 8006834:	5ccb      	ldrb	r3, [r1, r3]
 8006836:	f003 031f 	and.w	r3, r3, #31
 800683a:	fa22 f303 	lsr.w	r3, r2, r3
 800683e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006840:	4b0a      	ldr	r3, [pc, #40]	@ (800686c <HAL_RCC_GetHCLKFreq+0x50>)
 8006842:	699b      	ldr	r3, [r3, #24]
 8006844:	f003 030f 	and.w	r3, r3, #15
 8006848:	4a09      	ldr	r2, [pc, #36]	@ (8006870 <HAL_RCC_GetHCLKFreq+0x54>)
 800684a:	5cd3      	ldrb	r3, [r2, r3]
 800684c:	f003 031f 	and.w	r3, r3, #31
 8006850:	687a      	ldr	r2, [r7, #4]
 8006852:	fa22 f303 	lsr.w	r3, r2, r3
 8006856:	4a07      	ldr	r2, [pc, #28]	@ (8006874 <HAL_RCC_GetHCLKFreq+0x58>)
 8006858:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800685a:	4a07      	ldr	r2, [pc, #28]	@ (8006878 <HAL_RCC_GetHCLKFreq+0x5c>)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006860:	4b04      	ldr	r3, [pc, #16]	@ (8006874 <HAL_RCC_GetHCLKFreq+0x58>)
 8006862:	681b      	ldr	r3, [r3, #0]
}
 8006864:	4618      	mov	r0, r3
 8006866:	3708      	adds	r7, #8
 8006868:	46bd      	mov	sp, r7
 800686a:	bd80      	pop	{r7, pc}
 800686c:	58024400 	.word	0x58024400
 8006870:	080117c0 	.word	0x080117c0
 8006874:	24000040 	.word	0x24000040
 8006878:	2400003c 	.word	0x2400003c

0800687c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006880:	f7ff ffcc 	bl	800681c <HAL_RCC_GetHCLKFreq>
 8006884:	4602      	mov	r2, r0
 8006886:	4b06      	ldr	r3, [pc, #24]	@ (80068a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006888:	69db      	ldr	r3, [r3, #28]
 800688a:	091b      	lsrs	r3, r3, #4
 800688c:	f003 0307 	and.w	r3, r3, #7
 8006890:	4904      	ldr	r1, [pc, #16]	@ (80068a4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006892:	5ccb      	ldrb	r3, [r1, r3]
 8006894:	f003 031f 	and.w	r3, r3, #31
 8006898:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800689c:	4618      	mov	r0, r3
 800689e:	bd80      	pop	{r7, pc}
 80068a0:	58024400 	.word	0x58024400
 80068a4:	080117c0 	.word	0x080117c0

080068a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80068ac:	f7ff ffb6 	bl	800681c <HAL_RCC_GetHCLKFreq>
 80068b0:	4602      	mov	r2, r0
 80068b2:	4b06      	ldr	r3, [pc, #24]	@ (80068cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80068b4:	69db      	ldr	r3, [r3, #28]
 80068b6:	0a1b      	lsrs	r3, r3, #8
 80068b8:	f003 0307 	and.w	r3, r3, #7
 80068bc:	4904      	ldr	r1, [pc, #16]	@ (80068d0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80068be:	5ccb      	ldrb	r3, [r1, r3]
 80068c0:	f003 031f 	and.w	r3, r3, #31
 80068c4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80068c8:	4618      	mov	r0, r3
 80068ca:	bd80      	pop	{r7, pc}
 80068cc:	58024400 	.word	0x58024400
 80068d0:	080117c0 	.word	0x080117c0

080068d4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80068d4:	b480      	push	{r7}
 80068d6:	b083      	sub	sp, #12
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
 80068dc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	223f      	movs	r2, #63	@ 0x3f
 80068e2:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80068e4:	4b1a      	ldr	r3, [pc, #104]	@ (8006950 <HAL_RCC_GetClockConfig+0x7c>)
 80068e6:	691b      	ldr	r3, [r3, #16]
 80068e8:	f003 0207 	and.w	r2, r3, #7
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80068f0:	4b17      	ldr	r3, [pc, #92]	@ (8006950 <HAL_RCC_GetClockConfig+0x7c>)
 80068f2:	699b      	ldr	r3, [r3, #24]
 80068f4:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80068fc:	4b14      	ldr	r3, [pc, #80]	@ (8006950 <HAL_RCC_GetClockConfig+0x7c>)
 80068fe:	699b      	ldr	r3, [r3, #24]
 8006900:	f003 020f 	and.w	r2, r3, #15
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8006908:	4b11      	ldr	r3, [pc, #68]	@ (8006950 <HAL_RCC_GetClockConfig+0x7c>)
 800690a:	699b      	ldr	r3, [r3, #24]
 800690c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8006914:	4b0e      	ldr	r3, [pc, #56]	@ (8006950 <HAL_RCC_GetClockConfig+0x7c>)
 8006916:	69db      	ldr	r3, [r3, #28]
 8006918:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8006920:	4b0b      	ldr	r3, [pc, #44]	@ (8006950 <HAL_RCC_GetClockConfig+0x7c>)
 8006922:	69db      	ldr	r3, [r3, #28]
 8006924:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800692c:	4b08      	ldr	r3, [pc, #32]	@ (8006950 <HAL_RCC_GetClockConfig+0x7c>)
 800692e:	6a1b      	ldr	r3, [r3, #32]
 8006930:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006938:	4b06      	ldr	r3, [pc, #24]	@ (8006954 <HAL_RCC_GetClockConfig+0x80>)
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f003 020f 	and.w	r2, r3, #15
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	601a      	str	r2, [r3, #0]
}
 8006944:	bf00      	nop
 8006946:	370c      	adds	r7, #12
 8006948:	46bd      	mov	sp, r7
 800694a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694e:	4770      	bx	lr
 8006950:	58024400 	.word	0x58024400
 8006954:	52002000 	.word	0x52002000

08006958 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006958:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800695c:	b0c6      	sub	sp, #280	@ 0x118
 800695e:	af00      	add	r7, sp, #0
 8006960:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006964:	2300      	movs	r3, #0
 8006966:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800696a:	2300      	movs	r3, #0
 800696c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006970:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006978:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800697c:	2500      	movs	r5, #0
 800697e:	ea54 0305 	orrs.w	r3, r4, r5
 8006982:	d049      	beq.n	8006a18 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006984:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006988:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800698a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800698e:	d02f      	beq.n	80069f0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006990:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006994:	d828      	bhi.n	80069e8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006996:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800699a:	d01a      	beq.n	80069d2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800699c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80069a0:	d822      	bhi.n	80069e8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d003      	beq.n	80069ae <HAL_RCCEx_PeriphCLKConfig+0x56>
 80069a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80069aa:	d007      	beq.n	80069bc <HAL_RCCEx_PeriphCLKConfig+0x64>
 80069ac:	e01c      	b.n	80069e8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80069ae:	4bab      	ldr	r3, [pc, #684]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80069b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069b2:	4aaa      	ldr	r2, [pc, #680]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80069b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80069b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80069ba:	e01a      	b.n	80069f2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80069bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069c0:	3308      	adds	r3, #8
 80069c2:	2102      	movs	r1, #2
 80069c4:	4618      	mov	r0, r3
 80069c6:	f001 fc25 	bl	8008214 <RCCEx_PLL2_Config>
 80069ca:	4603      	mov	r3, r0
 80069cc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80069d0:	e00f      	b.n	80069f2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80069d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069d6:	3328      	adds	r3, #40	@ 0x28
 80069d8:	2102      	movs	r1, #2
 80069da:	4618      	mov	r0, r3
 80069dc:	f001 fccc 	bl	8008378 <RCCEx_PLL3_Config>
 80069e0:	4603      	mov	r3, r0
 80069e2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80069e6:	e004      	b.n	80069f2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80069e8:	2301      	movs	r3, #1
 80069ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80069ee:	e000      	b.n	80069f2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80069f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80069f2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d10a      	bne.n	8006a10 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80069fa:	4b98      	ldr	r3, [pc, #608]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80069fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069fe:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006a02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a08:	4a94      	ldr	r2, [pc, #592]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006a0a:	430b      	orrs	r3, r1
 8006a0c:	6513      	str	r3, [r2, #80]	@ 0x50
 8006a0e:	e003      	b.n	8006a18 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a10:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a14:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006a18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a20:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8006a24:	f04f 0900 	mov.w	r9, #0
 8006a28:	ea58 0309 	orrs.w	r3, r8, r9
 8006a2c:	d047      	beq.n	8006abe <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8006a2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a34:	2b04      	cmp	r3, #4
 8006a36:	d82a      	bhi.n	8006a8e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006a38:	a201      	add	r2, pc, #4	@ (adr r2, 8006a40 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006a3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a3e:	bf00      	nop
 8006a40:	08006a55 	.word	0x08006a55
 8006a44:	08006a63 	.word	0x08006a63
 8006a48:	08006a79 	.word	0x08006a79
 8006a4c:	08006a97 	.word	0x08006a97
 8006a50:	08006a97 	.word	0x08006a97
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a54:	4b81      	ldr	r3, [pc, #516]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a58:	4a80      	ldr	r2, [pc, #512]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006a5a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a5e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006a60:	e01a      	b.n	8006a98 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006a62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a66:	3308      	adds	r3, #8
 8006a68:	2100      	movs	r1, #0
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	f001 fbd2 	bl	8008214 <RCCEx_PLL2_Config>
 8006a70:	4603      	mov	r3, r0
 8006a72:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006a76:	e00f      	b.n	8006a98 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006a78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a7c:	3328      	adds	r3, #40	@ 0x28
 8006a7e:	2100      	movs	r1, #0
 8006a80:	4618      	mov	r0, r3
 8006a82:	f001 fc79 	bl	8008378 <RCCEx_PLL3_Config>
 8006a86:	4603      	mov	r3, r0
 8006a88:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006a8c:	e004      	b.n	8006a98 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006a8e:	2301      	movs	r3, #1
 8006a90:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006a94:	e000      	b.n	8006a98 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8006a96:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a98:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d10a      	bne.n	8006ab6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006aa0:	4b6e      	ldr	r3, [pc, #440]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006aa2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006aa4:	f023 0107 	bic.w	r1, r3, #7
 8006aa8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006aac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006aae:	4a6b      	ldr	r2, [pc, #428]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006ab0:	430b      	orrs	r3, r1
 8006ab2:	6513      	str	r3, [r2, #80]	@ 0x50
 8006ab4:	e003      	b.n	8006abe <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ab6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006aba:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006abe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ac6:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8006aca:	f04f 0b00 	mov.w	fp, #0
 8006ace:	ea5a 030b 	orrs.w	r3, sl, fp
 8006ad2:	d05b      	beq.n	8006b8c <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8006ad4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ad8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006adc:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8006ae0:	d03b      	beq.n	8006b5a <HAL_RCCEx_PeriphCLKConfig+0x202>
 8006ae2:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8006ae6:	d834      	bhi.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006ae8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006aec:	d037      	beq.n	8006b5e <HAL_RCCEx_PeriphCLKConfig+0x206>
 8006aee:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006af2:	d82e      	bhi.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006af4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006af8:	d033      	beq.n	8006b62 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8006afa:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006afe:	d828      	bhi.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006b00:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006b04:	d01a      	beq.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8006b06:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006b0a:	d822      	bhi.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d003      	beq.n	8006b18 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8006b10:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006b14:	d007      	beq.n	8006b26 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8006b16:	e01c      	b.n	8006b52 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b18:	4b50      	ldr	r3, [pc, #320]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b1c:	4a4f      	ldr	r2, [pc, #316]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006b1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b22:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006b24:	e01e      	b.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006b26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b2a:	3308      	adds	r3, #8
 8006b2c:	2100      	movs	r1, #0
 8006b2e:	4618      	mov	r0, r3
 8006b30:	f001 fb70 	bl	8008214 <RCCEx_PLL2_Config>
 8006b34:	4603      	mov	r3, r0
 8006b36:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006b3a:	e013      	b.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006b3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b40:	3328      	adds	r3, #40	@ 0x28
 8006b42:	2100      	movs	r1, #0
 8006b44:	4618      	mov	r0, r3
 8006b46:	f001 fc17 	bl	8008378 <RCCEx_PLL3_Config>
 8006b4a:	4603      	mov	r3, r0
 8006b4c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006b50:	e008      	b.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006b52:	2301      	movs	r3, #1
 8006b54:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006b58:	e004      	b.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8006b5a:	bf00      	nop
 8006b5c:	e002      	b.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8006b5e:	bf00      	nop
 8006b60:	e000      	b.n	8006b64 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8006b62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b64:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d10b      	bne.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006b6c:	4b3b      	ldr	r3, [pc, #236]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006b6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b70:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8006b74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b78:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006b7c:	4a37      	ldr	r2, [pc, #220]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006b7e:	430b      	orrs	r3, r1
 8006b80:	6593      	str	r3, [r2, #88]	@ 0x58
 8006b82:	e003      	b.n	8006b8c <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b84:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b88:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006b8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b94:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006b98:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006ba2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8006ba6:	460b      	mov	r3, r1
 8006ba8:	4313      	orrs	r3, r2
 8006baa:	d05d      	beq.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8006bac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006bb0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006bb4:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006bb8:	d03b      	beq.n	8006c32 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8006bba:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006bbe:	d834      	bhi.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006bc0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006bc4:	d037      	beq.n	8006c36 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8006bc6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006bca:	d82e      	bhi.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006bcc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006bd0:	d033      	beq.n	8006c3a <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8006bd2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006bd6:	d828      	bhi.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006bd8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006bdc:	d01a      	beq.n	8006c14 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8006bde:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006be2:	d822      	bhi.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d003      	beq.n	8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8006be8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006bec:	d007      	beq.n	8006bfe <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8006bee:	e01c      	b.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006bf0:	4b1a      	ldr	r3, [pc, #104]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006bf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bf4:	4a19      	ldr	r2, [pc, #100]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006bf6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006bfa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006bfc:	e01e      	b.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006bfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c02:	3308      	adds	r3, #8
 8006c04:	2100      	movs	r1, #0
 8006c06:	4618      	mov	r0, r3
 8006c08:	f001 fb04 	bl	8008214 <RCCEx_PLL2_Config>
 8006c0c:	4603      	mov	r3, r0
 8006c0e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006c12:	e013      	b.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006c14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c18:	3328      	adds	r3, #40	@ 0x28
 8006c1a:	2100      	movs	r1, #0
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	f001 fbab 	bl	8008378 <RCCEx_PLL3_Config>
 8006c22:	4603      	mov	r3, r0
 8006c24:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006c28:	e008      	b.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006c30:	e004      	b.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006c32:	bf00      	nop
 8006c34:	e002      	b.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006c36:	bf00      	nop
 8006c38:	e000      	b.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006c3a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c3c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d10d      	bne.n	8006c60 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006c44:	4b05      	ldr	r3, [pc, #20]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006c46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c48:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006c4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c50:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006c54:	4a01      	ldr	r2, [pc, #4]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006c56:	430b      	orrs	r3, r1
 8006c58:	6593      	str	r3, [r2, #88]	@ 0x58
 8006c5a:	e005      	b.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8006c5c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c60:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006c64:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006c68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c70:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006c74:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006c78:	2300      	movs	r3, #0
 8006c7a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006c7e:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006c82:	460b      	mov	r3, r1
 8006c84:	4313      	orrs	r3, r2
 8006c86:	d03a      	beq.n	8006cfe <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8006c88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c8e:	2b30      	cmp	r3, #48	@ 0x30
 8006c90:	d01f      	beq.n	8006cd2 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8006c92:	2b30      	cmp	r3, #48	@ 0x30
 8006c94:	d819      	bhi.n	8006cca <HAL_RCCEx_PeriphCLKConfig+0x372>
 8006c96:	2b20      	cmp	r3, #32
 8006c98:	d00c      	beq.n	8006cb4 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8006c9a:	2b20      	cmp	r3, #32
 8006c9c:	d815      	bhi.n	8006cca <HAL_RCCEx_PeriphCLKConfig+0x372>
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d019      	beq.n	8006cd6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8006ca2:	2b10      	cmp	r3, #16
 8006ca4:	d111      	bne.n	8006cca <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ca6:	4baa      	ldr	r3, [pc, #680]	@ (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006ca8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006caa:	4aa9      	ldr	r2, [pc, #676]	@ (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006cac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006cb0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8006cb2:	e011      	b.n	8006cd8 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006cb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cb8:	3308      	adds	r3, #8
 8006cba:	2102      	movs	r1, #2
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	f001 faa9 	bl	8008214 <RCCEx_PLL2_Config>
 8006cc2:	4603      	mov	r3, r0
 8006cc4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8006cc8:	e006      	b.n	8006cd8 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006cca:	2301      	movs	r3, #1
 8006ccc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006cd0:	e002      	b.n	8006cd8 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8006cd2:	bf00      	nop
 8006cd4:	e000      	b.n	8006cd8 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8006cd6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006cd8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d10a      	bne.n	8006cf6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006ce0:	4b9b      	ldr	r3, [pc, #620]	@ (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006ce2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ce4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006ce8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006cee:	4a98      	ldr	r2, [pc, #608]	@ (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006cf0:	430b      	orrs	r3, r1
 8006cf2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006cf4:	e003      	b.n	8006cfe <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cf6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006cfa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006cfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d06:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006d0a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006d0e:	2300      	movs	r3, #0
 8006d10:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006d14:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8006d18:	460b      	mov	r3, r1
 8006d1a:	4313      	orrs	r3, r2
 8006d1c:	d051      	beq.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8006d1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d24:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006d28:	d035      	beq.n	8006d96 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8006d2a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006d2e:	d82e      	bhi.n	8006d8e <HAL_RCCEx_PeriphCLKConfig+0x436>
 8006d30:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006d34:	d031      	beq.n	8006d9a <HAL_RCCEx_PeriphCLKConfig+0x442>
 8006d36:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006d3a:	d828      	bhi.n	8006d8e <HAL_RCCEx_PeriphCLKConfig+0x436>
 8006d3c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d40:	d01a      	beq.n	8006d78 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8006d42:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d46:	d822      	bhi.n	8006d8e <HAL_RCCEx_PeriphCLKConfig+0x436>
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d003      	beq.n	8006d54 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8006d4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d50:	d007      	beq.n	8006d62 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8006d52:	e01c      	b.n	8006d8e <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d54:	4b7e      	ldr	r3, [pc, #504]	@ (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006d56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d58:	4a7d      	ldr	r2, [pc, #500]	@ (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006d5a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d5e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006d60:	e01c      	b.n	8006d9c <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006d62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d66:	3308      	adds	r3, #8
 8006d68:	2100      	movs	r1, #0
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	f001 fa52 	bl	8008214 <RCCEx_PLL2_Config>
 8006d70:	4603      	mov	r3, r0
 8006d72:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006d76:	e011      	b.n	8006d9c <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006d78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d7c:	3328      	adds	r3, #40	@ 0x28
 8006d7e:	2100      	movs	r1, #0
 8006d80:	4618      	mov	r0, r3
 8006d82:	f001 faf9 	bl	8008378 <RCCEx_PLL3_Config>
 8006d86:	4603      	mov	r3, r0
 8006d88:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006d8c:	e006      	b.n	8006d9c <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006d8e:	2301      	movs	r3, #1
 8006d90:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006d94:	e002      	b.n	8006d9c <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8006d96:	bf00      	nop
 8006d98:	e000      	b.n	8006d9c <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8006d9a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d9c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d10a      	bne.n	8006dba <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006da4:	4b6a      	ldr	r3, [pc, #424]	@ (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006da6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006da8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006dac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006db0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006db2:	4a67      	ldr	r2, [pc, #412]	@ (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006db4:	430b      	orrs	r3, r1
 8006db6:	6513      	str	r3, [r2, #80]	@ 0x50
 8006db8:	e003      	b.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dba:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006dbe:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006dc2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dca:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006dce:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006dd8:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8006ddc:	460b      	mov	r3, r1
 8006dde:	4313      	orrs	r3, r2
 8006de0:	d053      	beq.n	8006e8a <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8006de2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006de6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006de8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006dec:	d033      	beq.n	8006e56 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8006dee:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006df2:	d82c      	bhi.n	8006e4e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006df4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006df8:	d02f      	beq.n	8006e5a <HAL_RCCEx_PeriphCLKConfig+0x502>
 8006dfa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006dfe:	d826      	bhi.n	8006e4e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006e00:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006e04:	d02b      	beq.n	8006e5e <HAL_RCCEx_PeriphCLKConfig+0x506>
 8006e06:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006e0a:	d820      	bhi.n	8006e4e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006e0c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006e10:	d012      	beq.n	8006e38 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8006e12:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006e16:	d81a      	bhi.n	8006e4e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d022      	beq.n	8006e62 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8006e1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e20:	d115      	bne.n	8006e4e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006e22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e26:	3308      	adds	r3, #8
 8006e28:	2101      	movs	r1, #1
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	f001 f9f2 	bl	8008214 <RCCEx_PLL2_Config>
 8006e30:	4603      	mov	r3, r0
 8006e32:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006e36:	e015      	b.n	8006e64 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006e38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e3c:	3328      	adds	r3, #40	@ 0x28
 8006e3e:	2101      	movs	r1, #1
 8006e40:	4618      	mov	r0, r3
 8006e42:	f001 fa99 	bl	8008378 <RCCEx_PLL3_Config>
 8006e46:	4603      	mov	r3, r0
 8006e48:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006e4c:	e00a      	b.n	8006e64 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e4e:	2301      	movs	r3, #1
 8006e50:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006e54:	e006      	b.n	8006e64 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006e56:	bf00      	nop
 8006e58:	e004      	b.n	8006e64 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006e5a:	bf00      	nop
 8006e5c:	e002      	b.n	8006e64 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006e5e:	bf00      	nop
 8006e60:	e000      	b.n	8006e64 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006e62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e64:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d10a      	bne.n	8006e82 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006e6c:	4b38      	ldr	r3, [pc, #224]	@ (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006e6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e70:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006e74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e7a:	4a35      	ldr	r2, [pc, #212]	@ (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006e7c:	430b      	orrs	r3, r1
 8006e7e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006e80:	e003      	b.n	8006e8a <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e82:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006e86:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006e8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e92:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006e96:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006ea0:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006ea4:	460b      	mov	r3, r1
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	d058      	beq.n	8006f5c <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8006eaa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006eae:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006eb2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006eb6:	d033      	beq.n	8006f20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8006eb8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006ebc:	d82c      	bhi.n	8006f18 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006ebe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ec2:	d02f      	beq.n	8006f24 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8006ec4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ec8:	d826      	bhi.n	8006f18 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006eca:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006ece:	d02b      	beq.n	8006f28 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8006ed0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006ed4:	d820      	bhi.n	8006f18 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006ed6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006eda:	d012      	beq.n	8006f02 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8006edc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ee0:	d81a      	bhi.n	8006f18 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d022      	beq.n	8006f2c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8006ee6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006eea:	d115      	bne.n	8006f18 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006eec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ef0:	3308      	adds	r3, #8
 8006ef2:	2101      	movs	r1, #1
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	f001 f98d 	bl	8008214 <RCCEx_PLL2_Config>
 8006efa:	4603      	mov	r3, r0
 8006efc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006f00:	e015      	b.n	8006f2e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006f02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f06:	3328      	adds	r3, #40	@ 0x28
 8006f08:	2101      	movs	r1, #1
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	f001 fa34 	bl	8008378 <RCCEx_PLL3_Config>
 8006f10:	4603      	mov	r3, r0
 8006f12:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006f16:	e00a      	b.n	8006f2e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8006f18:	2301      	movs	r3, #1
 8006f1a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006f1e:	e006      	b.n	8006f2e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006f20:	bf00      	nop
 8006f22:	e004      	b.n	8006f2e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006f24:	bf00      	nop
 8006f26:	e002      	b.n	8006f2e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006f28:	bf00      	nop
 8006f2a:	e000      	b.n	8006f2e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006f2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f2e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d10e      	bne.n	8006f54 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006f36:	4b06      	ldr	r3, [pc, #24]	@ (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006f38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f3a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006f3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f42:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006f46:	4a02      	ldr	r2, [pc, #8]	@ (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006f48:	430b      	orrs	r3, r1
 8006f4a:	6593      	str	r3, [r2, #88]	@ 0x58
 8006f4c:	e006      	b.n	8006f5c <HAL_RCCEx_PeriphCLKConfig+0x604>
 8006f4e:	bf00      	nop
 8006f50:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f54:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006f58:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006f5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f64:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006f68:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006f72:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8006f76:	460b      	mov	r3, r1
 8006f78:	4313      	orrs	r3, r2
 8006f7a:	d037      	beq.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8006f7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f80:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f86:	d00e      	beq.n	8006fa6 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8006f88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f8c:	d816      	bhi.n	8006fbc <HAL_RCCEx_PeriphCLKConfig+0x664>
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d018      	beq.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8006f92:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f96:	d111      	bne.n	8006fbc <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f98:	4bc4      	ldr	r3, [pc, #784]	@ (80072ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006f9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f9c:	4ac3      	ldr	r2, [pc, #780]	@ (80072ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006f9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006fa2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006fa4:	e00f      	b.n	8006fc6 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006fa6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006faa:	3308      	adds	r3, #8
 8006fac:	2101      	movs	r1, #1
 8006fae:	4618      	mov	r0, r3
 8006fb0:	f001 f930 	bl	8008214 <RCCEx_PLL2_Config>
 8006fb4:	4603      	mov	r3, r0
 8006fb6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006fba:	e004      	b.n	8006fc6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006fc2:	e000      	b.n	8006fc6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8006fc4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006fc6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d10a      	bne.n	8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006fce:	4bb7      	ldr	r3, [pc, #732]	@ (80072ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006fd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006fd2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006fd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fda:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006fdc:	4ab3      	ldr	r2, [pc, #716]	@ (80072ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006fde:	430b      	orrs	r3, r1
 8006fe0:	6513      	str	r3, [r2, #80]	@ 0x50
 8006fe2:	e003      	b.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fe4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006fe8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006fec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ff4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006ff8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007002:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8007006:	460b      	mov	r3, r1
 8007008:	4313      	orrs	r3, r2
 800700a:	d039      	beq.n	8007080 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800700c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007010:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007012:	2b03      	cmp	r3, #3
 8007014:	d81c      	bhi.n	8007050 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8007016:	a201      	add	r2, pc, #4	@ (adr r2, 800701c <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8007018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800701c:	08007059 	.word	0x08007059
 8007020:	0800702d 	.word	0x0800702d
 8007024:	0800703b 	.word	0x0800703b
 8007028:	08007059 	.word	0x08007059
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800702c:	4b9f      	ldr	r3, [pc, #636]	@ (80072ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800702e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007030:	4a9e      	ldr	r2, [pc, #632]	@ (80072ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007032:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007036:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007038:	e00f      	b.n	800705a <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800703a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800703e:	3308      	adds	r3, #8
 8007040:	2102      	movs	r1, #2
 8007042:	4618      	mov	r0, r3
 8007044:	f001 f8e6 	bl	8008214 <RCCEx_PLL2_Config>
 8007048:	4603      	mov	r3, r0
 800704a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800704e:	e004      	b.n	800705a <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007050:	2301      	movs	r3, #1
 8007052:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007056:	e000      	b.n	800705a <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8007058:	bf00      	nop
    }

    if (ret == HAL_OK)
 800705a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800705e:	2b00      	cmp	r3, #0
 8007060:	d10a      	bne.n	8007078 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8007062:	4b92      	ldr	r3, [pc, #584]	@ (80072ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007064:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007066:	f023 0103 	bic.w	r1, r3, #3
 800706a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800706e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007070:	4a8e      	ldr	r2, [pc, #568]	@ (80072ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007072:	430b      	orrs	r3, r1
 8007074:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007076:	e003      	b.n	8007080 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007078:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800707c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007080:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007088:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800708c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007090:	2300      	movs	r3, #0
 8007092:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007096:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800709a:	460b      	mov	r3, r1
 800709c:	4313      	orrs	r3, r2
 800709e:	f000 8099 	beq.w	80071d4 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80070a2:	4b83      	ldr	r3, [pc, #524]	@ (80072b0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	4a82      	ldr	r2, [pc, #520]	@ (80072b0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80070a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80070ac:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80070ae:	f7fc fa17 	bl	80034e0 <HAL_GetTick>
 80070b2:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80070b6:	e00b      	b.n	80070d0 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80070b8:	f7fc fa12 	bl	80034e0 <HAL_GetTick>
 80070bc:	4602      	mov	r2, r0
 80070be:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80070c2:	1ad3      	subs	r3, r2, r3
 80070c4:	2b64      	cmp	r3, #100	@ 0x64
 80070c6:	d903      	bls.n	80070d0 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 80070c8:	2303      	movs	r3, #3
 80070ca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80070ce:	e005      	b.n	80070dc <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80070d0:	4b77      	ldr	r3, [pc, #476]	@ (80072b0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d0ed      	beq.n	80070b8 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 80070dc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d173      	bne.n	80071cc <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80070e4:	4b71      	ldr	r3, [pc, #452]	@ (80072ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80070e6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80070e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070ec:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80070f0:	4053      	eors	r3, r2
 80070f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d015      	beq.n	8007126 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80070fa:	4b6c      	ldr	r3, [pc, #432]	@ (80072ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80070fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007102:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007106:	4b69      	ldr	r3, [pc, #420]	@ (80072ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007108:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800710a:	4a68      	ldr	r2, [pc, #416]	@ (80072ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800710c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007110:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007112:	4b66      	ldr	r3, [pc, #408]	@ (80072ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007114:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007116:	4a65      	ldr	r2, [pc, #404]	@ (80072ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007118:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800711c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800711e:	4a63      	ldr	r2, [pc, #396]	@ (80072ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007120:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007124:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007126:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800712a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800712e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007132:	d118      	bne.n	8007166 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007134:	f7fc f9d4 	bl	80034e0 <HAL_GetTick>
 8007138:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800713c:	e00d      	b.n	800715a <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800713e:	f7fc f9cf 	bl	80034e0 <HAL_GetTick>
 8007142:	4602      	mov	r2, r0
 8007144:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007148:	1ad2      	subs	r2, r2, r3
 800714a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800714e:	429a      	cmp	r2, r3
 8007150:	d903      	bls.n	800715a <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8007152:	2303      	movs	r3, #3
 8007154:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8007158:	e005      	b.n	8007166 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800715a:	4b54      	ldr	r3, [pc, #336]	@ (80072ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800715c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800715e:	f003 0302 	and.w	r3, r3, #2
 8007162:	2b00      	cmp	r3, #0
 8007164:	d0eb      	beq.n	800713e <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8007166:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800716a:	2b00      	cmp	r3, #0
 800716c:	d129      	bne.n	80071c2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800716e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007172:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007176:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800717a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800717e:	d10e      	bne.n	800719e <HAL_RCCEx_PeriphCLKConfig+0x846>
 8007180:	4b4a      	ldr	r3, [pc, #296]	@ (80072ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007182:	691b      	ldr	r3, [r3, #16]
 8007184:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007188:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800718c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007190:	091a      	lsrs	r2, r3, #4
 8007192:	4b48      	ldr	r3, [pc, #288]	@ (80072b4 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8007194:	4013      	ands	r3, r2
 8007196:	4a45      	ldr	r2, [pc, #276]	@ (80072ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007198:	430b      	orrs	r3, r1
 800719a:	6113      	str	r3, [r2, #16]
 800719c:	e005      	b.n	80071aa <HAL_RCCEx_PeriphCLKConfig+0x852>
 800719e:	4b43      	ldr	r3, [pc, #268]	@ (80072ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80071a0:	691b      	ldr	r3, [r3, #16]
 80071a2:	4a42      	ldr	r2, [pc, #264]	@ (80072ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80071a4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80071a8:	6113      	str	r3, [r2, #16]
 80071aa:	4b40      	ldr	r3, [pc, #256]	@ (80072ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80071ac:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80071ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071b2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80071b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80071ba:	4a3c      	ldr	r2, [pc, #240]	@ (80072ac <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80071bc:	430b      	orrs	r3, r1
 80071be:	6713      	str	r3, [r2, #112]	@ 0x70
 80071c0:	e008      	b.n	80071d4 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80071c2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80071c6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 80071ca:	e003      	b.n	80071d4 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80071d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80071d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071dc:	f002 0301 	and.w	r3, r2, #1
 80071e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80071e4:	2300      	movs	r3, #0
 80071e6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80071ea:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80071ee:	460b      	mov	r3, r1
 80071f0:	4313      	orrs	r3, r2
 80071f2:	f000 808f 	beq.w	8007314 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80071f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80071fc:	2b28      	cmp	r3, #40	@ 0x28
 80071fe:	d871      	bhi.n	80072e4 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8007200:	a201      	add	r2, pc, #4	@ (adr r2, 8007208 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8007202:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007206:	bf00      	nop
 8007208:	080072ed 	.word	0x080072ed
 800720c:	080072e5 	.word	0x080072e5
 8007210:	080072e5 	.word	0x080072e5
 8007214:	080072e5 	.word	0x080072e5
 8007218:	080072e5 	.word	0x080072e5
 800721c:	080072e5 	.word	0x080072e5
 8007220:	080072e5 	.word	0x080072e5
 8007224:	080072e5 	.word	0x080072e5
 8007228:	080072b9 	.word	0x080072b9
 800722c:	080072e5 	.word	0x080072e5
 8007230:	080072e5 	.word	0x080072e5
 8007234:	080072e5 	.word	0x080072e5
 8007238:	080072e5 	.word	0x080072e5
 800723c:	080072e5 	.word	0x080072e5
 8007240:	080072e5 	.word	0x080072e5
 8007244:	080072e5 	.word	0x080072e5
 8007248:	080072cf 	.word	0x080072cf
 800724c:	080072e5 	.word	0x080072e5
 8007250:	080072e5 	.word	0x080072e5
 8007254:	080072e5 	.word	0x080072e5
 8007258:	080072e5 	.word	0x080072e5
 800725c:	080072e5 	.word	0x080072e5
 8007260:	080072e5 	.word	0x080072e5
 8007264:	080072e5 	.word	0x080072e5
 8007268:	080072ed 	.word	0x080072ed
 800726c:	080072e5 	.word	0x080072e5
 8007270:	080072e5 	.word	0x080072e5
 8007274:	080072e5 	.word	0x080072e5
 8007278:	080072e5 	.word	0x080072e5
 800727c:	080072e5 	.word	0x080072e5
 8007280:	080072e5 	.word	0x080072e5
 8007284:	080072e5 	.word	0x080072e5
 8007288:	080072ed 	.word	0x080072ed
 800728c:	080072e5 	.word	0x080072e5
 8007290:	080072e5 	.word	0x080072e5
 8007294:	080072e5 	.word	0x080072e5
 8007298:	080072e5 	.word	0x080072e5
 800729c:	080072e5 	.word	0x080072e5
 80072a0:	080072e5 	.word	0x080072e5
 80072a4:	080072e5 	.word	0x080072e5
 80072a8:	080072ed 	.word	0x080072ed
 80072ac:	58024400 	.word	0x58024400
 80072b0:	58024800 	.word	0x58024800
 80072b4:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80072b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072bc:	3308      	adds	r3, #8
 80072be:	2101      	movs	r1, #1
 80072c0:	4618      	mov	r0, r3
 80072c2:	f000 ffa7 	bl	8008214 <RCCEx_PLL2_Config>
 80072c6:	4603      	mov	r3, r0
 80072c8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80072cc:	e00f      	b.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80072ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072d2:	3328      	adds	r3, #40	@ 0x28
 80072d4:	2101      	movs	r1, #1
 80072d6:	4618      	mov	r0, r3
 80072d8:	f001 f84e 	bl	8008378 <RCCEx_PLL3_Config>
 80072dc:	4603      	mov	r3, r0
 80072de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80072e2:	e004      	b.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80072e4:	2301      	movs	r3, #1
 80072e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80072ea:	e000      	b.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 80072ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072ee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d10a      	bne.n	800730c <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80072f6:	4bbf      	ldr	r3, [pc, #764]	@ (80075f4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80072f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072fa:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80072fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007302:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007304:	4abb      	ldr	r2, [pc, #748]	@ (80075f4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007306:	430b      	orrs	r3, r1
 8007308:	6553      	str	r3, [r2, #84]	@ 0x54
 800730a:	e003      	b.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800730c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007310:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007314:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800731c:	f002 0302 	and.w	r3, r2, #2
 8007320:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007324:	2300      	movs	r3, #0
 8007326:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800732a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800732e:	460b      	mov	r3, r1
 8007330:	4313      	orrs	r3, r2
 8007332:	d041      	beq.n	80073b8 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007334:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007338:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800733a:	2b05      	cmp	r3, #5
 800733c:	d824      	bhi.n	8007388 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800733e:	a201      	add	r2, pc, #4	@ (adr r2, 8007344 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8007340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007344:	08007391 	.word	0x08007391
 8007348:	0800735d 	.word	0x0800735d
 800734c:	08007373 	.word	0x08007373
 8007350:	08007391 	.word	0x08007391
 8007354:	08007391 	.word	0x08007391
 8007358:	08007391 	.word	0x08007391
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800735c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007360:	3308      	adds	r3, #8
 8007362:	2101      	movs	r1, #1
 8007364:	4618      	mov	r0, r3
 8007366:	f000 ff55 	bl	8008214 <RCCEx_PLL2_Config>
 800736a:	4603      	mov	r3, r0
 800736c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007370:	e00f      	b.n	8007392 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007372:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007376:	3328      	adds	r3, #40	@ 0x28
 8007378:	2101      	movs	r1, #1
 800737a:	4618      	mov	r0, r3
 800737c:	f000 fffc 	bl	8008378 <RCCEx_PLL3_Config>
 8007380:	4603      	mov	r3, r0
 8007382:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007386:	e004      	b.n	8007392 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007388:	2301      	movs	r3, #1
 800738a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800738e:	e000      	b.n	8007392 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8007390:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007392:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007396:	2b00      	cmp	r3, #0
 8007398:	d10a      	bne.n	80073b0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800739a:	4b96      	ldr	r3, [pc, #600]	@ (80075f4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800739c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800739e:	f023 0107 	bic.w	r1, r3, #7
 80073a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073a8:	4a92      	ldr	r2, [pc, #584]	@ (80075f4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80073aa:	430b      	orrs	r3, r1
 80073ac:	6553      	str	r3, [r2, #84]	@ 0x54
 80073ae:	e003      	b.n	80073b8 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80073b4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80073b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073c0:	f002 0304 	and.w	r3, r2, #4
 80073c4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80073c8:	2300      	movs	r3, #0
 80073ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80073ce:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80073d2:	460b      	mov	r3, r1
 80073d4:	4313      	orrs	r3, r2
 80073d6:	d044      	beq.n	8007462 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80073d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073e0:	2b05      	cmp	r3, #5
 80073e2:	d825      	bhi.n	8007430 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 80073e4:	a201      	add	r2, pc, #4	@ (adr r2, 80073ec <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 80073e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073ea:	bf00      	nop
 80073ec:	08007439 	.word	0x08007439
 80073f0:	08007405 	.word	0x08007405
 80073f4:	0800741b 	.word	0x0800741b
 80073f8:	08007439 	.word	0x08007439
 80073fc:	08007439 	.word	0x08007439
 8007400:	08007439 	.word	0x08007439
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007404:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007408:	3308      	adds	r3, #8
 800740a:	2101      	movs	r1, #1
 800740c:	4618      	mov	r0, r3
 800740e:	f000 ff01 	bl	8008214 <RCCEx_PLL2_Config>
 8007412:	4603      	mov	r3, r0
 8007414:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007418:	e00f      	b.n	800743a <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800741a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800741e:	3328      	adds	r3, #40	@ 0x28
 8007420:	2101      	movs	r1, #1
 8007422:	4618      	mov	r0, r3
 8007424:	f000 ffa8 	bl	8008378 <RCCEx_PLL3_Config>
 8007428:	4603      	mov	r3, r0
 800742a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800742e:	e004      	b.n	800743a <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007430:	2301      	movs	r3, #1
 8007432:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007436:	e000      	b.n	800743a <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8007438:	bf00      	nop
    }

    if (ret == HAL_OK)
 800743a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800743e:	2b00      	cmp	r3, #0
 8007440:	d10b      	bne.n	800745a <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007442:	4b6c      	ldr	r3, [pc, #432]	@ (80075f4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007444:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007446:	f023 0107 	bic.w	r1, r3, #7
 800744a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800744e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007452:	4a68      	ldr	r2, [pc, #416]	@ (80075f4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007454:	430b      	orrs	r3, r1
 8007456:	6593      	str	r3, [r2, #88]	@ 0x58
 8007458:	e003      	b.n	8007462 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800745a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800745e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007462:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800746a:	f002 0320 	and.w	r3, r2, #32
 800746e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007472:	2300      	movs	r3, #0
 8007474:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007478:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800747c:	460b      	mov	r3, r1
 800747e:	4313      	orrs	r3, r2
 8007480:	d055      	beq.n	800752e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007482:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007486:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800748a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800748e:	d033      	beq.n	80074f8 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8007490:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007494:	d82c      	bhi.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007496:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800749a:	d02f      	beq.n	80074fc <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800749c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074a0:	d826      	bhi.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80074a2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80074a6:	d02b      	beq.n	8007500 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 80074a8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80074ac:	d820      	bhi.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80074ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80074b2:	d012      	beq.n	80074da <HAL_RCCEx_PeriphCLKConfig+0xb82>
 80074b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80074b8:	d81a      	bhi.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d022      	beq.n	8007504 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 80074be:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80074c2:	d115      	bne.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80074c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074c8:	3308      	adds	r3, #8
 80074ca:	2100      	movs	r1, #0
 80074cc:	4618      	mov	r0, r3
 80074ce:	f000 fea1 	bl	8008214 <RCCEx_PLL2_Config>
 80074d2:	4603      	mov	r3, r0
 80074d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80074d8:	e015      	b.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80074da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074de:	3328      	adds	r3, #40	@ 0x28
 80074e0:	2102      	movs	r1, #2
 80074e2:	4618      	mov	r0, r3
 80074e4:	f000 ff48 	bl	8008378 <RCCEx_PLL3_Config>
 80074e8:	4603      	mov	r3, r0
 80074ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80074ee:	e00a      	b.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80074f0:	2301      	movs	r3, #1
 80074f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80074f6:	e006      	b.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80074f8:	bf00      	nop
 80074fa:	e004      	b.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80074fc:	bf00      	nop
 80074fe:	e002      	b.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007500:	bf00      	nop
 8007502:	e000      	b.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007504:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007506:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800750a:	2b00      	cmp	r3, #0
 800750c:	d10b      	bne.n	8007526 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800750e:	4b39      	ldr	r3, [pc, #228]	@ (80075f4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007510:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007512:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007516:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800751a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800751e:	4a35      	ldr	r2, [pc, #212]	@ (80075f4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007520:	430b      	orrs	r3, r1
 8007522:	6553      	str	r3, [r2, #84]	@ 0x54
 8007524:	e003      	b.n	800752e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007526:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800752a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800752e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007536:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800753a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800753e:	2300      	movs	r3, #0
 8007540:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007544:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007548:	460b      	mov	r3, r1
 800754a:	4313      	orrs	r3, r2
 800754c:	d058      	beq.n	8007600 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800754e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007552:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007556:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800755a:	d033      	beq.n	80075c4 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800755c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007560:	d82c      	bhi.n	80075bc <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007562:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007566:	d02f      	beq.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8007568:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800756c:	d826      	bhi.n	80075bc <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800756e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007572:	d02b      	beq.n	80075cc <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8007574:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007578:	d820      	bhi.n	80075bc <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800757a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800757e:	d012      	beq.n	80075a6 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8007580:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007584:	d81a      	bhi.n	80075bc <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007586:	2b00      	cmp	r3, #0
 8007588:	d022      	beq.n	80075d0 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800758a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800758e:	d115      	bne.n	80075bc <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007590:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007594:	3308      	adds	r3, #8
 8007596:	2100      	movs	r1, #0
 8007598:	4618      	mov	r0, r3
 800759a:	f000 fe3b 	bl	8008214 <RCCEx_PLL2_Config>
 800759e:	4603      	mov	r3, r0
 80075a0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80075a4:	e015      	b.n	80075d2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80075a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075aa:	3328      	adds	r3, #40	@ 0x28
 80075ac:	2102      	movs	r1, #2
 80075ae:	4618      	mov	r0, r3
 80075b0:	f000 fee2 	bl	8008378 <RCCEx_PLL3_Config>
 80075b4:	4603      	mov	r3, r0
 80075b6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80075ba:	e00a      	b.n	80075d2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80075bc:	2301      	movs	r3, #1
 80075be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80075c2:	e006      	b.n	80075d2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80075c4:	bf00      	nop
 80075c6:	e004      	b.n	80075d2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80075c8:	bf00      	nop
 80075ca:	e002      	b.n	80075d2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80075cc:	bf00      	nop
 80075ce:	e000      	b.n	80075d2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80075d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80075d2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d10e      	bne.n	80075f8 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80075da:	4b06      	ldr	r3, [pc, #24]	@ (80075f4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80075dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075de:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80075e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80075ea:	4a02      	ldr	r2, [pc, #8]	@ (80075f4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80075ec:	430b      	orrs	r3, r1
 80075ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80075f0:	e006      	b.n	8007600 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 80075f2:	bf00      	nop
 80075f4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80075fc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007600:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007608:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800760c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007610:	2300      	movs	r3, #0
 8007612:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007616:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800761a:	460b      	mov	r3, r1
 800761c:	4313      	orrs	r3, r2
 800761e:	d055      	beq.n	80076cc <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007620:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007624:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007628:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800762c:	d033      	beq.n	8007696 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800762e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007632:	d82c      	bhi.n	800768e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007634:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007638:	d02f      	beq.n	800769a <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800763a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800763e:	d826      	bhi.n	800768e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007640:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007644:	d02b      	beq.n	800769e <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8007646:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800764a:	d820      	bhi.n	800768e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800764c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007650:	d012      	beq.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8007652:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007656:	d81a      	bhi.n	800768e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007658:	2b00      	cmp	r3, #0
 800765a:	d022      	beq.n	80076a2 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800765c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007660:	d115      	bne.n	800768e <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007662:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007666:	3308      	adds	r3, #8
 8007668:	2100      	movs	r1, #0
 800766a:	4618      	mov	r0, r3
 800766c:	f000 fdd2 	bl	8008214 <RCCEx_PLL2_Config>
 8007670:	4603      	mov	r3, r0
 8007672:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007676:	e015      	b.n	80076a4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007678:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800767c:	3328      	adds	r3, #40	@ 0x28
 800767e:	2102      	movs	r1, #2
 8007680:	4618      	mov	r0, r3
 8007682:	f000 fe79 	bl	8008378 <RCCEx_PLL3_Config>
 8007686:	4603      	mov	r3, r0
 8007688:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800768c:	e00a      	b.n	80076a4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800768e:	2301      	movs	r3, #1
 8007690:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007694:	e006      	b.n	80076a4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007696:	bf00      	nop
 8007698:	e004      	b.n	80076a4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800769a:	bf00      	nop
 800769c:	e002      	b.n	80076a4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800769e:	bf00      	nop
 80076a0:	e000      	b.n	80076a4 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80076a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80076a4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d10b      	bne.n	80076c4 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80076ac:	4ba0      	ldr	r3, [pc, #640]	@ (8007930 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80076ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076b0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80076b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076b8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80076bc:	4a9c      	ldr	r2, [pc, #624]	@ (8007930 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80076be:	430b      	orrs	r3, r1
 80076c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80076c2:	e003      	b.n	80076cc <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80076c8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 80076cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076d4:	f002 0308 	and.w	r3, r2, #8
 80076d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80076dc:	2300      	movs	r3, #0
 80076de:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80076e2:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80076e6:	460b      	mov	r3, r1
 80076e8:	4313      	orrs	r3, r2
 80076ea:	d01e      	beq.n	800772a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 80076ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076f8:	d10c      	bne.n	8007714 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80076fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076fe:	3328      	adds	r3, #40	@ 0x28
 8007700:	2102      	movs	r1, #2
 8007702:	4618      	mov	r0, r3
 8007704:	f000 fe38 	bl	8008378 <RCCEx_PLL3_Config>
 8007708:	4603      	mov	r3, r0
 800770a:	2b00      	cmp	r3, #0
 800770c:	d002      	beq.n	8007714 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800770e:	2301      	movs	r3, #1
 8007710:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8007714:	4b86      	ldr	r3, [pc, #536]	@ (8007930 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007716:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007718:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800771c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007720:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007724:	4a82      	ldr	r2, [pc, #520]	@ (8007930 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007726:	430b      	orrs	r3, r1
 8007728:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800772a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800772e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007732:	f002 0310 	and.w	r3, r2, #16
 8007736:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800773a:	2300      	movs	r3, #0
 800773c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007740:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007744:	460b      	mov	r3, r1
 8007746:	4313      	orrs	r3, r2
 8007748:	d01e      	beq.n	8007788 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800774a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800774e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007752:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007756:	d10c      	bne.n	8007772 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007758:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800775c:	3328      	adds	r3, #40	@ 0x28
 800775e:	2102      	movs	r1, #2
 8007760:	4618      	mov	r0, r3
 8007762:	f000 fe09 	bl	8008378 <RCCEx_PLL3_Config>
 8007766:	4603      	mov	r3, r0
 8007768:	2b00      	cmp	r3, #0
 800776a:	d002      	beq.n	8007772 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800776c:	2301      	movs	r3, #1
 800776e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007772:	4b6f      	ldr	r3, [pc, #444]	@ (8007930 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007774:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007776:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800777a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800777e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007782:	4a6b      	ldr	r2, [pc, #428]	@ (8007930 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007784:	430b      	orrs	r3, r1
 8007786:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007788:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800778c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007790:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007794:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007796:	2300      	movs	r3, #0
 8007798:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800779a:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800779e:	460b      	mov	r3, r1
 80077a0:	4313      	orrs	r3, r2
 80077a2:	d03e      	beq.n	8007822 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80077a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077a8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80077ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80077b0:	d022      	beq.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 80077b2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80077b6:	d81b      	bhi.n	80077f0 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d003      	beq.n	80077c4 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 80077bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80077c0:	d00b      	beq.n	80077da <HAL_RCCEx_PeriphCLKConfig+0xe82>
 80077c2:	e015      	b.n	80077f0 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80077c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077c8:	3308      	adds	r3, #8
 80077ca:	2100      	movs	r1, #0
 80077cc:	4618      	mov	r0, r3
 80077ce:	f000 fd21 	bl	8008214 <RCCEx_PLL2_Config>
 80077d2:	4603      	mov	r3, r0
 80077d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80077d8:	e00f      	b.n	80077fa <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80077da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077de:	3328      	adds	r3, #40	@ 0x28
 80077e0:	2102      	movs	r1, #2
 80077e2:	4618      	mov	r0, r3
 80077e4:	f000 fdc8 	bl	8008378 <RCCEx_PLL3_Config>
 80077e8:	4603      	mov	r3, r0
 80077ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80077ee:	e004      	b.n	80077fa <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80077f0:	2301      	movs	r3, #1
 80077f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80077f6:	e000      	b.n	80077fa <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 80077f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80077fa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d10b      	bne.n	800781a <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007802:	4b4b      	ldr	r3, [pc, #300]	@ (8007930 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007804:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007806:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800780a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800780e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007812:	4a47      	ldr	r2, [pc, #284]	@ (8007930 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007814:	430b      	orrs	r3, r1
 8007816:	6593      	str	r3, [r2, #88]	@ 0x58
 8007818:	e003      	b.n	8007822 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800781a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800781e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007822:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800782a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800782e:	673b      	str	r3, [r7, #112]	@ 0x70
 8007830:	2300      	movs	r3, #0
 8007832:	677b      	str	r3, [r7, #116]	@ 0x74
 8007834:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007838:	460b      	mov	r3, r1
 800783a:	4313      	orrs	r3, r2
 800783c:	d03b      	beq.n	80078b6 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800783e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007842:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007846:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800784a:	d01f      	beq.n	800788c <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800784c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007850:	d818      	bhi.n	8007884 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8007852:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007856:	d003      	beq.n	8007860 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8007858:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800785c:	d007      	beq.n	800786e <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800785e:	e011      	b.n	8007884 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007860:	4b33      	ldr	r3, [pc, #204]	@ (8007930 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007864:	4a32      	ldr	r2, [pc, #200]	@ (8007930 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007866:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800786a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800786c:	e00f      	b.n	800788e <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800786e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007872:	3328      	adds	r3, #40	@ 0x28
 8007874:	2101      	movs	r1, #1
 8007876:	4618      	mov	r0, r3
 8007878:	f000 fd7e 	bl	8008378 <RCCEx_PLL3_Config>
 800787c:	4603      	mov	r3, r0
 800787e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8007882:	e004      	b.n	800788e <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007884:	2301      	movs	r3, #1
 8007886:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800788a:	e000      	b.n	800788e <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800788c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800788e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007892:	2b00      	cmp	r3, #0
 8007894:	d10b      	bne.n	80078ae <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007896:	4b26      	ldr	r3, [pc, #152]	@ (8007930 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007898:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800789a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800789e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80078a6:	4a22      	ldr	r2, [pc, #136]	@ (8007930 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80078a8:	430b      	orrs	r3, r1
 80078aa:	6553      	str	r3, [r2, #84]	@ 0x54
 80078ac:	e003      	b.n	80078b6 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078ae:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80078b2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80078b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078be:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80078c2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80078c4:	2300      	movs	r3, #0
 80078c6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80078c8:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80078cc:	460b      	mov	r3, r1
 80078ce:	4313      	orrs	r3, r2
 80078d0:	d034      	beq.n	800793c <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80078d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d003      	beq.n	80078e4 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 80078dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80078e0:	d007      	beq.n	80078f2 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 80078e2:	e011      	b.n	8007908 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80078e4:	4b12      	ldr	r3, [pc, #72]	@ (8007930 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80078e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078e8:	4a11      	ldr	r2, [pc, #68]	@ (8007930 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80078ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80078ee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80078f0:	e00e      	b.n	8007910 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80078f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078f6:	3308      	adds	r3, #8
 80078f8:	2102      	movs	r1, #2
 80078fa:	4618      	mov	r0, r3
 80078fc:	f000 fc8a 	bl	8008214 <RCCEx_PLL2_Config>
 8007900:	4603      	mov	r3, r0
 8007902:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007906:	e003      	b.n	8007910 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8007908:	2301      	movs	r3, #1
 800790a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800790e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007910:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007914:	2b00      	cmp	r3, #0
 8007916:	d10d      	bne.n	8007934 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007918:	4b05      	ldr	r3, [pc, #20]	@ (8007930 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800791a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800791c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007920:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007924:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007926:	4a02      	ldr	r2, [pc, #8]	@ (8007930 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007928:	430b      	orrs	r3, r1
 800792a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800792c:	e006      	b.n	800793c <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800792e:	bf00      	nop
 8007930:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007934:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007938:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800793c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007944:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007948:	663b      	str	r3, [r7, #96]	@ 0x60
 800794a:	2300      	movs	r3, #0
 800794c:	667b      	str	r3, [r7, #100]	@ 0x64
 800794e:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007952:	460b      	mov	r3, r1
 8007954:	4313      	orrs	r3, r2
 8007956:	d00c      	beq.n	8007972 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007958:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800795c:	3328      	adds	r3, #40	@ 0x28
 800795e:	2102      	movs	r1, #2
 8007960:	4618      	mov	r0, r3
 8007962:	f000 fd09 	bl	8008378 <RCCEx_PLL3_Config>
 8007966:	4603      	mov	r3, r0
 8007968:	2b00      	cmp	r3, #0
 800796a:	d002      	beq.n	8007972 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800796c:	2301      	movs	r3, #1
 800796e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007972:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800797a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800797e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007980:	2300      	movs	r3, #0
 8007982:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007984:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007988:	460b      	mov	r3, r1
 800798a:	4313      	orrs	r3, r2
 800798c:	d036      	beq.n	80079fc <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800798e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007992:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007994:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007998:	d018      	beq.n	80079cc <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800799a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800799e:	d811      	bhi.n	80079c4 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80079a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80079a4:	d014      	beq.n	80079d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 80079a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80079aa:	d80b      	bhi.n	80079c4 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d011      	beq.n	80079d4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 80079b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80079b4:	d106      	bne.n	80079c4 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80079b6:	4bb7      	ldr	r3, [pc, #732]	@ (8007c94 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80079b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079ba:	4ab6      	ldr	r2, [pc, #728]	@ (8007c94 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80079bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80079c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80079c2:	e008      	b.n	80079d6 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80079c4:	2301      	movs	r3, #1
 80079c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80079ca:	e004      	b.n	80079d6 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80079cc:	bf00      	nop
 80079ce:	e002      	b.n	80079d6 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80079d0:	bf00      	nop
 80079d2:	e000      	b.n	80079d6 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 80079d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80079d6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d10a      	bne.n	80079f4 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80079de:	4bad      	ldr	r3, [pc, #692]	@ (8007c94 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80079e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079e2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80079e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079ea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80079ec:	4aa9      	ldr	r2, [pc, #676]	@ (8007c94 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80079ee:	430b      	orrs	r3, r1
 80079f0:	6553      	str	r3, [r2, #84]	@ 0x54
 80079f2:	e003      	b.n	80079fc <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079f4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80079f8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80079fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a04:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007a08:	653b      	str	r3, [r7, #80]	@ 0x50
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	657b      	str	r3, [r7, #84]	@ 0x54
 8007a0e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8007a12:	460b      	mov	r3, r1
 8007a14:	4313      	orrs	r3, r2
 8007a16:	d009      	beq.n	8007a2c <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007a18:	4b9e      	ldr	r3, [pc, #632]	@ (8007c94 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007a1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a1c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007a20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a26:	4a9b      	ldr	r2, [pc, #620]	@ (8007c94 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007a28:	430b      	orrs	r3, r1
 8007a2a:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007a2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a34:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007a38:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a3e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007a42:	460b      	mov	r3, r1
 8007a44:	4313      	orrs	r3, r2
 8007a46:	d009      	beq.n	8007a5c <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007a48:	4b92      	ldr	r3, [pc, #584]	@ (8007c94 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007a4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a4c:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8007a50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a54:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007a56:	4a8f      	ldr	r2, [pc, #572]	@ (8007c94 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007a58:	430b      	orrs	r3, r1
 8007a5a:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007a5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a64:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8007a68:	643b      	str	r3, [r7, #64]	@ 0x40
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a6e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007a72:	460b      	mov	r3, r1
 8007a74:	4313      	orrs	r3, r2
 8007a76:	d00e      	beq.n	8007a96 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007a78:	4b86      	ldr	r3, [pc, #536]	@ (8007c94 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007a7a:	691b      	ldr	r3, [r3, #16]
 8007a7c:	4a85      	ldr	r2, [pc, #532]	@ (8007c94 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007a7e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007a82:	6113      	str	r3, [r2, #16]
 8007a84:	4b83      	ldr	r3, [pc, #524]	@ (8007c94 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007a86:	6919      	ldr	r1, [r3, #16]
 8007a88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a8c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007a90:	4a80      	ldr	r2, [pc, #512]	@ (8007c94 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007a92:	430b      	orrs	r3, r1
 8007a94:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007a96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a9e:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8007aa2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007aa8:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007aac:	460b      	mov	r3, r1
 8007aae:	4313      	orrs	r3, r2
 8007ab0:	d009      	beq.n	8007ac6 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007ab2:	4b78      	ldr	r3, [pc, #480]	@ (8007c94 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007ab4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ab6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007aba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007abe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ac0:	4a74      	ldr	r2, [pc, #464]	@ (8007c94 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007ac2:	430b      	orrs	r3, r1
 8007ac4:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007ac6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ace:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007ad2:	633b      	str	r3, [r7, #48]	@ 0x30
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ad8:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007adc:	460b      	mov	r3, r1
 8007ade:	4313      	orrs	r3, r2
 8007ae0:	d00a      	beq.n	8007af8 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007ae2:	4b6c      	ldr	r3, [pc, #432]	@ (8007c94 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007ae4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ae6:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8007aea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007aee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007af2:	4a68      	ldr	r2, [pc, #416]	@ (8007c94 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007af4:	430b      	orrs	r3, r1
 8007af6:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8007af8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b00:	2100      	movs	r1, #0
 8007b02:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007b04:	f003 0301 	and.w	r3, r3, #1
 8007b08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007b0a:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8007b0e:	460b      	mov	r3, r1
 8007b10:	4313      	orrs	r3, r2
 8007b12:	d011      	beq.n	8007b38 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007b14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b18:	3308      	adds	r3, #8
 8007b1a:	2100      	movs	r1, #0
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	f000 fb79 	bl	8008214 <RCCEx_PLL2_Config>
 8007b22:	4603      	mov	r3, r0
 8007b24:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007b28:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d003      	beq.n	8007b38 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b30:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b34:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8007b38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b40:	2100      	movs	r1, #0
 8007b42:	6239      	str	r1, [r7, #32]
 8007b44:	f003 0302 	and.w	r3, r3, #2
 8007b48:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b4a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007b4e:	460b      	mov	r3, r1
 8007b50:	4313      	orrs	r3, r2
 8007b52:	d011      	beq.n	8007b78 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007b54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b58:	3308      	adds	r3, #8
 8007b5a:	2101      	movs	r1, #1
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	f000 fb59 	bl	8008214 <RCCEx_PLL2_Config>
 8007b62:	4603      	mov	r3, r0
 8007b64:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007b68:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d003      	beq.n	8007b78 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b70:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b74:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8007b78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b80:	2100      	movs	r1, #0
 8007b82:	61b9      	str	r1, [r7, #24]
 8007b84:	f003 0304 	and.w	r3, r3, #4
 8007b88:	61fb      	str	r3, [r7, #28]
 8007b8a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007b8e:	460b      	mov	r3, r1
 8007b90:	4313      	orrs	r3, r2
 8007b92:	d011      	beq.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007b94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b98:	3308      	adds	r3, #8
 8007b9a:	2102      	movs	r1, #2
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	f000 fb39 	bl	8008214 <RCCEx_PLL2_Config>
 8007ba2:	4603      	mov	r3, r0
 8007ba4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007ba8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d003      	beq.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bb0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007bb4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8007bb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bc0:	2100      	movs	r1, #0
 8007bc2:	6139      	str	r1, [r7, #16]
 8007bc4:	f003 0308 	and.w	r3, r3, #8
 8007bc8:	617b      	str	r3, [r7, #20]
 8007bca:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007bce:	460b      	mov	r3, r1
 8007bd0:	4313      	orrs	r3, r2
 8007bd2:	d011      	beq.n	8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007bd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bd8:	3328      	adds	r3, #40	@ 0x28
 8007bda:	2100      	movs	r1, #0
 8007bdc:	4618      	mov	r0, r3
 8007bde:	f000 fbcb 	bl	8008378 <RCCEx_PLL3_Config>
 8007be2:	4603      	mov	r3, r0
 8007be4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8007be8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d003      	beq.n	8007bf8 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bf0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007bf4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8007bf8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c00:	2100      	movs	r1, #0
 8007c02:	60b9      	str	r1, [r7, #8]
 8007c04:	f003 0310 	and.w	r3, r3, #16
 8007c08:	60fb      	str	r3, [r7, #12]
 8007c0a:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007c0e:	460b      	mov	r3, r1
 8007c10:	4313      	orrs	r3, r2
 8007c12:	d011      	beq.n	8007c38 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007c14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c18:	3328      	adds	r3, #40	@ 0x28
 8007c1a:	2101      	movs	r1, #1
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	f000 fbab 	bl	8008378 <RCCEx_PLL3_Config>
 8007c22:	4603      	mov	r3, r0
 8007c24:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007c28:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d003      	beq.n	8007c38 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c30:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c34:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8007c38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c40:	2100      	movs	r1, #0
 8007c42:	6039      	str	r1, [r7, #0]
 8007c44:	f003 0320 	and.w	r3, r3, #32
 8007c48:	607b      	str	r3, [r7, #4]
 8007c4a:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007c4e:	460b      	mov	r3, r1
 8007c50:	4313      	orrs	r3, r2
 8007c52:	d011      	beq.n	8007c78 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007c54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c58:	3328      	adds	r3, #40	@ 0x28
 8007c5a:	2102      	movs	r1, #2
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	f000 fb8b 	bl	8008378 <RCCEx_PLL3_Config>
 8007c62:	4603      	mov	r3, r0
 8007c64:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007c68:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d003      	beq.n	8007c78 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c70:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c74:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8007c78:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d101      	bne.n	8007c84 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8007c80:	2300      	movs	r3, #0
 8007c82:	e000      	b.n	8007c86 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8007c84:	2301      	movs	r3, #1
}
 8007c86:	4618      	mov	r0, r3
 8007c88:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007c92:	bf00      	nop
 8007c94:	58024400 	.word	0x58024400

08007c98 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007c9c:	f7fe fdbe 	bl	800681c <HAL_RCC_GetHCLKFreq>
 8007ca0:	4602      	mov	r2, r0
 8007ca2:	4b06      	ldr	r3, [pc, #24]	@ (8007cbc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007ca4:	6a1b      	ldr	r3, [r3, #32]
 8007ca6:	091b      	lsrs	r3, r3, #4
 8007ca8:	f003 0307 	and.w	r3, r3, #7
 8007cac:	4904      	ldr	r1, [pc, #16]	@ (8007cc0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007cae:	5ccb      	ldrb	r3, [r1, r3]
 8007cb0:	f003 031f 	and.w	r3, r3, #31
 8007cb4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007cb8:	4618      	mov	r0, r3
 8007cba:	bd80      	pop	{r7, pc}
 8007cbc:	58024400 	.word	0x58024400
 8007cc0:	080117c0 	.word	0x080117c0

08007cc4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b089      	sub	sp, #36	@ 0x24
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007ccc:	4ba1      	ldr	r3, [pc, #644]	@ (8007f54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007cce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cd0:	f003 0303 	and.w	r3, r3, #3
 8007cd4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8007cd6:	4b9f      	ldr	r3, [pc, #636]	@ (8007f54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007cd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cda:	0b1b      	lsrs	r3, r3, #12
 8007cdc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007ce0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007ce2:	4b9c      	ldr	r3, [pc, #624]	@ (8007f54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007ce4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ce6:	091b      	lsrs	r3, r3, #4
 8007ce8:	f003 0301 	and.w	r3, r3, #1
 8007cec:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8007cee:	4b99      	ldr	r3, [pc, #612]	@ (8007f54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007cf0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cf2:	08db      	lsrs	r3, r3, #3
 8007cf4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007cf8:	693a      	ldr	r2, [r7, #16]
 8007cfa:	fb02 f303 	mul.w	r3, r2, r3
 8007cfe:	ee07 3a90 	vmov	s15, r3
 8007d02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d06:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007d0a:	697b      	ldr	r3, [r7, #20]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	f000 8111 	beq.w	8007f34 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8007d12:	69bb      	ldr	r3, [r7, #24]
 8007d14:	2b02      	cmp	r3, #2
 8007d16:	f000 8083 	beq.w	8007e20 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8007d1a:	69bb      	ldr	r3, [r7, #24]
 8007d1c:	2b02      	cmp	r3, #2
 8007d1e:	f200 80a1 	bhi.w	8007e64 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8007d22:	69bb      	ldr	r3, [r7, #24]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d003      	beq.n	8007d30 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007d28:	69bb      	ldr	r3, [r7, #24]
 8007d2a:	2b01      	cmp	r3, #1
 8007d2c:	d056      	beq.n	8007ddc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8007d2e:	e099      	b.n	8007e64 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007d30:	4b88      	ldr	r3, [pc, #544]	@ (8007f54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f003 0320 	and.w	r3, r3, #32
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d02d      	beq.n	8007d98 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007d3c:	4b85      	ldr	r3, [pc, #532]	@ (8007f54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	08db      	lsrs	r3, r3, #3
 8007d42:	f003 0303 	and.w	r3, r3, #3
 8007d46:	4a84      	ldr	r2, [pc, #528]	@ (8007f58 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007d48:	fa22 f303 	lsr.w	r3, r2, r3
 8007d4c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007d4e:	68bb      	ldr	r3, [r7, #8]
 8007d50:	ee07 3a90 	vmov	s15, r3
 8007d54:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d58:	697b      	ldr	r3, [r7, #20]
 8007d5a:	ee07 3a90 	vmov	s15, r3
 8007d5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d66:	4b7b      	ldr	r3, [pc, #492]	@ (8007f54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007d68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d6e:	ee07 3a90 	vmov	s15, r3
 8007d72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d76:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d7a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007f5c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007d7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007d8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d92:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007d96:	e087      	b.n	8007ea8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007d98:	697b      	ldr	r3, [r7, #20]
 8007d9a:	ee07 3a90 	vmov	s15, r3
 8007d9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007da2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007f60 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007da6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007daa:	4b6a      	ldr	r3, [pc, #424]	@ (8007f54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007dac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007db2:	ee07 3a90 	vmov	s15, r3
 8007db6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007dba:	ed97 6a03 	vldr	s12, [r7, #12]
 8007dbe:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007f5c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007dc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007dc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007dca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007dce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007dd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007dd6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007dda:	e065      	b.n	8007ea8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007ddc:	697b      	ldr	r3, [r7, #20]
 8007dde:	ee07 3a90 	vmov	s15, r3
 8007de2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007de6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007f64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007dea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007dee:	4b59      	ldr	r3, [pc, #356]	@ (8007f54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007df0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007df2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007df6:	ee07 3a90 	vmov	s15, r3
 8007dfa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007dfe:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e02:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007f5c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007e06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e1a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007e1e:	e043      	b.n	8007ea8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007e20:	697b      	ldr	r3, [r7, #20]
 8007e22:	ee07 3a90 	vmov	s15, r3
 8007e26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e2a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007f68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8007e2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e32:	4b48      	ldr	r3, [pc, #288]	@ (8007f54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007e34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e3a:	ee07 3a90 	vmov	s15, r3
 8007e3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e42:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e46:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007f5c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007e4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e5e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007e62:	e021      	b.n	8007ea8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007e64:	697b      	ldr	r3, [r7, #20]
 8007e66:	ee07 3a90 	vmov	s15, r3
 8007e6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e6e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007f64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007e72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e76:	4b37      	ldr	r3, [pc, #220]	@ (8007f54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007e78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e7e:	ee07 3a90 	vmov	s15, r3
 8007e82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e86:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e8a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007f5c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007e8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007e9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ea2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007ea6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8007ea8:	4b2a      	ldr	r3, [pc, #168]	@ (8007f54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007eaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007eac:	0a5b      	lsrs	r3, r3, #9
 8007eae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007eb2:	ee07 3a90 	vmov	s15, r3
 8007eb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007eba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007ebe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007ec2:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ec6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007eca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007ece:	ee17 2a90 	vmov	r2, s15
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8007ed6:	4b1f      	ldr	r3, [pc, #124]	@ (8007f54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007ed8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007eda:	0c1b      	lsrs	r3, r3, #16
 8007edc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ee0:	ee07 3a90 	vmov	s15, r3
 8007ee4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ee8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007eec:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007ef0:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ef4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ef8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007efc:	ee17 2a90 	vmov	r2, s15
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8007f04:	4b13      	ldr	r3, [pc, #76]	@ (8007f54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007f06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f08:	0e1b      	lsrs	r3, r3, #24
 8007f0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007f0e:	ee07 3a90 	vmov	s15, r3
 8007f12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f16:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007f1a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007f1e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007f22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007f26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007f2a:	ee17 2a90 	vmov	r2, s15
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007f32:	e008      	b.n	8007f46 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2200      	movs	r2, #0
 8007f38:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2200      	movs	r2, #0
 8007f44:	609a      	str	r2, [r3, #8]
}
 8007f46:	bf00      	nop
 8007f48:	3724      	adds	r7, #36	@ 0x24
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f50:	4770      	bx	lr
 8007f52:	bf00      	nop
 8007f54:	58024400 	.word	0x58024400
 8007f58:	03d09000 	.word	0x03d09000
 8007f5c:	46000000 	.word	0x46000000
 8007f60:	4c742400 	.word	0x4c742400
 8007f64:	4a742400 	.word	0x4a742400
 8007f68:	4bb71b00 	.word	0x4bb71b00

08007f6c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	b089      	sub	sp, #36	@ 0x24
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007f74:	4ba1      	ldr	r3, [pc, #644]	@ (80081fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f78:	f003 0303 	and.w	r3, r3, #3
 8007f7c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8007f7e:	4b9f      	ldr	r3, [pc, #636]	@ (80081fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f82:	0d1b      	lsrs	r3, r3, #20
 8007f84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007f88:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007f8a:	4b9c      	ldr	r3, [pc, #624]	@ (80081fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f8e:	0a1b      	lsrs	r3, r3, #8
 8007f90:	f003 0301 	and.w	r3, r3, #1
 8007f94:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8007f96:	4b99      	ldr	r3, [pc, #612]	@ (80081fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f9a:	08db      	lsrs	r3, r3, #3
 8007f9c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007fa0:	693a      	ldr	r2, [r7, #16]
 8007fa2:	fb02 f303 	mul.w	r3, r2, r3
 8007fa6:	ee07 3a90 	vmov	s15, r3
 8007faa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fae:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007fb2:	697b      	ldr	r3, [r7, #20]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	f000 8111 	beq.w	80081dc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007fba:	69bb      	ldr	r3, [r7, #24]
 8007fbc:	2b02      	cmp	r3, #2
 8007fbe:	f000 8083 	beq.w	80080c8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007fc2:	69bb      	ldr	r3, [r7, #24]
 8007fc4:	2b02      	cmp	r3, #2
 8007fc6:	f200 80a1 	bhi.w	800810c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007fca:	69bb      	ldr	r3, [r7, #24]
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d003      	beq.n	8007fd8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007fd0:	69bb      	ldr	r3, [r7, #24]
 8007fd2:	2b01      	cmp	r3, #1
 8007fd4:	d056      	beq.n	8008084 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007fd6:	e099      	b.n	800810c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007fd8:	4b88      	ldr	r3, [pc, #544]	@ (80081fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	f003 0320 	and.w	r3, r3, #32
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d02d      	beq.n	8008040 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007fe4:	4b85      	ldr	r3, [pc, #532]	@ (80081fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	08db      	lsrs	r3, r3, #3
 8007fea:	f003 0303 	and.w	r3, r3, #3
 8007fee:	4a84      	ldr	r2, [pc, #528]	@ (8008200 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007ff0:	fa22 f303 	lsr.w	r3, r2, r3
 8007ff4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	ee07 3a90 	vmov	s15, r3
 8007ffc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008000:	697b      	ldr	r3, [r7, #20]
 8008002:	ee07 3a90 	vmov	s15, r3
 8008006:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800800a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800800e:	4b7b      	ldr	r3, [pc, #492]	@ (80081fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008012:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008016:	ee07 3a90 	vmov	s15, r3
 800801a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800801e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008022:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008204 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008026:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800802a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800802e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008032:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008036:	ee67 7a27 	vmul.f32	s15, s14, s15
 800803a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800803e:	e087      	b.n	8008150 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008040:	697b      	ldr	r3, [r7, #20]
 8008042:	ee07 3a90 	vmov	s15, r3
 8008046:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800804a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008208 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800804e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008052:	4b6a      	ldr	r3, [pc, #424]	@ (80081fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008056:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800805a:	ee07 3a90 	vmov	s15, r3
 800805e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008062:	ed97 6a03 	vldr	s12, [r7, #12]
 8008066:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8008204 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800806a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800806e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008072:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008076:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800807a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800807e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008082:	e065      	b.n	8008150 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008084:	697b      	ldr	r3, [r7, #20]
 8008086:	ee07 3a90 	vmov	s15, r3
 800808a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800808e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800820c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008092:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008096:	4b59      	ldr	r3, [pc, #356]	@ (80081fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800809a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800809e:	ee07 3a90 	vmov	s15, r3
 80080a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80080a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80080aa:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8008204 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80080ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80080b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80080b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80080ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80080be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80080c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80080c6:	e043      	b.n	8008150 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80080c8:	697b      	ldr	r3, [r7, #20]
 80080ca:	ee07 3a90 	vmov	s15, r3
 80080ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80080d2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008210 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80080d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80080da:	4b48      	ldr	r3, [pc, #288]	@ (80081fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80080dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080e2:	ee07 3a90 	vmov	s15, r3
 80080e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80080ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80080ee:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8008204 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80080f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80080f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80080fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80080fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008102:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008106:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800810a:	e021      	b.n	8008150 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800810c:	697b      	ldr	r3, [r7, #20]
 800810e:	ee07 3a90 	vmov	s15, r3
 8008112:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008116:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800820c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800811a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800811e:	4b37      	ldr	r3, [pc, #220]	@ (80081fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008122:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008126:	ee07 3a90 	vmov	s15, r3
 800812a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800812e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008132:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008204 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008136:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800813a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800813e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008142:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008146:	ee67 7a27 	vmul.f32	s15, s14, s15
 800814a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800814e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8008150:	4b2a      	ldr	r3, [pc, #168]	@ (80081fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008154:	0a5b      	lsrs	r3, r3, #9
 8008156:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800815a:	ee07 3a90 	vmov	s15, r3
 800815e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008162:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008166:	ee37 7a87 	vadd.f32	s14, s15, s14
 800816a:	edd7 6a07 	vldr	s13, [r7, #28]
 800816e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008172:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008176:	ee17 2a90 	vmov	r2, s15
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800817e:	4b1f      	ldr	r3, [pc, #124]	@ (80081fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008182:	0c1b      	lsrs	r3, r3, #16
 8008184:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008188:	ee07 3a90 	vmov	s15, r3
 800818c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008190:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008194:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008198:	edd7 6a07 	vldr	s13, [r7, #28]
 800819c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80081a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80081a4:	ee17 2a90 	vmov	r2, s15
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80081ac:	4b13      	ldr	r3, [pc, #76]	@ (80081fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80081ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081b0:	0e1b      	lsrs	r3, r3, #24
 80081b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80081b6:	ee07 3a90 	vmov	s15, r3
 80081ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80081c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80081c6:	edd7 6a07 	vldr	s13, [r7, #28]
 80081ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80081ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80081d2:	ee17 2a90 	vmov	r2, s15
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80081da:	e008      	b.n	80081ee <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2200      	movs	r2, #0
 80081e0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2200      	movs	r2, #0
 80081e6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2200      	movs	r2, #0
 80081ec:	609a      	str	r2, [r3, #8]
}
 80081ee:	bf00      	nop
 80081f0:	3724      	adds	r7, #36	@ 0x24
 80081f2:	46bd      	mov	sp, r7
 80081f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f8:	4770      	bx	lr
 80081fa:	bf00      	nop
 80081fc:	58024400 	.word	0x58024400
 8008200:	03d09000 	.word	0x03d09000
 8008204:	46000000 	.word	0x46000000
 8008208:	4c742400 	.word	0x4c742400
 800820c:	4a742400 	.word	0x4a742400
 8008210:	4bb71b00 	.word	0x4bb71b00

08008214 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008214:	b580      	push	{r7, lr}
 8008216:	b084      	sub	sp, #16
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
 800821c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800821e:	2300      	movs	r3, #0
 8008220:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008222:	4b53      	ldr	r3, [pc, #332]	@ (8008370 <RCCEx_PLL2_Config+0x15c>)
 8008224:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008226:	f003 0303 	and.w	r3, r3, #3
 800822a:	2b03      	cmp	r3, #3
 800822c:	d101      	bne.n	8008232 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800822e:	2301      	movs	r3, #1
 8008230:	e099      	b.n	8008366 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008232:	4b4f      	ldr	r3, [pc, #316]	@ (8008370 <RCCEx_PLL2_Config+0x15c>)
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	4a4e      	ldr	r2, [pc, #312]	@ (8008370 <RCCEx_PLL2_Config+0x15c>)
 8008238:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800823c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800823e:	f7fb f94f 	bl	80034e0 <HAL_GetTick>
 8008242:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008244:	e008      	b.n	8008258 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008246:	f7fb f94b 	bl	80034e0 <HAL_GetTick>
 800824a:	4602      	mov	r2, r0
 800824c:	68bb      	ldr	r3, [r7, #8]
 800824e:	1ad3      	subs	r3, r2, r3
 8008250:	2b02      	cmp	r3, #2
 8008252:	d901      	bls.n	8008258 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008254:	2303      	movs	r3, #3
 8008256:	e086      	b.n	8008366 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008258:	4b45      	ldr	r3, [pc, #276]	@ (8008370 <RCCEx_PLL2_Config+0x15c>)
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008260:	2b00      	cmp	r3, #0
 8008262:	d1f0      	bne.n	8008246 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008264:	4b42      	ldr	r3, [pc, #264]	@ (8008370 <RCCEx_PLL2_Config+0x15c>)
 8008266:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008268:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	031b      	lsls	r3, r3, #12
 8008272:	493f      	ldr	r1, [pc, #252]	@ (8008370 <RCCEx_PLL2_Config+0x15c>)
 8008274:	4313      	orrs	r3, r2
 8008276:	628b      	str	r3, [r1, #40]	@ 0x28
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	685b      	ldr	r3, [r3, #4]
 800827c:	3b01      	subs	r3, #1
 800827e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	689b      	ldr	r3, [r3, #8]
 8008286:	3b01      	subs	r3, #1
 8008288:	025b      	lsls	r3, r3, #9
 800828a:	b29b      	uxth	r3, r3
 800828c:	431a      	orrs	r2, r3
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	68db      	ldr	r3, [r3, #12]
 8008292:	3b01      	subs	r3, #1
 8008294:	041b      	lsls	r3, r3, #16
 8008296:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800829a:	431a      	orrs	r2, r3
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	691b      	ldr	r3, [r3, #16]
 80082a0:	3b01      	subs	r3, #1
 80082a2:	061b      	lsls	r3, r3, #24
 80082a4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80082a8:	4931      	ldr	r1, [pc, #196]	@ (8008370 <RCCEx_PLL2_Config+0x15c>)
 80082aa:	4313      	orrs	r3, r2
 80082ac:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80082ae:	4b30      	ldr	r3, [pc, #192]	@ (8008370 <RCCEx_PLL2_Config+0x15c>)
 80082b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082b2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	695b      	ldr	r3, [r3, #20]
 80082ba:	492d      	ldr	r1, [pc, #180]	@ (8008370 <RCCEx_PLL2_Config+0x15c>)
 80082bc:	4313      	orrs	r3, r2
 80082be:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80082c0:	4b2b      	ldr	r3, [pc, #172]	@ (8008370 <RCCEx_PLL2_Config+0x15c>)
 80082c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082c4:	f023 0220 	bic.w	r2, r3, #32
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	699b      	ldr	r3, [r3, #24]
 80082cc:	4928      	ldr	r1, [pc, #160]	@ (8008370 <RCCEx_PLL2_Config+0x15c>)
 80082ce:	4313      	orrs	r3, r2
 80082d0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80082d2:	4b27      	ldr	r3, [pc, #156]	@ (8008370 <RCCEx_PLL2_Config+0x15c>)
 80082d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082d6:	4a26      	ldr	r2, [pc, #152]	@ (8008370 <RCCEx_PLL2_Config+0x15c>)
 80082d8:	f023 0310 	bic.w	r3, r3, #16
 80082dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80082de:	4b24      	ldr	r3, [pc, #144]	@ (8008370 <RCCEx_PLL2_Config+0x15c>)
 80082e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80082e2:	4b24      	ldr	r3, [pc, #144]	@ (8008374 <RCCEx_PLL2_Config+0x160>)
 80082e4:	4013      	ands	r3, r2
 80082e6:	687a      	ldr	r2, [r7, #4]
 80082e8:	69d2      	ldr	r2, [r2, #28]
 80082ea:	00d2      	lsls	r2, r2, #3
 80082ec:	4920      	ldr	r1, [pc, #128]	@ (8008370 <RCCEx_PLL2_Config+0x15c>)
 80082ee:	4313      	orrs	r3, r2
 80082f0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80082f2:	4b1f      	ldr	r3, [pc, #124]	@ (8008370 <RCCEx_PLL2_Config+0x15c>)
 80082f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082f6:	4a1e      	ldr	r2, [pc, #120]	@ (8008370 <RCCEx_PLL2_Config+0x15c>)
 80082f8:	f043 0310 	orr.w	r3, r3, #16
 80082fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80082fe:	683b      	ldr	r3, [r7, #0]
 8008300:	2b00      	cmp	r3, #0
 8008302:	d106      	bne.n	8008312 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008304:	4b1a      	ldr	r3, [pc, #104]	@ (8008370 <RCCEx_PLL2_Config+0x15c>)
 8008306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008308:	4a19      	ldr	r2, [pc, #100]	@ (8008370 <RCCEx_PLL2_Config+0x15c>)
 800830a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800830e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008310:	e00f      	b.n	8008332 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	2b01      	cmp	r3, #1
 8008316:	d106      	bne.n	8008326 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008318:	4b15      	ldr	r3, [pc, #84]	@ (8008370 <RCCEx_PLL2_Config+0x15c>)
 800831a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800831c:	4a14      	ldr	r2, [pc, #80]	@ (8008370 <RCCEx_PLL2_Config+0x15c>)
 800831e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008322:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008324:	e005      	b.n	8008332 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008326:	4b12      	ldr	r3, [pc, #72]	@ (8008370 <RCCEx_PLL2_Config+0x15c>)
 8008328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800832a:	4a11      	ldr	r2, [pc, #68]	@ (8008370 <RCCEx_PLL2_Config+0x15c>)
 800832c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008330:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008332:	4b0f      	ldr	r3, [pc, #60]	@ (8008370 <RCCEx_PLL2_Config+0x15c>)
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	4a0e      	ldr	r2, [pc, #56]	@ (8008370 <RCCEx_PLL2_Config+0x15c>)
 8008338:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800833c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800833e:	f7fb f8cf 	bl	80034e0 <HAL_GetTick>
 8008342:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008344:	e008      	b.n	8008358 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008346:	f7fb f8cb 	bl	80034e0 <HAL_GetTick>
 800834a:	4602      	mov	r2, r0
 800834c:	68bb      	ldr	r3, [r7, #8]
 800834e:	1ad3      	subs	r3, r2, r3
 8008350:	2b02      	cmp	r3, #2
 8008352:	d901      	bls.n	8008358 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008354:	2303      	movs	r3, #3
 8008356:	e006      	b.n	8008366 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008358:	4b05      	ldr	r3, [pc, #20]	@ (8008370 <RCCEx_PLL2_Config+0x15c>)
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008360:	2b00      	cmp	r3, #0
 8008362:	d0f0      	beq.n	8008346 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008364:	7bfb      	ldrb	r3, [r7, #15]
}
 8008366:	4618      	mov	r0, r3
 8008368:	3710      	adds	r7, #16
 800836a:	46bd      	mov	sp, r7
 800836c:	bd80      	pop	{r7, pc}
 800836e:	bf00      	nop
 8008370:	58024400 	.word	0x58024400
 8008374:	ffff0007 	.word	0xffff0007

08008378 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008378:	b580      	push	{r7, lr}
 800837a:	b084      	sub	sp, #16
 800837c:	af00      	add	r7, sp, #0
 800837e:	6078      	str	r0, [r7, #4]
 8008380:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008382:	2300      	movs	r3, #0
 8008384:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008386:	4b53      	ldr	r3, [pc, #332]	@ (80084d4 <RCCEx_PLL3_Config+0x15c>)
 8008388:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800838a:	f003 0303 	and.w	r3, r3, #3
 800838e:	2b03      	cmp	r3, #3
 8008390:	d101      	bne.n	8008396 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008392:	2301      	movs	r3, #1
 8008394:	e099      	b.n	80084ca <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008396:	4b4f      	ldr	r3, [pc, #316]	@ (80084d4 <RCCEx_PLL3_Config+0x15c>)
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	4a4e      	ldr	r2, [pc, #312]	@ (80084d4 <RCCEx_PLL3_Config+0x15c>)
 800839c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80083a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80083a2:	f7fb f89d 	bl	80034e0 <HAL_GetTick>
 80083a6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80083a8:	e008      	b.n	80083bc <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80083aa:	f7fb f899 	bl	80034e0 <HAL_GetTick>
 80083ae:	4602      	mov	r2, r0
 80083b0:	68bb      	ldr	r3, [r7, #8]
 80083b2:	1ad3      	subs	r3, r2, r3
 80083b4:	2b02      	cmp	r3, #2
 80083b6:	d901      	bls.n	80083bc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80083b8:	2303      	movs	r3, #3
 80083ba:	e086      	b.n	80084ca <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80083bc:	4b45      	ldr	r3, [pc, #276]	@ (80084d4 <RCCEx_PLL3_Config+0x15c>)
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d1f0      	bne.n	80083aa <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80083c8:	4b42      	ldr	r3, [pc, #264]	@ (80084d4 <RCCEx_PLL3_Config+0x15c>)
 80083ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083cc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	051b      	lsls	r3, r3, #20
 80083d6:	493f      	ldr	r1, [pc, #252]	@ (80084d4 <RCCEx_PLL3_Config+0x15c>)
 80083d8:	4313      	orrs	r3, r2
 80083da:	628b      	str	r3, [r1, #40]	@ 0x28
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	685b      	ldr	r3, [r3, #4]
 80083e0:	3b01      	subs	r3, #1
 80083e2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	689b      	ldr	r3, [r3, #8]
 80083ea:	3b01      	subs	r3, #1
 80083ec:	025b      	lsls	r3, r3, #9
 80083ee:	b29b      	uxth	r3, r3
 80083f0:	431a      	orrs	r2, r3
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	68db      	ldr	r3, [r3, #12]
 80083f6:	3b01      	subs	r3, #1
 80083f8:	041b      	lsls	r3, r3, #16
 80083fa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80083fe:	431a      	orrs	r2, r3
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	691b      	ldr	r3, [r3, #16]
 8008404:	3b01      	subs	r3, #1
 8008406:	061b      	lsls	r3, r3, #24
 8008408:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800840c:	4931      	ldr	r1, [pc, #196]	@ (80084d4 <RCCEx_PLL3_Config+0x15c>)
 800840e:	4313      	orrs	r3, r2
 8008410:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008412:	4b30      	ldr	r3, [pc, #192]	@ (80084d4 <RCCEx_PLL3_Config+0x15c>)
 8008414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008416:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	695b      	ldr	r3, [r3, #20]
 800841e:	492d      	ldr	r1, [pc, #180]	@ (80084d4 <RCCEx_PLL3_Config+0x15c>)
 8008420:	4313      	orrs	r3, r2
 8008422:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008424:	4b2b      	ldr	r3, [pc, #172]	@ (80084d4 <RCCEx_PLL3_Config+0x15c>)
 8008426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008428:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	699b      	ldr	r3, [r3, #24]
 8008430:	4928      	ldr	r1, [pc, #160]	@ (80084d4 <RCCEx_PLL3_Config+0x15c>)
 8008432:	4313      	orrs	r3, r2
 8008434:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008436:	4b27      	ldr	r3, [pc, #156]	@ (80084d4 <RCCEx_PLL3_Config+0x15c>)
 8008438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800843a:	4a26      	ldr	r2, [pc, #152]	@ (80084d4 <RCCEx_PLL3_Config+0x15c>)
 800843c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008440:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008442:	4b24      	ldr	r3, [pc, #144]	@ (80084d4 <RCCEx_PLL3_Config+0x15c>)
 8008444:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008446:	4b24      	ldr	r3, [pc, #144]	@ (80084d8 <RCCEx_PLL3_Config+0x160>)
 8008448:	4013      	ands	r3, r2
 800844a:	687a      	ldr	r2, [r7, #4]
 800844c:	69d2      	ldr	r2, [r2, #28]
 800844e:	00d2      	lsls	r2, r2, #3
 8008450:	4920      	ldr	r1, [pc, #128]	@ (80084d4 <RCCEx_PLL3_Config+0x15c>)
 8008452:	4313      	orrs	r3, r2
 8008454:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008456:	4b1f      	ldr	r3, [pc, #124]	@ (80084d4 <RCCEx_PLL3_Config+0x15c>)
 8008458:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800845a:	4a1e      	ldr	r2, [pc, #120]	@ (80084d4 <RCCEx_PLL3_Config+0x15c>)
 800845c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008460:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	2b00      	cmp	r3, #0
 8008466:	d106      	bne.n	8008476 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008468:	4b1a      	ldr	r3, [pc, #104]	@ (80084d4 <RCCEx_PLL3_Config+0x15c>)
 800846a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800846c:	4a19      	ldr	r2, [pc, #100]	@ (80084d4 <RCCEx_PLL3_Config+0x15c>)
 800846e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008472:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008474:	e00f      	b.n	8008496 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008476:	683b      	ldr	r3, [r7, #0]
 8008478:	2b01      	cmp	r3, #1
 800847a:	d106      	bne.n	800848a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800847c:	4b15      	ldr	r3, [pc, #84]	@ (80084d4 <RCCEx_PLL3_Config+0x15c>)
 800847e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008480:	4a14      	ldr	r2, [pc, #80]	@ (80084d4 <RCCEx_PLL3_Config+0x15c>)
 8008482:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008486:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008488:	e005      	b.n	8008496 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800848a:	4b12      	ldr	r3, [pc, #72]	@ (80084d4 <RCCEx_PLL3_Config+0x15c>)
 800848c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800848e:	4a11      	ldr	r2, [pc, #68]	@ (80084d4 <RCCEx_PLL3_Config+0x15c>)
 8008490:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008494:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008496:	4b0f      	ldr	r3, [pc, #60]	@ (80084d4 <RCCEx_PLL3_Config+0x15c>)
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	4a0e      	ldr	r2, [pc, #56]	@ (80084d4 <RCCEx_PLL3_Config+0x15c>)
 800849c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80084a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80084a2:	f7fb f81d 	bl	80034e0 <HAL_GetTick>
 80084a6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80084a8:	e008      	b.n	80084bc <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80084aa:	f7fb f819 	bl	80034e0 <HAL_GetTick>
 80084ae:	4602      	mov	r2, r0
 80084b0:	68bb      	ldr	r3, [r7, #8]
 80084b2:	1ad3      	subs	r3, r2, r3
 80084b4:	2b02      	cmp	r3, #2
 80084b6:	d901      	bls.n	80084bc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80084b8:	2303      	movs	r3, #3
 80084ba:	e006      	b.n	80084ca <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80084bc:	4b05      	ldr	r3, [pc, #20]	@ (80084d4 <RCCEx_PLL3_Config+0x15c>)
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d0f0      	beq.n	80084aa <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80084c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80084ca:	4618      	mov	r0, r3
 80084cc:	3710      	adds	r7, #16
 80084ce:	46bd      	mov	sp, r7
 80084d0:	bd80      	pop	{r7, pc}
 80084d2:	bf00      	nop
 80084d4:	58024400 	.word	0x58024400
 80084d8:	ffff0007 	.word	0xffff0007

080084dc <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b084      	sub	sp, #16
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d101      	bne.n	80084ee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80084ea:	2301      	movs	r3, #1
 80084ec:	e10f      	b.n	800870e <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	2200      	movs	r2, #0
 80084f2:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	4a87      	ldr	r2, [pc, #540]	@ (8008718 <HAL_SPI_Init+0x23c>)
 80084fa:	4293      	cmp	r3, r2
 80084fc:	d00f      	beq.n	800851e <HAL_SPI_Init+0x42>
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	4a86      	ldr	r2, [pc, #536]	@ (800871c <HAL_SPI_Init+0x240>)
 8008504:	4293      	cmp	r3, r2
 8008506:	d00a      	beq.n	800851e <HAL_SPI_Init+0x42>
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	4a84      	ldr	r2, [pc, #528]	@ (8008720 <HAL_SPI_Init+0x244>)
 800850e:	4293      	cmp	r3, r2
 8008510:	d005      	beq.n	800851e <HAL_SPI_Init+0x42>
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	68db      	ldr	r3, [r3, #12]
 8008516:	2b0f      	cmp	r3, #15
 8008518:	d901      	bls.n	800851e <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800851a:	2301      	movs	r3, #1
 800851c:	e0f7      	b.n	800870e <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800851e:	6878      	ldr	r0, [r7, #4]
 8008520:	f000 ff22 	bl	8009368 <SPI_GetPacketSize>
 8008524:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	4a7b      	ldr	r2, [pc, #492]	@ (8008718 <HAL_SPI_Init+0x23c>)
 800852c:	4293      	cmp	r3, r2
 800852e:	d00c      	beq.n	800854a <HAL_SPI_Init+0x6e>
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	4a79      	ldr	r2, [pc, #484]	@ (800871c <HAL_SPI_Init+0x240>)
 8008536:	4293      	cmp	r3, r2
 8008538:	d007      	beq.n	800854a <HAL_SPI_Init+0x6e>
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	4a78      	ldr	r2, [pc, #480]	@ (8008720 <HAL_SPI_Init+0x244>)
 8008540:	4293      	cmp	r3, r2
 8008542:	d002      	beq.n	800854a <HAL_SPI_Init+0x6e>
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	2b08      	cmp	r3, #8
 8008548:	d811      	bhi.n	800856e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800854e:	4a72      	ldr	r2, [pc, #456]	@ (8008718 <HAL_SPI_Init+0x23c>)
 8008550:	4293      	cmp	r3, r2
 8008552:	d009      	beq.n	8008568 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	4a70      	ldr	r2, [pc, #448]	@ (800871c <HAL_SPI_Init+0x240>)
 800855a:	4293      	cmp	r3, r2
 800855c:	d004      	beq.n	8008568 <HAL_SPI_Init+0x8c>
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	4a6f      	ldr	r2, [pc, #444]	@ (8008720 <HAL_SPI_Init+0x244>)
 8008564:	4293      	cmp	r3, r2
 8008566:	d104      	bne.n	8008572 <HAL_SPI_Init+0x96>
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	2b10      	cmp	r3, #16
 800856c:	d901      	bls.n	8008572 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800856e:	2301      	movs	r3, #1
 8008570:	e0cd      	b.n	800870e <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008578:	b2db      	uxtb	r3, r3
 800857a:	2b00      	cmp	r3, #0
 800857c:	d106      	bne.n	800858c <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	2200      	movs	r2, #0
 8008582:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008586:	6878      	ldr	r0, [r7, #4]
 8008588:	f7fa fba0 	bl	8002ccc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	2202      	movs	r2, #2
 8008590:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	681a      	ldr	r2, [r3, #0]
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	f022 0201 	bic.w	r2, r2, #1
 80085a2:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	689b      	ldr	r3, [r3, #8]
 80085aa:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80085ae:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	699b      	ldr	r3, [r3, #24]
 80085b4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80085b8:	d119      	bne.n	80085ee <HAL_SPI_Init+0x112>
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	685b      	ldr	r3, [r3, #4]
 80085be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80085c2:	d103      	bne.n	80085cc <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d008      	beq.n	80085de <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d10c      	bne.n	80085ee <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80085d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80085dc:	d107      	bne.n	80085ee <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	681a      	ldr	r2, [r3, #0]
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80085ec:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	685b      	ldr	r3, [r3, #4]
 80085f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d00f      	beq.n	800861a <HAL_SPI_Init+0x13e>
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	68db      	ldr	r3, [r3, #12]
 80085fe:	2b06      	cmp	r3, #6
 8008600:	d90b      	bls.n	800861a <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	430a      	orrs	r2, r1
 8008616:	601a      	str	r2, [r3, #0]
 8008618:	e007      	b.n	800862a <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	681a      	ldr	r2, [r3, #0]
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008628:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	69da      	ldr	r2, [r3, #28]
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008632:	431a      	orrs	r2, r3
 8008634:	68bb      	ldr	r3, [r7, #8]
 8008636:	431a      	orrs	r2, r3
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800863c:	ea42 0103 	orr.w	r1, r2, r3
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	68da      	ldr	r2, [r3, #12]
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	430a      	orrs	r2, r1
 800864a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008654:	431a      	orrs	r2, r3
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800865a:	431a      	orrs	r2, r3
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	699b      	ldr	r3, [r3, #24]
 8008660:	431a      	orrs	r2, r3
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	691b      	ldr	r3, [r3, #16]
 8008666:	431a      	orrs	r2, r3
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	695b      	ldr	r3, [r3, #20]
 800866c:	431a      	orrs	r2, r3
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	6a1b      	ldr	r3, [r3, #32]
 8008672:	431a      	orrs	r2, r3
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	685b      	ldr	r3, [r3, #4]
 8008678:	431a      	orrs	r2, r3
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800867e:	431a      	orrs	r2, r3
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	689b      	ldr	r3, [r3, #8]
 8008684:	431a      	orrs	r2, r3
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800868a:	ea42 0103 	orr.w	r1, r2, r3
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	430a      	orrs	r2, r1
 8008698:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	685b      	ldr	r3, [r3, #4]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d113      	bne.n	80086ca <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	689b      	ldr	r3, [r3, #8]
 80086a8:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80086b4:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	689b      	ldr	r3, [r3, #8]
 80086bc:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80086c8:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f022 0201 	bic.w	r2, r2, #1
 80086d8:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	685b      	ldr	r3, [r3, #4]
 80086de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d00a      	beq.n	80086fc <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	68db      	ldr	r3, [r3, #12]
 80086ec:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	430a      	orrs	r2, r1
 80086fa:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2200      	movs	r2, #0
 8008700:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2201      	movs	r2, #1
 8008708:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800870c:	2300      	movs	r3, #0
}
 800870e:	4618      	mov	r0, r3
 8008710:	3710      	adds	r7, #16
 8008712:	46bd      	mov	sp, r7
 8008714:	bd80      	pop	{r7, pc}
 8008716:	bf00      	nop
 8008718:	40013000 	.word	0x40013000
 800871c:	40003800 	.word	0x40003800
 8008720:	40003c00 	.word	0x40003c00

08008724 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008724:	b580      	push	{r7, lr}
 8008726:	b08e      	sub	sp, #56	@ 0x38
 8008728:	af02      	add	r7, sp, #8
 800872a:	60f8      	str	r0, [r7, #12]
 800872c:	60b9      	str	r1, [r7, #8]
 800872e:	607a      	str	r2, [r7, #4]
 8008730:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	3320      	adds	r3, #32
 8008738:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	3330      	adds	r3, #48	@ 0x30
 8008740:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008746:	095b      	lsrs	r3, r3, #5
 8008748:	b29b      	uxth	r3, r3
 800874a:	3301      	adds	r3, #1
 800874c:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800874e:	f7fa fec7 	bl	80034e0 <HAL_GetTick>
 8008752:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 8008754:	887b      	ldrh	r3, [r7, #2]
 8008756:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 8008758:	887b      	ldrh	r3, [r7, #2]
 800875a:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008762:	b2db      	uxtb	r3, r3
 8008764:	2b01      	cmp	r3, #1
 8008766:	d001      	beq.n	800876c <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 8008768:	2302      	movs	r3, #2
 800876a:	e310      	b.n	8008d8e <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800876c:	68bb      	ldr	r3, [r7, #8]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d005      	beq.n	800877e <HAL_SPI_TransmitReceive+0x5a>
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d002      	beq.n	800877e <HAL_SPI_TransmitReceive+0x5a>
 8008778:	887b      	ldrh	r3, [r7, #2]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d101      	bne.n	8008782 <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 800877e:	2301      	movs	r3, #1
 8008780:	e305      	b.n	8008d8e <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8008788:	2b01      	cmp	r3, #1
 800878a:	d101      	bne.n	8008790 <HAL_SPI_TransmitReceive+0x6c>
 800878c:	2302      	movs	r3, #2
 800878e:	e2fe      	b.n	8008d8e <HAL_SPI_TransmitReceive+0x66a>
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	2201      	movs	r2, #1
 8008794:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	2205      	movs	r2, #5
 800879c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	2200      	movs	r2, #0
 80087a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	687a      	ldr	r2, [r7, #4]
 80087ac:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	887a      	ldrh	r2, [r7, #2]
 80087b2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	887a      	ldrh	r2, [r7, #2]
 80087ba:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	68ba      	ldr	r2, [r7, #8]
 80087c2:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	887a      	ldrh	r2, [r7, #2]
 80087c8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	887a      	ldrh	r2, [r7, #2]
 80087d0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	2200      	movs	r2, #0
 80087d8:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	2200      	movs	r2, #0
 80087de:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	68da      	ldr	r2, [r3, #12]
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 80087ee:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	4a70      	ldr	r2, [pc, #448]	@ (80089b8 <HAL_SPI_TransmitReceive+0x294>)
 80087f6:	4293      	cmp	r3, r2
 80087f8:	d009      	beq.n	800880e <HAL_SPI_TransmitReceive+0xea>
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	4a6f      	ldr	r2, [pc, #444]	@ (80089bc <HAL_SPI_TransmitReceive+0x298>)
 8008800:	4293      	cmp	r3, r2
 8008802:	d004      	beq.n	800880e <HAL_SPI_TransmitReceive+0xea>
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	4a6d      	ldr	r2, [pc, #436]	@ (80089c0 <HAL_SPI_TransmitReceive+0x29c>)
 800880a:	4293      	cmp	r3, r2
 800880c:	d102      	bne.n	8008814 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 800880e:	2310      	movs	r3, #16
 8008810:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008812:	e001      	b.n	8008818 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 8008814:	2308      	movs	r3, #8
 8008816:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	685a      	ldr	r2, [r3, #4]
 800881e:	4b69      	ldr	r3, [pc, #420]	@ (80089c4 <HAL_SPI_TransmitReceive+0x2a0>)
 8008820:	4013      	ands	r3, r2
 8008822:	8879      	ldrh	r1, [r7, #2]
 8008824:	68fa      	ldr	r2, [r7, #12]
 8008826:	6812      	ldr	r2, [r2, #0]
 8008828:	430b      	orrs	r3, r1
 800882a:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	681a      	ldr	r2, [r3, #0]
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f042 0201 	orr.w	r2, r2, #1
 800883a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	685b      	ldr	r3, [r3, #4]
 8008840:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008844:	d107      	bne.n	8008856 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	681a      	ldr	r2, [r3, #0]
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008854:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	68db      	ldr	r3, [r3, #12]
 800885a:	2b0f      	cmp	r3, #15
 800885c:	f240 80a2 	bls.w	80089a4 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 8008860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008862:	089b      	lsrs	r3, r3, #2
 8008864:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008866:	e094      	b.n	8008992 <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	695b      	ldr	r3, [r3, #20]
 800886e:	f003 0302 	and.w	r3, r3, #2
 8008872:	2b02      	cmp	r3, #2
 8008874:	d120      	bne.n	80088b8 <HAL_SPI_TransmitReceive+0x194>
 8008876:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8008878:	2b00      	cmp	r3, #0
 800887a:	d01d      	beq.n	80088b8 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800887c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800887e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8008880:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008882:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8008884:	429a      	cmp	r2, r3
 8008886:	d217      	bcs.n	80088b8 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	6812      	ldr	r2, [r2, #0]
 8008892:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008898:	1d1a      	adds	r2, r3, #4
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80088a4:	b29b      	uxth	r3, r3
 80088a6:	3b01      	subs	r3, #1
 80088a8:	b29a      	uxth	r2, r3
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80088b6:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	695b      	ldr	r3, [r3, #20]
 80088be:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 80088c0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d065      	beq.n	8008992 <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	695b      	ldr	r3, [r3, #20]
 80088cc:	f003 0301 	and.w	r3, r3, #1
 80088d0:	2b01      	cmp	r3, #1
 80088d2:	d118      	bne.n	8008906 <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	681a      	ldr	r2, [r3, #0]
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80088dc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80088de:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80088e4:	1d1a      	adds	r2, r3, #4
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80088f0:	b29b      	uxth	r3, r3
 80088f2:	3b01      	subs	r3, #1
 80088f4:	b29a      	uxth	r2, r3
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008902:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008904:	e045      	b.n	8008992 <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8008906:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8008908:	8bfb      	ldrh	r3, [r7, #30]
 800890a:	429a      	cmp	r2, r3
 800890c:	d21d      	bcs.n	800894a <HAL_SPI_TransmitReceive+0x226>
 800890e:	697b      	ldr	r3, [r7, #20]
 8008910:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008914:	2b00      	cmp	r3, #0
 8008916:	d018      	beq.n	800894a <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	681a      	ldr	r2, [r3, #0]
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008920:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008922:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008928:	1d1a      	adds	r2, r3, #4
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008934:	b29b      	uxth	r3, r3
 8008936:	3b01      	subs	r3, #1
 8008938:	b29a      	uxth	r2, r3
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008946:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008948:	e023      	b.n	8008992 <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800894a:	f7fa fdc9 	bl	80034e0 <HAL_GetTick>
 800894e:	4602      	mov	r2, r0
 8008950:	69bb      	ldr	r3, [r7, #24]
 8008952:	1ad3      	subs	r3, r2, r3
 8008954:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008956:	429a      	cmp	r2, r3
 8008958:	d803      	bhi.n	8008962 <HAL_SPI_TransmitReceive+0x23e>
 800895a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800895c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008960:	d102      	bne.n	8008968 <HAL_SPI_TransmitReceive+0x244>
 8008962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008964:	2b00      	cmp	r3, #0
 8008966:	d114      	bne.n	8008992 <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8008968:	68f8      	ldr	r0, [r7, #12]
 800896a:	f000 fc2f 	bl	80091cc <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008974:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	2201      	movs	r2, #1
 8008982:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	2200      	movs	r2, #0
 800898a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800898e:	2303      	movs	r3, #3
 8008990:	e1fd      	b.n	8008d8e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008992:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8008994:	2b00      	cmp	r3, #0
 8008996:	f47f af67 	bne.w	8008868 <HAL_SPI_TransmitReceive+0x144>
 800899a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800899c:	2b00      	cmp	r3, #0
 800899e:	f47f af63 	bne.w	8008868 <HAL_SPI_TransmitReceive+0x144>
 80089a2:	e1ce      	b.n	8008d42 <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	68db      	ldr	r3, [r3, #12]
 80089a8:	2b07      	cmp	r3, #7
 80089aa:	f240 81c2 	bls.w	8008d32 <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 80089ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089b0:	085b      	lsrs	r3, r3, #1
 80089b2:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80089b4:	e0c9      	b.n	8008b4a <HAL_SPI_TransmitReceive+0x426>
 80089b6:	bf00      	nop
 80089b8:	40013000 	.word	0x40013000
 80089bc:	40003800 	.word	0x40003800
 80089c0:	40003c00 	.word	0x40003c00
 80089c4:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	695b      	ldr	r3, [r3, #20]
 80089ce:	f003 0302 	and.w	r3, r3, #2
 80089d2:	2b02      	cmp	r3, #2
 80089d4:	d11f      	bne.n	8008a16 <HAL_SPI_TransmitReceive+0x2f2>
 80089d6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d01c      	beq.n	8008a16 <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 80089dc:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80089de:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80089e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089e2:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80089e4:	429a      	cmp	r2, r3
 80089e6:	d216      	bcs.n	8008a16 <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80089ec:	881a      	ldrh	r2, [r3, #0]
 80089ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089f0:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80089f6:	1c9a      	adds	r2, r3, #2
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008a02:	b29b      	uxth	r3, r3
 8008a04:	3b01      	subs	r3, #1
 8008a06:	b29a      	uxth	r2, r3
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008a14:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	695b      	ldr	r3, [r3, #20]
 8008a1c:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8008a1e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	f000 8092 	beq.w	8008b4a <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	695b      	ldr	r3, [r3, #20]
 8008a2c:	f003 0301 	and.w	r3, r3, #1
 8008a30:	2b01      	cmp	r3, #1
 8008a32:	d118      	bne.n	8008a66 <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008a38:	6a3a      	ldr	r2, [r7, #32]
 8008a3a:	8812      	ldrh	r2, [r2, #0]
 8008a3c:	b292      	uxth	r2, r2
 8008a3e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008a44:	1c9a      	adds	r2, r3, #2
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008a50:	b29b      	uxth	r3, r3
 8008a52:	3b01      	subs	r3, #1
 8008a54:	b29a      	uxth	r2, r3
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008a62:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008a64:	e071      	b.n	8008b4a <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8008a66:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8008a68:	8bfb      	ldrh	r3, [r7, #30]
 8008a6a:	429a      	cmp	r2, r3
 8008a6c:	d228      	bcs.n	8008ac0 <HAL_SPI_TransmitReceive+0x39c>
 8008a6e:	697b      	ldr	r3, [r7, #20]
 8008a70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d023      	beq.n	8008ac0 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008a7c:	6a3a      	ldr	r2, [r7, #32]
 8008a7e:	8812      	ldrh	r2, [r2, #0]
 8008a80:	b292      	uxth	r2, r2
 8008a82:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008a88:	1c9a      	adds	r2, r3, #2
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008a92:	6a3a      	ldr	r2, [r7, #32]
 8008a94:	8812      	ldrh	r2, [r2, #0]
 8008a96:	b292      	uxth	r2, r2
 8008a98:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008a9e:	1c9a      	adds	r2, r3, #2
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008aaa:	b29b      	uxth	r3, r3
 8008aac:	3b02      	subs	r3, #2
 8008aae:	b29a      	uxth	r2, r3
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008abc:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008abe:	e044      	b.n	8008b4a <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8008ac0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008ac2:	2b01      	cmp	r3, #1
 8008ac4:	d11d      	bne.n	8008b02 <HAL_SPI_TransmitReceive+0x3de>
 8008ac6:	697b      	ldr	r3, [r7, #20]
 8008ac8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d018      	beq.n	8008b02 <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008ad4:	6a3a      	ldr	r2, [r7, #32]
 8008ad6:	8812      	ldrh	r2, [r2, #0]
 8008ad8:	b292      	uxth	r2, r2
 8008ada:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008ae0:	1c9a      	adds	r2, r3, #2
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008aec:	b29b      	uxth	r3, r3
 8008aee:	3b01      	subs	r3, #1
 8008af0:	b29a      	uxth	r2, r3
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008afe:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008b00:	e023      	b.n	8008b4a <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008b02:	f7fa fced 	bl	80034e0 <HAL_GetTick>
 8008b06:	4602      	mov	r2, r0
 8008b08:	69bb      	ldr	r3, [r7, #24]
 8008b0a:	1ad3      	subs	r3, r2, r3
 8008b0c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008b0e:	429a      	cmp	r2, r3
 8008b10:	d803      	bhi.n	8008b1a <HAL_SPI_TransmitReceive+0x3f6>
 8008b12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b18:	d102      	bne.n	8008b20 <HAL_SPI_TransmitReceive+0x3fc>
 8008b1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d114      	bne.n	8008b4a <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8008b20:	68f8      	ldr	r0, [r7, #12]
 8008b22:	f000 fb53 	bl	80091cc <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008b2c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	2201      	movs	r2, #1
 8008b3a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	2200      	movs	r2, #0
 8008b42:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8008b46:	2303      	movs	r3, #3
 8008b48:	e121      	b.n	8008d8e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008b4a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	f47f af3b 	bne.w	80089c8 <HAL_SPI_TransmitReceive+0x2a4>
 8008b52:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	f47f af37 	bne.w	80089c8 <HAL_SPI_TransmitReceive+0x2a4>
 8008b5a:	e0f2      	b.n	8008d42 <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	695b      	ldr	r3, [r3, #20]
 8008b62:	f003 0302 	and.w	r3, r3, #2
 8008b66:	2b02      	cmp	r3, #2
 8008b68:	d121      	bne.n	8008bae <HAL_SPI_TransmitReceive+0x48a>
 8008b6a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d01e      	beq.n	8008bae <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8008b70:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8008b72:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8008b74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b76:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8008b78:	429a      	cmp	r2, r3
 8008b7a:	d218      	bcs.n	8008bae <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	3320      	adds	r3, #32
 8008b86:	7812      	ldrb	r2, [r2, #0]
 8008b88:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b8e:	1c5a      	adds	r2, r3, #1
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008b9a:	b29b      	uxth	r3, r3
 8008b9c:	3b01      	subs	r3, #1
 8008b9e:	b29a      	uxth	r2, r3
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008bac:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	695b      	ldr	r3, [r3, #20]
 8008bb4:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8008bb6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	f000 80ba 	beq.w	8008d32 <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	695b      	ldr	r3, [r3, #20]
 8008bc4:	f003 0301 	and.w	r3, r3, #1
 8008bc8:	2b01      	cmp	r3, #1
 8008bca:	d11b      	bne.n	8008c04 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008bd8:	7812      	ldrb	r2, [r2, #0]
 8008bda:	b2d2      	uxtb	r2, r2
 8008bdc:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008be2:	1c5a      	adds	r2, r3, #1
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008bee:	b29b      	uxth	r3, r3
 8008bf0:	3b01      	subs	r3, #1
 8008bf2:	b29a      	uxth	r2, r3
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008c00:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008c02:	e096      	b.n	8008d32 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8008c04:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8008c06:	8bfb      	ldrh	r3, [r7, #30]
 8008c08:	429a      	cmp	r2, r3
 8008c0a:	d24a      	bcs.n	8008ca2 <HAL_SPI_TransmitReceive+0x57e>
 8008c0c:	697b      	ldr	r3, [r7, #20]
 8008c0e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d045      	beq.n	8008ca2 <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008c22:	7812      	ldrb	r2, [r2, #0]
 8008c24:	b2d2      	uxtb	r2, r2
 8008c26:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008c2c:	1c5a      	adds	r2, r3, #1
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008c3e:	7812      	ldrb	r2, [r2, #0]
 8008c40:	b2d2      	uxtb	r2, r2
 8008c42:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008c48:	1c5a      	adds	r2, r3, #1
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008c5a:	7812      	ldrb	r2, [r2, #0]
 8008c5c:	b2d2      	uxtb	r2, r2
 8008c5e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008c64:	1c5a      	adds	r2, r3, #1
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008c76:	7812      	ldrb	r2, [r2, #0]
 8008c78:	b2d2      	uxtb	r2, r2
 8008c7a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008c80:	1c5a      	adds	r2, r3, #1
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008c8c:	b29b      	uxth	r3, r3
 8008c8e:	3b04      	subs	r3, #4
 8008c90:	b29a      	uxth	r2, r3
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008c9e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008ca0:	e047      	b.n	8008d32 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8008ca2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008ca4:	2b03      	cmp	r3, #3
 8008ca6:	d820      	bhi.n	8008cea <HAL_SPI_TransmitReceive+0x5c6>
 8008ca8:	697b      	ldr	r3, [r7, #20]
 8008caa:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d01b      	beq.n	8008cea <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008cbe:	7812      	ldrb	r2, [r2, #0]
 8008cc0:	b2d2      	uxtb	r2, r2
 8008cc2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008cc8:	1c5a      	adds	r2, r3, #1
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008cd4:	b29b      	uxth	r3, r3
 8008cd6:	3b01      	subs	r3, #1
 8008cd8:	b29a      	uxth	r2, r3
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008ce6:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008ce8:	e023      	b.n	8008d32 <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008cea:	f7fa fbf9 	bl	80034e0 <HAL_GetTick>
 8008cee:	4602      	mov	r2, r0
 8008cf0:	69bb      	ldr	r3, [r7, #24]
 8008cf2:	1ad3      	subs	r3, r2, r3
 8008cf4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008cf6:	429a      	cmp	r2, r3
 8008cf8:	d803      	bhi.n	8008d02 <HAL_SPI_TransmitReceive+0x5de>
 8008cfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d00:	d102      	bne.n	8008d08 <HAL_SPI_TransmitReceive+0x5e4>
 8008d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d114      	bne.n	8008d32 <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8008d08:	68f8      	ldr	r0, [r7, #12]
 8008d0a:	f000 fa5f 	bl	80091cc <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008d14:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	2201      	movs	r2, #1
 8008d22:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	2200      	movs	r2, #0
 8008d2a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8008d2e:	2303      	movs	r3, #3
 8008d30:	e02d      	b.n	8008d8e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8008d32:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	f47f af11 	bne.w	8008b5c <HAL_SPI_TransmitReceive+0x438>
 8008d3a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	f47f af0d 	bne.w	8008b5c <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8008d42:	69bb      	ldr	r3, [r7, #24]
 8008d44:	9300      	str	r3, [sp, #0]
 8008d46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d48:	2200      	movs	r2, #0
 8008d4a:	2108      	movs	r1, #8
 8008d4c:	68f8      	ldr	r0, [r7, #12]
 8008d4e:	f000 fadd 	bl	800930c <SPI_WaitOnFlagUntilTimeout>
 8008d52:	4603      	mov	r3, r0
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d007      	beq.n	8008d68 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008d5e:	f043 0220 	orr.w	r2, r3, #32
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8008d68:	68f8      	ldr	r0, [r7, #12]
 8008d6a:	f000 fa2f 	bl	80091cc <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	2201      	movs	r2, #1
 8008d72:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	2200      	movs	r2, #0
 8008d7a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d001      	beq.n	8008d8c <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 8008d88:	2301      	movs	r3, #1
 8008d8a:	e000      	b.n	8008d8e <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 8008d8c:	2300      	movs	r3, #0
  }
}
 8008d8e:	4618      	mov	r0, r3
 8008d90:	3730      	adds	r7, #48	@ 0x30
 8008d92:	46bd      	mov	sp, r7
 8008d94:	bd80      	pop	{r7, pc}
 8008d96:	bf00      	nop

08008d98 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008d98:	b580      	push	{r7, lr}
 8008d9a:	b08a      	sub	sp, #40	@ 0x28
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	691b      	ldr	r3, [r3, #16]
 8008da6:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	695b      	ldr	r3, [r3, #20]
 8008dae:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8008db0:	6a3a      	ldr	r2, [r7, #32]
 8008db2:	69fb      	ldr	r3, [r7, #28]
 8008db4:	4013      	ands	r3, r2
 8008db6:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	689b      	ldr	r3, [r3, #8]
 8008dbe:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008dca:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	3330      	adds	r3, #48	@ 0x30
 8008dd2:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8008dd4:	69fb      	ldr	r3, [r7, #28]
 8008dd6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d010      	beq.n	8008e00 <HAL_SPI_IRQHandler+0x68>
 8008dde:	6a3b      	ldr	r3, [r7, #32]
 8008de0:	f003 0308 	and.w	r3, r3, #8
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d00b      	beq.n	8008e00 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	699a      	ldr	r2, [r3, #24]
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008df6:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 8008df8:	6878      	ldr	r0, [r7, #4]
 8008dfa:	f000 f9c3 	bl	8009184 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 8008dfe:	e192      	b.n	8009126 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8008e00:	69bb      	ldr	r3, [r7, #24]
 8008e02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d113      	bne.n	8008e32 <HAL_SPI_IRQHandler+0x9a>
 8008e0a:	69bb      	ldr	r3, [r7, #24]
 8008e0c:	f003 0320 	and.w	r3, r3, #32
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d10e      	bne.n	8008e32 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8008e14:	69bb      	ldr	r3, [r7, #24]
 8008e16:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d009      	beq.n	8008e32 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008e22:	6878      	ldr	r0, [r7, #4]
 8008e24:	4798      	blx	r3
    hspi->RxISR(hspi);
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008e2a:	6878      	ldr	r0, [r7, #4]
 8008e2c:	4798      	blx	r3
    handled = 1UL;
 8008e2e:	2301      	movs	r3, #1
 8008e30:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8008e32:	69bb      	ldr	r3, [r7, #24]
 8008e34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d10f      	bne.n	8008e5c <HAL_SPI_IRQHandler+0xc4>
 8008e3c:	69bb      	ldr	r3, [r7, #24]
 8008e3e:	f003 0301 	and.w	r3, r3, #1
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d00a      	beq.n	8008e5c <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8008e46:	69bb      	ldr	r3, [r7, #24]
 8008e48:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d105      	bne.n	8008e5c <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008e54:	6878      	ldr	r0, [r7, #4]
 8008e56:	4798      	blx	r3
    handled = 1UL;
 8008e58:	2301      	movs	r3, #1
 8008e5a:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8008e5c:	69bb      	ldr	r3, [r7, #24]
 8008e5e:	f003 0320 	and.w	r3, r3, #32
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d10f      	bne.n	8008e86 <HAL_SPI_IRQHandler+0xee>
 8008e66:	69bb      	ldr	r3, [r7, #24]
 8008e68:	f003 0302 	and.w	r3, r3, #2
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d00a      	beq.n	8008e86 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8008e70:	69bb      	ldr	r3, [r7, #24]
 8008e72:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d105      	bne.n	8008e86 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008e7e:	6878      	ldr	r0, [r7, #4]
 8008e80:	4798      	blx	r3
    handled = 1UL;
 8008e82:	2301      	movs	r3, #1
 8008e84:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8008e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	f040 8147 	bne.w	800911c <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8008e8e:	69bb      	ldr	r3, [r7, #24]
 8008e90:	f003 0308 	and.w	r3, r3, #8
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	f000 808b 	beq.w	8008fb0 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	699a      	ldr	r2, [r3, #24]
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	f042 0208 	orr.w	r2, r2, #8
 8008ea8:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	699a      	ldr	r2, [r3, #24]
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	f042 0210 	orr.w	r2, r2, #16
 8008eb8:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	699a      	ldr	r2, [r3, #24]
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008ec8:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	691a      	ldr	r2, [r3, #16]
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	f022 0208 	bic.w	r2, r2, #8
 8008ed8:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	689b      	ldr	r3, [r3, #8]
 8008ee0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d13d      	bne.n	8008f64 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8008ee8:	e036      	b.n	8008f58 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	68db      	ldr	r3, [r3, #12]
 8008eee:	2b0f      	cmp	r3, #15
 8008ef0:	d90b      	bls.n	8008f0a <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681a      	ldr	r2, [r3, #0]
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008efa:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008efc:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008f02:	1d1a      	adds	r2, r3, #4
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	665a      	str	r2, [r3, #100]	@ 0x64
 8008f08:	e01d      	b.n	8008f46 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	68db      	ldr	r3, [r3, #12]
 8008f0e:	2b07      	cmp	r3, #7
 8008f10:	d90b      	bls.n	8008f2a <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008f16:	68fa      	ldr	r2, [r7, #12]
 8008f18:	8812      	ldrh	r2, [r2, #0]
 8008f1a:	b292      	uxth	r2, r2
 8008f1c:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008f22:	1c9a      	adds	r2, r3, #2
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	665a      	str	r2, [r3, #100]	@ 0x64
 8008f28:	e00d      	b.n	8008f46 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008f36:	7812      	ldrb	r2, [r2, #0]
 8008f38:	b2d2      	uxtb	r2, r2
 8008f3a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008f40:	1c5a      	adds	r2, r3, #1
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008f4c:	b29b      	uxth	r3, r3
 8008f4e:	3b01      	subs	r3, #1
 8008f50:	b29a      	uxth	r2, r3
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008f5e:	b29b      	uxth	r3, r3
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d1c2      	bne.n	8008eea <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8008f64:	6878      	ldr	r0, [r7, #4]
 8008f66:	f000 f931 	bl	80091cc <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	2201      	movs	r2, #1
 8008f6e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d003      	beq.n	8008f84 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8008f7c:	6878      	ldr	r0, [r7, #4]
 8008f7e:	f000 f8f7 	bl	8009170 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8008f82:	e0d0      	b.n	8009126 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8008f84:	7cfb      	ldrb	r3, [r7, #19]
 8008f86:	2b05      	cmp	r3, #5
 8008f88:	d103      	bne.n	8008f92 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8008f8a:	6878      	ldr	r0, [r7, #4]
 8008f8c:	f000 f8e6 	bl	800915c <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8008f90:	e0c6      	b.n	8009120 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8008f92:	7cfb      	ldrb	r3, [r7, #19]
 8008f94:	2b04      	cmp	r3, #4
 8008f96:	d103      	bne.n	8008fa0 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8008f98:	6878      	ldr	r0, [r7, #4]
 8008f9a:	f000 f8d5 	bl	8009148 <HAL_SPI_RxCpltCallback>
    return;
 8008f9e:	e0bf      	b.n	8009120 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8008fa0:	7cfb      	ldrb	r3, [r7, #19]
 8008fa2:	2b03      	cmp	r3, #3
 8008fa4:	f040 80bc 	bne.w	8009120 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 8008fa8:	6878      	ldr	r0, [r7, #4]
 8008faa:	f000 f8c3 	bl	8009134 <HAL_SPI_TxCpltCallback>
    return;
 8008fae:	e0b7      	b.n	8009120 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8008fb0:	69bb      	ldr	r3, [r7, #24]
 8008fb2:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	f000 80b5 	beq.w	8009126 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8008fbc:	69bb      	ldr	r3, [r7, #24]
 8008fbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d00f      	beq.n	8008fe6 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008fcc:	f043 0204 	orr.w	r2, r3, #4
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	699a      	ldr	r2, [r3, #24]
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008fe4:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8008fe6:	69bb      	ldr	r3, [r7, #24]
 8008fe8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d00f      	beq.n	8009010 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008ff6:	f043 0201 	orr.w	r2, r3, #1
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	699a      	ldr	r2, [r3, #24]
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800900e:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8009010:	69bb      	ldr	r3, [r7, #24]
 8009012:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009016:	2b00      	cmp	r3, #0
 8009018:	d00f      	beq.n	800903a <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009020:	f043 0208 	orr.w	r2, r3, #8
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	699a      	ldr	r2, [r3, #24]
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009038:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800903a:	69bb      	ldr	r3, [r7, #24]
 800903c:	f003 0320 	and.w	r3, r3, #32
 8009040:	2b00      	cmp	r3, #0
 8009042:	d00f      	beq.n	8009064 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800904a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	699a      	ldr	r2, [r3, #24]
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f042 0220 	orr.w	r2, r2, #32
 8009062:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800906a:	2b00      	cmp	r3, #0
 800906c:	d05a      	beq.n	8009124 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	681a      	ldr	r2, [r3, #0]
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	f022 0201 	bic.w	r2, r2, #1
 800907c:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	6919      	ldr	r1, [r3, #16]
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681a      	ldr	r2, [r3, #0]
 8009088:	4b28      	ldr	r3, [pc, #160]	@ (800912c <HAL_SPI_IRQHandler+0x394>)
 800908a:	400b      	ands	r3, r1
 800908c:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800908e:	697b      	ldr	r3, [r7, #20]
 8009090:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8009094:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009098:	d138      	bne.n	800910c <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	689a      	ldr	r2, [r3, #8]
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80090a8:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d013      	beq.n	80090da <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80090b6:	4a1e      	ldr	r2, [pc, #120]	@ (8009130 <HAL_SPI_IRQHandler+0x398>)
 80090b8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80090be:	4618      	mov	r0, r3
 80090c0:	f7fa fe18 	bl	8003cf4 <HAL_DMA_Abort_IT>
 80090c4:	4603      	mov	r3, r0
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d007      	beq.n	80090da <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80090d0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d020      	beq.n	8009124 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80090e6:	4a12      	ldr	r2, [pc, #72]	@ (8009130 <HAL_SPI_IRQHandler+0x398>)
 80090e8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80090ee:	4618      	mov	r0, r3
 80090f0:	f7fa fe00 	bl	8003cf4 <HAL_DMA_Abort_IT>
 80090f4:	4603      	mov	r3, r0
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d014      	beq.n	8009124 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009100:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800910a:	e00b      	b.n	8009124 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	2201      	movs	r2, #1
 8009110:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 8009114:	6878      	ldr	r0, [r7, #4]
 8009116:	f000 f82b 	bl	8009170 <HAL_SPI_ErrorCallback>
    return;
 800911a:	e003      	b.n	8009124 <HAL_SPI_IRQHandler+0x38c>
    return;
 800911c:	bf00      	nop
 800911e:	e002      	b.n	8009126 <HAL_SPI_IRQHandler+0x38e>
    return;
 8009120:	bf00      	nop
 8009122:	e000      	b.n	8009126 <HAL_SPI_IRQHandler+0x38e>
    return;
 8009124:	bf00      	nop
  }
}
 8009126:	3728      	adds	r7, #40	@ 0x28
 8009128:	46bd      	mov	sp, r7
 800912a:	bd80      	pop	{r7, pc}
 800912c:	fffffc94 	.word	0xfffffc94
 8009130:	08009199 	.word	0x08009199

08009134 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009134:	b480      	push	{r7}
 8009136:	b083      	sub	sp, #12
 8009138:	af00      	add	r7, sp, #0
 800913a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800913c:	bf00      	nop
 800913e:	370c      	adds	r7, #12
 8009140:	46bd      	mov	sp, r7
 8009142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009146:	4770      	bx	lr

08009148 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009148:	b480      	push	{r7}
 800914a:	b083      	sub	sp, #12
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8009150:	bf00      	nop
 8009152:	370c      	adds	r7, #12
 8009154:	46bd      	mov	sp, r7
 8009156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915a:	4770      	bx	lr

0800915c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800915c:	b480      	push	{r7}
 800915e:	b083      	sub	sp, #12
 8009160:	af00      	add	r7, sp, #0
 8009162:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8009164:	bf00      	nop
 8009166:	370c      	adds	r7, #12
 8009168:	46bd      	mov	sp, r7
 800916a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916e:	4770      	bx	lr

08009170 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009170:	b480      	push	{r7}
 8009172:	b083      	sub	sp, #12
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009178:	bf00      	nop
 800917a:	370c      	adds	r7, #12
 800917c:	46bd      	mov	sp, r7
 800917e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009182:	4770      	bx	lr

08009184 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009184:	b480      	push	{r7}
 8009186:	b083      	sub	sp, #12
 8009188:	af00      	add	r7, sp, #0
 800918a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 800918c:	bf00      	nop
 800918e:	370c      	adds	r7, #12
 8009190:	46bd      	mov	sp, r7
 8009192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009196:	4770      	bx	lr

08009198 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009198:	b580      	push	{r7, lr}
 800919a:	b084      	sub	sp, #16
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091a4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	2200      	movs	r2, #0
 80091aa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	2200      	movs	r2, #0
 80091b2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	2201      	movs	r2, #1
 80091ba:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80091be:	68f8      	ldr	r0, [r7, #12]
 80091c0:	f7ff ffd6 	bl	8009170 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80091c4:	bf00      	nop
 80091c6:	3710      	adds	r7, #16
 80091c8:	46bd      	mov	sp, r7
 80091ca:	bd80      	pop	{r7, pc}

080091cc <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 80091cc:	b480      	push	{r7}
 80091ce:	b085      	sub	sp, #20
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	695b      	ldr	r3, [r3, #20]
 80091da:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	699a      	ldr	r2, [r3, #24]
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	f042 0208 	orr.w	r2, r2, #8
 80091ea:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	699a      	ldr	r2, [r3, #24]
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	f042 0210 	orr.w	r2, r2, #16
 80091fa:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	681a      	ldr	r2, [r3, #0]
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	f022 0201 	bic.w	r2, r2, #1
 800920a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	6919      	ldr	r1, [r3, #16]
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681a      	ldr	r2, [r3, #0]
 8009216:	4b3c      	ldr	r3, [pc, #240]	@ (8009308 <SPI_CloseTransfer+0x13c>)
 8009218:	400b      	ands	r3, r1
 800921a:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	689a      	ldr	r2, [r3, #8]
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800922a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009232:	b2db      	uxtb	r3, r3
 8009234:	2b04      	cmp	r3, #4
 8009236:	d014      	beq.n	8009262 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	f003 0320 	and.w	r3, r3, #32
 800923e:	2b00      	cmp	r3, #0
 8009240:	d00f      	beq.n	8009262 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009248:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	699a      	ldr	r2, [r3, #24]
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	f042 0220 	orr.w	r2, r2, #32
 8009260:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009268:	b2db      	uxtb	r3, r3
 800926a:	2b03      	cmp	r3, #3
 800926c:	d014      	beq.n	8009298 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009274:	2b00      	cmp	r3, #0
 8009276:	d00f      	beq.n	8009298 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800927e:	f043 0204 	orr.w	r2, r3, #4
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	699a      	ldr	r2, [r3, #24]
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009296:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d00f      	beq.n	80092c2 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80092a8:	f043 0201 	orr.w	r2, r3, #1
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	699a      	ldr	r2, [r3, #24]
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80092c0:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d00f      	beq.n	80092ec <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80092d2:	f043 0208 	orr.w	r2, r3, #8
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	699a      	ldr	r2, [r3, #24]
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80092ea:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	2200      	movs	r2, #0
 80092f0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	2200      	movs	r2, #0
 80092f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 80092fc:	bf00      	nop
 80092fe:	3714      	adds	r7, #20
 8009300:	46bd      	mov	sp, r7
 8009302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009306:	4770      	bx	lr
 8009308:	fffffc90 	.word	0xfffffc90

0800930c <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800930c:	b580      	push	{r7, lr}
 800930e:	b084      	sub	sp, #16
 8009310:	af00      	add	r7, sp, #0
 8009312:	60f8      	str	r0, [r7, #12]
 8009314:	60b9      	str	r1, [r7, #8]
 8009316:	603b      	str	r3, [r7, #0]
 8009318:	4613      	mov	r3, r2
 800931a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800931c:	e010      	b.n	8009340 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800931e:	f7fa f8df 	bl	80034e0 <HAL_GetTick>
 8009322:	4602      	mov	r2, r0
 8009324:	69bb      	ldr	r3, [r7, #24]
 8009326:	1ad3      	subs	r3, r2, r3
 8009328:	683a      	ldr	r2, [r7, #0]
 800932a:	429a      	cmp	r2, r3
 800932c:	d803      	bhi.n	8009336 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800932e:	683b      	ldr	r3, [r7, #0]
 8009330:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009334:	d102      	bne.n	800933c <SPI_WaitOnFlagUntilTimeout+0x30>
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	2b00      	cmp	r3, #0
 800933a:	d101      	bne.n	8009340 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800933c:	2303      	movs	r3, #3
 800933e:	e00f      	b.n	8009360 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	695a      	ldr	r2, [r3, #20]
 8009346:	68bb      	ldr	r3, [r7, #8]
 8009348:	4013      	ands	r3, r2
 800934a:	68ba      	ldr	r2, [r7, #8]
 800934c:	429a      	cmp	r2, r3
 800934e:	bf0c      	ite	eq
 8009350:	2301      	moveq	r3, #1
 8009352:	2300      	movne	r3, #0
 8009354:	b2db      	uxtb	r3, r3
 8009356:	461a      	mov	r2, r3
 8009358:	79fb      	ldrb	r3, [r7, #7]
 800935a:	429a      	cmp	r2, r3
 800935c:	d0df      	beq.n	800931e <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800935e:	2300      	movs	r3, #0
}
 8009360:	4618      	mov	r0, r3
 8009362:	3710      	adds	r7, #16
 8009364:	46bd      	mov	sp, r7
 8009366:	bd80      	pop	{r7, pc}

08009368 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8009368:	b480      	push	{r7}
 800936a:	b085      	sub	sp, #20
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009374:	095b      	lsrs	r3, r3, #5
 8009376:	3301      	adds	r3, #1
 8009378:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	68db      	ldr	r3, [r3, #12]
 800937e:	3301      	adds	r3, #1
 8009380:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8009382:	68bb      	ldr	r3, [r7, #8]
 8009384:	3307      	adds	r3, #7
 8009386:	08db      	lsrs	r3, r3, #3
 8009388:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800938a:	68bb      	ldr	r3, [r7, #8]
 800938c:	68fa      	ldr	r2, [r7, #12]
 800938e:	fb02 f303 	mul.w	r3, r2, r3
}
 8009392:	4618      	mov	r0, r3
 8009394:	3714      	adds	r7, #20
 8009396:	46bd      	mov	sp, r7
 8009398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939c:	4770      	bx	lr

0800939e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800939e:	b580      	push	{r7, lr}
 80093a0:	b082      	sub	sp, #8
 80093a2:	af00      	add	r7, sp, #0
 80093a4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d101      	bne.n	80093b0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80093ac:	2301      	movs	r3, #1
 80093ae:	e049      	b.n	8009444 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80093b6:	b2db      	uxtb	r3, r3
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d106      	bne.n	80093ca <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	2200      	movs	r2, #0
 80093c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80093c4:	6878      	ldr	r0, [r7, #4]
 80093c6:	f000 f841 	bl	800944c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	2202      	movs	r2, #2
 80093ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681a      	ldr	r2, [r3, #0]
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	3304      	adds	r3, #4
 80093da:	4619      	mov	r1, r3
 80093dc:	4610      	mov	r0, r2
 80093de:	f000 fc7d 	bl	8009cdc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	2201      	movs	r2, #1
 80093e6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	2201      	movs	r2, #1
 80093ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	2201      	movs	r2, #1
 80093f6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	2201      	movs	r2, #1
 80093fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	2201      	movs	r2, #1
 8009406:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	2201      	movs	r2, #1
 800940e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	2201      	movs	r2, #1
 8009416:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	2201      	movs	r2, #1
 800941e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	2201      	movs	r2, #1
 8009426:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	2201      	movs	r2, #1
 800942e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	2201      	movs	r2, #1
 8009436:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	2201      	movs	r2, #1
 800943e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009442:	2300      	movs	r3, #0
}
 8009444:	4618      	mov	r0, r3
 8009446:	3708      	adds	r7, #8
 8009448:	46bd      	mov	sp, r7
 800944a:	bd80      	pop	{r7, pc}

0800944c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800944c:	b480      	push	{r7}
 800944e:	b083      	sub	sp, #12
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8009454:	bf00      	nop
 8009456:	370c      	adds	r7, #12
 8009458:	46bd      	mov	sp, r7
 800945a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800945e:	4770      	bx	lr

08009460 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009460:	b480      	push	{r7}
 8009462:	b085      	sub	sp, #20
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800946e:	b2db      	uxtb	r3, r3
 8009470:	2b01      	cmp	r3, #1
 8009472:	d001      	beq.n	8009478 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009474:	2301      	movs	r3, #1
 8009476:	e05e      	b.n	8009536 <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	2202      	movs	r2, #2
 800947c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	68da      	ldr	r2, [r3, #12]
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	f042 0201 	orr.w	r2, r2, #1
 800948e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	4a2b      	ldr	r2, [pc, #172]	@ (8009544 <HAL_TIM_Base_Start_IT+0xe4>)
 8009496:	4293      	cmp	r3, r2
 8009498:	d02c      	beq.n	80094f4 <HAL_TIM_Base_Start_IT+0x94>
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80094a2:	d027      	beq.n	80094f4 <HAL_TIM_Base_Start_IT+0x94>
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	4a27      	ldr	r2, [pc, #156]	@ (8009548 <HAL_TIM_Base_Start_IT+0xe8>)
 80094aa:	4293      	cmp	r3, r2
 80094ac:	d022      	beq.n	80094f4 <HAL_TIM_Base_Start_IT+0x94>
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	4a26      	ldr	r2, [pc, #152]	@ (800954c <HAL_TIM_Base_Start_IT+0xec>)
 80094b4:	4293      	cmp	r3, r2
 80094b6:	d01d      	beq.n	80094f4 <HAL_TIM_Base_Start_IT+0x94>
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	4a24      	ldr	r2, [pc, #144]	@ (8009550 <HAL_TIM_Base_Start_IT+0xf0>)
 80094be:	4293      	cmp	r3, r2
 80094c0:	d018      	beq.n	80094f4 <HAL_TIM_Base_Start_IT+0x94>
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	4a23      	ldr	r2, [pc, #140]	@ (8009554 <HAL_TIM_Base_Start_IT+0xf4>)
 80094c8:	4293      	cmp	r3, r2
 80094ca:	d013      	beq.n	80094f4 <HAL_TIM_Base_Start_IT+0x94>
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	4a21      	ldr	r2, [pc, #132]	@ (8009558 <HAL_TIM_Base_Start_IT+0xf8>)
 80094d2:	4293      	cmp	r3, r2
 80094d4:	d00e      	beq.n	80094f4 <HAL_TIM_Base_Start_IT+0x94>
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	4a20      	ldr	r2, [pc, #128]	@ (800955c <HAL_TIM_Base_Start_IT+0xfc>)
 80094dc:	4293      	cmp	r3, r2
 80094de:	d009      	beq.n	80094f4 <HAL_TIM_Base_Start_IT+0x94>
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	4a1e      	ldr	r2, [pc, #120]	@ (8009560 <HAL_TIM_Base_Start_IT+0x100>)
 80094e6:	4293      	cmp	r3, r2
 80094e8:	d004      	beq.n	80094f4 <HAL_TIM_Base_Start_IT+0x94>
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	4a1d      	ldr	r2, [pc, #116]	@ (8009564 <HAL_TIM_Base_Start_IT+0x104>)
 80094f0:	4293      	cmp	r3, r2
 80094f2:	d115      	bne.n	8009520 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	689a      	ldr	r2, [r3, #8]
 80094fa:	4b1b      	ldr	r3, [pc, #108]	@ (8009568 <HAL_TIM_Base_Start_IT+0x108>)
 80094fc:	4013      	ands	r3, r2
 80094fe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	2b06      	cmp	r3, #6
 8009504:	d015      	beq.n	8009532 <HAL_TIM_Base_Start_IT+0xd2>
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800950c:	d011      	beq.n	8009532 <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	681a      	ldr	r2, [r3, #0]
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	f042 0201 	orr.w	r2, r2, #1
 800951c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800951e:	e008      	b.n	8009532 <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	681a      	ldr	r2, [r3, #0]
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	f042 0201 	orr.w	r2, r2, #1
 800952e:	601a      	str	r2, [r3, #0]
 8009530:	e000      	b.n	8009534 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009532:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009534:	2300      	movs	r3, #0
}
 8009536:	4618      	mov	r0, r3
 8009538:	3714      	adds	r7, #20
 800953a:	46bd      	mov	sp, r7
 800953c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009540:	4770      	bx	lr
 8009542:	bf00      	nop
 8009544:	40010000 	.word	0x40010000
 8009548:	40000400 	.word	0x40000400
 800954c:	40000800 	.word	0x40000800
 8009550:	40000c00 	.word	0x40000c00
 8009554:	40010400 	.word	0x40010400
 8009558:	40001800 	.word	0x40001800
 800955c:	40014000 	.word	0x40014000
 8009560:	4000e000 	.word	0x4000e000
 8009564:	4000e400 	.word	0x4000e400
 8009568:	00010007 	.word	0x00010007

0800956c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800956c:	b580      	push	{r7, lr}
 800956e:	b082      	sub	sp, #8
 8009570:	af00      	add	r7, sp, #0
 8009572:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	2b00      	cmp	r3, #0
 8009578:	d101      	bne.n	800957e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800957a:	2301      	movs	r3, #1
 800957c:	e049      	b.n	8009612 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009584:	b2db      	uxtb	r3, r3
 8009586:	2b00      	cmp	r3, #0
 8009588:	d106      	bne.n	8009598 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	2200      	movs	r2, #0
 800958e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009592:	6878      	ldr	r0, [r7, #4]
 8009594:	f7f9 fdfa 	bl	800318c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	2202      	movs	r2, #2
 800959c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681a      	ldr	r2, [r3, #0]
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	3304      	adds	r3, #4
 80095a8:	4619      	mov	r1, r3
 80095aa:	4610      	mov	r0, r2
 80095ac:	f000 fb96 	bl	8009cdc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	2201      	movs	r2, #1
 80095b4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	2201      	movs	r2, #1
 80095bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	2201      	movs	r2, #1
 80095c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	2201      	movs	r2, #1
 80095cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	2201      	movs	r2, #1
 80095d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	2201      	movs	r2, #1
 80095dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	2201      	movs	r2, #1
 80095e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	2201      	movs	r2, #1
 80095ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	2201      	movs	r2, #1
 80095f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	2201      	movs	r2, #1
 80095fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	2201      	movs	r2, #1
 8009604:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	2201      	movs	r2, #1
 800960c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009610:	2300      	movs	r3, #0
}
 8009612:	4618      	mov	r0, r3
 8009614:	3708      	adds	r7, #8
 8009616:	46bd      	mov	sp, r7
 8009618:	bd80      	pop	{r7, pc}
	...

0800961c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800961c:	b580      	push	{r7, lr}
 800961e:	b084      	sub	sp, #16
 8009620:	af00      	add	r7, sp, #0
 8009622:	6078      	str	r0, [r7, #4]
 8009624:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009626:	683b      	ldr	r3, [r7, #0]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d109      	bne.n	8009640 <HAL_TIM_PWM_Start+0x24>
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009632:	b2db      	uxtb	r3, r3
 8009634:	2b01      	cmp	r3, #1
 8009636:	bf14      	ite	ne
 8009638:	2301      	movne	r3, #1
 800963a:	2300      	moveq	r3, #0
 800963c:	b2db      	uxtb	r3, r3
 800963e:	e03c      	b.n	80096ba <HAL_TIM_PWM_Start+0x9e>
 8009640:	683b      	ldr	r3, [r7, #0]
 8009642:	2b04      	cmp	r3, #4
 8009644:	d109      	bne.n	800965a <HAL_TIM_PWM_Start+0x3e>
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800964c:	b2db      	uxtb	r3, r3
 800964e:	2b01      	cmp	r3, #1
 8009650:	bf14      	ite	ne
 8009652:	2301      	movne	r3, #1
 8009654:	2300      	moveq	r3, #0
 8009656:	b2db      	uxtb	r3, r3
 8009658:	e02f      	b.n	80096ba <HAL_TIM_PWM_Start+0x9e>
 800965a:	683b      	ldr	r3, [r7, #0]
 800965c:	2b08      	cmp	r3, #8
 800965e:	d109      	bne.n	8009674 <HAL_TIM_PWM_Start+0x58>
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009666:	b2db      	uxtb	r3, r3
 8009668:	2b01      	cmp	r3, #1
 800966a:	bf14      	ite	ne
 800966c:	2301      	movne	r3, #1
 800966e:	2300      	moveq	r3, #0
 8009670:	b2db      	uxtb	r3, r3
 8009672:	e022      	b.n	80096ba <HAL_TIM_PWM_Start+0x9e>
 8009674:	683b      	ldr	r3, [r7, #0]
 8009676:	2b0c      	cmp	r3, #12
 8009678:	d109      	bne.n	800968e <HAL_TIM_PWM_Start+0x72>
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009680:	b2db      	uxtb	r3, r3
 8009682:	2b01      	cmp	r3, #1
 8009684:	bf14      	ite	ne
 8009686:	2301      	movne	r3, #1
 8009688:	2300      	moveq	r3, #0
 800968a:	b2db      	uxtb	r3, r3
 800968c:	e015      	b.n	80096ba <HAL_TIM_PWM_Start+0x9e>
 800968e:	683b      	ldr	r3, [r7, #0]
 8009690:	2b10      	cmp	r3, #16
 8009692:	d109      	bne.n	80096a8 <HAL_TIM_PWM_Start+0x8c>
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800969a:	b2db      	uxtb	r3, r3
 800969c:	2b01      	cmp	r3, #1
 800969e:	bf14      	ite	ne
 80096a0:	2301      	movne	r3, #1
 80096a2:	2300      	moveq	r3, #0
 80096a4:	b2db      	uxtb	r3, r3
 80096a6:	e008      	b.n	80096ba <HAL_TIM_PWM_Start+0x9e>
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80096ae:	b2db      	uxtb	r3, r3
 80096b0:	2b01      	cmp	r3, #1
 80096b2:	bf14      	ite	ne
 80096b4:	2301      	movne	r3, #1
 80096b6:	2300      	moveq	r3, #0
 80096b8:	b2db      	uxtb	r3, r3
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d001      	beq.n	80096c2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80096be:	2301      	movs	r3, #1
 80096c0:	e0ab      	b.n	800981a <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80096c2:	683b      	ldr	r3, [r7, #0]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d104      	bne.n	80096d2 <HAL_TIM_PWM_Start+0xb6>
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	2202      	movs	r2, #2
 80096cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80096d0:	e023      	b.n	800971a <HAL_TIM_PWM_Start+0xfe>
 80096d2:	683b      	ldr	r3, [r7, #0]
 80096d4:	2b04      	cmp	r3, #4
 80096d6:	d104      	bne.n	80096e2 <HAL_TIM_PWM_Start+0xc6>
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	2202      	movs	r2, #2
 80096dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80096e0:	e01b      	b.n	800971a <HAL_TIM_PWM_Start+0xfe>
 80096e2:	683b      	ldr	r3, [r7, #0]
 80096e4:	2b08      	cmp	r3, #8
 80096e6:	d104      	bne.n	80096f2 <HAL_TIM_PWM_Start+0xd6>
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2202      	movs	r2, #2
 80096ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80096f0:	e013      	b.n	800971a <HAL_TIM_PWM_Start+0xfe>
 80096f2:	683b      	ldr	r3, [r7, #0]
 80096f4:	2b0c      	cmp	r3, #12
 80096f6:	d104      	bne.n	8009702 <HAL_TIM_PWM_Start+0xe6>
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	2202      	movs	r2, #2
 80096fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009700:	e00b      	b.n	800971a <HAL_TIM_PWM_Start+0xfe>
 8009702:	683b      	ldr	r3, [r7, #0]
 8009704:	2b10      	cmp	r3, #16
 8009706:	d104      	bne.n	8009712 <HAL_TIM_PWM_Start+0xf6>
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	2202      	movs	r2, #2
 800970c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009710:	e003      	b.n	800971a <HAL_TIM_PWM_Start+0xfe>
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	2202      	movs	r2, #2
 8009716:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	2201      	movs	r2, #1
 8009720:	6839      	ldr	r1, [r7, #0]
 8009722:	4618      	mov	r0, r3
 8009724:	f000 fe62 	bl	800a3ec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	4a3d      	ldr	r2, [pc, #244]	@ (8009824 <HAL_TIM_PWM_Start+0x208>)
 800972e:	4293      	cmp	r3, r2
 8009730:	d013      	beq.n	800975a <HAL_TIM_PWM_Start+0x13e>
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	4a3c      	ldr	r2, [pc, #240]	@ (8009828 <HAL_TIM_PWM_Start+0x20c>)
 8009738:	4293      	cmp	r3, r2
 800973a:	d00e      	beq.n	800975a <HAL_TIM_PWM_Start+0x13e>
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	4a3a      	ldr	r2, [pc, #232]	@ (800982c <HAL_TIM_PWM_Start+0x210>)
 8009742:	4293      	cmp	r3, r2
 8009744:	d009      	beq.n	800975a <HAL_TIM_PWM_Start+0x13e>
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	4a39      	ldr	r2, [pc, #228]	@ (8009830 <HAL_TIM_PWM_Start+0x214>)
 800974c:	4293      	cmp	r3, r2
 800974e:	d004      	beq.n	800975a <HAL_TIM_PWM_Start+0x13e>
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	4a37      	ldr	r2, [pc, #220]	@ (8009834 <HAL_TIM_PWM_Start+0x218>)
 8009756:	4293      	cmp	r3, r2
 8009758:	d101      	bne.n	800975e <HAL_TIM_PWM_Start+0x142>
 800975a:	2301      	movs	r3, #1
 800975c:	e000      	b.n	8009760 <HAL_TIM_PWM_Start+0x144>
 800975e:	2300      	movs	r3, #0
 8009760:	2b00      	cmp	r3, #0
 8009762:	d007      	beq.n	8009774 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009772:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	4a2a      	ldr	r2, [pc, #168]	@ (8009824 <HAL_TIM_PWM_Start+0x208>)
 800977a:	4293      	cmp	r3, r2
 800977c:	d02c      	beq.n	80097d8 <HAL_TIM_PWM_Start+0x1bc>
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009786:	d027      	beq.n	80097d8 <HAL_TIM_PWM_Start+0x1bc>
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	4a2a      	ldr	r2, [pc, #168]	@ (8009838 <HAL_TIM_PWM_Start+0x21c>)
 800978e:	4293      	cmp	r3, r2
 8009790:	d022      	beq.n	80097d8 <HAL_TIM_PWM_Start+0x1bc>
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	4a29      	ldr	r2, [pc, #164]	@ (800983c <HAL_TIM_PWM_Start+0x220>)
 8009798:	4293      	cmp	r3, r2
 800979a:	d01d      	beq.n	80097d8 <HAL_TIM_PWM_Start+0x1bc>
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	4a27      	ldr	r2, [pc, #156]	@ (8009840 <HAL_TIM_PWM_Start+0x224>)
 80097a2:	4293      	cmp	r3, r2
 80097a4:	d018      	beq.n	80097d8 <HAL_TIM_PWM_Start+0x1bc>
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	4a1f      	ldr	r2, [pc, #124]	@ (8009828 <HAL_TIM_PWM_Start+0x20c>)
 80097ac:	4293      	cmp	r3, r2
 80097ae:	d013      	beq.n	80097d8 <HAL_TIM_PWM_Start+0x1bc>
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	4a23      	ldr	r2, [pc, #140]	@ (8009844 <HAL_TIM_PWM_Start+0x228>)
 80097b6:	4293      	cmp	r3, r2
 80097b8:	d00e      	beq.n	80097d8 <HAL_TIM_PWM_Start+0x1bc>
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	4a1b      	ldr	r2, [pc, #108]	@ (800982c <HAL_TIM_PWM_Start+0x210>)
 80097c0:	4293      	cmp	r3, r2
 80097c2:	d009      	beq.n	80097d8 <HAL_TIM_PWM_Start+0x1bc>
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	4a1f      	ldr	r2, [pc, #124]	@ (8009848 <HAL_TIM_PWM_Start+0x22c>)
 80097ca:	4293      	cmp	r3, r2
 80097cc:	d004      	beq.n	80097d8 <HAL_TIM_PWM_Start+0x1bc>
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	4a1e      	ldr	r2, [pc, #120]	@ (800984c <HAL_TIM_PWM_Start+0x230>)
 80097d4:	4293      	cmp	r3, r2
 80097d6:	d115      	bne.n	8009804 <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	689a      	ldr	r2, [r3, #8]
 80097de:	4b1c      	ldr	r3, [pc, #112]	@ (8009850 <HAL_TIM_PWM_Start+0x234>)
 80097e0:	4013      	ands	r3, r2
 80097e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	2b06      	cmp	r3, #6
 80097e8:	d015      	beq.n	8009816 <HAL_TIM_PWM_Start+0x1fa>
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80097f0:	d011      	beq.n	8009816 <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	681a      	ldr	r2, [r3, #0]
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	f042 0201 	orr.w	r2, r2, #1
 8009800:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009802:	e008      	b.n	8009816 <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	681a      	ldr	r2, [r3, #0]
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	f042 0201 	orr.w	r2, r2, #1
 8009812:	601a      	str	r2, [r3, #0]
 8009814:	e000      	b.n	8009818 <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009816:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009818:	2300      	movs	r3, #0
}
 800981a:	4618      	mov	r0, r3
 800981c:	3710      	adds	r7, #16
 800981e:	46bd      	mov	sp, r7
 8009820:	bd80      	pop	{r7, pc}
 8009822:	bf00      	nop
 8009824:	40010000 	.word	0x40010000
 8009828:	40010400 	.word	0x40010400
 800982c:	40014000 	.word	0x40014000
 8009830:	40014400 	.word	0x40014400
 8009834:	40014800 	.word	0x40014800
 8009838:	40000400 	.word	0x40000400
 800983c:	40000800 	.word	0x40000800
 8009840:	40000c00 	.word	0x40000c00
 8009844:	40001800 	.word	0x40001800
 8009848:	4000e000 	.word	0x4000e000
 800984c:	4000e400 	.word	0x4000e400
 8009850:	00010007 	.word	0x00010007

08009854 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009854:	b580      	push	{r7, lr}
 8009856:	b084      	sub	sp, #16
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	68db      	ldr	r3, [r3, #12]
 8009862:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	691b      	ldr	r3, [r3, #16]
 800986a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800986c:	68bb      	ldr	r3, [r7, #8]
 800986e:	f003 0302 	and.w	r3, r3, #2
 8009872:	2b00      	cmp	r3, #0
 8009874:	d020      	beq.n	80098b8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	f003 0302 	and.w	r3, r3, #2
 800987c:	2b00      	cmp	r3, #0
 800987e:	d01b      	beq.n	80098b8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	f06f 0202 	mvn.w	r2, #2
 8009888:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	2201      	movs	r2, #1
 800988e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	699b      	ldr	r3, [r3, #24]
 8009896:	f003 0303 	and.w	r3, r3, #3
 800989a:	2b00      	cmp	r3, #0
 800989c:	d003      	beq.n	80098a6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800989e:	6878      	ldr	r0, [r7, #4]
 80098a0:	f000 f9fe 	bl	8009ca0 <HAL_TIM_IC_CaptureCallback>
 80098a4:	e005      	b.n	80098b2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80098a6:	6878      	ldr	r0, [r7, #4]
 80098a8:	f000 f9f0 	bl	8009c8c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80098ac:	6878      	ldr	r0, [r7, #4]
 80098ae:	f000 fa01 	bl	8009cb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	2200      	movs	r2, #0
 80098b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80098b8:	68bb      	ldr	r3, [r7, #8]
 80098ba:	f003 0304 	and.w	r3, r3, #4
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d020      	beq.n	8009904 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	f003 0304 	and.w	r3, r3, #4
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d01b      	beq.n	8009904 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	f06f 0204 	mvn.w	r2, #4
 80098d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	2202      	movs	r2, #2
 80098da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	699b      	ldr	r3, [r3, #24]
 80098e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d003      	beq.n	80098f2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80098ea:	6878      	ldr	r0, [r7, #4]
 80098ec:	f000 f9d8 	bl	8009ca0 <HAL_TIM_IC_CaptureCallback>
 80098f0:	e005      	b.n	80098fe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80098f2:	6878      	ldr	r0, [r7, #4]
 80098f4:	f000 f9ca 	bl	8009c8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80098f8:	6878      	ldr	r0, [r7, #4]
 80098fa:	f000 f9db 	bl	8009cb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	2200      	movs	r2, #0
 8009902:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009904:	68bb      	ldr	r3, [r7, #8]
 8009906:	f003 0308 	and.w	r3, r3, #8
 800990a:	2b00      	cmp	r3, #0
 800990c:	d020      	beq.n	8009950 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	f003 0308 	and.w	r3, r3, #8
 8009914:	2b00      	cmp	r3, #0
 8009916:	d01b      	beq.n	8009950 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	f06f 0208 	mvn.w	r2, #8
 8009920:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	2204      	movs	r2, #4
 8009926:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	69db      	ldr	r3, [r3, #28]
 800992e:	f003 0303 	and.w	r3, r3, #3
 8009932:	2b00      	cmp	r3, #0
 8009934:	d003      	beq.n	800993e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009936:	6878      	ldr	r0, [r7, #4]
 8009938:	f000 f9b2 	bl	8009ca0 <HAL_TIM_IC_CaptureCallback>
 800993c:	e005      	b.n	800994a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800993e:	6878      	ldr	r0, [r7, #4]
 8009940:	f000 f9a4 	bl	8009c8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009944:	6878      	ldr	r0, [r7, #4]
 8009946:	f000 f9b5 	bl	8009cb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	2200      	movs	r2, #0
 800994e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009950:	68bb      	ldr	r3, [r7, #8]
 8009952:	f003 0310 	and.w	r3, r3, #16
 8009956:	2b00      	cmp	r3, #0
 8009958:	d020      	beq.n	800999c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	f003 0310 	and.w	r3, r3, #16
 8009960:	2b00      	cmp	r3, #0
 8009962:	d01b      	beq.n	800999c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	f06f 0210 	mvn.w	r2, #16
 800996c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	2208      	movs	r2, #8
 8009972:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	69db      	ldr	r3, [r3, #28]
 800997a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800997e:	2b00      	cmp	r3, #0
 8009980:	d003      	beq.n	800998a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009982:	6878      	ldr	r0, [r7, #4]
 8009984:	f000 f98c 	bl	8009ca0 <HAL_TIM_IC_CaptureCallback>
 8009988:	e005      	b.n	8009996 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800998a:	6878      	ldr	r0, [r7, #4]
 800998c:	f000 f97e 	bl	8009c8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009990:	6878      	ldr	r0, [r7, #4]
 8009992:	f000 f98f 	bl	8009cb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	2200      	movs	r2, #0
 800999a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800999c:	68bb      	ldr	r3, [r7, #8]
 800999e:	f003 0301 	and.w	r3, r3, #1
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d00c      	beq.n	80099c0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	f003 0301 	and.w	r3, r3, #1
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d007      	beq.n	80099c0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	f06f 0201 	mvn.w	r2, #1
 80099b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80099ba:	6878      	ldr	r0, [r7, #4]
 80099bc:	f7f9 f916 	bl	8002bec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80099c0:	68bb      	ldr	r3, [r7, #8]
 80099c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d104      	bne.n	80099d4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80099ca:	68bb      	ldr	r3, [r7, #8]
 80099cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d00c      	beq.n	80099ee <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d007      	beq.n	80099ee <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80099e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80099e8:	6878      	ldr	r0, [r7, #4]
 80099ea:	f000 fdcb 	bl	800a584 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80099ee:	68bb      	ldr	r3, [r7, #8]
 80099f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d00c      	beq.n	8009a12 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d007      	beq.n	8009a12 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009a0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009a0c:	6878      	ldr	r0, [r7, #4]
 8009a0e:	f000 fdc3 	bl	800a598 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009a12:	68bb      	ldr	r3, [r7, #8]
 8009a14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d00c      	beq.n	8009a36 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d007      	beq.n	8009a36 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009a2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009a30:	6878      	ldr	r0, [r7, #4]
 8009a32:	f000 f949 	bl	8009cc8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009a36:	68bb      	ldr	r3, [r7, #8]
 8009a38:	f003 0320 	and.w	r3, r3, #32
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d00c      	beq.n	8009a5a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	f003 0320 	and.w	r3, r3, #32
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d007      	beq.n	8009a5a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	f06f 0220 	mvn.w	r2, #32
 8009a52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009a54:	6878      	ldr	r0, [r7, #4]
 8009a56:	f000 fd8b 	bl	800a570 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009a5a:	bf00      	nop
 8009a5c:	3710      	adds	r7, #16
 8009a5e:	46bd      	mov	sp, r7
 8009a60:	bd80      	pop	{r7, pc}
	...

08009a64 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009a64:	b580      	push	{r7, lr}
 8009a66:	b086      	sub	sp, #24
 8009a68:	af00      	add	r7, sp, #0
 8009a6a:	60f8      	str	r0, [r7, #12]
 8009a6c:	60b9      	str	r1, [r7, #8]
 8009a6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009a70:	2300      	movs	r3, #0
 8009a72:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009a7a:	2b01      	cmp	r3, #1
 8009a7c:	d101      	bne.n	8009a82 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009a7e:	2302      	movs	r3, #2
 8009a80:	e0ff      	b.n	8009c82 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	2201      	movs	r2, #1
 8009a86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	2b14      	cmp	r3, #20
 8009a8e:	f200 80f0 	bhi.w	8009c72 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009a92:	a201      	add	r2, pc, #4	@ (adr r2, 8009a98 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009a94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a98:	08009aed 	.word	0x08009aed
 8009a9c:	08009c73 	.word	0x08009c73
 8009aa0:	08009c73 	.word	0x08009c73
 8009aa4:	08009c73 	.word	0x08009c73
 8009aa8:	08009b2d 	.word	0x08009b2d
 8009aac:	08009c73 	.word	0x08009c73
 8009ab0:	08009c73 	.word	0x08009c73
 8009ab4:	08009c73 	.word	0x08009c73
 8009ab8:	08009b6f 	.word	0x08009b6f
 8009abc:	08009c73 	.word	0x08009c73
 8009ac0:	08009c73 	.word	0x08009c73
 8009ac4:	08009c73 	.word	0x08009c73
 8009ac8:	08009baf 	.word	0x08009baf
 8009acc:	08009c73 	.word	0x08009c73
 8009ad0:	08009c73 	.word	0x08009c73
 8009ad4:	08009c73 	.word	0x08009c73
 8009ad8:	08009bf1 	.word	0x08009bf1
 8009adc:	08009c73 	.word	0x08009c73
 8009ae0:	08009c73 	.word	0x08009c73
 8009ae4:	08009c73 	.word	0x08009c73
 8009ae8:	08009c31 	.word	0x08009c31
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	68b9      	ldr	r1, [r7, #8]
 8009af2:	4618      	mov	r0, r3
 8009af4:	f000 f9a4 	bl	8009e40 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	699a      	ldr	r2, [r3, #24]
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	f042 0208 	orr.w	r2, r2, #8
 8009b06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	699a      	ldr	r2, [r3, #24]
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	f022 0204 	bic.w	r2, r2, #4
 8009b16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	6999      	ldr	r1, [r3, #24]
 8009b1e:	68bb      	ldr	r3, [r7, #8]
 8009b20:	691a      	ldr	r2, [r3, #16]
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	430a      	orrs	r2, r1
 8009b28:	619a      	str	r2, [r3, #24]
      break;
 8009b2a:	e0a5      	b.n	8009c78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	68b9      	ldr	r1, [r7, #8]
 8009b32:	4618      	mov	r0, r3
 8009b34:	f000 fa14 	bl	8009f60 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	699a      	ldr	r2, [r3, #24]
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009b46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	699a      	ldr	r2, [r3, #24]
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009b56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	6999      	ldr	r1, [r3, #24]
 8009b5e:	68bb      	ldr	r3, [r7, #8]
 8009b60:	691b      	ldr	r3, [r3, #16]
 8009b62:	021a      	lsls	r2, r3, #8
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	430a      	orrs	r2, r1
 8009b6a:	619a      	str	r2, [r3, #24]
      break;
 8009b6c:	e084      	b.n	8009c78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	68b9      	ldr	r1, [r7, #8]
 8009b74:	4618      	mov	r0, r3
 8009b76:	f000 fa7d 	bl	800a074 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	69da      	ldr	r2, [r3, #28]
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	f042 0208 	orr.w	r2, r2, #8
 8009b88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	69da      	ldr	r2, [r3, #28]
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	f022 0204 	bic.w	r2, r2, #4
 8009b98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	69d9      	ldr	r1, [r3, #28]
 8009ba0:	68bb      	ldr	r3, [r7, #8]
 8009ba2:	691a      	ldr	r2, [r3, #16]
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	430a      	orrs	r2, r1
 8009baa:	61da      	str	r2, [r3, #28]
      break;
 8009bac:	e064      	b.n	8009c78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	68b9      	ldr	r1, [r7, #8]
 8009bb4:	4618      	mov	r0, r3
 8009bb6:	f000 fae5 	bl	800a184 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	69da      	ldr	r2, [r3, #28]
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009bc8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	69da      	ldr	r2, [r3, #28]
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009bd8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	69d9      	ldr	r1, [r3, #28]
 8009be0:	68bb      	ldr	r3, [r7, #8]
 8009be2:	691b      	ldr	r3, [r3, #16]
 8009be4:	021a      	lsls	r2, r3, #8
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	430a      	orrs	r2, r1
 8009bec:	61da      	str	r2, [r3, #28]
      break;
 8009bee:	e043      	b.n	8009c78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	68b9      	ldr	r1, [r7, #8]
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	f000 fb2e 	bl	800a258 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	f042 0208 	orr.w	r2, r2, #8
 8009c0a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	f022 0204 	bic.w	r2, r2, #4
 8009c1a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009c22:	68bb      	ldr	r3, [r7, #8]
 8009c24:	691a      	ldr	r2, [r3, #16]
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	430a      	orrs	r2, r1
 8009c2c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009c2e:	e023      	b.n	8009c78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	68b9      	ldr	r1, [r7, #8]
 8009c36:	4618      	mov	r0, r3
 8009c38:	f000 fb72 	bl	800a320 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009c4a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009c5a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009c62:	68bb      	ldr	r3, [r7, #8]
 8009c64:	691b      	ldr	r3, [r3, #16]
 8009c66:	021a      	lsls	r2, r3, #8
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	430a      	orrs	r2, r1
 8009c6e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009c70:	e002      	b.n	8009c78 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009c72:	2301      	movs	r3, #1
 8009c74:	75fb      	strb	r3, [r7, #23]
      break;
 8009c76:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009c80:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c82:	4618      	mov	r0, r3
 8009c84:	3718      	adds	r7, #24
 8009c86:	46bd      	mov	sp, r7
 8009c88:	bd80      	pop	{r7, pc}
 8009c8a:	bf00      	nop

08009c8c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009c8c:	b480      	push	{r7}
 8009c8e:	b083      	sub	sp, #12
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009c94:	bf00      	nop
 8009c96:	370c      	adds	r7, #12
 8009c98:	46bd      	mov	sp, r7
 8009c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c9e:	4770      	bx	lr

08009ca0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009ca0:	b480      	push	{r7}
 8009ca2:	b083      	sub	sp, #12
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009ca8:	bf00      	nop
 8009caa:	370c      	adds	r7, #12
 8009cac:	46bd      	mov	sp, r7
 8009cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb2:	4770      	bx	lr

08009cb4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009cb4:	b480      	push	{r7}
 8009cb6:	b083      	sub	sp, #12
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009cbc:	bf00      	nop
 8009cbe:	370c      	adds	r7, #12
 8009cc0:	46bd      	mov	sp, r7
 8009cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc6:	4770      	bx	lr

08009cc8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009cc8:	b480      	push	{r7}
 8009cca:	b083      	sub	sp, #12
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009cd0:	bf00      	nop
 8009cd2:	370c      	adds	r7, #12
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cda:	4770      	bx	lr

08009cdc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009cdc:	b480      	push	{r7}
 8009cde:	b085      	sub	sp, #20
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	6078      	str	r0, [r7, #4]
 8009ce4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	4a4a      	ldr	r2, [pc, #296]	@ (8009e18 <TIM_Base_SetConfig+0x13c>)
 8009cf0:	4293      	cmp	r3, r2
 8009cf2:	d013      	beq.n	8009d1c <TIM_Base_SetConfig+0x40>
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009cfa:	d00f      	beq.n	8009d1c <TIM_Base_SetConfig+0x40>
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	4a47      	ldr	r2, [pc, #284]	@ (8009e1c <TIM_Base_SetConfig+0x140>)
 8009d00:	4293      	cmp	r3, r2
 8009d02:	d00b      	beq.n	8009d1c <TIM_Base_SetConfig+0x40>
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	4a46      	ldr	r2, [pc, #280]	@ (8009e20 <TIM_Base_SetConfig+0x144>)
 8009d08:	4293      	cmp	r3, r2
 8009d0a:	d007      	beq.n	8009d1c <TIM_Base_SetConfig+0x40>
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	4a45      	ldr	r2, [pc, #276]	@ (8009e24 <TIM_Base_SetConfig+0x148>)
 8009d10:	4293      	cmp	r3, r2
 8009d12:	d003      	beq.n	8009d1c <TIM_Base_SetConfig+0x40>
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	4a44      	ldr	r2, [pc, #272]	@ (8009e28 <TIM_Base_SetConfig+0x14c>)
 8009d18:	4293      	cmp	r3, r2
 8009d1a:	d108      	bne.n	8009d2e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009d24:	683b      	ldr	r3, [r7, #0]
 8009d26:	685b      	ldr	r3, [r3, #4]
 8009d28:	68fa      	ldr	r2, [r7, #12]
 8009d2a:	4313      	orrs	r3, r2
 8009d2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	4a39      	ldr	r2, [pc, #228]	@ (8009e18 <TIM_Base_SetConfig+0x13c>)
 8009d32:	4293      	cmp	r3, r2
 8009d34:	d027      	beq.n	8009d86 <TIM_Base_SetConfig+0xaa>
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d3c:	d023      	beq.n	8009d86 <TIM_Base_SetConfig+0xaa>
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	4a36      	ldr	r2, [pc, #216]	@ (8009e1c <TIM_Base_SetConfig+0x140>)
 8009d42:	4293      	cmp	r3, r2
 8009d44:	d01f      	beq.n	8009d86 <TIM_Base_SetConfig+0xaa>
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	4a35      	ldr	r2, [pc, #212]	@ (8009e20 <TIM_Base_SetConfig+0x144>)
 8009d4a:	4293      	cmp	r3, r2
 8009d4c:	d01b      	beq.n	8009d86 <TIM_Base_SetConfig+0xaa>
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	4a34      	ldr	r2, [pc, #208]	@ (8009e24 <TIM_Base_SetConfig+0x148>)
 8009d52:	4293      	cmp	r3, r2
 8009d54:	d017      	beq.n	8009d86 <TIM_Base_SetConfig+0xaa>
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	4a33      	ldr	r2, [pc, #204]	@ (8009e28 <TIM_Base_SetConfig+0x14c>)
 8009d5a:	4293      	cmp	r3, r2
 8009d5c:	d013      	beq.n	8009d86 <TIM_Base_SetConfig+0xaa>
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	4a32      	ldr	r2, [pc, #200]	@ (8009e2c <TIM_Base_SetConfig+0x150>)
 8009d62:	4293      	cmp	r3, r2
 8009d64:	d00f      	beq.n	8009d86 <TIM_Base_SetConfig+0xaa>
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	4a31      	ldr	r2, [pc, #196]	@ (8009e30 <TIM_Base_SetConfig+0x154>)
 8009d6a:	4293      	cmp	r3, r2
 8009d6c:	d00b      	beq.n	8009d86 <TIM_Base_SetConfig+0xaa>
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	4a30      	ldr	r2, [pc, #192]	@ (8009e34 <TIM_Base_SetConfig+0x158>)
 8009d72:	4293      	cmp	r3, r2
 8009d74:	d007      	beq.n	8009d86 <TIM_Base_SetConfig+0xaa>
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	4a2f      	ldr	r2, [pc, #188]	@ (8009e38 <TIM_Base_SetConfig+0x15c>)
 8009d7a:	4293      	cmp	r3, r2
 8009d7c:	d003      	beq.n	8009d86 <TIM_Base_SetConfig+0xaa>
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	4a2e      	ldr	r2, [pc, #184]	@ (8009e3c <TIM_Base_SetConfig+0x160>)
 8009d82:	4293      	cmp	r3, r2
 8009d84:	d108      	bne.n	8009d98 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009d8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009d8e:	683b      	ldr	r3, [r7, #0]
 8009d90:	68db      	ldr	r3, [r3, #12]
 8009d92:	68fa      	ldr	r2, [r7, #12]
 8009d94:	4313      	orrs	r3, r2
 8009d96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009d9e:	683b      	ldr	r3, [r7, #0]
 8009da0:	695b      	ldr	r3, [r3, #20]
 8009da2:	4313      	orrs	r3, r2
 8009da4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	68fa      	ldr	r2, [r7, #12]
 8009daa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009dac:	683b      	ldr	r3, [r7, #0]
 8009dae:	689a      	ldr	r2, [r3, #8]
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009db4:	683b      	ldr	r3, [r7, #0]
 8009db6:	681a      	ldr	r2, [r3, #0]
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	4a16      	ldr	r2, [pc, #88]	@ (8009e18 <TIM_Base_SetConfig+0x13c>)
 8009dc0:	4293      	cmp	r3, r2
 8009dc2:	d00f      	beq.n	8009de4 <TIM_Base_SetConfig+0x108>
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	4a18      	ldr	r2, [pc, #96]	@ (8009e28 <TIM_Base_SetConfig+0x14c>)
 8009dc8:	4293      	cmp	r3, r2
 8009dca:	d00b      	beq.n	8009de4 <TIM_Base_SetConfig+0x108>
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	4a17      	ldr	r2, [pc, #92]	@ (8009e2c <TIM_Base_SetConfig+0x150>)
 8009dd0:	4293      	cmp	r3, r2
 8009dd2:	d007      	beq.n	8009de4 <TIM_Base_SetConfig+0x108>
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	4a16      	ldr	r2, [pc, #88]	@ (8009e30 <TIM_Base_SetConfig+0x154>)
 8009dd8:	4293      	cmp	r3, r2
 8009dda:	d003      	beq.n	8009de4 <TIM_Base_SetConfig+0x108>
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	4a15      	ldr	r2, [pc, #84]	@ (8009e34 <TIM_Base_SetConfig+0x158>)
 8009de0:	4293      	cmp	r3, r2
 8009de2:	d103      	bne.n	8009dec <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009de4:	683b      	ldr	r3, [r7, #0]
 8009de6:	691a      	ldr	r2, [r3, #16]
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	2201      	movs	r2, #1
 8009df0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	691b      	ldr	r3, [r3, #16]
 8009df6:	f003 0301 	and.w	r3, r3, #1
 8009dfa:	2b01      	cmp	r3, #1
 8009dfc:	d105      	bne.n	8009e0a <TIM_Base_SetConfig+0x12e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	691b      	ldr	r3, [r3, #16]
 8009e02:	f023 0201 	bic.w	r2, r3, #1
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	611a      	str	r2, [r3, #16]
  }
}
 8009e0a:	bf00      	nop
 8009e0c:	3714      	adds	r7, #20
 8009e0e:	46bd      	mov	sp, r7
 8009e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e14:	4770      	bx	lr
 8009e16:	bf00      	nop
 8009e18:	40010000 	.word	0x40010000
 8009e1c:	40000400 	.word	0x40000400
 8009e20:	40000800 	.word	0x40000800
 8009e24:	40000c00 	.word	0x40000c00
 8009e28:	40010400 	.word	0x40010400
 8009e2c:	40014000 	.word	0x40014000
 8009e30:	40014400 	.word	0x40014400
 8009e34:	40014800 	.word	0x40014800
 8009e38:	4000e000 	.word	0x4000e000
 8009e3c:	4000e400 	.word	0x4000e400

08009e40 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009e40:	b480      	push	{r7}
 8009e42:	b087      	sub	sp, #28
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	6078      	str	r0, [r7, #4]
 8009e48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	6a1b      	ldr	r3, [r3, #32]
 8009e4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	6a1b      	ldr	r3, [r3, #32]
 8009e54:	f023 0201 	bic.w	r2, r3, #1
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	685b      	ldr	r3, [r3, #4]
 8009e60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	699b      	ldr	r3, [r3, #24]
 8009e66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009e68:	68fa      	ldr	r2, [r7, #12]
 8009e6a:	4b37      	ldr	r3, [pc, #220]	@ (8009f48 <TIM_OC1_SetConfig+0x108>)
 8009e6c:	4013      	ands	r3, r2
 8009e6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	f023 0303 	bic.w	r3, r3, #3
 8009e76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009e78:	683b      	ldr	r3, [r7, #0]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	68fa      	ldr	r2, [r7, #12]
 8009e7e:	4313      	orrs	r3, r2
 8009e80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009e82:	697b      	ldr	r3, [r7, #20]
 8009e84:	f023 0302 	bic.w	r3, r3, #2
 8009e88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009e8a:	683b      	ldr	r3, [r7, #0]
 8009e8c:	689b      	ldr	r3, [r3, #8]
 8009e8e:	697a      	ldr	r2, [r7, #20]
 8009e90:	4313      	orrs	r3, r2
 8009e92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	4a2d      	ldr	r2, [pc, #180]	@ (8009f4c <TIM_OC1_SetConfig+0x10c>)
 8009e98:	4293      	cmp	r3, r2
 8009e9a:	d00f      	beq.n	8009ebc <TIM_OC1_SetConfig+0x7c>
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	4a2c      	ldr	r2, [pc, #176]	@ (8009f50 <TIM_OC1_SetConfig+0x110>)
 8009ea0:	4293      	cmp	r3, r2
 8009ea2:	d00b      	beq.n	8009ebc <TIM_OC1_SetConfig+0x7c>
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	4a2b      	ldr	r2, [pc, #172]	@ (8009f54 <TIM_OC1_SetConfig+0x114>)
 8009ea8:	4293      	cmp	r3, r2
 8009eaa:	d007      	beq.n	8009ebc <TIM_OC1_SetConfig+0x7c>
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	4a2a      	ldr	r2, [pc, #168]	@ (8009f58 <TIM_OC1_SetConfig+0x118>)
 8009eb0:	4293      	cmp	r3, r2
 8009eb2:	d003      	beq.n	8009ebc <TIM_OC1_SetConfig+0x7c>
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	4a29      	ldr	r2, [pc, #164]	@ (8009f5c <TIM_OC1_SetConfig+0x11c>)
 8009eb8:	4293      	cmp	r3, r2
 8009eba:	d10c      	bne.n	8009ed6 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009ebc:	697b      	ldr	r3, [r7, #20]
 8009ebe:	f023 0308 	bic.w	r3, r3, #8
 8009ec2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009ec4:	683b      	ldr	r3, [r7, #0]
 8009ec6:	68db      	ldr	r3, [r3, #12]
 8009ec8:	697a      	ldr	r2, [r7, #20]
 8009eca:	4313      	orrs	r3, r2
 8009ecc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009ece:	697b      	ldr	r3, [r7, #20]
 8009ed0:	f023 0304 	bic.w	r3, r3, #4
 8009ed4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	4a1c      	ldr	r2, [pc, #112]	@ (8009f4c <TIM_OC1_SetConfig+0x10c>)
 8009eda:	4293      	cmp	r3, r2
 8009edc:	d00f      	beq.n	8009efe <TIM_OC1_SetConfig+0xbe>
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	4a1b      	ldr	r2, [pc, #108]	@ (8009f50 <TIM_OC1_SetConfig+0x110>)
 8009ee2:	4293      	cmp	r3, r2
 8009ee4:	d00b      	beq.n	8009efe <TIM_OC1_SetConfig+0xbe>
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	4a1a      	ldr	r2, [pc, #104]	@ (8009f54 <TIM_OC1_SetConfig+0x114>)
 8009eea:	4293      	cmp	r3, r2
 8009eec:	d007      	beq.n	8009efe <TIM_OC1_SetConfig+0xbe>
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	4a19      	ldr	r2, [pc, #100]	@ (8009f58 <TIM_OC1_SetConfig+0x118>)
 8009ef2:	4293      	cmp	r3, r2
 8009ef4:	d003      	beq.n	8009efe <TIM_OC1_SetConfig+0xbe>
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	4a18      	ldr	r2, [pc, #96]	@ (8009f5c <TIM_OC1_SetConfig+0x11c>)
 8009efa:	4293      	cmp	r3, r2
 8009efc:	d111      	bne.n	8009f22 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009efe:	693b      	ldr	r3, [r7, #16]
 8009f00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009f04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009f06:	693b      	ldr	r3, [r7, #16]
 8009f08:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009f0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009f0e:	683b      	ldr	r3, [r7, #0]
 8009f10:	695b      	ldr	r3, [r3, #20]
 8009f12:	693a      	ldr	r2, [r7, #16]
 8009f14:	4313      	orrs	r3, r2
 8009f16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009f18:	683b      	ldr	r3, [r7, #0]
 8009f1a:	699b      	ldr	r3, [r3, #24]
 8009f1c:	693a      	ldr	r2, [r7, #16]
 8009f1e:	4313      	orrs	r3, r2
 8009f20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	693a      	ldr	r2, [r7, #16]
 8009f26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	68fa      	ldr	r2, [r7, #12]
 8009f2c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009f2e:	683b      	ldr	r3, [r7, #0]
 8009f30:	685a      	ldr	r2, [r3, #4]
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	697a      	ldr	r2, [r7, #20]
 8009f3a:	621a      	str	r2, [r3, #32]
}
 8009f3c:	bf00      	nop
 8009f3e:	371c      	adds	r7, #28
 8009f40:	46bd      	mov	sp, r7
 8009f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f46:	4770      	bx	lr
 8009f48:	fffeff8f 	.word	0xfffeff8f
 8009f4c:	40010000 	.word	0x40010000
 8009f50:	40010400 	.word	0x40010400
 8009f54:	40014000 	.word	0x40014000
 8009f58:	40014400 	.word	0x40014400
 8009f5c:	40014800 	.word	0x40014800

08009f60 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009f60:	b480      	push	{r7}
 8009f62:	b087      	sub	sp, #28
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	6078      	str	r0, [r7, #4]
 8009f68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	6a1b      	ldr	r3, [r3, #32]
 8009f6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	6a1b      	ldr	r3, [r3, #32]
 8009f74:	f023 0210 	bic.w	r2, r3, #16
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	685b      	ldr	r3, [r3, #4]
 8009f80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	699b      	ldr	r3, [r3, #24]
 8009f86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009f88:	68fa      	ldr	r2, [r7, #12]
 8009f8a:	4b34      	ldr	r3, [pc, #208]	@ (800a05c <TIM_OC2_SetConfig+0xfc>)
 8009f8c:	4013      	ands	r3, r2
 8009f8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009f96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009f98:	683b      	ldr	r3, [r7, #0]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	021b      	lsls	r3, r3, #8
 8009f9e:	68fa      	ldr	r2, [r7, #12]
 8009fa0:	4313      	orrs	r3, r2
 8009fa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009fa4:	697b      	ldr	r3, [r7, #20]
 8009fa6:	f023 0320 	bic.w	r3, r3, #32
 8009faa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009fac:	683b      	ldr	r3, [r7, #0]
 8009fae:	689b      	ldr	r3, [r3, #8]
 8009fb0:	011b      	lsls	r3, r3, #4
 8009fb2:	697a      	ldr	r2, [r7, #20]
 8009fb4:	4313      	orrs	r3, r2
 8009fb6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	4a29      	ldr	r2, [pc, #164]	@ (800a060 <TIM_OC2_SetConfig+0x100>)
 8009fbc:	4293      	cmp	r3, r2
 8009fbe:	d003      	beq.n	8009fc8 <TIM_OC2_SetConfig+0x68>
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	4a28      	ldr	r2, [pc, #160]	@ (800a064 <TIM_OC2_SetConfig+0x104>)
 8009fc4:	4293      	cmp	r3, r2
 8009fc6:	d10d      	bne.n	8009fe4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009fc8:	697b      	ldr	r3, [r7, #20]
 8009fca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009fce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009fd0:	683b      	ldr	r3, [r7, #0]
 8009fd2:	68db      	ldr	r3, [r3, #12]
 8009fd4:	011b      	lsls	r3, r3, #4
 8009fd6:	697a      	ldr	r2, [r7, #20]
 8009fd8:	4313      	orrs	r3, r2
 8009fda:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009fdc:	697b      	ldr	r3, [r7, #20]
 8009fde:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009fe2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	4a1e      	ldr	r2, [pc, #120]	@ (800a060 <TIM_OC2_SetConfig+0x100>)
 8009fe8:	4293      	cmp	r3, r2
 8009fea:	d00f      	beq.n	800a00c <TIM_OC2_SetConfig+0xac>
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	4a1d      	ldr	r2, [pc, #116]	@ (800a064 <TIM_OC2_SetConfig+0x104>)
 8009ff0:	4293      	cmp	r3, r2
 8009ff2:	d00b      	beq.n	800a00c <TIM_OC2_SetConfig+0xac>
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	4a1c      	ldr	r2, [pc, #112]	@ (800a068 <TIM_OC2_SetConfig+0x108>)
 8009ff8:	4293      	cmp	r3, r2
 8009ffa:	d007      	beq.n	800a00c <TIM_OC2_SetConfig+0xac>
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	4a1b      	ldr	r2, [pc, #108]	@ (800a06c <TIM_OC2_SetConfig+0x10c>)
 800a000:	4293      	cmp	r3, r2
 800a002:	d003      	beq.n	800a00c <TIM_OC2_SetConfig+0xac>
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	4a1a      	ldr	r2, [pc, #104]	@ (800a070 <TIM_OC2_SetConfig+0x110>)
 800a008:	4293      	cmp	r3, r2
 800a00a:	d113      	bne.n	800a034 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a00c:	693b      	ldr	r3, [r7, #16]
 800a00e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a012:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a014:	693b      	ldr	r3, [r7, #16]
 800a016:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a01a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a01c:	683b      	ldr	r3, [r7, #0]
 800a01e:	695b      	ldr	r3, [r3, #20]
 800a020:	009b      	lsls	r3, r3, #2
 800a022:	693a      	ldr	r2, [r7, #16]
 800a024:	4313      	orrs	r3, r2
 800a026:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a028:	683b      	ldr	r3, [r7, #0]
 800a02a:	699b      	ldr	r3, [r3, #24]
 800a02c:	009b      	lsls	r3, r3, #2
 800a02e:	693a      	ldr	r2, [r7, #16]
 800a030:	4313      	orrs	r3, r2
 800a032:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	693a      	ldr	r2, [r7, #16]
 800a038:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	68fa      	ldr	r2, [r7, #12]
 800a03e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a040:	683b      	ldr	r3, [r7, #0]
 800a042:	685a      	ldr	r2, [r3, #4]
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	697a      	ldr	r2, [r7, #20]
 800a04c:	621a      	str	r2, [r3, #32]
}
 800a04e:	bf00      	nop
 800a050:	371c      	adds	r7, #28
 800a052:	46bd      	mov	sp, r7
 800a054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a058:	4770      	bx	lr
 800a05a:	bf00      	nop
 800a05c:	feff8fff 	.word	0xfeff8fff
 800a060:	40010000 	.word	0x40010000
 800a064:	40010400 	.word	0x40010400
 800a068:	40014000 	.word	0x40014000
 800a06c:	40014400 	.word	0x40014400
 800a070:	40014800 	.word	0x40014800

0800a074 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a074:	b480      	push	{r7}
 800a076:	b087      	sub	sp, #28
 800a078:	af00      	add	r7, sp, #0
 800a07a:	6078      	str	r0, [r7, #4]
 800a07c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	6a1b      	ldr	r3, [r3, #32]
 800a082:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	6a1b      	ldr	r3, [r3, #32]
 800a088:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	685b      	ldr	r3, [r3, #4]
 800a094:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	69db      	ldr	r3, [r3, #28]
 800a09a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a09c:	68fa      	ldr	r2, [r7, #12]
 800a09e:	4b33      	ldr	r3, [pc, #204]	@ (800a16c <TIM_OC3_SetConfig+0xf8>)
 800a0a0:	4013      	ands	r3, r2
 800a0a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	f023 0303 	bic.w	r3, r3, #3
 800a0aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a0ac:	683b      	ldr	r3, [r7, #0]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	68fa      	ldr	r2, [r7, #12]
 800a0b2:	4313      	orrs	r3, r2
 800a0b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a0b6:	697b      	ldr	r3, [r7, #20]
 800a0b8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a0bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a0be:	683b      	ldr	r3, [r7, #0]
 800a0c0:	689b      	ldr	r3, [r3, #8]
 800a0c2:	021b      	lsls	r3, r3, #8
 800a0c4:	697a      	ldr	r2, [r7, #20]
 800a0c6:	4313      	orrs	r3, r2
 800a0c8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	4a28      	ldr	r2, [pc, #160]	@ (800a170 <TIM_OC3_SetConfig+0xfc>)
 800a0ce:	4293      	cmp	r3, r2
 800a0d0:	d003      	beq.n	800a0da <TIM_OC3_SetConfig+0x66>
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	4a27      	ldr	r2, [pc, #156]	@ (800a174 <TIM_OC3_SetConfig+0x100>)
 800a0d6:	4293      	cmp	r3, r2
 800a0d8:	d10d      	bne.n	800a0f6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a0da:	697b      	ldr	r3, [r7, #20]
 800a0dc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a0e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a0e2:	683b      	ldr	r3, [r7, #0]
 800a0e4:	68db      	ldr	r3, [r3, #12]
 800a0e6:	021b      	lsls	r3, r3, #8
 800a0e8:	697a      	ldr	r2, [r7, #20]
 800a0ea:	4313      	orrs	r3, r2
 800a0ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a0ee:	697b      	ldr	r3, [r7, #20]
 800a0f0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a0f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	4a1d      	ldr	r2, [pc, #116]	@ (800a170 <TIM_OC3_SetConfig+0xfc>)
 800a0fa:	4293      	cmp	r3, r2
 800a0fc:	d00f      	beq.n	800a11e <TIM_OC3_SetConfig+0xaa>
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	4a1c      	ldr	r2, [pc, #112]	@ (800a174 <TIM_OC3_SetConfig+0x100>)
 800a102:	4293      	cmp	r3, r2
 800a104:	d00b      	beq.n	800a11e <TIM_OC3_SetConfig+0xaa>
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	4a1b      	ldr	r2, [pc, #108]	@ (800a178 <TIM_OC3_SetConfig+0x104>)
 800a10a:	4293      	cmp	r3, r2
 800a10c:	d007      	beq.n	800a11e <TIM_OC3_SetConfig+0xaa>
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	4a1a      	ldr	r2, [pc, #104]	@ (800a17c <TIM_OC3_SetConfig+0x108>)
 800a112:	4293      	cmp	r3, r2
 800a114:	d003      	beq.n	800a11e <TIM_OC3_SetConfig+0xaa>
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	4a19      	ldr	r2, [pc, #100]	@ (800a180 <TIM_OC3_SetConfig+0x10c>)
 800a11a:	4293      	cmp	r3, r2
 800a11c:	d113      	bne.n	800a146 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a11e:	693b      	ldr	r3, [r7, #16]
 800a120:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a124:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a126:	693b      	ldr	r3, [r7, #16]
 800a128:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a12c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a12e:	683b      	ldr	r3, [r7, #0]
 800a130:	695b      	ldr	r3, [r3, #20]
 800a132:	011b      	lsls	r3, r3, #4
 800a134:	693a      	ldr	r2, [r7, #16]
 800a136:	4313      	orrs	r3, r2
 800a138:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a13a:	683b      	ldr	r3, [r7, #0]
 800a13c:	699b      	ldr	r3, [r3, #24]
 800a13e:	011b      	lsls	r3, r3, #4
 800a140:	693a      	ldr	r2, [r7, #16]
 800a142:	4313      	orrs	r3, r2
 800a144:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	693a      	ldr	r2, [r7, #16]
 800a14a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	68fa      	ldr	r2, [r7, #12]
 800a150:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a152:	683b      	ldr	r3, [r7, #0]
 800a154:	685a      	ldr	r2, [r3, #4]
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	697a      	ldr	r2, [r7, #20]
 800a15e:	621a      	str	r2, [r3, #32]
}
 800a160:	bf00      	nop
 800a162:	371c      	adds	r7, #28
 800a164:	46bd      	mov	sp, r7
 800a166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a16a:	4770      	bx	lr
 800a16c:	fffeff8f 	.word	0xfffeff8f
 800a170:	40010000 	.word	0x40010000
 800a174:	40010400 	.word	0x40010400
 800a178:	40014000 	.word	0x40014000
 800a17c:	40014400 	.word	0x40014400
 800a180:	40014800 	.word	0x40014800

0800a184 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a184:	b480      	push	{r7}
 800a186:	b087      	sub	sp, #28
 800a188:	af00      	add	r7, sp, #0
 800a18a:	6078      	str	r0, [r7, #4]
 800a18c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	6a1b      	ldr	r3, [r3, #32]
 800a192:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	6a1b      	ldr	r3, [r3, #32]
 800a198:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	685b      	ldr	r3, [r3, #4]
 800a1a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	69db      	ldr	r3, [r3, #28]
 800a1aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a1ac:	68fa      	ldr	r2, [r7, #12]
 800a1ae:	4b24      	ldr	r3, [pc, #144]	@ (800a240 <TIM_OC4_SetConfig+0xbc>)
 800a1b0:	4013      	ands	r3, r2
 800a1b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a1ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a1bc:	683b      	ldr	r3, [r7, #0]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	021b      	lsls	r3, r3, #8
 800a1c2:	68fa      	ldr	r2, [r7, #12]
 800a1c4:	4313      	orrs	r3, r2
 800a1c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a1c8:	693b      	ldr	r3, [r7, #16]
 800a1ca:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a1ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a1d0:	683b      	ldr	r3, [r7, #0]
 800a1d2:	689b      	ldr	r3, [r3, #8]
 800a1d4:	031b      	lsls	r3, r3, #12
 800a1d6:	693a      	ldr	r2, [r7, #16]
 800a1d8:	4313      	orrs	r3, r2
 800a1da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	4a19      	ldr	r2, [pc, #100]	@ (800a244 <TIM_OC4_SetConfig+0xc0>)
 800a1e0:	4293      	cmp	r3, r2
 800a1e2:	d00f      	beq.n	800a204 <TIM_OC4_SetConfig+0x80>
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	4a18      	ldr	r2, [pc, #96]	@ (800a248 <TIM_OC4_SetConfig+0xc4>)
 800a1e8:	4293      	cmp	r3, r2
 800a1ea:	d00b      	beq.n	800a204 <TIM_OC4_SetConfig+0x80>
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	4a17      	ldr	r2, [pc, #92]	@ (800a24c <TIM_OC4_SetConfig+0xc8>)
 800a1f0:	4293      	cmp	r3, r2
 800a1f2:	d007      	beq.n	800a204 <TIM_OC4_SetConfig+0x80>
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	4a16      	ldr	r2, [pc, #88]	@ (800a250 <TIM_OC4_SetConfig+0xcc>)
 800a1f8:	4293      	cmp	r3, r2
 800a1fa:	d003      	beq.n	800a204 <TIM_OC4_SetConfig+0x80>
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	4a15      	ldr	r2, [pc, #84]	@ (800a254 <TIM_OC4_SetConfig+0xd0>)
 800a200:	4293      	cmp	r3, r2
 800a202:	d109      	bne.n	800a218 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a204:	697b      	ldr	r3, [r7, #20]
 800a206:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a20a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a20c:	683b      	ldr	r3, [r7, #0]
 800a20e:	695b      	ldr	r3, [r3, #20]
 800a210:	019b      	lsls	r3, r3, #6
 800a212:	697a      	ldr	r2, [r7, #20]
 800a214:	4313      	orrs	r3, r2
 800a216:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	697a      	ldr	r2, [r7, #20]
 800a21c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	68fa      	ldr	r2, [r7, #12]
 800a222:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a224:	683b      	ldr	r3, [r7, #0]
 800a226:	685a      	ldr	r2, [r3, #4]
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	693a      	ldr	r2, [r7, #16]
 800a230:	621a      	str	r2, [r3, #32]
}
 800a232:	bf00      	nop
 800a234:	371c      	adds	r7, #28
 800a236:	46bd      	mov	sp, r7
 800a238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23c:	4770      	bx	lr
 800a23e:	bf00      	nop
 800a240:	feff8fff 	.word	0xfeff8fff
 800a244:	40010000 	.word	0x40010000
 800a248:	40010400 	.word	0x40010400
 800a24c:	40014000 	.word	0x40014000
 800a250:	40014400 	.word	0x40014400
 800a254:	40014800 	.word	0x40014800

0800a258 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a258:	b480      	push	{r7}
 800a25a:	b087      	sub	sp, #28
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	6078      	str	r0, [r7, #4]
 800a260:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	6a1b      	ldr	r3, [r3, #32]
 800a266:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	6a1b      	ldr	r3, [r3, #32]
 800a26c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	685b      	ldr	r3, [r3, #4]
 800a278:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a27e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a280:	68fa      	ldr	r2, [r7, #12]
 800a282:	4b21      	ldr	r3, [pc, #132]	@ (800a308 <TIM_OC5_SetConfig+0xb0>)
 800a284:	4013      	ands	r3, r2
 800a286:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a288:	683b      	ldr	r3, [r7, #0]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	68fa      	ldr	r2, [r7, #12]
 800a28e:	4313      	orrs	r3, r2
 800a290:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a292:	693b      	ldr	r3, [r7, #16]
 800a294:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800a298:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a29a:	683b      	ldr	r3, [r7, #0]
 800a29c:	689b      	ldr	r3, [r3, #8]
 800a29e:	041b      	lsls	r3, r3, #16
 800a2a0:	693a      	ldr	r2, [r7, #16]
 800a2a2:	4313      	orrs	r3, r2
 800a2a4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	4a18      	ldr	r2, [pc, #96]	@ (800a30c <TIM_OC5_SetConfig+0xb4>)
 800a2aa:	4293      	cmp	r3, r2
 800a2ac:	d00f      	beq.n	800a2ce <TIM_OC5_SetConfig+0x76>
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	4a17      	ldr	r2, [pc, #92]	@ (800a310 <TIM_OC5_SetConfig+0xb8>)
 800a2b2:	4293      	cmp	r3, r2
 800a2b4:	d00b      	beq.n	800a2ce <TIM_OC5_SetConfig+0x76>
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	4a16      	ldr	r2, [pc, #88]	@ (800a314 <TIM_OC5_SetConfig+0xbc>)
 800a2ba:	4293      	cmp	r3, r2
 800a2bc:	d007      	beq.n	800a2ce <TIM_OC5_SetConfig+0x76>
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	4a15      	ldr	r2, [pc, #84]	@ (800a318 <TIM_OC5_SetConfig+0xc0>)
 800a2c2:	4293      	cmp	r3, r2
 800a2c4:	d003      	beq.n	800a2ce <TIM_OC5_SetConfig+0x76>
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	4a14      	ldr	r2, [pc, #80]	@ (800a31c <TIM_OC5_SetConfig+0xc4>)
 800a2ca:	4293      	cmp	r3, r2
 800a2cc:	d109      	bne.n	800a2e2 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a2ce:	697b      	ldr	r3, [r7, #20]
 800a2d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a2d4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a2d6:	683b      	ldr	r3, [r7, #0]
 800a2d8:	695b      	ldr	r3, [r3, #20]
 800a2da:	021b      	lsls	r3, r3, #8
 800a2dc:	697a      	ldr	r2, [r7, #20]
 800a2de:	4313      	orrs	r3, r2
 800a2e0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	697a      	ldr	r2, [r7, #20]
 800a2e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	68fa      	ldr	r2, [r7, #12]
 800a2ec:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a2ee:	683b      	ldr	r3, [r7, #0]
 800a2f0:	685a      	ldr	r2, [r3, #4]
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	693a      	ldr	r2, [r7, #16]
 800a2fa:	621a      	str	r2, [r3, #32]
}
 800a2fc:	bf00      	nop
 800a2fe:	371c      	adds	r7, #28
 800a300:	46bd      	mov	sp, r7
 800a302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a306:	4770      	bx	lr
 800a308:	fffeff8f 	.word	0xfffeff8f
 800a30c:	40010000 	.word	0x40010000
 800a310:	40010400 	.word	0x40010400
 800a314:	40014000 	.word	0x40014000
 800a318:	40014400 	.word	0x40014400
 800a31c:	40014800 	.word	0x40014800

0800a320 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a320:	b480      	push	{r7}
 800a322:	b087      	sub	sp, #28
 800a324:	af00      	add	r7, sp, #0
 800a326:	6078      	str	r0, [r7, #4]
 800a328:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	6a1b      	ldr	r3, [r3, #32]
 800a32e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	6a1b      	ldr	r3, [r3, #32]
 800a334:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	685b      	ldr	r3, [r3, #4]
 800a340:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a346:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a348:	68fa      	ldr	r2, [r7, #12]
 800a34a:	4b22      	ldr	r3, [pc, #136]	@ (800a3d4 <TIM_OC6_SetConfig+0xb4>)
 800a34c:	4013      	ands	r3, r2
 800a34e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a350:	683b      	ldr	r3, [r7, #0]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	021b      	lsls	r3, r3, #8
 800a356:	68fa      	ldr	r2, [r7, #12]
 800a358:	4313      	orrs	r3, r2
 800a35a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a35c:	693b      	ldr	r3, [r7, #16]
 800a35e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a362:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a364:	683b      	ldr	r3, [r7, #0]
 800a366:	689b      	ldr	r3, [r3, #8]
 800a368:	051b      	lsls	r3, r3, #20
 800a36a:	693a      	ldr	r2, [r7, #16]
 800a36c:	4313      	orrs	r3, r2
 800a36e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	4a19      	ldr	r2, [pc, #100]	@ (800a3d8 <TIM_OC6_SetConfig+0xb8>)
 800a374:	4293      	cmp	r3, r2
 800a376:	d00f      	beq.n	800a398 <TIM_OC6_SetConfig+0x78>
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	4a18      	ldr	r2, [pc, #96]	@ (800a3dc <TIM_OC6_SetConfig+0xbc>)
 800a37c:	4293      	cmp	r3, r2
 800a37e:	d00b      	beq.n	800a398 <TIM_OC6_SetConfig+0x78>
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	4a17      	ldr	r2, [pc, #92]	@ (800a3e0 <TIM_OC6_SetConfig+0xc0>)
 800a384:	4293      	cmp	r3, r2
 800a386:	d007      	beq.n	800a398 <TIM_OC6_SetConfig+0x78>
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	4a16      	ldr	r2, [pc, #88]	@ (800a3e4 <TIM_OC6_SetConfig+0xc4>)
 800a38c:	4293      	cmp	r3, r2
 800a38e:	d003      	beq.n	800a398 <TIM_OC6_SetConfig+0x78>
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	4a15      	ldr	r2, [pc, #84]	@ (800a3e8 <TIM_OC6_SetConfig+0xc8>)
 800a394:	4293      	cmp	r3, r2
 800a396:	d109      	bne.n	800a3ac <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a398:	697b      	ldr	r3, [r7, #20]
 800a39a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a39e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a3a0:	683b      	ldr	r3, [r7, #0]
 800a3a2:	695b      	ldr	r3, [r3, #20]
 800a3a4:	029b      	lsls	r3, r3, #10
 800a3a6:	697a      	ldr	r2, [r7, #20]
 800a3a8:	4313      	orrs	r3, r2
 800a3aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	697a      	ldr	r2, [r7, #20]
 800a3b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	68fa      	ldr	r2, [r7, #12]
 800a3b6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a3b8:	683b      	ldr	r3, [r7, #0]
 800a3ba:	685a      	ldr	r2, [r3, #4]
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	693a      	ldr	r2, [r7, #16]
 800a3c4:	621a      	str	r2, [r3, #32]
}
 800a3c6:	bf00      	nop
 800a3c8:	371c      	adds	r7, #28
 800a3ca:	46bd      	mov	sp, r7
 800a3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d0:	4770      	bx	lr
 800a3d2:	bf00      	nop
 800a3d4:	feff8fff 	.word	0xfeff8fff
 800a3d8:	40010000 	.word	0x40010000
 800a3dc:	40010400 	.word	0x40010400
 800a3e0:	40014000 	.word	0x40014000
 800a3e4:	40014400 	.word	0x40014400
 800a3e8:	40014800 	.word	0x40014800

0800a3ec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a3ec:	b480      	push	{r7}
 800a3ee:	b087      	sub	sp, #28
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	60f8      	str	r0, [r7, #12]
 800a3f4:	60b9      	str	r1, [r7, #8]
 800a3f6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a3f8:	68bb      	ldr	r3, [r7, #8]
 800a3fa:	f003 031f 	and.w	r3, r3, #31
 800a3fe:	2201      	movs	r2, #1
 800a400:	fa02 f303 	lsl.w	r3, r2, r3
 800a404:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	6a1a      	ldr	r2, [r3, #32]
 800a40a:	697b      	ldr	r3, [r7, #20]
 800a40c:	43db      	mvns	r3, r3
 800a40e:	401a      	ands	r2, r3
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	6a1a      	ldr	r2, [r3, #32]
 800a418:	68bb      	ldr	r3, [r7, #8]
 800a41a:	f003 031f 	and.w	r3, r3, #31
 800a41e:	6879      	ldr	r1, [r7, #4]
 800a420:	fa01 f303 	lsl.w	r3, r1, r3
 800a424:	431a      	orrs	r2, r3
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	621a      	str	r2, [r3, #32]
}
 800a42a:	bf00      	nop
 800a42c:	371c      	adds	r7, #28
 800a42e:	46bd      	mov	sp, r7
 800a430:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a434:	4770      	bx	lr
	...

0800a438 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a438:	b480      	push	{r7}
 800a43a:	b085      	sub	sp, #20
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	6078      	str	r0, [r7, #4]
 800a440:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a448:	2b01      	cmp	r3, #1
 800a44a:	d101      	bne.n	800a450 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a44c:	2302      	movs	r3, #2
 800a44e:	e077      	b.n	800a540 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	2201      	movs	r2, #1
 800a454:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	2202      	movs	r2, #2
 800a45c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	685b      	ldr	r3, [r3, #4]
 800a466:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	689b      	ldr	r3, [r3, #8]
 800a46e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	4a35      	ldr	r2, [pc, #212]	@ (800a54c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a476:	4293      	cmp	r3, r2
 800a478:	d004      	beq.n	800a484 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	4a34      	ldr	r2, [pc, #208]	@ (800a550 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a480:	4293      	cmp	r3, r2
 800a482:	d108      	bne.n	800a496 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a48a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a48c:	683b      	ldr	r3, [r7, #0]
 800a48e:	685b      	ldr	r3, [r3, #4]
 800a490:	68fa      	ldr	r2, [r7, #12]
 800a492:	4313      	orrs	r3, r2
 800a494:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a49c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a49e:	683b      	ldr	r3, [r7, #0]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	68fa      	ldr	r2, [r7, #12]
 800a4a4:	4313      	orrs	r3, r2
 800a4a6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	68fa      	ldr	r2, [r7, #12]
 800a4ae:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	4a25      	ldr	r2, [pc, #148]	@ (800a54c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a4b6:	4293      	cmp	r3, r2
 800a4b8:	d02c      	beq.n	800a514 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a4c2:	d027      	beq.n	800a514 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	4a22      	ldr	r2, [pc, #136]	@ (800a554 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800a4ca:	4293      	cmp	r3, r2
 800a4cc:	d022      	beq.n	800a514 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	4a21      	ldr	r2, [pc, #132]	@ (800a558 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800a4d4:	4293      	cmp	r3, r2
 800a4d6:	d01d      	beq.n	800a514 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	4a1f      	ldr	r2, [pc, #124]	@ (800a55c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800a4de:	4293      	cmp	r3, r2
 800a4e0:	d018      	beq.n	800a514 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	4a1a      	ldr	r2, [pc, #104]	@ (800a550 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a4e8:	4293      	cmp	r3, r2
 800a4ea:	d013      	beq.n	800a514 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	4a1b      	ldr	r2, [pc, #108]	@ (800a560 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800a4f2:	4293      	cmp	r3, r2
 800a4f4:	d00e      	beq.n	800a514 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	4a1a      	ldr	r2, [pc, #104]	@ (800a564 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800a4fc:	4293      	cmp	r3, r2
 800a4fe:	d009      	beq.n	800a514 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	4a18      	ldr	r2, [pc, #96]	@ (800a568 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800a506:	4293      	cmp	r3, r2
 800a508:	d004      	beq.n	800a514 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	4a17      	ldr	r2, [pc, #92]	@ (800a56c <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800a510:	4293      	cmp	r3, r2
 800a512:	d10c      	bne.n	800a52e <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a514:	68bb      	ldr	r3, [r7, #8]
 800a516:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a51a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a51c:	683b      	ldr	r3, [r7, #0]
 800a51e:	689b      	ldr	r3, [r3, #8]
 800a520:	68ba      	ldr	r2, [r7, #8]
 800a522:	4313      	orrs	r3, r2
 800a524:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	68ba      	ldr	r2, [r7, #8]
 800a52c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	2201      	movs	r2, #1
 800a532:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	2200      	movs	r2, #0
 800a53a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a53e:	2300      	movs	r3, #0
}
 800a540:	4618      	mov	r0, r3
 800a542:	3714      	adds	r7, #20
 800a544:	46bd      	mov	sp, r7
 800a546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a54a:	4770      	bx	lr
 800a54c:	40010000 	.word	0x40010000
 800a550:	40010400 	.word	0x40010400
 800a554:	40000400 	.word	0x40000400
 800a558:	40000800 	.word	0x40000800
 800a55c:	40000c00 	.word	0x40000c00
 800a560:	40001800 	.word	0x40001800
 800a564:	40014000 	.word	0x40014000
 800a568:	4000e000 	.word	0x4000e000
 800a56c:	4000e400 	.word	0x4000e400

0800a570 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a570:	b480      	push	{r7}
 800a572:	b083      	sub	sp, #12
 800a574:	af00      	add	r7, sp, #0
 800a576:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a578:	bf00      	nop
 800a57a:	370c      	adds	r7, #12
 800a57c:	46bd      	mov	sp, r7
 800a57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a582:	4770      	bx	lr

0800a584 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a584:	b480      	push	{r7}
 800a586:	b083      	sub	sp, #12
 800a588:	af00      	add	r7, sp, #0
 800a58a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a58c:	bf00      	nop
 800a58e:	370c      	adds	r7, #12
 800a590:	46bd      	mov	sp, r7
 800a592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a596:	4770      	bx	lr

0800a598 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a598:	b480      	push	{r7}
 800a59a:	b083      	sub	sp, #12
 800a59c:	af00      	add	r7, sp, #0
 800a59e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a5a0:	bf00      	nop
 800a5a2:	370c      	adds	r7, #12
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5aa:	4770      	bx	lr

0800a5ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a5ac:	b580      	push	{r7, lr}
 800a5ae:	b082      	sub	sp, #8
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d101      	bne.n	800a5be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a5ba:	2301      	movs	r3, #1
 800a5bc:	e042      	b.n	800a644 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d106      	bne.n	800a5d6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a5d0:	6878      	ldr	r0, [r7, #4]
 800a5d2:	f7f8 fe85 	bl	80032e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	2224      	movs	r2, #36	@ 0x24
 800a5da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	681a      	ldr	r2, [r3, #0]
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	f022 0201 	bic.w	r2, r2, #1
 800a5ec:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d002      	beq.n	800a5fc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a5f6:	6878      	ldr	r0, [r7, #4]
 800a5f8:	f001 fb38 	bl	800bc6c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a5fc:	6878      	ldr	r0, [r7, #4]
 800a5fe:	f000 fcc9 	bl	800af94 <UART_SetConfig>
 800a602:	4603      	mov	r3, r0
 800a604:	2b01      	cmp	r3, #1
 800a606:	d101      	bne.n	800a60c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a608:	2301      	movs	r3, #1
 800a60a:	e01b      	b.n	800a644 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	685a      	ldr	r2, [r3, #4]
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a61a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	689a      	ldr	r2, [r3, #8]
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a62a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	681a      	ldr	r2, [r3, #0]
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	f042 0201 	orr.w	r2, r2, #1
 800a63a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a63c:	6878      	ldr	r0, [r7, #4]
 800a63e:	f001 fbb7 	bl	800bdb0 <UART_CheckIdleState>
 800a642:	4603      	mov	r3, r0
}
 800a644:	4618      	mov	r0, r3
 800a646:	3708      	adds	r7, #8
 800a648:	46bd      	mov	sp, r7
 800a64a:	bd80      	pop	{r7, pc}

0800a64c <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a64c:	b480      	push	{r7}
 800a64e:	b091      	sub	sp, #68	@ 0x44
 800a650:	af00      	add	r7, sp, #0
 800a652:	60f8      	str	r0, [r7, #12]
 800a654:	60b9      	str	r1, [r7, #8]
 800a656:	4613      	mov	r3, r2
 800a658:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a660:	2b20      	cmp	r3, #32
 800a662:	d178      	bne.n	800a756 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800a664:	68bb      	ldr	r3, [r7, #8]
 800a666:	2b00      	cmp	r3, #0
 800a668:	d002      	beq.n	800a670 <HAL_UART_Transmit_IT+0x24>
 800a66a:	88fb      	ldrh	r3, [r7, #6]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d101      	bne.n	800a674 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 800a670:	2301      	movs	r3, #1
 800a672:	e071      	b.n	800a758 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	68ba      	ldr	r2, [r7, #8]
 800a678:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	88fa      	ldrh	r2, [r7, #6]
 800a67e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	88fa      	ldrh	r2, [r7, #6]
 800a686:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	2200      	movs	r2, #0
 800a68e:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	2200      	movs	r2, #0
 800a694:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	2221      	movs	r2, #33	@ 0x21
 800a69c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a6a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a6a8:	d12a      	bne.n	800a700 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	689b      	ldr	r3, [r3, #8]
 800a6ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a6b2:	d107      	bne.n	800a6c4 <HAL_UART_Transmit_IT+0x78>
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	691b      	ldr	r3, [r3, #16]
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d103      	bne.n	800a6c4 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	4a29      	ldr	r2, [pc, #164]	@ (800a764 <HAL_UART_Transmit_IT+0x118>)
 800a6c0:	679a      	str	r2, [r3, #120]	@ 0x78
 800a6c2:	e002      	b.n	800a6ca <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	4a28      	ldr	r2, [pc, #160]	@ (800a768 <HAL_UART_Transmit_IT+0x11c>)
 800a6c8:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	3308      	adds	r3, #8
 800a6d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6d4:	e853 3f00 	ldrex	r3, [r3]
 800a6d8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a6da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6dc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a6e0:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	3308      	adds	r3, #8
 800a6e8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a6ea:	637a      	str	r2, [r7, #52]	@ 0x34
 800a6ec:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6ee:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a6f0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a6f2:	e841 2300 	strex	r3, r2, [r1]
 800a6f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800a6f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d1e5      	bne.n	800a6ca <HAL_UART_Transmit_IT+0x7e>
 800a6fe:	e028      	b.n	800a752 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	689b      	ldr	r3, [r3, #8]
 800a704:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a708:	d107      	bne.n	800a71a <HAL_UART_Transmit_IT+0xce>
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	691b      	ldr	r3, [r3, #16]
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d103      	bne.n	800a71a <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	4a15      	ldr	r2, [pc, #84]	@ (800a76c <HAL_UART_Transmit_IT+0x120>)
 800a716:	679a      	str	r2, [r3, #120]	@ 0x78
 800a718:	e002      	b.n	800a720 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	4a14      	ldr	r2, [pc, #80]	@ (800a770 <HAL_UART_Transmit_IT+0x124>)
 800a71e:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a726:	697b      	ldr	r3, [r7, #20]
 800a728:	e853 3f00 	ldrex	r3, [r3]
 800a72c:	613b      	str	r3, [r7, #16]
   return(result);
 800a72e:	693b      	ldr	r3, [r7, #16]
 800a730:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a734:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	461a      	mov	r2, r3
 800a73c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a73e:	623b      	str	r3, [r7, #32]
 800a740:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a742:	69f9      	ldr	r1, [r7, #28]
 800a744:	6a3a      	ldr	r2, [r7, #32]
 800a746:	e841 2300 	strex	r3, r2, [r1]
 800a74a:	61bb      	str	r3, [r7, #24]
   return(result);
 800a74c:	69bb      	ldr	r3, [r7, #24]
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d1e6      	bne.n	800a720 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 800a752:	2300      	movs	r3, #0
 800a754:	e000      	b.n	800a758 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800a756:	2302      	movs	r3, #2
  }
}
 800a758:	4618      	mov	r0, r3
 800a75a:	3744      	adds	r7, #68	@ 0x44
 800a75c:	46bd      	mov	sp, r7
 800a75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a762:	4770      	bx	lr
 800a764:	0800c577 	.word	0x0800c577
 800a768:	0800c497 	.word	0x0800c497
 800a76c:	0800c3d5 	.word	0x0800c3d5
 800a770:	0800c31d 	.word	0x0800c31d

0800a774 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a774:	b580      	push	{r7, lr}
 800a776:	b08a      	sub	sp, #40	@ 0x28
 800a778:	af00      	add	r7, sp, #0
 800a77a:	60f8      	str	r0, [r7, #12]
 800a77c:	60b9      	str	r1, [r7, #8]
 800a77e:	4613      	mov	r3, r2
 800a780:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a788:	2b20      	cmp	r3, #32
 800a78a:	d137      	bne.n	800a7fc <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800a78c:	68bb      	ldr	r3, [r7, #8]
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d002      	beq.n	800a798 <HAL_UART_Receive_IT+0x24>
 800a792:	88fb      	ldrh	r3, [r7, #6]
 800a794:	2b00      	cmp	r3, #0
 800a796:	d101      	bne.n	800a79c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800a798:	2301      	movs	r3, #1
 800a79a:	e030      	b.n	800a7fe <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	2200      	movs	r2, #0
 800a7a0:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	4a18      	ldr	r2, [pc, #96]	@ (800a808 <HAL_UART_Receive_IT+0x94>)
 800a7a8:	4293      	cmp	r3, r2
 800a7aa:	d01f      	beq.n	800a7ec <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	685b      	ldr	r3, [r3, #4]
 800a7b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d018      	beq.n	800a7ec <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7c0:	697b      	ldr	r3, [r7, #20]
 800a7c2:	e853 3f00 	ldrex	r3, [r3]
 800a7c6:	613b      	str	r3, [r7, #16]
   return(result);
 800a7c8:	693b      	ldr	r3, [r7, #16]
 800a7ca:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a7ce:	627b      	str	r3, [r7, #36]	@ 0x24
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	461a      	mov	r2, r3
 800a7d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7d8:	623b      	str	r3, [r7, #32]
 800a7da:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7dc:	69f9      	ldr	r1, [r7, #28]
 800a7de:	6a3a      	ldr	r2, [r7, #32]
 800a7e0:	e841 2300 	strex	r3, r2, [r1]
 800a7e4:	61bb      	str	r3, [r7, #24]
   return(result);
 800a7e6:	69bb      	ldr	r3, [r7, #24]
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d1e6      	bne.n	800a7ba <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800a7ec:	88fb      	ldrh	r3, [r7, #6]
 800a7ee:	461a      	mov	r2, r3
 800a7f0:	68b9      	ldr	r1, [r7, #8]
 800a7f2:	68f8      	ldr	r0, [r7, #12]
 800a7f4:	f001 fbf4 	bl	800bfe0 <UART_Start_Receive_IT>
 800a7f8:	4603      	mov	r3, r0
 800a7fa:	e000      	b.n	800a7fe <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a7fc:	2302      	movs	r3, #2
  }
}
 800a7fe:	4618      	mov	r0, r3
 800a800:	3728      	adds	r7, #40	@ 0x28
 800a802:	46bd      	mov	sp, r7
 800a804:	bd80      	pop	{r7, pc}
 800a806:	bf00      	nop
 800a808:	58000c00 	.word	0x58000c00

0800a80c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a80c:	b580      	push	{r7, lr}
 800a80e:	b0ba      	sub	sp, #232	@ 0xe8
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	69db      	ldr	r3, [r3, #28]
 800a81a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	689b      	ldr	r3, [r3, #8]
 800a82e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a832:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800a836:	f640 030f 	movw	r3, #2063	@ 0x80f
 800a83a:	4013      	ands	r3, r2
 800a83c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800a840:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a844:	2b00      	cmp	r3, #0
 800a846:	d11b      	bne.n	800a880 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a848:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a84c:	f003 0320 	and.w	r3, r3, #32
 800a850:	2b00      	cmp	r3, #0
 800a852:	d015      	beq.n	800a880 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a854:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a858:	f003 0320 	and.w	r3, r3, #32
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d105      	bne.n	800a86c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a860:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a864:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d009      	beq.n	800a880 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a870:	2b00      	cmp	r3, #0
 800a872:	f000 8377 	beq.w	800af64 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a87a:	6878      	ldr	r0, [r7, #4]
 800a87c:	4798      	blx	r3
      }
      return;
 800a87e:	e371      	b.n	800af64 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a880:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a884:	2b00      	cmp	r3, #0
 800a886:	f000 8123 	beq.w	800aad0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a88a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a88e:	4b8d      	ldr	r3, [pc, #564]	@ (800aac4 <HAL_UART_IRQHandler+0x2b8>)
 800a890:	4013      	ands	r3, r2
 800a892:	2b00      	cmp	r3, #0
 800a894:	d106      	bne.n	800a8a4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a896:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800a89a:	4b8b      	ldr	r3, [pc, #556]	@ (800aac8 <HAL_UART_IRQHandler+0x2bc>)
 800a89c:	4013      	ands	r3, r2
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	f000 8116 	beq.w	800aad0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a8a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a8a8:	f003 0301 	and.w	r3, r3, #1
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d011      	beq.n	800a8d4 <HAL_UART_IRQHandler+0xc8>
 800a8b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a8b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d00b      	beq.n	800a8d4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	2201      	movs	r2, #1
 800a8c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8ca:	f043 0201 	orr.w	r2, r3, #1
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a8d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a8d8:	f003 0302 	and.w	r3, r3, #2
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d011      	beq.n	800a904 <HAL_UART_IRQHandler+0xf8>
 800a8e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a8e4:	f003 0301 	and.w	r3, r3, #1
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d00b      	beq.n	800a904 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	2202      	movs	r2, #2
 800a8f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8fa:	f043 0204 	orr.w	r2, r3, #4
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a904:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a908:	f003 0304 	and.w	r3, r3, #4
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d011      	beq.n	800a934 <HAL_UART_IRQHandler+0x128>
 800a910:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a914:	f003 0301 	and.w	r3, r3, #1
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d00b      	beq.n	800a934 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	2204      	movs	r2, #4
 800a922:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a92a:	f043 0202 	orr.w	r2, r3, #2
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a934:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a938:	f003 0308 	and.w	r3, r3, #8
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d017      	beq.n	800a970 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a940:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a944:	f003 0320 	and.w	r3, r3, #32
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d105      	bne.n	800a958 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800a94c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a950:	4b5c      	ldr	r3, [pc, #368]	@ (800aac4 <HAL_UART_IRQHandler+0x2b8>)
 800a952:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a954:	2b00      	cmp	r3, #0
 800a956:	d00b      	beq.n	800a970 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	2208      	movs	r2, #8
 800a95e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a966:	f043 0208 	orr.w	r2, r3, #8
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a970:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a974:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d012      	beq.n	800a9a2 <HAL_UART_IRQHandler+0x196>
 800a97c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a980:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a984:	2b00      	cmp	r3, #0
 800a986:	d00c      	beq.n	800a9a2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a990:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a998:	f043 0220 	orr.w	r2, r3, #32
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	f000 82dd 	beq.w	800af68 <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a9ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a9b2:	f003 0320 	and.w	r3, r3, #32
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d013      	beq.n	800a9e2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a9ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a9be:	f003 0320 	and.w	r3, r3, #32
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d105      	bne.n	800a9d2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a9c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a9ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d007      	beq.n	800a9e2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d003      	beq.n	800a9e2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a9de:	6878      	ldr	r0, [r7, #4]
 800a9e0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a9e8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	689b      	ldr	r3, [r3, #8]
 800a9f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a9f6:	2b40      	cmp	r3, #64	@ 0x40
 800a9f8:	d005      	beq.n	800aa06 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a9fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a9fe:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d054      	beq.n	800aab0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800aa06:	6878      	ldr	r0, [r7, #4]
 800aa08:	f001 fc0c 	bl	800c224 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	689b      	ldr	r3, [r3, #8]
 800aa12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa16:	2b40      	cmp	r3, #64	@ 0x40
 800aa18:	d146      	bne.n	800aaa8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	3308      	adds	r3, #8
 800aa20:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa24:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800aa28:	e853 3f00 	ldrex	r3, [r3]
 800aa2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800aa30:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800aa34:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aa38:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	3308      	adds	r3, #8
 800aa42:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800aa46:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800aa4a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa4e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800aa52:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800aa56:	e841 2300 	strex	r3, r2, [r1]
 800aa5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800aa5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d1d9      	bne.n	800aa1a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d017      	beq.n	800aaa0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa76:	4a15      	ldr	r2, [pc, #84]	@ (800aacc <HAL_UART_IRQHandler+0x2c0>)
 800aa78:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa80:	4618      	mov	r0, r3
 800aa82:	f7f9 f937 	bl	8003cf4 <HAL_DMA_Abort_IT>
 800aa86:	4603      	mov	r3, r0
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d019      	beq.n	800aac0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aa94:	687a      	ldr	r2, [r7, #4]
 800aa96:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800aa9a:	4610      	mov	r0, r2
 800aa9c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aa9e:	e00f      	b.n	800aac0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800aaa0:	6878      	ldr	r0, [r7, #4]
 800aaa2:	f7f7 fb2d 	bl	8002100 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aaa6:	e00b      	b.n	800aac0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800aaa8:	6878      	ldr	r0, [r7, #4]
 800aaaa:	f7f7 fb29 	bl	8002100 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aaae:	e007      	b.n	800aac0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800aab0:	6878      	ldr	r0, [r7, #4]
 800aab2:	f7f7 fb25 	bl	8002100 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	2200      	movs	r2, #0
 800aaba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800aabe:	e253      	b.n	800af68 <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aac0:	bf00      	nop
    return;
 800aac2:	e251      	b.n	800af68 <HAL_UART_IRQHandler+0x75c>
 800aac4:	10000001 	.word	0x10000001
 800aac8:	04000120 	.word	0x04000120
 800aacc:	0800c2f1 	.word	0x0800c2f1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aad4:	2b01      	cmp	r3, #1
 800aad6:	f040 81e7 	bne.w	800aea8 <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800aada:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aade:	f003 0310 	and.w	r3, r3, #16
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	f000 81e0 	beq.w	800aea8 <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800aae8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aaec:	f003 0310 	and.w	r3, r3, #16
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	f000 81d9 	beq.w	800aea8 <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	2210      	movs	r2, #16
 800aafc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	689b      	ldr	r3, [r3, #8]
 800ab04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab08:	2b40      	cmp	r3, #64	@ 0x40
 800ab0a:	f040 8151 	bne.w	800adb0 <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	4a96      	ldr	r2, [pc, #600]	@ (800ad70 <HAL_UART_IRQHandler+0x564>)
 800ab18:	4293      	cmp	r3, r2
 800ab1a:	d068      	beq.n	800abee <HAL_UART_IRQHandler+0x3e2>
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	4a93      	ldr	r2, [pc, #588]	@ (800ad74 <HAL_UART_IRQHandler+0x568>)
 800ab26:	4293      	cmp	r3, r2
 800ab28:	d061      	beq.n	800abee <HAL_UART_IRQHandler+0x3e2>
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	4a91      	ldr	r2, [pc, #580]	@ (800ad78 <HAL_UART_IRQHandler+0x56c>)
 800ab34:	4293      	cmp	r3, r2
 800ab36:	d05a      	beq.n	800abee <HAL_UART_IRQHandler+0x3e2>
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	4a8e      	ldr	r2, [pc, #568]	@ (800ad7c <HAL_UART_IRQHandler+0x570>)
 800ab42:	4293      	cmp	r3, r2
 800ab44:	d053      	beq.n	800abee <HAL_UART_IRQHandler+0x3e2>
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	4a8c      	ldr	r2, [pc, #560]	@ (800ad80 <HAL_UART_IRQHandler+0x574>)
 800ab50:	4293      	cmp	r3, r2
 800ab52:	d04c      	beq.n	800abee <HAL_UART_IRQHandler+0x3e2>
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	4a89      	ldr	r2, [pc, #548]	@ (800ad84 <HAL_UART_IRQHandler+0x578>)
 800ab5e:	4293      	cmp	r3, r2
 800ab60:	d045      	beq.n	800abee <HAL_UART_IRQHandler+0x3e2>
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	4a87      	ldr	r2, [pc, #540]	@ (800ad88 <HAL_UART_IRQHandler+0x57c>)
 800ab6c:	4293      	cmp	r3, r2
 800ab6e:	d03e      	beq.n	800abee <HAL_UART_IRQHandler+0x3e2>
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	4a84      	ldr	r2, [pc, #528]	@ (800ad8c <HAL_UART_IRQHandler+0x580>)
 800ab7a:	4293      	cmp	r3, r2
 800ab7c:	d037      	beq.n	800abee <HAL_UART_IRQHandler+0x3e2>
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	4a82      	ldr	r2, [pc, #520]	@ (800ad90 <HAL_UART_IRQHandler+0x584>)
 800ab88:	4293      	cmp	r3, r2
 800ab8a:	d030      	beq.n	800abee <HAL_UART_IRQHandler+0x3e2>
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	4a7f      	ldr	r2, [pc, #508]	@ (800ad94 <HAL_UART_IRQHandler+0x588>)
 800ab96:	4293      	cmp	r3, r2
 800ab98:	d029      	beq.n	800abee <HAL_UART_IRQHandler+0x3e2>
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	4a7d      	ldr	r2, [pc, #500]	@ (800ad98 <HAL_UART_IRQHandler+0x58c>)
 800aba4:	4293      	cmp	r3, r2
 800aba6:	d022      	beq.n	800abee <HAL_UART_IRQHandler+0x3e2>
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	4a7a      	ldr	r2, [pc, #488]	@ (800ad9c <HAL_UART_IRQHandler+0x590>)
 800abb2:	4293      	cmp	r3, r2
 800abb4:	d01b      	beq.n	800abee <HAL_UART_IRQHandler+0x3e2>
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	4a78      	ldr	r2, [pc, #480]	@ (800ada0 <HAL_UART_IRQHandler+0x594>)
 800abc0:	4293      	cmp	r3, r2
 800abc2:	d014      	beq.n	800abee <HAL_UART_IRQHandler+0x3e2>
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	4a75      	ldr	r2, [pc, #468]	@ (800ada4 <HAL_UART_IRQHandler+0x598>)
 800abce:	4293      	cmp	r3, r2
 800abd0:	d00d      	beq.n	800abee <HAL_UART_IRQHandler+0x3e2>
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	4a73      	ldr	r2, [pc, #460]	@ (800ada8 <HAL_UART_IRQHandler+0x59c>)
 800abdc:	4293      	cmp	r3, r2
 800abde:	d006      	beq.n	800abee <HAL_UART_IRQHandler+0x3e2>
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	4a70      	ldr	r2, [pc, #448]	@ (800adac <HAL_UART_IRQHandler+0x5a0>)
 800abea:	4293      	cmp	r3, r2
 800abec:	d106      	bne.n	800abfc <HAL_UART_IRQHandler+0x3f0>
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	685b      	ldr	r3, [r3, #4]
 800abf8:	b29b      	uxth	r3, r3
 800abfa:	e005      	b.n	800ac08 <HAL_UART_IRQHandler+0x3fc>
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	685b      	ldr	r3, [r3, #4]
 800ac06:	b29b      	uxth	r3, r3
 800ac08:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ac0c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	f000 81ab 	beq.w	800af6c <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ac1c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ac20:	429a      	cmp	r2, r3
 800ac22:	f080 81a3 	bcs.w	800af6c <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ac2c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ac36:	69db      	ldr	r3, [r3, #28]
 800ac38:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ac3c:	f000 8087 	beq.w	800ad4e <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac48:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ac4c:	e853 3f00 	ldrex	r3, [r3]
 800ac50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800ac54:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ac58:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ac5c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	461a      	mov	r2, r3
 800ac66:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ac6a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ac6e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac72:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800ac76:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ac7a:	e841 2300 	strex	r3, r2, [r1]
 800ac7e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800ac82:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d1da      	bne.n	800ac40 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	3308      	adds	r3, #8
 800ac90:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac92:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ac94:	e853 3f00 	ldrex	r3, [r3]
 800ac98:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ac9a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ac9c:	f023 0301 	bic.w	r3, r3, #1
 800aca0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	3308      	adds	r3, #8
 800acaa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800acae:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800acb2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acb4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800acb6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800acba:	e841 2300 	strex	r3, r2, [r1]
 800acbe:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800acc0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d1e1      	bne.n	800ac8a <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	3308      	adds	r3, #8
 800accc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800acd0:	e853 3f00 	ldrex	r3, [r3]
 800acd4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800acd6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800acd8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800acdc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	3308      	adds	r3, #8
 800ace6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800acea:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800acec:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acee:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800acf0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800acf2:	e841 2300 	strex	r3, r2, [r1]
 800acf6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800acf8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d1e3      	bne.n	800acc6 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	2220      	movs	r2, #32
 800ad02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	2200      	movs	r2, #0
 800ad0a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ad14:	e853 3f00 	ldrex	r3, [r3]
 800ad18:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ad1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad1c:	f023 0310 	bic.w	r3, r3, #16
 800ad20:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	461a      	mov	r2, r3
 800ad2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad2e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ad30:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad32:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ad34:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ad36:	e841 2300 	strex	r3, r2, [r1]
 800ad3a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ad3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d1e4      	bne.n	800ad0c <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ad48:	4618      	mov	r0, r3
 800ad4a:	f7f8 fcb5 	bl	80036b8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	2202      	movs	r2, #2
 800ad52:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ad60:	b29b      	uxth	r3, r3
 800ad62:	1ad3      	subs	r3, r2, r3
 800ad64:	b29b      	uxth	r3, r3
 800ad66:	4619      	mov	r1, r3
 800ad68:	6878      	ldr	r0, [r7, #4]
 800ad6a:	f7f7 f9a7 	bl	80020bc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800ad6e:	e0fd      	b.n	800af6c <HAL_UART_IRQHandler+0x760>
 800ad70:	40020010 	.word	0x40020010
 800ad74:	40020028 	.word	0x40020028
 800ad78:	40020040 	.word	0x40020040
 800ad7c:	40020058 	.word	0x40020058
 800ad80:	40020070 	.word	0x40020070
 800ad84:	40020088 	.word	0x40020088
 800ad88:	400200a0 	.word	0x400200a0
 800ad8c:	400200b8 	.word	0x400200b8
 800ad90:	40020410 	.word	0x40020410
 800ad94:	40020428 	.word	0x40020428
 800ad98:	40020440 	.word	0x40020440
 800ad9c:	40020458 	.word	0x40020458
 800ada0:	40020470 	.word	0x40020470
 800ada4:	40020488 	.word	0x40020488
 800ada8:	400204a0 	.word	0x400204a0
 800adac:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800adbc:	b29b      	uxth	r3, r3
 800adbe:	1ad3      	subs	r3, r2, r3
 800adc0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800adca:	b29b      	uxth	r3, r3
 800adcc:	2b00      	cmp	r3, #0
 800adce:	f000 80cf 	beq.w	800af70 <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 800add2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800add6:	2b00      	cmp	r3, #0
 800add8:	f000 80ca 	beq.w	800af70 <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ade2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ade4:	e853 3f00 	ldrex	r3, [r3]
 800ade8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800adea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800adec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800adf0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	461a      	mov	r2, r3
 800adfa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800adfe:	647b      	str	r3, [r7, #68]	@ 0x44
 800ae00:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae02:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ae04:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ae06:	e841 2300 	strex	r3, r2, [r1]
 800ae0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ae0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d1e4      	bne.n	800addc <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	3308      	adds	r3, #8
 800ae18:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae1c:	e853 3f00 	ldrex	r3, [r3]
 800ae20:	623b      	str	r3, [r7, #32]
   return(result);
 800ae22:	6a3a      	ldr	r2, [r7, #32]
 800ae24:	4b55      	ldr	r3, [pc, #340]	@ (800af7c <HAL_UART_IRQHandler+0x770>)
 800ae26:	4013      	ands	r3, r2
 800ae28:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	3308      	adds	r3, #8
 800ae32:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800ae36:	633a      	str	r2, [r7, #48]	@ 0x30
 800ae38:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae3a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ae3c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ae3e:	e841 2300 	strex	r3, r2, [r1]
 800ae42:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ae44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d1e3      	bne.n	800ae12 <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	2220      	movs	r2, #32
 800ae4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	2200      	movs	r2, #0
 800ae56:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	2200      	movs	r2, #0
 800ae5c:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae64:	693b      	ldr	r3, [r7, #16]
 800ae66:	e853 3f00 	ldrex	r3, [r3]
 800ae6a:	60fb      	str	r3, [r7, #12]
   return(result);
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	f023 0310 	bic.w	r3, r3, #16
 800ae72:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	461a      	mov	r2, r3
 800ae7c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800ae80:	61fb      	str	r3, [r7, #28]
 800ae82:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae84:	69b9      	ldr	r1, [r7, #24]
 800ae86:	69fa      	ldr	r2, [r7, #28]
 800ae88:	e841 2300 	strex	r3, r2, [r1]
 800ae8c:	617b      	str	r3, [r7, #20]
   return(result);
 800ae8e:	697b      	ldr	r3, [r7, #20]
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d1e4      	bne.n	800ae5e <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	2202      	movs	r2, #2
 800ae98:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800ae9a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ae9e:	4619      	mov	r1, r3
 800aea0:	6878      	ldr	r0, [r7, #4]
 800aea2:	f7f7 f90b 	bl	80020bc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800aea6:	e063      	b.n	800af70 <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800aea8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aeac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d00e      	beq.n	800aed2 <HAL_UART_IRQHandler+0x6c6>
 800aeb4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800aeb8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d008      	beq.n	800aed2 <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800aec8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800aeca:	6878      	ldr	r0, [r7, #4]
 800aecc:	f002 f910 	bl	800d0f0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800aed0:	e051      	b.n	800af76 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800aed2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aed6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d014      	beq.n	800af08 <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800aede:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aee2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d105      	bne.n	800aef6 <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800aeea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800aeee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d008      	beq.n	800af08 <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d03a      	beq.n	800af74 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800af02:	6878      	ldr	r0, [r7, #4]
 800af04:	4798      	blx	r3
    }
    return;
 800af06:	e035      	b.n	800af74 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800af08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800af0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af10:	2b00      	cmp	r3, #0
 800af12:	d009      	beq.n	800af28 <HAL_UART_IRQHandler+0x71c>
 800af14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800af18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d003      	beq.n	800af28 <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 800af20:	6878      	ldr	r0, [r7, #4]
 800af22:	f001 fb9d 	bl	800c660 <UART_EndTransmit_IT>
    return;
 800af26:	e026      	b.n	800af76 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800af28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800af2c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800af30:	2b00      	cmp	r3, #0
 800af32:	d009      	beq.n	800af48 <HAL_UART_IRQHandler+0x73c>
 800af34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800af38:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d003      	beq.n	800af48 <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800af40:	6878      	ldr	r0, [r7, #4]
 800af42:	f002 f8e9 	bl	800d118 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800af46:	e016      	b.n	800af76 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800af48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800af4c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800af50:	2b00      	cmp	r3, #0
 800af52:	d010      	beq.n	800af76 <HAL_UART_IRQHandler+0x76a>
 800af54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800af58:	2b00      	cmp	r3, #0
 800af5a:	da0c      	bge.n	800af76 <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800af5c:	6878      	ldr	r0, [r7, #4]
 800af5e:	f002 f8d1 	bl	800d104 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800af62:	e008      	b.n	800af76 <HAL_UART_IRQHandler+0x76a>
      return;
 800af64:	bf00      	nop
 800af66:	e006      	b.n	800af76 <HAL_UART_IRQHandler+0x76a>
    return;
 800af68:	bf00      	nop
 800af6a:	e004      	b.n	800af76 <HAL_UART_IRQHandler+0x76a>
      return;
 800af6c:	bf00      	nop
 800af6e:	e002      	b.n	800af76 <HAL_UART_IRQHandler+0x76a>
      return;
 800af70:	bf00      	nop
 800af72:	e000      	b.n	800af76 <HAL_UART_IRQHandler+0x76a>
    return;
 800af74:	bf00      	nop
  }
}
 800af76:	37e8      	adds	r7, #232	@ 0xe8
 800af78:	46bd      	mov	sp, r7
 800af7a:	bd80      	pop	{r7, pc}
 800af7c:	effffffe 	.word	0xeffffffe

0800af80 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800af80:	b480      	push	{r7}
 800af82:	b083      	sub	sp, #12
 800af84:	af00      	add	r7, sp, #0
 800af86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800af88:	bf00      	nop
 800af8a:	370c      	adds	r7, #12
 800af8c:	46bd      	mov	sp, r7
 800af8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af92:	4770      	bx	lr

0800af94 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800af94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800af98:	b092      	sub	sp, #72	@ 0x48
 800af9a:	af00      	add	r7, sp, #0
 800af9c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800af9e:	2300      	movs	r3, #0
 800afa0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800afa4:	697b      	ldr	r3, [r7, #20]
 800afa6:	689a      	ldr	r2, [r3, #8]
 800afa8:	697b      	ldr	r3, [r7, #20]
 800afaa:	691b      	ldr	r3, [r3, #16]
 800afac:	431a      	orrs	r2, r3
 800afae:	697b      	ldr	r3, [r7, #20]
 800afb0:	695b      	ldr	r3, [r3, #20]
 800afb2:	431a      	orrs	r2, r3
 800afb4:	697b      	ldr	r3, [r7, #20]
 800afb6:	69db      	ldr	r3, [r3, #28]
 800afb8:	4313      	orrs	r3, r2
 800afba:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800afbc:	697b      	ldr	r3, [r7, #20]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	681a      	ldr	r2, [r3, #0]
 800afc2:	4bbe      	ldr	r3, [pc, #760]	@ (800b2bc <UART_SetConfig+0x328>)
 800afc4:	4013      	ands	r3, r2
 800afc6:	697a      	ldr	r2, [r7, #20]
 800afc8:	6812      	ldr	r2, [r2, #0]
 800afca:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800afcc:	430b      	orrs	r3, r1
 800afce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800afd0:	697b      	ldr	r3, [r7, #20]
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	685b      	ldr	r3, [r3, #4]
 800afd6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800afda:	697b      	ldr	r3, [r7, #20]
 800afdc:	68da      	ldr	r2, [r3, #12]
 800afde:	697b      	ldr	r3, [r7, #20]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	430a      	orrs	r2, r1
 800afe4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800afe6:	697b      	ldr	r3, [r7, #20]
 800afe8:	699b      	ldr	r3, [r3, #24]
 800afea:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800afec:	697b      	ldr	r3, [r7, #20]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	4ab3      	ldr	r2, [pc, #716]	@ (800b2c0 <UART_SetConfig+0x32c>)
 800aff2:	4293      	cmp	r3, r2
 800aff4:	d004      	beq.n	800b000 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800aff6:	697b      	ldr	r3, [r7, #20]
 800aff8:	6a1b      	ldr	r3, [r3, #32]
 800affa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800affc:	4313      	orrs	r3, r2
 800affe:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b000:	697b      	ldr	r3, [r7, #20]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	689a      	ldr	r2, [r3, #8]
 800b006:	4baf      	ldr	r3, [pc, #700]	@ (800b2c4 <UART_SetConfig+0x330>)
 800b008:	4013      	ands	r3, r2
 800b00a:	697a      	ldr	r2, [r7, #20]
 800b00c:	6812      	ldr	r2, [r2, #0]
 800b00e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b010:	430b      	orrs	r3, r1
 800b012:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b014:	697b      	ldr	r3, [r7, #20]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b01a:	f023 010f 	bic.w	r1, r3, #15
 800b01e:	697b      	ldr	r3, [r7, #20]
 800b020:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b022:	697b      	ldr	r3, [r7, #20]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	430a      	orrs	r2, r1
 800b028:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b02a:	697b      	ldr	r3, [r7, #20]
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	4aa6      	ldr	r2, [pc, #664]	@ (800b2c8 <UART_SetConfig+0x334>)
 800b030:	4293      	cmp	r3, r2
 800b032:	d177      	bne.n	800b124 <UART_SetConfig+0x190>
 800b034:	4ba5      	ldr	r3, [pc, #660]	@ (800b2cc <UART_SetConfig+0x338>)
 800b036:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b038:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b03c:	2b28      	cmp	r3, #40	@ 0x28
 800b03e:	d86d      	bhi.n	800b11c <UART_SetConfig+0x188>
 800b040:	a201      	add	r2, pc, #4	@ (adr r2, 800b048 <UART_SetConfig+0xb4>)
 800b042:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b046:	bf00      	nop
 800b048:	0800b0ed 	.word	0x0800b0ed
 800b04c:	0800b11d 	.word	0x0800b11d
 800b050:	0800b11d 	.word	0x0800b11d
 800b054:	0800b11d 	.word	0x0800b11d
 800b058:	0800b11d 	.word	0x0800b11d
 800b05c:	0800b11d 	.word	0x0800b11d
 800b060:	0800b11d 	.word	0x0800b11d
 800b064:	0800b11d 	.word	0x0800b11d
 800b068:	0800b0f5 	.word	0x0800b0f5
 800b06c:	0800b11d 	.word	0x0800b11d
 800b070:	0800b11d 	.word	0x0800b11d
 800b074:	0800b11d 	.word	0x0800b11d
 800b078:	0800b11d 	.word	0x0800b11d
 800b07c:	0800b11d 	.word	0x0800b11d
 800b080:	0800b11d 	.word	0x0800b11d
 800b084:	0800b11d 	.word	0x0800b11d
 800b088:	0800b0fd 	.word	0x0800b0fd
 800b08c:	0800b11d 	.word	0x0800b11d
 800b090:	0800b11d 	.word	0x0800b11d
 800b094:	0800b11d 	.word	0x0800b11d
 800b098:	0800b11d 	.word	0x0800b11d
 800b09c:	0800b11d 	.word	0x0800b11d
 800b0a0:	0800b11d 	.word	0x0800b11d
 800b0a4:	0800b11d 	.word	0x0800b11d
 800b0a8:	0800b105 	.word	0x0800b105
 800b0ac:	0800b11d 	.word	0x0800b11d
 800b0b0:	0800b11d 	.word	0x0800b11d
 800b0b4:	0800b11d 	.word	0x0800b11d
 800b0b8:	0800b11d 	.word	0x0800b11d
 800b0bc:	0800b11d 	.word	0x0800b11d
 800b0c0:	0800b11d 	.word	0x0800b11d
 800b0c4:	0800b11d 	.word	0x0800b11d
 800b0c8:	0800b10d 	.word	0x0800b10d
 800b0cc:	0800b11d 	.word	0x0800b11d
 800b0d0:	0800b11d 	.word	0x0800b11d
 800b0d4:	0800b11d 	.word	0x0800b11d
 800b0d8:	0800b11d 	.word	0x0800b11d
 800b0dc:	0800b11d 	.word	0x0800b11d
 800b0e0:	0800b11d 	.word	0x0800b11d
 800b0e4:	0800b11d 	.word	0x0800b11d
 800b0e8:	0800b115 	.word	0x0800b115
 800b0ec:	2301      	movs	r3, #1
 800b0ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b0f2:	e326      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b0f4:	2304      	movs	r3, #4
 800b0f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b0fa:	e322      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b0fc:	2308      	movs	r3, #8
 800b0fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b102:	e31e      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b104:	2310      	movs	r3, #16
 800b106:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b10a:	e31a      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b10c:	2320      	movs	r3, #32
 800b10e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b112:	e316      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b114:	2340      	movs	r3, #64	@ 0x40
 800b116:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b11a:	e312      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b11c:	2380      	movs	r3, #128	@ 0x80
 800b11e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b122:	e30e      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b124:	697b      	ldr	r3, [r7, #20]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	4a69      	ldr	r2, [pc, #420]	@ (800b2d0 <UART_SetConfig+0x33c>)
 800b12a:	4293      	cmp	r3, r2
 800b12c:	d130      	bne.n	800b190 <UART_SetConfig+0x1fc>
 800b12e:	4b67      	ldr	r3, [pc, #412]	@ (800b2cc <UART_SetConfig+0x338>)
 800b130:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b132:	f003 0307 	and.w	r3, r3, #7
 800b136:	2b05      	cmp	r3, #5
 800b138:	d826      	bhi.n	800b188 <UART_SetConfig+0x1f4>
 800b13a:	a201      	add	r2, pc, #4	@ (adr r2, 800b140 <UART_SetConfig+0x1ac>)
 800b13c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b140:	0800b159 	.word	0x0800b159
 800b144:	0800b161 	.word	0x0800b161
 800b148:	0800b169 	.word	0x0800b169
 800b14c:	0800b171 	.word	0x0800b171
 800b150:	0800b179 	.word	0x0800b179
 800b154:	0800b181 	.word	0x0800b181
 800b158:	2300      	movs	r3, #0
 800b15a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b15e:	e2f0      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b160:	2304      	movs	r3, #4
 800b162:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b166:	e2ec      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b168:	2308      	movs	r3, #8
 800b16a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b16e:	e2e8      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b170:	2310      	movs	r3, #16
 800b172:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b176:	e2e4      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b178:	2320      	movs	r3, #32
 800b17a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b17e:	e2e0      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b180:	2340      	movs	r3, #64	@ 0x40
 800b182:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b186:	e2dc      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b188:	2380      	movs	r3, #128	@ 0x80
 800b18a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b18e:	e2d8      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b190:	697b      	ldr	r3, [r7, #20]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	4a4f      	ldr	r2, [pc, #316]	@ (800b2d4 <UART_SetConfig+0x340>)
 800b196:	4293      	cmp	r3, r2
 800b198:	d130      	bne.n	800b1fc <UART_SetConfig+0x268>
 800b19a:	4b4c      	ldr	r3, [pc, #304]	@ (800b2cc <UART_SetConfig+0x338>)
 800b19c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b19e:	f003 0307 	and.w	r3, r3, #7
 800b1a2:	2b05      	cmp	r3, #5
 800b1a4:	d826      	bhi.n	800b1f4 <UART_SetConfig+0x260>
 800b1a6:	a201      	add	r2, pc, #4	@ (adr r2, 800b1ac <UART_SetConfig+0x218>)
 800b1a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1ac:	0800b1c5 	.word	0x0800b1c5
 800b1b0:	0800b1cd 	.word	0x0800b1cd
 800b1b4:	0800b1d5 	.word	0x0800b1d5
 800b1b8:	0800b1dd 	.word	0x0800b1dd
 800b1bc:	0800b1e5 	.word	0x0800b1e5
 800b1c0:	0800b1ed 	.word	0x0800b1ed
 800b1c4:	2300      	movs	r3, #0
 800b1c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1ca:	e2ba      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b1cc:	2304      	movs	r3, #4
 800b1ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1d2:	e2b6      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b1d4:	2308      	movs	r3, #8
 800b1d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1da:	e2b2      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b1dc:	2310      	movs	r3, #16
 800b1de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1e2:	e2ae      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b1e4:	2320      	movs	r3, #32
 800b1e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1ea:	e2aa      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b1ec:	2340      	movs	r3, #64	@ 0x40
 800b1ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1f2:	e2a6      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b1f4:	2380      	movs	r3, #128	@ 0x80
 800b1f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b1fa:	e2a2      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b1fc:	697b      	ldr	r3, [r7, #20]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	4a35      	ldr	r2, [pc, #212]	@ (800b2d8 <UART_SetConfig+0x344>)
 800b202:	4293      	cmp	r3, r2
 800b204:	d130      	bne.n	800b268 <UART_SetConfig+0x2d4>
 800b206:	4b31      	ldr	r3, [pc, #196]	@ (800b2cc <UART_SetConfig+0x338>)
 800b208:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b20a:	f003 0307 	and.w	r3, r3, #7
 800b20e:	2b05      	cmp	r3, #5
 800b210:	d826      	bhi.n	800b260 <UART_SetConfig+0x2cc>
 800b212:	a201      	add	r2, pc, #4	@ (adr r2, 800b218 <UART_SetConfig+0x284>)
 800b214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b218:	0800b231 	.word	0x0800b231
 800b21c:	0800b239 	.word	0x0800b239
 800b220:	0800b241 	.word	0x0800b241
 800b224:	0800b249 	.word	0x0800b249
 800b228:	0800b251 	.word	0x0800b251
 800b22c:	0800b259 	.word	0x0800b259
 800b230:	2300      	movs	r3, #0
 800b232:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b236:	e284      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b238:	2304      	movs	r3, #4
 800b23a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b23e:	e280      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b240:	2308      	movs	r3, #8
 800b242:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b246:	e27c      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b248:	2310      	movs	r3, #16
 800b24a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b24e:	e278      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b250:	2320      	movs	r3, #32
 800b252:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b256:	e274      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b258:	2340      	movs	r3, #64	@ 0x40
 800b25a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b25e:	e270      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b260:	2380      	movs	r3, #128	@ 0x80
 800b262:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b266:	e26c      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b268:	697b      	ldr	r3, [r7, #20]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	4a1b      	ldr	r2, [pc, #108]	@ (800b2dc <UART_SetConfig+0x348>)
 800b26e:	4293      	cmp	r3, r2
 800b270:	d142      	bne.n	800b2f8 <UART_SetConfig+0x364>
 800b272:	4b16      	ldr	r3, [pc, #88]	@ (800b2cc <UART_SetConfig+0x338>)
 800b274:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b276:	f003 0307 	and.w	r3, r3, #7
 800b27a:	2b05      	cmp	r3, #5
 800b27c:	d838      	bhi.n	800b2f0 <UART_SetConfig+0x35c>
 800b27e:	a201      	add	r2, pc, #4	@ (adr r2, 800b284 <UART_SetConfig+0x2f0>)
 800b280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b284:	0800b29d 	.word	0x0800b29d
 800b288:	0800b2a5 	.word	0x0800b2a5
 800b28c:	0800b2ad 	.word	0x0800b2ad
 800b290:	0800b2b5 	.word	0x0800b2b5
 800b294:	0800b2e1 	.word	0x0800b2e1
 800b298:	0800b2e9 	.word	0x0800b2e9
 800b29c:	2300      	movs	r3, #0
 800b29e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2a2:	e24e      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b2a4:	2304      	movs	r3, #4
 800b2a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2aa:	e24a      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b2ac:	2308      	movs	r3, #8
 800b2ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2b2:	e246      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b2b4:	2310      	movs	r3, #16
 800b2b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2ba:	e242      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b2bc:	cfff69f3 	.word	0xcfff69f3
 800b2c0:	58000c00 	.word	0x58000c00
 800b2c4:	11fff4ff 	.word	0x11fff4ff
 800b2c8:	40011000 	.word	0x40011000
 800b2cc:	58024400 	.word	0x58024400
 800b2d0:	40004400 	.word	0x40004400
 800b2d4:	40004800 	.word	0x40004800
 800b2d8:	40004c00 	.word	0x40004c00
 800b2dc:	40005000 	.word	0x40005000
 800b2e0:	2320      	movs	r3, #32
 800b2e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2e6:	e22c      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b2e8:	2340      	movs	r3, #64	@ 0x40
 800b2ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2ee:	e228      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b2f0:	2380      	movs	r3, #128	@ 0x80
 800b2f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2f6:	e224      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b2f8:	697b      	ldr	r3, [r7, #20]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	4ab1      	ldr	r2, [pc, #708]	@ (800b5c4 <UART_SetConfig+0x630>)
 800b2fe:	4293      	cmp	r3, r2
 800b300:	d176      	bne.n	800b3f0 <UART_SetConfig+0x45c>
 800b302:	4bb1      	ldr	r3, [pc, #708]	@ (800b5c8 <UART_SetConfig+0x634>)
 800b304:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b306:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b30a:	2b28      	cmp	r3, #40	@ 0x28
 800b30c:	d86c      	bhi.n	800b3e8 <UART_SetConfig+0x454>
 800b30e:	a201      	add	r2, pc, #4	@ (adr r2, 800b314 <UART_SetConfig+0x380>)
 800b310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b314:	0800b3b9 	.word	0x0800b3b9
 800b318:	0800b3e9 	.word	0x0800b3e9
 800b31c:	0800b3e9 	.word	0x0800b3e9
 800b320:	0800b3e9 	.word	0x0800b3e9
 800b324:	0800b3e9 	.word	0x0800b3e9
 800b328:	0800b3e9 	.word	0x0800b3e9
 800b32c:	0800b3e9 	.word	0x0800b3e9
 800b330:	0800b3e9 	.word	0x0800b3e9
 800b334:	0800b3c1 	.word	0x0800b3c1
 800b338:	0800b3e9 	.word	0x0800b3e9
 800b33c:	0800b3e9 	.word	0x0800b3e9
 800b340:	0800b3e9 	.word	0x0800b3e9
 800b344:	0800b3e9 	.word	0x0800b3e9
 800b348:	0800b3e9 	.word	0x0800b3e9
 800b34c:	0800b3e9 	.word	0x0800b3e9
 800b350:	0800b3e9 	.word	0x0800b3e9
 800b354:	0800b3c9 	.word	0x0800b3c9
 800b358:	0800b3e9 	.word	0x0800b3e9
 800b35c:	0800b3e9 	.word	0x0800b3e9
 800b360:	0800b3e9 	.word	0x0800b3e9
 800b364:	0800b3e9 	.word	0x0800b3e9
 800b368:	0800b3e9 	.word	0x0800b3e9
 800b36c:	0800b3e9 	.word	0x0800b3e9
 800b370:	0800b3e9 	.word	0x0800b3e9
 800b374:	0800b3d1 	.word	0x0800b3d1
 800b378:	0800b3e9 	.word	0x0800b3e9
 800b37c:	0800b3e9 	.word	0x0800b3e9
 800b380:	0800b3e9 	.word	0x0800b3e9
 800b384:	0800b3e9 	.word	0x0800b3e9
 800b388:	0800b3e9 	.word	0x0800b3e9
 800b38c:	0800b3e9 	.word	0x0800b3e9
 800b390:	0800b3e9 	.word	0x0800b3e9
 800b394:	0800b3d9 	.word	0x0800b3d9
 800b398:	0800b3e9 	.word	0x0800b3e9
 800b39c:	0800b3e9 	.word	0x0800b3e9
 800b3a0:	0800b3e9 	.word	0x0800b3e9
 800b3a4:	0800b3e9 	.word	0x0800b3e9
 800b3a8:	0800b3e9 	.word	0x0800b3e9
 800b3ac:	0800b3e9 	.word	0x0800b3e9
 800b3b0:	0800b3e9 	.word	0x0800b3e9
 800b3b4:	0800b3e1 	.word	0x0800b3e1
 800b3b8:	2301      	movs	r3, #1
 800b3ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3be:	e1c0      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b3c0:	2304      	movs	r3, #4
 800b3c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3c6:	e1bc      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b3c8:	2308      	movs	r3, #8
 800b3ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3ce:	e1b8      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b3d0:	2310      	movs	r3, #16
 800b3d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3d6:	e1b4      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b3d8:	2320      	movs	r3, #32
 800b3da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3de:	e1b0      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b3e0:	2340      	movs	r3, #64	@ 0x40
 800b3e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3e6:	e1ac      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b3e8:	2380      	movs	r3, #128	@ 0x80
 800b3ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3ee:	e1a8      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b3f0:	697b      	ldr	r3, [r7, #20]
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	4a75      	ldr	r2, [pc, #468]	@ (800b5cc <UART_SetConfig+0x638>)
 800b3f6:	4293      	cmp	r3, r2
 800b3f8:	d130      	bne.n	800b45c <UART_SetConfig+0x4c8>
 800b3fa:	4b73      	ldr	r3, [pc, #460]	@ (800b5c8 <UART_SetConfig+0x634>)
 800b3fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b3fe:	f003 0307 	and.w	r3, r3, #7
 800b402:	2b05      	cmp	r3, #5
 800b404:	d826      	bhi.n	800b454 <UART_SetConfig+0x4c0>
 800b406:	a201      	add	r2, pc, #4	@ (adr r2, 800b40c <UART_SetConfig+0x478>)
 800b408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b40c:	0800b425 	.word	0x0800b425
 800b410:	0800b42d 	.word	0x0800b42d
 800b414:	0800b435 	.word	0x0800b435
 800b418:	0800b43d 	.word	0x0800b43d
 800b41c:	0800b445 	.word	0x0800b445
 800b420:	0800b44d 	.word	0x0800b44d
 800b424:	2300      	movs	r3, #0
 800b426:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b42a:	e18a      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b42c:	2304      	movs	r3, #4
 800b42e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b432:	e186      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b434:	2308      	movs	r3, #8
 800b436:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b43a:	e182      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b43c:	2310      	movs	r3, #16
 800b43e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b442:	e17e      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b444:	2320      	movs	r3, #32
 800b446:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b44a:	e17a      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b44c:	2340      	movs	r3, #64	@ 0x40
 800b44e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b452:	e176      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b454:	2380      	movs	r3, #128	@ 0x80
 800b456:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b45a:	e172      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b45c:	697b      	ldr	r3, [r7, #20]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	4a5b      	ldr	r2, [pc, #364]	@ (800b5d0 <UART_SetConfig+0x63c>)
 800b462:	4293      	cmp	r3, r2
 800b464:	d130      	bne.n	800b4c8 <UART_SetConfig+0x534>
 800b466:	4b58      	ldr	r3, [pc, #352]	@ (800b5c8 <UART_SetConfig+0x634>)
 800b468:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b46a:	f003 0307 	and.w	r3, r3, #7
 800b46e:	2b05      	cmp	r3, #5
 800b470:	d826      	bhi.n	800b4c0 <UART_SetConfig+0x52c>
 800b472:	a201      	add	r2, pc, #4	@ (adr r2, 800b478 <UART_SetConfig+0x4e4>)
 800b474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b478:	0800b491 	.word	0x0800b491
 800b47c:	0800b499 	.word	0x0800b499
 800b480:	0800b4a1 	.word	0x0800b4a1
 800b484:	0800b4a9 	.word	0x0800b4a9
 800b488:	0800b4b1 	.word	0x0800b4b1
 800b48c:	0800b4b9 	.word	0x0800b4b9
 800b490:	2300      	movs	r3, #0
 800b492:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b496:	e154      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b498:	2304      	movs	r3, #4
 800b49a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b49e:	e150      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b4a0:	2308      	movs	r3, #8
 800b4a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4a6:	e14c      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b4a8:	2310      	movs	r3, #16
 800b4aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4ae:	e148      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b4b0:	2320      	movs	r3, #32
 800b4b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4b6:	e144      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b4b8:	2340      	movs	r3, #64	@ 0x40
 800b4ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4be:	e140      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b4c0:	2380      	movs	r3, #128	@ 0x80
 800b4c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b4c6:	e13c      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b4c8:	697b      	ldr	r3, [r7, #20]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	4a41      	ldr	r2, [pc, #260]	@ (800b5d4 <UART_SetConfig+0x640>)
 800b4ce:	4293      	cmp	r3, r2
 800b4d0:	f040 8082 	bne.w	800b5d8 <UART_SetConfig+0x644>
 800b4d4:	4b3c      	ldr	r3, [pc, #240]	@ (800b5c8 <UART_SetConfig+0x634>)
 800b4d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4d8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b4dc:	2b28      	cmp	r3, #40	@ 0x28
 800b4de:	d86d      	bhi.n	800b5bc <UART_SetConfig+0x628>
 800b4e0:	a201      	add	r2, pc, #4	@ (adr r2, 800b4e8 <UART_SetConfig+0x554>)
 800b4e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4e6:	bf00      	nop
 800b4e8:	0800b58d 	.word	0x0800b58d
 800b4ec:	0800b5bd 	.word	0x0800b5bd
 800b4f0:	0800b5bd 	.word	0x0800b5bd
 800b4f4:	0800b5bd 	.word	0x0800b5bd
 800b4f8:	0800b5bd 	.word	0x0800b5bd
 800b4fc:	0800b5bd 	.word	0x0800b5bd
 800b500:	0800b5bd 	.word	0x0800b5bd
 800b504:	0800b5bd 	.word	0x0800b5bd
 800b508:	0800b595 	.word	0x0800b595
 800b50c:	0800b5bd 	.word	0x0800b5bd
 800b510:	0800b5bd 	.word	0x0800b5bd
 800b514:	0800b5bd 	.word	0x0800b5bd
 800b518:	0800b5bd 	.word	0x0800b5bd
 800b51c:	0800b5bd 	.word	0x0800b5bd
 800b520:	0800b5bd 	.word	0x0800b5bd
 800b524:	0800b5bd 	.word	0x0800b5bd
 800b528:	0800b59d 	.word	0x0800b59d
 800b52c:	0800b5bd 	.word	0x0800b5bd
 800b530:	0800b5bd 	.word	0x0800b5bd
 800b534:	0800b5bd 	.word	0x0800b5bd
 800b538:	0800b5bd 	.word	0x0800b5bd
 800b53c:	0800b5bd 	.word	0x0800b5bd
 800b540:	0800b5bd 	.word	0x0800b5bd
 800b544:	0800b5bd 	.word	0x0800b5bd
 800b548:	0800b5a5 	.word	0x0800b5a5
 800b54c:	0800b5bd 	.word	0x0800b5bd
 800b550:	0800b5bd 	.word	0x0800b5bd
 800b554:	0800b5bd 	.word	0x0800b5bd
 800b558:	0800b5bd 	.word	0x0800b5bd
 800b55c:	0800b5bd 	.word	0x0800b5bd
 800b560:	0800b5bd 	.word	0x0800b5bd
 800b564:	0800b5bd 	.word	0x0800b5bd
 800b568:	0800b5ad 	.word	0x0800b5ad
 800b56c:	0800b5bd 	.word	0x0800b5bd
 800b570:	0800b5bd 	.word	0x0800b5bd
 800b574:	0800b5bd 	.word	0x0800b5bd
 800b578:	0800b5bd 	.word	0x0800b5bd
 800b57c:	0800b5bd 	.word	0x0800b5bd
 800b580:	0800b5bd 	.word	0x0800b5bd
 800b584:	0800b5bd 	.word	0x0800b5bd
 800b588:	0800b5b5 	.word	0x0800b5b5
 800b58c:	2301      	movs	r3, #1
 800b58e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b592:	e0d6      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b594:	2304      	movs	r3, #4
 800b596:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b59a:	e0d2      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b59c:	2308      	movs	r3, #8
 800b59e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5a2:	e0ce      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b5a4:	2310      	movs	r3, #16
 800b5a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5aa:	e0ca      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b5ac:	2320      	movs	r3, #32
 800b5ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5b2:	e0c6      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b5b4:	2340      	movs	r3, #64	@ 0x40
 800b5b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5ba:	e0c2      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b5bc:	2380      	movs	r3, #128	@ 0x80
 800b5be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5c2:	e0be      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b5c4:	40011400 	.word	0x40011400
 800b5c8:	58024400 	.word	0x58024400
 800b5cc:	40007800 	.word	0x40007800
 800b5d0:	40007c00 	.word	0x40007c00
 800b5d4:	40011800 	.word	0x40011800
 800b5d8:	697b      	ldr	r3, [r7, #20]
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	4aad      	ldr	r2, [pc, #692]	@ (800b894 <UART_SetConfig+0x900>)
 800b5de:	4293      	cmp	r3, r2
 800b5e0:	d176      	bne.n	800b6d0 <UART_SetConfig+0x73c>
 800b5e2:	4bad      	ldr	r3, [pc, #692]	@ (800b898 <UART_SetConfig+0x904>)
 800b5e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b5e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b5ea:	2b28      	cmp	r3, #40	@ 0x28
 800b5ec:	d86c      	bhi.n	800b6c8 <UART_SetConfig+0x734>
 800b5ee:	a201      	add	r2, pc, #4	@ (adr r2, 800b5f4 <UART_SetConfig+0x660>)
 800b5f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5f4:	0800b699 	.word	0x0800b699
 800b5f8:	0800b6c9 	.word	0x0800b6c9
 800b5fc:	0800b6c9 	.word	0x0800b6c9
 800b600:	0800b6c9 	.word	0x0800b6c9
 800b604:	0800b6c9 	.word	0x0800b6c9
 800b608:	0800b6c9 	.word	0x0800b6c9
 800b60c:	0800b6c9 	.word	0x0800b6c9
 800b610:	0800b6c9 	.word	0x0800b6c9
 800b614:	0800b6a1 	.word	0x0800b6a1
 800b618:	0800b6c9 	.word	0x0800b6c9
 800b61c:	0800b6c9 	.word	0x0800b6c9
 800b620:	0800b6c9 	.word	0x0800b6c9
 800b624:	0800b6c9 	.word	0x0800b6c9
 800b628:	0800b6c9 	.word	0x0800b6c9
 800b62c:	0800b6c9 	.word	0x0800b6c9
 800b630:	0800b6c9 	.word	0x0800b6c9
 800b634:	0800b6a9 	.word	0x0800b6a9
 800b638:	0800b6c9 	.word	0x0800b6c9
 800b63c:	0800b6c9 	.word	0x0800b6c9
 800b640:	0800b6c9 	.word	0x0800b6c9
 800b644:	0800b6c9 	.word	0x0800b6c9
 800b648:	0800b6c9 	.word	0x0800b6c9
 800b64c:	0800b6c9 	.word	0x0800b6c9
 800b650:	0800b6c9 	.word	0x0800b6c9
 800b654:	0800b6b1 	.word	0x0800b6b1
 800b658:	0800b6c9 	.word	0x0800b6c9
 800b65c:	0800b6c9 	.word	0x0800b6c9
 800b660:	0800b6c9 	.word	0x0800b6c9
 800b664:	0800b6c9 	.word	0x0800b6c9
 800b668:	0800b6c9 	.word	0x0800b6c9
 800b66c:	0800b6c9 	.word	0x0800b6c9
 800b670:	0800b6c9 	.word	0x0800b6c9
 800b674:	0800b6b9 	.word	0x0800b6b9
 800b678:	0800b6c9 	.word	0x0800b6c9
 800b67c:	0800b6c9 	.word	0x0800b6c9
 800b680:	0800b6c9 	.word	0x0800b6c9
 800b684:	0800b6c9 	.word	0x0800b6c9
 800b688:	0800b6c9 	.word	0x0800b6c9
 800b68c:	0800b6c9 	.word	0x0800b6c9
 800b690:	0800b6c9 	.word	0x0800b6c9
 800b694:	0800b6c1 	.word	0x0800b6c1
 800b698:	2301      	movs	r3, #1
 800b69a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b69e:	e050      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b6a0:	2304      	movs	r3, #4
 800b6a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6a6:	e04c      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b6a8:	2308      	movs	r3, #8
 800b6aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6ae:	e048      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b6b0:	2310      	movs	r3, #16
 800b6b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6b6:	e044      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b6b8:	2320      	movs	r3, #32
 800b6ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6be:	e040      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b6c0:	2340      	movs	r3, #64	@ 0x40
 800b6c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6c6:	e03c      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b6c8:	2380      	movs	r3, #128	@ 0x80
 800b6ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6ce:	e038      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b6d0:	697b      	ldr	r3, [r7, #20]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	4a71      	ldr	r2, [pc, #452]	@ (800b89c <UART_SetConfig+0x908>)
 800b6d6:	4293      	cmp	r3, r2
 800b6d8:	d130      	bne.n	800b73c <UART_SetConfig+0x7a8>
 800b6da:	4b6f      	ldr	r3, [pc, #444]	@ (800b898 <UART_SetConfig+0x904>)
 800b6dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b6de:	f003 0307 	and.w	r3, r3, #7
 800b6e2:	2b05      	cmp	r3, #5
 800b6e4:	d826      	bhi.n	800b734 <UART_SetConfig+0x7a0>
 800b6e6:	a201      	add	r2, pc, #4	@ (adr r2, 800b6ec <UART_SetConfig+0x758>)
 800b6e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6ec:	0800b705 	.word	0x0800b705
 800b6f0:	0800b70d 	.word	0x0800b70d
 800b6f4:	0800b715 	.word	0x0800b715
 800b6f8:	0800b71d 	.word	0x0800b71d
 800b6fc:	0800b725 	.word	0x0800b725
 800b700:	0800b72d 	.word	0x0800b72d
 800b704:	2302      	movs	r3, #2
 800b706:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b70a:	e01a      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b70c:	2304      	movs	r3, #4
 800b70e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b712:	e016      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b714:	2308      	movs	r3, #8
 800b716:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b71a:	e012      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b71c:	2310      	movs	r3, #16
 800b71e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b722:	e00e      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b724:	2320      	movs	r3, #32
 800b726:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b72a:	e00a      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b72c:	2340      	movs	r3, #64	@ 0x40
 800b72e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b732:	e006      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b734:	2380      	movs	r3, #128	@ 0x80
 800b736:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b73a:	e002      	b.n	800b742 <UART_SetConfig+0x7ae>
 800b73c:	2380      	movs	r3, #128	@ 0x80
 800b73e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b742:	697b      	ldr	r3, [r7, #20]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	4a55      	ldr	r2, [pc, #340]	@ (800b89c <UART_SetConfig+0x908>)
 800b748:	4293      	cmp	r3, r2
 800b74a:	f040 80f8 	bne.w	800b93e <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b74e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b752:	2b20      	cmp	r3, #32
 800b754:	dc46      	bgt.n	800b7e4 <UART_SetConfig+0x850>
 800b756:	2b02      	cmp	r3, #2
 800b758:	db75      	blt.n	800b846 <UART_SetConfig+0x8b2>
 800b75a:	3b02      	subs	r3, #2
 800b75c:	2b1e      	cmp	r3, #30
 800b75e:	d872      	bhi.n	800b846 <UART_SetConfig+0x8b2>
 800b760:	a201      	add	r2, pc, #4	@ (adr r2, 800b768 <UART_SetConfig+0x7d4>)
 800b762:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b766:	bf00      	nop
 800b768:	0800b7eb 	.word	0x0800b7eb
 800b76c:	0800b847 	.word	0x0800b847
 800b770:	0800b7f3 	.word	0x0800b7f3
 800b774:	0800b847 	.word	0x0800b847
 800b778:	0800b847 	.word	0x0800b847
 800b77c:	0800b847 	.word	0x0800b847
 800b780:	0800b803 	.word	0x0800b803
 800b784:	0800b847 	.word	0x0800b847
 800b788:	0800b847 	.word	0x0800b847
 800b78c:	0800b847 	.word	0x0800b847
 800b790:	0800b847 	.word	0x0800b847
 800b794:	0800b847 	.word	0x0800b847
 800b798:	0800b847 	.word	0x0800b847
 800b79c:	0800b847 	.word	0x0800b847
 800b7a0:	0800b813 	.word	0x0800b813
 800b7a4:	0800b847 	.word	0x0800b847
 800b7a8:	0800b847 	.word	0x0800b847
 800b7ac:	0800b847 	.word	0x0800b847
 800b7b0:	0800b847 	.word	0x0800b847
 800b7b4:	0800b847 	.word	0x0800b847
 800b7b8:	0800b847 	.word	0x0800b847
 800b7bc:	0800b847 	.word	0x0800b847
 800b7c0:	0800b847 	.word	0x0800b847
 800b7c4:	0800b847 	.word	0x0800b847
 800b7c8:	0800b847 	.word	0x0800b847
 800b7cc:	0800b847 	.word	0x0800b847
 800b7d0:	0800b847 	.word	0x0800b847
 800b7d4:	0800b847 	.word	0x0800b847
 800b7d8:	0800b847 	.word	0x0800b847
 800b7dc:	0800b847 	.word	0x0800b847
 800b7e0:	0800b839 	.word	0x0800b839
 800b7e4:	2b40      	cmp	r3, #64	@ 0x40
 800b7e6:	d02a      	beq.n	800b83e <UART_SetConfig+0x8aa>
 800b7e8:	e02d      	b.n	800b846 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800b7ea:	f7fc fa55 	bl	8007c98 <HAL_RCCEx_GetD3PCLK1Freq>
 800b7ee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b7f0:	e02f      	b.n	800b852 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b7f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b7f6:	4618      	mov	r0, r3
 800b7f8:	f7fc fa64 	bl	8007cc4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b7fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b800:	e027      	b.n	800b852 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b802:	f107 0318 	add.w	r3, r7, #24
 800b806:	4618      	mov	r0, r3
 800b808:	f7fc fbb0 	bl	8007f6c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b80c:	69fb      	ldr	r3, [r7, #28]
 800b80e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b810:	e01f      	b.n	800b852 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b812:	4b21      	ldr	r3, [pc, #132]	@ (800b898 <UART_SetConfig+0x904>)
 800b814:	681b      	ldr	r3, [r3, #0]
 800b816:	f003 0320 	and.w	r3, r3, #32
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d009      	beq.n	800b832 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b81e:	4b1e      	ldr	r3, [pc, #120]	@ (800b898 <UART_SetConfig+0x904>)
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	08db      	lsrs	r3, r3, #3
 800b824:	f003 0303 	and.w	r3, r3, #3
 800b828:	4a1d      	ldr	r2, [pc, #116]	@ (800b8a0 <UART_SetConfig+0x90c>)
 800b82a:	fa22 f303 	lsr.w	r3, r2, r3
 800b82e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b830:	e00f      	b.n	800b852 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800b832:	4b1b      	ldr	r3, [pc, #108]	@ (800b8a0 <UART_SetConfig+0x90c>)
 800b834:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b836:	e00c      	b.n	800b852 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b838:	4b1a      	ldr	r3, [pc, #104]	@ (800b8a4 <UART_SetConfig+0x910>)
 800b83a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b83c:	e009      	b.n	800b852 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b83e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b842:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b844:	e005      	b.n	800b852 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800b846:	2300      	movs	r3, #0
 800b848:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b84a:	2301      	movs	r3, #1
 800b84c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b850:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b852:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b854:	2b00      	cmp	r3, #0
 800b856:	f000 81ee 	beq.w	800bc36 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b85a:	697b      	ldr	r3, [r7, #20]
 800b85c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b85e:	4a12      	ldr	r2, [pc, #72]	@ (800b8a8 <UART_SetConfig+0x914>)
 800b860:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b864:	461a      	mov	r2, r3
 800b866:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b868:	fbb3 f3f2 	udiv	r3, r3, r2
 800b86c:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b86e:	697b      	ldr	r3, [r7, #20]
 800b870:	685a      	ldr	r2, [r3, #4]
 800b872:	4613      	mov	r3, r2
 800b874:	005b      	lsls	r3, r3, #1
 800b876:	4413      	add	r3, r2
 800b878:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b87a:	429a      	cmp	r2, r3
 800b87c:	d305      	bcc.n	800b88a <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b87e:	697b      	ldr	r3, [r7, #20]
 800b880:	685b      	ldr	r3, [r3, #4]
 800b882:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b884:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b886:	429a      	cmp	r2, r3
 800b888:	d910      	bls.n	800b8ac <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800b88a:	2301      	movs	r3, #1
 800b88c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b890:	e1d1      	b.n	800bc36 <UART_SetConfig+0xca2>
 800b892:	bf00      	nop
 800b894:	40011c00 	.word	0x40011c00
 800b898:	58024400 	.word	0x58024400
 800b89c:	58000c00 	.word	0x58000c00
 800b8a0:	03d09000 	.word	0x03d09000
 800b8a4:	003d0900 	.word	0x003d0900
 800b8a8:	080117e0 	.word	0x080117e0
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b8ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b8ae:	2200      	movs	r2, #0
 800b8b0:	60bb      	str	r3, [r7, #8]
 800b8b2:	60fa      	str	r2, [r7, #12]
 800b8b4:	697b      	ldr	r3, [r7, #20]
 800b8b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b8b8:	4ac0      	ldr	r2, [pc, #768]	@ (800bbbc <UART_SetConfig+0xc28>)
 800b8ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b8be:	b29b      	uxth	r3, r3
 800b8c0:	2200      	movs	r2, #0
 800b8c2:	603b      	str	r3, [r7, #0]
 800b8c4:	607a      	str	r2, [r7, #4]
 800b8c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b8ca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b8ce:	f7f4 fedb 	bl	8000688 <__aeabi_uldivmod>
 800b8d2:	4602      	mov	r2, r0
 800b8d4:	460b      	mov	r3, r1
 800b8d6:	4610      	mov	r0, r2
 800b8d8:	4619      	mov	r1, r3
 800b8da:	f04f 0200 	mov.w	r2, #0
 800b8de:	f04f 0300 	mov.w	r3, #0
 800b8e2:	020b      	lsls	r3, r1, #8
 800b8e4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b8e8:	0202      	lsls	r2, r0, #8
 800b8ea:	6979      	ldr	r1, [r7, #20]
 800b8ec:	6849      	ldr	r1, [r1, #4]
 800b8ee:	0849      	lsrs	r1, r1, #1
 800b8f0:	2000      	movs	r0, #0
 800b8f2:	460c      	mov	r4, r1
 800b8f4:	4605      	mov	r5, r0
 800b8f6:	eb12 0804 	adds.w	r8, r2, r4
 800b8fa:	eb43 0905 	adc.w	r9, r3, r5
 800b8fe:	697b      	ldr	r3, [r7, #20]
 800b900:	685b      	ldr	r3, [r3, #4]
 800b902:	2200      	movs	r2, #0
 800b904:	469a      	mov	sl, r3
 800b906:	4693      	mov	fp, r2
 800b908:	4652      	mov	r2, sl
 800b90a:	465b      	mov	r3, fp
 800b90c:	4640      	mov	r0, r8
 800b90e:	4649      	mov	r1, r9
 800b910:	f7f4 feba 	bl	8000688 <__aeabi_uldivmod>
 800b914:	4602      	mov	r2, r0
 800b916:	460b      	mov	r3, r1
 800b918:	4613      	mov	r3, r2
 800b91a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b91c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b91e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b922:	d308      	bcc.n	800b936 <UART_SetConfig+0x9a2>
 800b924:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b926:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b92a:	d204      	bcs.n	800b936 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800b92c:	697b      	ldr	r3, [r7, #20]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b932:	60da      	str	r2, [r3, #12]
 800b934:	e17f      	b.n	800bc36 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800b936:	2301      	movs	r3, #1
 800b938:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b93c:	e17b      	b.n	800bc36 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b93e:	697b      	ldr	r3, [r7, #20]
 800b940:	69db      	ldr	r3, [r3, #28]
 800b942:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b946:	f040 80bd 	bne.w	800bac4 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800b94a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b94e:	2b20      	cmp	r3, #32
 800b950:	dc48      	bgt.n	800b9e4 <UART_SetConfig+0xa50>
 800b952:	2b00      	cmp	r3, #0
 800b954:	db7b      	blt.n	800ba4e <UART_SetConfig+0xaba>
 800b956:	2b20      	cmp	r3, #32
 800b958:	d879      	bhi.n	800ba4e <UART_SetConfig+0xaba>
 800b95a:	a201      	add	r2, pc, #4	@ (adr r2, 800b960 <UART_SetConfig+0x9cc>)
 800b95c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b960:	0800b9eb 	.word	0x0800b9eb
 800b964:	0800b9f3 	.word	0x0800b9f3
 800b968:	0800ba4f 	.word	0x0800ba4f
 800b96c:	0800ba4f 	.word	0x0800ba4f
 800b970:	0800b9fb 	.word	0x0800b9fb
 800b974:	0800ba4f 	.word	0x0800ba4f
 800b978:	0800ba4f 	.word	0x0800ba4f
 800b97c:	0800ba4f 	.word	0x0800ba4f
 800b980:	0800ba0b 	.word	0x0800ba0b
 800b984:	0800ba4f 	.word	0x0800ba4f
 800b988:	0800ba4f 	.word	0x0800ba4f
 800b98c:	0800ba4f 	.word	0x0800ba4f
 800b990:	0800ba4f 	.word	0x0800ba4f
 800b994:	0800ba4f 	.word	0x0800ba4f
 800b998:	0800ba4f 	.word	0x0800ba4f
 800b99c:	0800ba4f 	.word	0x0800ba4f
 800b9a0:	0800ba1b 	.word	0x0800ba1b
 800b9a4:	0800ba4f 	.word	0x0800ba4f
 800b9a8:	0800ba4f 	.word	0x0800ba4f
 800b9ac:	0800ba4f 	.word	0x0800ba4f
 800b9b0:	0800ba4f 	.word	0x0800ba4f
 800b9b4:	0800ba4f 	.word	0x0800ba4f
 800b9b8:	0800ba4f 	.word	0x0800ba4f
 800b9bc:	0800ba4f 	.word	0x0800ba4f
 800b9c0:	0800ba4f 	.word	0x0800ba4f
 800b9c4:	0800ba4f 	.word	0x0800ba4f
 800b9c8:	0800ba4f 	.word	0x0800ba4f
 800b9cc:	0800ba4f 	.word	0x0800ba4f
 800b9d0:	0800ba4f 	.word	0x0800ba4f
 800b9d4:	0800ba4f 	.word	0x0800ba4f
 800b9d8:	0800ba4f 	.word	0x0800ba4f
 800b9dc:	0800ba4f 	.word	0x0800ba4f
 800b9e0:	0800ba41 	.word	0x0800ba41
 800b9e4:	2b40      	cmp	r3, #64	@ 0x40
 800b9e6:	d02e      	beq.n	800ba46 <UART_SetConfig+0xab2>
 800b9e8:	e031      	b.n	800ba4e <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b9ea:	f7fa ff47 	bl	800687c <HAL_RCC_GetPCLK1Freq>
 800b9ee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b9f0:	e033      	b.n	800ba5a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b9f2:	f7fa ff59 	bl	80068a8 <HAL_RCC_GetPCLK2Freq>
 800b9f6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b9f8:	e02f      	b.n	800ba5a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b9fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b9fe:	4618      	mov	r0, r3
 800ba00:	f7fc f960 	bl	8007cc4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ba04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba08:	e027      	b.n	800ba5a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ba0a:	f107 0318 	add.w	r3, r7, #24
 800ba0e:	4618      	mov	r0, r3
 800ba10:	f7fc faac 	bl	8007f6c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ba14:	69fb      	ldr	r3, [r7, #28]
 800ba16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba18:	e01f      	b.n	800ba5a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ba1a:	4b69      	ldr	r3, [pc, #420]	@ (800bbc0 <UART_SetConfig+0xc2c>)
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	f003 0320 	and.w	r3, r3, #32
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d009      	beq.n	800ba3a <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ba26:	4b66      	ldr	r3, [pc, #408]	@ (800bbc0 <UART_SetConfig+0xc2c>)
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	08db      	lsrs	r3, r3, #3
 800ba2c:	f003 0303 	and.w	r3, r3, #3
 800ba30:	4a64      	ldr	r2, [pc, #400]	@ (800bbc4 <UART_SetConfig+0xc30>)
 800ba32:	fa22 f303 	lsr.w	r3, r2, r3
 800ba36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ba38:	e00f      	b.n	800ba5a <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800ba3a:	4b62      	ldr	r3, [pc, #392]	@ (800bbc4 <UART_SetConfig+0xc30>)
 800ba3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba3e:	e00c      	b.n	800ba5a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ba40:	4b61      	ldr	r3, [pc, #388]	@ (800bbc8 <UART_SetConfig+0xc34>)
 800ba42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba44:	e009      	b.n	800ba5a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ba46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ba4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba4c:	e005      	b.n	800ba5a <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800ba4e:	2300      	movs	r3, #0
 800ba50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ba52:	2301      	movs	r3, #1
 800ba54:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ba58:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ba5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	f000 80ea 	beq.w	800bc36 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ba62:	697b      	ldr	r3, [r7, #20]
 800ba64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba66:	4a55      	ldr	r2, [pc, #340]	@ (800bbbc <UART_SetConfig+0xc28>)
 800ba68:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ba6c:	461a      	mov	r2, r3
 800ba6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba70:	fbb3 f3f2 	udiv	r3, r3, r2
 800ba74:	005a      	lsls	r2, r3, #1
 800ba76:	697b      	ldr	r3, [r7, #20]
 800ba78:	685b      	ldr	r3, [r3, #4]
 800ba7a:	085b      	lsrs	r3, r3, #1
 800ba7c:	441a      	add	r2, r3
 800ba7e:	697b      	ldr	r3, [r7, #20]
 800ba80:	685b      	ldr	r3, [r3, #4]
 800ba82:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba86:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ba88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba8a:	2b0f      	cmp	r3, #15
 800ba8c:	d916      	bls.n	800babc <UART_SetConfig+0xb28>
 800ba8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ba94:	d212      	bcs.n	800babc <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ba96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba98:	b29b      	uxth	r3, r3
 800ba9a:	f023 030f 	bic.w	r3, r3, #15
 800ba9e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800baa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800baa2:	085b      	lsrs	r3, r3, #1
 800baa4:	b29b      	uxth	r3, r3
 800baa6:	f003 0307 	and.w	r3, r3, #7
 800baaa:	b29a      	uxth	r2, r3
 800baac:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800baae:	4313      	orrs	r3, r2
 800bab0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800bab2:	697b      	ldr	r3, [r7, #20]
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800bab8:	60da      	str	r2, [r3, #12]
 800baba:	e0bc      	b.n	800bc36 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800babc:	2301      	movs	r3, #1
 800babe:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bac2:	e0b8      	b.n	800bc36 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800bac4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bac8:	2b20      	cmp	r3, #32
 800baca:	dc4b      	bgt.n	800bb64 <UART_SetConfig+0xbd0>
 800bacc:	2b00      	cmp	r3, #0
 800bace:	f2c0 8087 	blt.w	800bbe0 <UART_SetConfig+0xc4c>
 800bad2:	2b20      	cmp	r3, #32
 800bad4:	f200 8084 	bhi.w	800bbe0 <UART_SetConfig+0xc4c>
 800bad8:	a201      	add	r2, pc, #4	@ (adr r2, 800bae0 <UART_SetConfig+0xb4c>)
 800bada:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bade:	bf00      	nop
 800bae0:	0800bb6b 	.word	0x0800bb6b
 800bae4:	0800bb73 	.word	0x0800bb73
 800bae8:	0800bbe1 	.word	0x0800bbe1
 800baec:	0800bbe1 	.word	0x0800bbe1
 800baf0:	0800bb7b 	.word	0x0800bb7b
 800baf4:	0800bbe1 	.word	0x0800bbe1
 800baf8:	0800bbe1 	.word	0x0800bbe1
 800bafc:	0800bbe1 	.word	0x0800bbe1
 800bb00:	0800bb8b 	.word	0x0800bb8b
 800bb04:	0800bbe1 	.word	0x0800bbe1
 800bb08:	0800bbe1 	.word	0x0800bbe1
 800bb0c:	0800bbe1 	.word	0x0800bbe1
 800bb10:	0800bbe1 	.word	0x0800bbe1
 800bb14:	0800bbe1 	.word	0x0800bbe1
 800bb18:	0800bbe1 	.word	0x0800bbe1
 800bb1c:	0800bbe1 	.word	0x0800bbe1
 800bb20:	0800bb9b 	.word	0x0800bb9b
 800bb24:	0800bbe1 	.word	0x0800bbe1
 800bb28:	0800bbe1 	.word	0x0800bbe1
 800bb2c:	0800bbe1 	.word	0x0800bbe1
 800bb30:	0800bbe1 	.word	0x0800bbe1
 800bb34:	0800bbe1 	.word	0x0800bbe1
 800bb38:	0800bbe1 	.word	0x0800bbe1
 800bb3c:	0800bbe1 	.word	0x0800bbe1
 800bb40:	0800bbe1 	.word	0x0800bbe1
 800bb44:	0800bbe1 	.word	0x0800bbe1
 800bb48:	0800bbe1 	.word	0x0800bbe1
 800bb4c:	0800bbe1 	.word	0x0800bbe1
 800bb50:	0800bbe1 	.word	0x0800bbe1
 800bb54:	0800bbe1 	.word	0x0800bbe1
 800bb58:	0800bbe1 	.word	0x0800bbe1
 800bb5c:	0800bbe1 	.word	0x0800bbe1
 800bb60:	0800bbd3 	.word	0x0800bbd3
 800bb64:	2b40      	cmp	r3, #64	@ 0x40
 800bb66:	d037      	beq.n	800bbd8 <UART_SetConfig+0xc44>
 800bb68:	e03a      	b.n	800bbe0 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bb6a:	f7fa fe87 	bl	800687c <HAL_RCC_GetPCLK1Freq>
 800bb6e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bb70:	e03c      	b.n	800bbec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bb72:	f7fa fe99 	bl	80068a8 <HAL_RCC_GetPCLK2Freq>
 800bb76:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bb78:	e038      	b.n	800bbec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bb7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bb7e:	4618      	mov	r0, r3
 800bb80:	f7fc f8a0 	bl	8007cc4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bb84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb88:	e030      	b.n	800bbec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bb8a:	f107 0318 	add.w	r3, r7, #24
 800bb8e:	4618      	mov	r0, r3
 800bb90:	f7fc f9ec 	bl	8007f6c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bb94:	69fb      	ldr	r3, [r7, #28]
 800bb96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb98:	e028      	b.n	800bbec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bb9a:	4b09      	ldr	r3, [pc, #36]	@ (800bbc0 <UART_SetConfig+0xc2c>)
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	f003 0320 	and.w	r3, r3, #32
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d012      	beq.n	800bbcc <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bba6:	4b06      	ldr	r3, [pc, #24]	@ (800bbc0 <UART_SetConfig+0xc2c>)
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	08db      	lsrs	r3, r3, #3
 800bbac:	f003 0303 	and.w	r3, r3, #3
 800bbb0:	4a04      	ldr	r2, [pc, #16]	@ (800bbc4 <UART_SetConfig+0xc30>)
 800bbb2:	fa22 f303 	lsr.w	r3, r2, r3
 800bbb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bbb8:	e018      	b.n	800bbec <UART_SetConfig+0xc58>
 800bbba:	bf00      	nop
 800bbbc:	080117e0 	.word	0x080117e0
 800bbc0:	58024400 	.word	0x58024400
 800bbc4:	03d09000 	.word	0x03d09000
 800bbc8:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800bbcc:	4b24      	ldr	r3, [pc, #144]	@ (800bc60 <UART_SetConfig+0xccc>)
 800bbce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bbd0:	e00c      	b.n	800bbec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bbd2:	4b24      	ldr	r3, [pc, #144]	@ (800bc64 <UART_SetConfig+0xcd0>)
 800bbd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bbd6:	e009      	b.n	800bbec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bbd8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bbdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bbde:	e005      	b.n	800bbec <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800bbe0:	2300      	movs	r3, #0
 800bbe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bbe4:	2301      	movs	r3, #1
 800bbe6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bbea:	bf00      	nop
    }

    if (pclk != 0U)
 800bbec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d021      	beq.n	800bc36 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bbf2:	697b      	ldr	r3, [r7, #20]
 800bbf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bbf6:	4a1c      	ldr	r2, [pc, #112]	@ (800bc68 <UART_SetConfig+0xcd4>)
 800bbf8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bbfc:	461a      	mov	r2, r3
 800bbfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc00:	fbb3 f2f2 	udiv	r2, r3, r2
 800bc04:	697b      	ldr	r3, [r7, #20]
 800bc06:	685b      	ldr	r3, [r3, #4]
 800bc08:	085b      	lsrs	r3, r3, #1
 800bc0a:	441a      	add	r2, r3
 800bc0c:	697b      	ldr	r3, [r7, #20]
 800bc0e:	685b      	ldr	r3, [r3, #4]
 800bc10:	fbb2 f3f3 	udiv	r3, r2, r3
 800bc14:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bc16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc18:	2b0f      	cmp	r3, #15
 800bc1a:	d909      	bls.n	800bc30 <UART_SetConfig+0xc9c>
 800bc1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc1e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bc22:	d205      	bcs.n	800bc30 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800bc24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc26:	b29a      	uxth	r2, r3
 800bc28:	697b      	ldr	r3, [r7, #20]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	60da      	str	r2, [r3, #12]
 800bc2e:	e002      	b.n	800bc36 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800bc30:	2301      	movs	r3, #1
 800bc32:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800bc36:	697b      	ldr	r3, [r7, #20]
 800bc38:	2201      	movs	r2, #1
 800bc3a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800bc3e:	697b      	ldr	r3, [r7, #20]
 800bc40:	2201      	movs	r2, #1
 800bc42:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800bc46:	697b      	ldr	r3, [r7, #20]
 800bc48:	2200      	movs	r2, #0
 800bc4a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800bc4c:	697b      	ldr	r3, [r7, #20]
 800bc4e:	2200      	movs	r2, #0
 800bc50:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800bc52:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800bc56:	4618      	mov	r0, r3
 800bc58:	3748      	adds	r7, #72	@ 0x48
 800bc5a:	46bd      	mov	sp, r7
 800bc5c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bc60:	03d09000 	.word	0x03d09000
 800bc64:	003d0900 	.word	0x003d0900
 800bc68:	080117e0 	.word	0x080117e0

0800bc6c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bc6c:	b480      	push	{r7}
 800bc6e:	b083      	sub	sp, #12
 800bc70:	af00      	add	r7, sp, #0
 800bc72:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc78:	f003 0308 	and.w	r3, r3, #8
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d00a      	beq.n	800bc96 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	685b      	ldr	r3, [r3, #4]
 800bc86:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	430a      	orrs	r2, r1
 800bc94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc9a:	f003 0301 	and.w	r3, r3, #1
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d00a      	beq.n	800bcb8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	685b      	ldr	r3, [r3, #4]
 800bca8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	430a      	orrs	r2, r1
 800bcb6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bcbc:	f003 0302 	and.w	r3, r3, #2
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d00a      	beq.n	800bcda <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	685b      	ldr	r3, [r3, #4]
 800bcca:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	430a      	orrs	r2, r1
 800bcd8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bcde:	f003 0304 	and.w	r3, r3, #4
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d00a      	beq.n	800bcfc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	685b      	ldr	r3, [r3, #4]
 800bcec:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	430a      	orrs	r2, r1
 800bcfa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd00:	f003 0310 	and.w	r3, r3, #16
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d00a      	beq.n	800bd1e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	689b      	ldr	r3, [r3, #8]
 800bd0e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	430a      	orrs	r2, r1
 800bd1c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd22:	f003 0320 	and.w	r3, r3, #32
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d00a      	beq.n	800bd40 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	689b      	ldr	r3, [r3, #8]
 800bd30:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	430a      	orrs	r2, r1
 800bd3e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d01a      	beq.n	800bd82 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	685b      	ldr	r3, [r3, #4]
 800bd52:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	430a      	orrs	r2, r1
 800bd60:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bd66:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bd6a:	d10a      	bne.n	800bd82 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	685b      	ldr	r3, [r3, #4]
 800bd72:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	430a      	orrs	r2, r1
 800bd80:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d00a      	beq.n	800bda4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	685b      	ldr	r3, [r3, #4]
 800bd94:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	430a      	orrs	r2, r1
 800bda2:	605a      	str	r2, [r3, #4]
  }
}
 800bda4:	bf00      	nop
 800bda6:	370c      	adds	r7, #12
 800bda8:	46bd      	mov	sp, r7
 800bdaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdae:	4770      	bx	lr

0800bdb0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800bdb0:	b580      	push	{r7, lr}
 800bdb2:	b098      	sub	sp, #96	@ 0x60
 800bdb4:	af02      	add	r7, sp, #8
 800bdb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	2200      	movs	r2, #0
 800bdbc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800bdc0:	f7f7 fb8e 	bl	80034e0 <HAL_GetTick>
 800bdc4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	f003 0308 	and.w	r3, r3, #8
 800bdd0:	2b08      	cmp	r3, #8
 800bdd2:	d12f      	bne.n	800be34 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bdd4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bdd8:	9300      	str	r3, [sp, #0]
 800bdda:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bddc:	2200      	movs	r2, #0
 800bdde:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800bde2:	6878      	ldr	r0, [r7, #4]
 800bde4:	f000 f88e 	bl	800bf04 <UART_WaitOnFlagUntilTimeout>
 800bde8:	4603      	mov	r3, r0
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d022      	beq.n	800be34 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdf6:	e853 3f00 	ldrex	r3, [r3]
 800bdfa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bdfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bdfe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800be02:	653b      	str	r3, [r7, #80]	@ 0x50
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	461a      	mov	r2, r3
 800be0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be0c:	647b      	str	r3, [r7, #68]	@ 0x44
 800be0e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be10:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800be12:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800be14:	e841 2300 	strex	r3, r2, [r1]
 800be18:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800be1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d1e6      	bne.n	800bdee <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	2220      	movs	r2, #32
 800be24:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	2200      	movs	r2, #0
 800be2c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800be30:	2303      	movs	r3, #3
 800be32:	e063      	b.n	800befc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	f003 0304 	and.w	r3, r3, #4
 800be3e:	2b04      	cmp	r3, #4
 800be40:	d149      	bne.n	800bed6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800be42:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800be46:	9300      	str	r3, [sp, #0]
 800be48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800be4a:	2200      	movs	r2, #0
 800be4c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800be50:	6878      	ldr	r0, [r7, #4]
 800be52:	f000 f857 	bl	800bf04 <UART_WaitOnFlagUntilTimeout>
 800be56:	4603      	mov	r3, r0
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d03c      	beq.n	800bed6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be64:	e853 3f00 	ldrex	r3, [r3]
 800be68:	623b      	str	r3, [r7, #32]
   return(result);
 800be6a:	6a3b      	ldr	r3, [r7, #32]
 800be6c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800be70:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	461a      	mov	r2, r3
 800be78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800be7a:	633b      	str	r3, [r7, #48]	@ 0x30
 800be7c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be7e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800be80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800be82:	e841 2300 	strex	r3, r2, [r1]
 800be86:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800be88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d1e6      	bne.n	800be5c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	3308      	adds	r3, #8
 800be94:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be96:	693b      	ldr	r3, [r7, #16]
 800be98:	e853 3f00 	ldrex	r3, [r3]
 800be9c:	60fb      	str	r3, [r7, #12]
   return(result);
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	f023 0301 	bic.w	r3, r3, #1
 800bea4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	681b      	ldr	r3, [r3, #0]
 800beaa:	3308      	adds	r3, #8
 800beac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800beae:	61fa      	str	r2, [r7, #28]
 800beb0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800beb2:	69b9      	ldr	r1, [r7, #24]
 800beb4:	69fa      	ldr	r2, [r7, #28]
 800beb6:	e841 2300 	strex	r3, r2, [r1]
 800beba:	617b      	str	r3, [r7, #20]
   return(result);
 800bebc:	697b      	ldr	r3, [r7, #20]
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d1e5      	bne.n	800be8e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	2220      	movs	r2, #32
 800bec6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	2200      	movs	r2, #0
 800bece:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bed2:	2303      	movs	r3, #3
 800bed4:	e012      	b.n	800befc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	2220      	movs	r2, #32
 800beda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	2220      	movs	r2, #32
 800bee2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	2200      	movs	r2, #0
 800beea:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	2200      	movs	r2, #0
 800bef0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	2200      	movs	r2, #0
 800bef6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800befa:	2300      	movs	r3, #0
}
 800befc:	4618      	mov	r0, r3
 800befe:	3758      	adds	r7, #88	@ 0x58
 800bf00:	46bd      	mov	sp, r7
 800bf02:	bd80      	pop	{r7, pc}

0800bf04 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800bf04:	b580      	push	{r7, lr}
 800bf06:	b084      	sub	sp, #16
 800bf08:	af00      	add	r7, sp, #0
 800bf0a:	60f8      	str	r0, [r7, #12]
 800bf0c:	60b9      	str	r1, [r7, #8]
 800bf0e:	603b      	str	r3, [r7, #0]
 800bf10:	4613      	mov	r3, r2
 800bf12:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bf14:	e04f      	b.n	800bfb6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bf16:	69bb      	ldr	r3, [r7, #24]
 800bf18:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf1c:	d04b      	beq.n	800bfb6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bf1e:	f7f7 fadf 	bl	80034e0 <HAL_GetTick>
 800bf22:	4602      	mov	r2, r0
 800bf24:	683b      	ldr	r3, [r7, #0]
 800bf26:	1ad3      	subs	r3, r2, r3
 800bf28:	69ba      	ldr	r2, [r7, #24]
 800bf2a:	429a      	cmp	r2, r3
 800bf2c:	d302      	bcc.n	800bf34 <UART_WaitOnFlagUntilTimeout+0x30>
 800bf2e:	69bb      	ldr	r3, [r7, #24]
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d101      	bne.n	800bf38 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800bf34:	2303      	movs	r3, #3
 800bf36:	e04e      	b.n	800bfd6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	f003 0304 	and.w	r3, r3, #4
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d037      	beq.n	800bfb6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800bf46:	68bb      	ldr	r3, [r7, #8]
 800bf48:	2b80      	cmp	r3, #128	@ 0x80
 800bf4a:	d034      	beq.n	800bfb6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800bf4c:	68bb      	ldr	r3, [r7, #8]
 800bf4e:	2b40      	cmp	r3, #64	@ 0x40
 800bf50:	d031      	beq.n	800bfb6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	69db      	ldr	r3, [r3, #28]
 800bf58:	f003 0308 	and.w	r3, r3, #8
 800bf5c:	2b08      	cmp	r3, #8
 800bf5e:	d110      	bne.n	800bf82 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	2208      	movs	r2, #8
 800bf66:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800bf68:	68f8      	ldr	r0, [r7, #12]
 800bf6a:	f000 f95b 	bl	800c224 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	2208      	movs	r2, #8
 800bf72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	2200      	movs	r2, #0
 800bf7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800bf7e:	2301      	movs	r3, #1
 800bf80:	e029      	b.n	800bfd6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	69db      	ldr	r3, [r3, #28]
 800bf88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bf8c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bf90:	d111      	bne.n	800bfb6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800bf9a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800bf9c:	68f8      	ldr	r0, [r7, #12]
 800bf9e:	f000 f941 	bl	800c224 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	2220      	movs	r2, #32
 800bfa6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	2200      	movs	r2, #0
 800bfae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800bfb2:	2303      	movs	r3, #3
 800bfb4:	e00f      	b.n	800bfd6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	69da      	ldr	r2, [r3, #28]
 800bfbc:	68bb      	ldr	r3, [r7, #8]
 800bfbe:	4013      	ands	r3, r2
 800bfc0:	68ba      	ldr	r2, [r7, #8]
 800bfc2:	429a      	cmp	r2, r3
 800bfc4:	bf0c      	ite	eq
 800bfc6:	2301      	moveq	r3, #1
 800bfc8:	2300      	movne	r3, #0
 800bfca:	b2db      	uxtb	r3, r3
 800bfcc:	461a      	mov	r2, r3
 800bfce:	79fb      	ldrb	r3, [r7, #7]
 800bfd0:	429a      	cmp	r2, r3
 800bfd2:	d0a0      	beq.n	800bf16 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bfd4:	2300      	movs	r3, #0
}
 800bfd6:	4618      	mov	r0, r3
 800bfd8:	3710      	adds	r7, #16
 800bfda:	46bd      	mov	sp, r7
 800bfdc:	bd80      	pop	{r7, pc}
	...

0800bfe0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bfe0:	b480      	push	{r7}
 800bfe2:	b0a3      	sub	sp, #140	@ 0x8c
 800bfe4:	af00      	add	r7, sp, #0
 800bfe6:	60f8      	str	r0, [r7, #12]
 800bfe8:	60b9      	str	r1, [r7, #8]
 800bfea:	4613      	mov	r3, r2
 800bfec:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	68ba      	ldr	r2, [r7, #8]
 800bff2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	88fa      	ldrh	r2, [r7, #6]
 800bff8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800bffc:	68fb      	ldr	r3, [r7, #12]
 800bffe:	88fa      	ldrh	r2, [r7, #6]
 800c000:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	2200      	movs	r2, #0
 800c008:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	689b      	ldr	r3, [r3, #8]
 800c00e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c012:	d10e      	bne.n	800c032 <UART_Start_Receive_IT+0x52>
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	691b      	ldr	r3, [r3, #16]
 800c018:	2b00      	cmp	r3, #0
 800c01a:	d105      	bne.n	800c028 <UART_Start_Receive_IT+0x48>
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800c022:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c026:	e02d      	b.n	800c084 <UART_Start_Receive_IT+0xa4>
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	22ff      	movs	r2, #255	@ 0xff
 800c02c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c030:	e028      	b.n	800c084 <UART_Start_Receive_IT+0xa4>
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	689b      	ldr	r3, [r3, #8]
 800c036:	2b00      	cmp	r3, #0
 800c038:	d10d      	bne.n	800c056 <UART_Start_Receive_IT+0x76>
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	691b      	ldr	r3, [r3, #16]
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d104      	bne.n	800c04c <UART_Start_Receive_IT+0x6c>
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	22ff      	movs	r2, #255	@ 0xff
 800c046:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c04a:	e01b      	b.n	800c084 <UART_Start_Receive_IT+0xa4>
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	227f      	movs	r2, #127	@ 0x7f
 800c050:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c054:	e016      	b.n	800c084 <UART_Start_Receive_IT+0xa4>
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	689b      	ldr	r3, [r3, #8]
 800c05a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c05e:	d10d      	bne.n	800c07c <UART_Start_Receive_IT+0x9c>
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	691b      	ldr	r3, [r3, #16]
 800c064:	2b00      	cmp	r3, #0
 800c066:	d104      	bne.n	800c072 <UART_Start_Receive_IT+0x92>
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	227f      	movs	r2, #127	@ 0x7f
 800c06c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c070:	e008      	b.n	800c084 <UART_Start_Receive_IT+0xa4>
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	223f      	movs	r2, #63	@ 0x3f
 800c076:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c07a:	e003      	b.n	800c084 <UART_Start_Receive_IT+0xa4>
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	2200      	movs	r2, #0
 800c080:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	2200      	movs	r2, #0
 800c088:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	2222      	movs	r2, #34	@ 0x22
 800c090:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	3308      	adds	r3, #8
 800c09a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c09c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c09e:	e853 3f00 	ldrex	r3, [r3]
 800c0a2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800c0a4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c0a6:	f043 0301 	orr.w	r3, r3, #1
 800c0aa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	3308      	adds	r3, #8
 800c0b4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c0b8:	673a      	str	r2, [r7, #112]	@ 0x70
 800c0ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0bc:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800c0be:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800c0c0:	e841 2300 	strex	r3, r2, [r1]
 800c0c4:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800c0c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d1e3      	bne.n	800c094 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800c0cc:	68fb      	ldr	r3, [r7, #12]
 800c0ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c0d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c0d4:	d14f      	bne.n	800c176 <UART_Start_Receive_IT+0x196>
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c0dc:	88fa      	ldrh	r2, [r7, #6]
 800c0de:	429a      	cmp	r2, r3
 800c0e0:	d349      	bcc.n	800c176 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	689b      	ldr	r3, [r3, #8]
 800c0e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c0ea:	d107      	bne.n	800c0fc <UART_Start_Receive_IT+0x11c>
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	691b      	ldr	r3, [r3, #16]
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d103      	bne.n	800c0fc <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	4a47      	ldr	r2, [pc, #284]	@ (800c214 <UART_Start_Receive_IT+0x234>)
 800c0f8:	675a      	str	r2, [r3, #116]	@ 0x74
 800c0fa:	e002      	b.n	800c102 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	4a46      	ldr	r2, [pc, #280]	@ (800c218 <UART_Start_Receive_IT+0x238>)
 800c100:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	691b      	ldr	r3, [r3, #16]
 800c106:	2b00      	cmp	r3, #0
 800c108:	d01a      	beq.n	800c140 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c110:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c112:	e853 3f00 	ldrex	r3, [r3]
 800c116:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c118:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c11a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c11e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	461a      	mov	r2, r3
 800c128:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c12c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c12e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c130:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800c132:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c134:	e841 2300 	strex	r3, r2, [r1]
 800c138:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800c13a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d1e4      	bne.n	800c10a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	3308      	adds	r3, #8
 800c146:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c148:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c14a:	e853 3f00 	ldrex	r3, [r3]
 800c14e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c150:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c152:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c156:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	3308      	adds	r3, #8
 800c15e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800c160:	64ba      	str	r2, [r7, #72]	@ 0x48
 800c162:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c164:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c166:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c168:	e841 2300 	strex	r3, r2, [r1]
 800c16c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800c16e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c170:	2b00      	cmp	r3, #0
 800c172:	d1e5      	bne.n	800c140 <UART_Start_Receive_IT+0x160>
 800c174:	e046      	b.n	800c204 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	689b      	ldr	r3, [r3, #8]
 800c17a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c17e:	d107      	bne.n	800c190 <UART_Start_Receive_IT+0x1b0>
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	691b      	ldr	r3, [r3, #16]
 800c184:	2b00      	cmp	r3, #0
 800c186:	d103      	bne.n	800c190 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	4a24      	ldr	r2, [pc, #144]	@ (800c21c <UART_Start_Receive_IT+0x23c>)
 800c18c:	675a      	str	r2, [r3, #116]	@ 0x74
 800c18e:	e002      	b.n	800c196 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	4a23      	ldr	r2, [pc, #140]	@ (800c220 <UART_Start_Receive_IT+0x240>)
 800c194:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	691b      	ldr	r3, [r3, #16]
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d019      	beq.n	800c1d2 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1a6:	e853 3f00 	ldrex	r3, [r3]
 800c1aa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c1ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1ae:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800c1b2:	677b      	str	r3, [r7, #116]	@ 0x74
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	461a      	mov	r2, r3
 800c1ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c1bc:	637b      	str	r3, [r7, #52]	@ 0x34
 800c1be:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1c0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c1c2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c1c4:	e841 2300 	strex	r3, r2, [r1]
 800c1c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800c1ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d1e6      	bne.n	800c19e <UART_Start_Receive_IT+0x1be>
 800c1d0:	e018      	b.n	800c204 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1d8:	697b      	ldr	r3, [r7, #20]
 800c1da:	e853 3f00 	ldrex	r3, [r3]
 800c1de:	613b      	str	r3, [r7, #16]
   return(result);
 800c1e0:	693b      	ldr	r3, [r7, #16]
 800c1e2:	f043 0320 	orr.w	r3, r3, #32
 800c1e6:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	461a      	mov	r2, r3
 800c1ee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c1f0:	623b      	str	r3, [r7, #32]
 800c1f2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1f4:	69f9      	ldr	r1, [r7, #28]
 800c1f6:	6a3a      	ldr	r2, [r7, #32]
 800c1f8:	e841 2300 	strex	r3, r2, [r1]
 800c1fc:	61bb      	str	r3, [r7, #24]
   return(result);
 800c1fe:	69bb      	ldr	r3, [r7, #24]
 800c200:	2b00      	cmp	r3, #0
 800c202:	d1e6      	bne.n	800c1d2 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800c204:	2300      	movs	r3, #0
}
 800c206:	4618      	mov	r0, r3
 800c208:	378c      	adds	r7, #140	@ 0x8c
 800c20a:	46bd      	mov	sp, r7
 800c20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c210:	4770      	bx	lr
 800c212:	bf00      	nop
 800c214:	0800cd89 	.word	0x0800cd89
 800c218:	0800ca29 	.word	0x0800ca29
 800c21c:	0800c871 	.word	0x0800c871
 800c220:	0800c6b9 	.word	0x0800c6b9

0800c224 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c224:	b480      	push	{r7}
 800c226:	b095      	sub	sp, #84	@ 0x54
 800c228:	af00      	add	r7, sp, #0
 800c22a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c232:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c234:	e853 3f00 	ldrex	r3, [r3]
 800c238:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c23a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c23c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c240:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	461a      	mov	r2, r3
 800c248:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c24a:	643b      	str	r3, [r7, #64]	@ 0x40
 800c24c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c24e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c250:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c252:	e841 2300 	strex	r3, r2, [r1]
 800c256:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c258:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d1e6      	bne.n	800c22c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	3308      	adds	r3, #8
 800c264:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c266:	6a3b      	ldr	r3, [r7, #32]
 800c268:	e853 3f00 	ldrex	r3, [r3]
 800c26c:	61fb      	str	r3, [r7, #28]
   return(result);
 800c26e:	69fa      	ldr	r2, [r7, #28]
 800c270:	4b1e      	ldr	r3, [pc, #120]	@ (800c2ec <UART_EndRxTransfer+0xc8>)
 800c272:	4013      	ands	r3, r2
 800c274:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	3308      	adds	r3, #8
 800c27c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c27e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c280:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c282:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c284:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c286:	e841 2300 	strex	r3, r2, [r1]
 800c28a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c28c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d1e5      	bne.n	800c25e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c296:	2b01      	cmp	r3, #1
 800c298:	d118      	bne.n	800c2cc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	e853 3f00 	ldrex	r3, [r3]
 800c2a6:	60bb      	str	r3, [r7, #8]
   return(result);
 800c2a8:	68bb      	ldr	r3, [r7, #8]
 800c2aa:	f023 0310 	bic.w	r3, r3, #16
 800c2ae:	647b      	str	r3, [r7, #68]	@ 0x44
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	461a      	mov	r2, r3
 800c2b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c2b8:	61bb      	str	r3, [r7, #24]
 800c2ba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2bc:	6979      	ldr	r1, [r7, #20]
 800c2be:	69ba      	ldr	r2, [r7, #24]
 800c2c0:	e841 2300 	strex	r3, r2, [r1]
 800c2c4:	613b      	str	r3, [r7, #16]
   return(result);
 800c2c6:	693b      	ldr	r3, [r7, #16]
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d1e6      	bne.n	800c29a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	2220      	movs	r2, #32
 800c2d0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	2200      	movs	r2, #0
 800c2d8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	2200      	movs	r2, #0
 800c2de:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c2e0:	bf00      	nop
 800c2e2:	3754      	adds	r7, #84	@ 0x54
 800c2e4:	46bd      	mov	sp, r7
 800c2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ea:	4770      	bx	lr
 800c2ec:	effffffe 	.word	0xeffffffe

0800c2f0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c2f0:	b580      	push	{r7, lr}
 800c2f2:	b084      	sub	sp, #16
 800c2f4:	af00      	add	r7, sp, #0
 800c2f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c2fc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	2200      	movs	r2, #0
 800c302:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	2200      	movs	r2, #0
 800c30a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c30e:	68f8      	ldr	r0, [r7, #12]
 800c310:	f7f5 fef6 	bl	8002100 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c314:	bf00      	nop
 800c316:	3710      	adds	r7, #16
 800c318:	46bd      	mov	sp, r7
 800c31a:	bd80      	pop	{r7, pc}

0800c31c <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800c31c:	b480      	push	{r7}
 800c31e:	b08f      	sub	sp, #60	@ 0x3c
 800c320:	af00      	add	r7, sp, #0
 800c322:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c32a:	2b21      	cmp	r3, #33	@ 0x21
 800c32c:	d14c      	bne.n	800c3c8 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c334:	b29b      	uxth	r3, r3
 800c336:	2b00      	cmp	r3, #0
 800c338:	d132      	bne.n	800c3a0 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c340:	6a3b      	ldr	r3, [r7, #32]
 800c342:	e853 3f00 	ldrex	r3, [r3]
 800c346:	61fb      	str	r3, [r7, #28]
   return(result);
 800c348:	69fb      	ldr	r3, [r7, #28]
 800c34a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c34e:	637b      	str	r3, [r7, #52]	@ 0x34
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	461a      	mov	r2, r3
 800c356:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c358:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c35a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c35c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c35e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c360:	e841 2300 	strex	r3, r2, [r1]
 800c364:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d1e6      	bne.n	800c33a <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	e853 3f00 	ldrex	r3, [r3]
 800c378:	60bb      	str	r3, [r7, #8]
   return(result);
 800c37a:	68bb      	ldr	r3, [r7, #8]
 800c37c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c380:	633b      	str	r3, [r7, #48]	@ 0x30
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	461a      	mov	r2, r3
 800c388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c38a:	61bb      	str	r3, [r7, #24]
 800c38c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c38e:	6979      	ldr	r1, [r7, #20]
 800c390:	69ba      	ldr	r2, [r7, #24]
 800c392:	e841 2300 	strex	r3, r2, [r1]
 800c396:	613b      	str	r3, [r7, #16]
   return(result);
 800c398:	693b      	ldr	r3, [r7, #16]
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d1e6      	bne.n	800c36c <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800c39e:	e013      	b.n	800c3c8 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c3a4:	781a      	ldrb	r2, [r3, #0]
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c3b0:	1c5a      	adds	r2, r3, #1
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c3bc:	b29b      	uxth	r3, r3
 800c3be:	3b01      	subs	r3, #1
 800c3c0:	b29a      	uxth	r2, r3
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800c3c8:	bf00      	nop
 800c3ca:	373c      	adds	r7, #60	@ 0x3c
 800c3cc:	46bd      	mov	sp, r7
 800c3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3d2:	4770      	bx	lr

0800c3d4 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800c3d4:	b480      	push	{r7}
 800c3d6:	b091      	sub	sp, #68	@ 0x44
 800c3d8:	af00      	add	r7, sp, #0
 800c3da:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c3e2:	2b21      	cmp	r3, #33	@ 0x21
 800c3e4:	d151      	bne.n	800c48a <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c3ec:	b29b      	uxth	r3, r3
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d132      	bne.n	800c458 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3fa:	e853 3f00 	ldrex	r3, [r3]
 800c3fe:	623b      	str	r3, [r7, #32]
   return(result);
 800c400:	6a3b      	ldr	r3, [r7, #32]
 800c402:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c406:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	461a      	mov	r2, r3
 800c40e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c410:	633b      	str	r3, [r7, #48]	@ 0x30
 800c412:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c414:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c416:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c418:	e841 2300 	strex	r3, r2, [r1]
 800c41c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c41e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c420:	2b00      	cmp	r3, #0
 800c422:	d1e6      	bne.n	800c3f2 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c42a:	693b      	ldr	r3, [r7, #16]
 800c42c:	e853 3f00 	ldrex	r3, [r3]
 800c430:	60fb      	str	r3, [r7, #12]
   return(result);
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c438:	637b      	str	r3, [r7, #52]	@ 0x34
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	461a      	mov	r2, r3
 800c440:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c442:	61fb      	str	r3, [r7, #28]
 800c444:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c446:	69b9      	ldr	r1, [r7, #24]
 800c448:	69fa      	ldr	r2, [r7, #28]
 800c44a:	e841 2300 	strex	r3, r2, [r1]
 800c44e:	617b      	str	r3, [r7, #20]
   return(result);
 800c450:	697b      	ldr	r3, [r7, #20]
 800c452:	2b00      	cmp	r3, #0
 800c454:	d1e6      	bne.n	800c424 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800c456:	e018      	b.n	800c48a <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c45c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800c45e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c460:	881b      	ldrh	r3, [r3, #0]
 800c462:	461a      	mov	r2, r3
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c46c:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c472:	1c9a      	adds	r2, r3, #2
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c47e:	b29b      	uxth	r3, r3
 800c480:	3b01      	subs	r3, #1
 800c482:	b29a      	uxth	r2, r3
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800c48a:	bf00      	nop
 800c48c:	3744      	adds	r7, #68	@ 0x44
 800c48e:	46bd      	mov	sp, r7
 800c490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c494:	4770      	bx	lr

0800c496 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800c496:	b480      	push	{r7}
 800c498:	b091      	sub	sp, #68	@ 0x44
 800c49a:	af00      	add	r7, sp, #0
 800c49c:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c4a4:	2b21      	cmp	r3, #33	@ 0x21
 800c4a6:	d160      	bne.n	800c56a <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c4ae:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800c4b0:	e057      	b.n	800c562 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c4b8:	b29b      	uxth	r3, r3
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d133      	bne.n	800c526 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	3308      	adds	r3, #8
 800c4c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4c8:	e853 3f00 	ldrex	r3, [r3]
 800c4cc:	623b      	str	r3, [r7, #32]
   return(result);
 800c4ce:	6a3b      	ldr	r3, [r7, #32]
 800c4d0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800c4d4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	3308      	adds	r3, #8
 800c4dc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c4de:	633a      	str	r2, [r7, #48]	@ 0x30
 800c4e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c4e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c4e6:	e841 2300 	strex	r3, r2, [r1]
 800c4ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c4ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d1e5      	bne.n	800c4be <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4f8:	693b      	ldr	r3, [r7, #16]
 800c4fa:	e853 3f00 	ldrex	r3, [r3]
 800c4fe:	60fb      	str	r3, [r7, #12]
   return(result);
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c506:	637b      	str	r3, [r7, #52]	@ 0x34
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	461a      	mov	r2, r3
 800c50e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c510:	61fb      	str	r3, [r7, #28]
 800c512:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c514:	69b9      	ldr	r1, [r7, #24]
 800c516:	69fa      	ldr	r2, [r7, #28]
 800c518:	e841 2300 	strex	r3, r2, [r1]
 800c51c:	617b      	str	r3, [r7, #20]
   return(result);
 800c51e:	697b      	ldr	r3, [r7, #20]
 800c520:	2b00      	cmp	r3, #0
 800c522:	d1e6      	bne.n	800c4f2 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800c524:	e021      	b.n	800c56a <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	69db      	ldr	r3, [r3, #28]
 800c52c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c530:	2b00      	cmp	r3, #0
 800c532:	d013      	beq.n	800c55c <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c538:	781a      	ldrb	r2, [r3, #0]
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c544:	1c5a      	adds	r2, r3, #1
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c550:	b29b      	uxth	r3, r3
 800c552:	3b01      	subs	r3, #1
 800c554:	b29a      	uxth	r2, r3
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800c55c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c55e:	3b01      	subs	r3, #1
 800c560:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800c562:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c564:	2b00      	cmp	r3, #0
 800c566:	d1a4      	bne.n	800c4b2 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800c568:	e7ff      	b.n	800c56a <UART_TxISR_8BIT_FIFOEN+0xd4>
 800c56a:	bf00      	nop
 800c56c:	3744      	adds	r7, #68	@ 0x44
 800c56e:	46bd      	mov	sp, r7
 800c570:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c574:	4770      	bx	lr

0800c576 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800c576:	b480      	push	{r7}
 800c578:	b091      	sub	sp, #68	@ 0x44
 800c57a:	af00      	add	r7, sp, #0
 800c57c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c584:	2b21      	cmp	r3, #33	@ 0x21
 800c586:	d165      	bne.n	800c654 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800c58e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800c590:	e05c      	b.n	800c64c <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c598:	b29b      	uxth	r3, r3
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	d133      	bne.n	800c606 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	3308      	adds	r3, #8
 800c5a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5a6:	6a3b      	ldr	r3, [r7, #32]
 800c5a8:	e853 3f00 	ldrex	r3, [r3]
 800c5ac:	61fb      	str	r3, [r7, #28]
   return(result);
 800c5ae:	69fb      	ldr	r3, [r7, #28]
 800c5b0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800c5b4:	637b      	str	r3, [r7, #52]	@ 0x34
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	3308      	adds	r3, #8
 800c5bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c5be:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c5c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c5c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c5c6:	e841 2300 	strex	r3, r2, [r1]
 800c5ca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c5cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d1e5      	bne.n	800c59e <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	e853 3f00 	ldrex	r3, [r3]
 800c5de:	60bb      	str	r3, [r7, #8]
   return(result);
 800c5e0:	68bb      	ldr	r3, [r7, #8]
 800c5e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c5e6:	633b      	str	r3, [r7, #48]	@ 0x30
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	461a      	mov	r2, r3
 800c5ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5f0:	61bb      	str	r3, [r7, #24]
 800c5f2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5f4:	6979      	ldr	r1, [r7, #20]
 800c5f6:	69ba      	ldr	r2, [r7, #24]
 800c5f8:	e841 2300 	strex	r3, r2, [r1]
 800c5fc:	613b      	str	r3, [r7, #16]
   return(result);
 800c5fe:	693b      	ldr	r3, [r7, #16]
 800c600:	2b00      	cmp	r3, #0
 800c602:	d1e6      	bne.n	800c5d2 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800c604:	e026      	b.n	800c654 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	69db      	ldr	r3, [r3, #28]
 800c60c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c610:	2b00      	cmp	r3, #0
 800c612:	d018      	beq.n	800c646 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c618:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800c61a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c61c:	881b      	ldrh	r3, [r3, #0]
 800c61e:	461a      	mov	r2, r3
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c628:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c62e:	1c9a      	adds	r2, r3, #2
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800c63a:	b29b      	uxth	r3, r3
 800c63c:	3b01      	subs	r3, #1
 800c63e:	b29a      	uxth	r2, r3
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800c646:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c648:	3b01      	subs	r3, #1
 800c64a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800c64c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d19f      	bne.n	800c592 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800c652:	e7ff      	b.n	800c654 <UART_TxISR_16BIT_FIFOEN+0xde>
 800c654:	bf00      	nop
 800c656:	3744      	adds	r7, #68	@ 0x44
 800c658:	46bd      	mov	sp, r7
 800c65a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c65e:	4770      	bx	lr

0800c660 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c660:	b580      	push	{r7, lr}
 800c662:	b088      	sub	sp, #32
 800c664:	af00      	add	r7, sp, #0
 800c666:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	e853 3f00 	ldrex	r3, [r3]
 800c674:	60bb      	str	r3, [r7, #8]
   return(result);
 800c676:	68bb      	ldr	r3, [r7, #8]
 800c678:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c67c:	61fb      	str	r3, [r7, #28]
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	681b      	ldr	r3, [r3, #0]
 800c682:	461a      	mov	r2, r3
 800c684:	69fb      	ldr	r3, [r7, #28]
 800c686:	61bb      	str	r3, [r7, #24]
 800c688:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c68a:	6979      	ldr	r1, [r7, #20]
 800c68c:	69ba      	ldr	r2, [r7, #24]
 800c68e:	e841 2300 	strex	r3, r2, [r1]
 800c692:	613b      	str	r3, [r7, #16]
   return(result);
 800c694:	693b      	ldr	r3, [r7, #16]
 800c696:	2b00      	cmp	r3, #0
 800c698:	d1e6      	bne.n	800c668 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	2220      	movs	r2, #32
 800c69e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	2200      	movs	r2, #0
 800c6a6:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c6a8:	6878      	ldr	r0, [r7, #4]
 800c6aa:	f7fe fc69 	bl	800af80 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c6ae:	bf00      	nop
 800c6b0:	3720      	adds	r7, #32
 800c6b2:	46bd      	mov	sp, r7
 800c6b4:	bd80      	pop	{r7, pc}
	...

0800c6b8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800c6b8:	b580      	push	{r7, lr}
 800c6ba:	b09c      	sub	sp, #112	@ 0x70
 800c6bc:	af00      	add	r7, sp, #0
 800c6be:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c6c6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c6d0:	2b22      	cmp	r3, #34	@ 0x22
 800c6d2:	f040 80be 	bne.w	800c852 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c6dc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800c6e0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800c6e4:	b2d9      	uxtb	r1, r3
 800c6e6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800c6ea:	b2da      	uxtb	r2, r3
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c6f0:	400a      	ands	r2, r1
 800c6f2:	b2d2      	uxtb	r2, r2
 800c6f4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c6fa:	1c5a      	adds	r2, r3, #1
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c706:	b29b      	uxth	r3, r3
 800c708:	3b01      	subs	r3, #1
 800c70a:	b29a      	uxth	r2, r3
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c718:	b29b      	uxth	r3, r3
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	f040 80a1 	bne.w	800c862 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c726:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c728:	e853 3f00 	ldrex	r3, [r3]
 800c72c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c72e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c730:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c734:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	461a      	mov	r2, r3
 800c73c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c73e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c740:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c742:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c744:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c746:	e841 2300 	strex	r3, r2, [r1]
 800c74a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c74c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c74e:	2b00      	cmp	r3, #0
 800c750:	d1e6      	bne.n	800c720 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	3308      	adds	r3, #8
 800c758:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c75a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c75c:	e853 3f00 	ldrex	r3, [r3]
 800c760:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c762:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c764:	f023 0301 	bic.w	r3, r3, #1
 800c768:	667b      	str	r3, [r7, #100]	@ 0x64
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	3308      	adds	r3, #8
 800c770:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c772:	647a      	str	r2, [r7, #68]	@ 0x44
 800c774:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c776:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c778:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c77a:	e841 2300 	strex	r3, r2, [r1]
 800c77e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c780:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c782:	2b00      	cmp	r3, #0
 800c784:	d1e5      	bne.n	800c752 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	2220      	movs	r2, #32
 800c78a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	2200      	movs	r2, #0
 800c792:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	2200      	movs	r2, #0
 800c798:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	4a33      	ldr	r2, [pc, #204]	@ (800c86c <UART_RxISR_8BIT+0x1b4>)
 800c7a0:	4293      	cmp	r3, r2
 800c7a2:	d01f      	beq.n	800c7e4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	685b      	ldr	r3, [r3, #4]
 800c7aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d018      	beq.n	800c7e4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7ba:	e853 3f00 	ldrex	r3, [r3]
 800c7be:	623b      	str	r3, [r7, #32]
   return(result);
 800c7c0:	6a3b      	ldr	r3, [r7, #32]
 800c7c2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c7c6:	663b      	str	r3, [r7, #96]	@ 0x60
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	461a      	mov	r2, r3
 800c7ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c7d0:	633b      	str	r3, [r7, #48]	@ 0x30
 800c7d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7d4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c7d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c7d8:	e841 2300 	strex	r3, r2, [r1]
 800c7dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c7de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d1e6      	bne.n	800c7b2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c7e8:	2b01      	cmp	r3, #1
 800c7ea:	d12e      	bne.n	800c84a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	2200      	movs	r2, #0
 800c7f0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7f8:	693b      	ldr	r3, [r7, #16]
 800c7fa:	e853 3f00 	ldrex	r3, [r3]
 800c7fe:	60fb      	str	r3, [r7, #12]
   return(result);
 800c800:	68fb      	ldr	r3, [r7, #12]
 800c802:	f023 0310 	bic.w	r3, r3, #16
 800c806:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	681b      	ldr	r3, [r3, #0]
 800c80c:	461a      	mov	r2, r3
 800c80e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c810:	61fb      	str	r3, [r7, #28]
 800c812:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c814:	69b9      	ldr	r1, [r7, #24]
 800c816:	69fa      	ldr	r2, [r7, #28]
 800c818:	e841 2300 	strex	r3, r2, [r1]
 800c81c:	617b      	str	r3, [r7, #20]
   return(result);
 800c81e:	697b      	ldr	r3, [r7, #20]
 800c820:	2b00      	cmp	r3, #0
 800c822:	d1e6      	bne.n	800c7f2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	69db      	ldr	r3, [r3, #28]
 800c82a:	f003 0310 	and.w	r3, r3, #16
 800c82e:	2b10      	cmp	r3, #16
 800c830:	d103      	bne.n	800c83a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	2210      	movs	r2, #16
 800c838:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c840:	4619      	mov	r1, r3
 800c842:	6878      	ldr	r0, [r7, #4]
 800c844:	f7f5 fc3a 	bl	80020bc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c848:	e00b      	b.n	800c862 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800c84a:	6878      	ldr	r0, [r7, #4]
 800c84c:	f7f5 fc84 	bl	8002158 <HAL_UART_RxCpltCallback>
}
 800c850:	e007      	b.n	800c862 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	699a      	ldr	r2, [r3, #24]
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	f042 0208 	orr.w	r2, r2, #8
 800c860:	619a      	str	r2, [r3, #24]
}
 800c862:	bf00      	nop
 800c864:	3770      	adds	r7, #112	@ 0x70
 800c866:	46bd      	mov	sp, r7
 800c868:	bd80      	pop	{r7, pc}
 800c86a:	bf00      	nop
 800c86c:	58000c00 	.word	0x58000c00

0800c870 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800c870:	b580      	push	{r7, lr}
 800c872:	b09c      	sub	sp, #112	@ 0x70
 800c874:	af00      	add	r7, sp, #0
 800c876:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c87e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c888:	2b22      	cmp	r3, #34	@ 0x22
 800c88a:	f040 80be 	bne.w	800ca0a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c894:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c89c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800c89e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800c8a2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800c8a6:	4013      	ands	r3, r2
 800c8a8:	b29a      	uxth	r2, r3
 800c8aa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c8ac:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c8b2:	1c9a      	adds	r2, r3, #2
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c8be:	b29b      	uxth	r3, r3
 800c8c0:	3b01      	subs	r3, #1
 800c8c2:	b29a      	uxth	r2, r3
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c8d0:	b29b      	uxth	r3, r3
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	f040 80a1 	bne.w	800ca1a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c8e0:	e853 3f00 	ldrex	r3, [r3]
 800c8e4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800c8e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c8e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c8ec:	667b      	str	r3, [r7, #100]	@ 0x64
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	461a      	mov	r2, r3
 800c8f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c8f6:	657b      	str	r3, [r7, #84]	@ 0x54
 800c8f8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8fa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c8fc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c8fe:	e841 2300 	strex	r3, r2, [r1]
 800c902:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c904:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c906:	2b00      	cmp	r3, #0
 800c908:	d1e6      	bne.n	800c8d8 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	3308      	adds	r3, #8
 800c910:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c912:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c914:	e853 3f00 	ldrex	r3, [r3]
 800c918:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c91a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c91c:	f023 0301 	bic.w	r3, r3, #1
 800c920:	663b      	str	r3, [r7, #96]	@ 0x60
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	3308      	adds	r3, #8
 800c928:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c92a:	643a      	str	r2, [r7, #64]	@ 0x40
 800c92c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c92e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c930:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c932:	e841 2300 	strex	r3, r2, [r1]
 800c936:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c938:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	d1e5      	bne.n	800c90a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	2220      	movs	r2, #32
 800c942:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	2200      	movs	r2, #0
 800c94a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	2200      	movs	r2, #0
 800c950:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	4a33      	ldr	r2, [pc, #204]	@ (800ca24 <UART_RxISR_16BIT+0x1b4>)
 800c958:	4293      	cmp	r3, r2
 800c95a:	d01f      	beq.n	800c99c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	685b      	ldr	r3, [r3, #4]
 800c962:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c966:	2b00      	cmp	r3, #0
 800c968:	d018      	beq.n	800c99c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	681b      	ldr	r3, [r3, #0]
 800c96e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c970:	6a3b      	ldr	r3, [r7, #32]
 800c972:	e853 3f00 	ldrex	r3, [r3]
 800c976:	61fb      	str	r3, [r7, #28]
   return(result);
 800c978:	69fb      	ldr	r3, [r7, #28]
 800c97a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c97e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	461a      	mov	r2, r3
 800c986:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c988:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c98a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c98c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c98e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c990:	e841 2300 	strex	r3, r2, [r1]
 800c994:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d1e6      	bne.n	800c96a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c9a0:	2b01      	cmp	r3, #1
 800c9a2:	d12e      	bne.n	800ca02 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	2200      	movs	r2, #0
 800c9a8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	e853 3f00 	ldrex	r3, [r3]
 800c9b6:	60bb      	str	r3, [r7, #8]
   return(result);
 800c9b8:	68bb      	ldr	r3, [r7, #8]
 800c9ba:	f023 0310 	bic.w	r3, r3, #16
 800c9be:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	461a      	mov	r2, r3
 800c9c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c9c8:	61bb      	str	r3, [r7, #24]
 800c9ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9cc:	6979      	ldr	r1, [r7, #20]
 800c9ce:	69ba      	ldr	r2, [r7, #24]
 800c9d0:	e841 2300 	strex	r3, r2, [r1]
 800c9d4:	613b      	str	r3, [r7, #16]
   return(result);
 800c9d6:	693b      	ldr	r3, [r7, #16]
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d1e6      	bne.n	800c9aa <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	69db      	ldr	r3, [r3, #28]
 800c9e2:	f003 0310 	and.w	r3, r3, #16
 800c9e6:	2b10      	cmp	r3, #16
 800c9e8:	d103      	bne.n	800c9f2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	2210      	movs	r2, #16
 800c9f0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c9f8:	4619      	mov	r1, r3
 800c9fa:	6878      	ldr	r0, [r7, #4]
 800c9fc:	f7f5 fb5e 	bl	80020bc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ca00:	e00b      	b.n	800ca1a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800ca02:	6878      	ldr	r0, [r7, #4]
 800ca04:	f7f5 fba8 	bl	8002158 <HAL_UART_RxCpltCallback>
}
 800ca08:	e007      	b.n	800ca1a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	699a      	ldr	r2, [r3, #24]
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	f042 0208 	orr.w	r2, r2, #8
 800ca18:	619a      	str	r2, [r3, #24]
}
 800ca1a:	bf00      	nop
 800ca1c:	3770      	adds	r7, #112	@ 0x70
 800ca1e:	46bd      	mov	sp, r7
 800ca20:	bd80      	pop	{r7, pc}
 800ca22:	bf00      	nop
 800ca24:	58000c00 	.word	0x58000c00

0800ca28 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800ca28:	b580      	push	{r7, lr}
 800ca2a:	b0ac      	sub	sp, #176	@ 0xb0
 800ca2c:	af00      	add	r7, sp, #0
 800ca2e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ca36:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	681b      	ldr	r3, [r3, #0]
 800ca3e:	69db      	ldr	r3, [r3, #28]
 800ca40:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	681b      	ldr	r3, [r3, #0]
 800ca52:	689b      	ldr	r3, [r3, #8]
 800ca54:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ca5e:	2b22      	cmp	r3, #34	@ 0x22
 800ca60:	f040 8180 	bne.w	800cd64 <UART_RxISR_8BIT_FIFOEN+0x33c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ca6a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ca6e:	e123      	b.n	800ccb8 <UART_RxISR_8BIT_FIFOEN+0x290>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca76:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800ca7a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800ca7e:	b2d9      	uxtb	r1, r3
 800ca80:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800ca84:	b2da      	uxtb	r2, r3
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ca8a:	400a      	ands	r2, r1
 800ca8c:	b2d2      	uxtb	r2, r2
 800ca8e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ca94:	1c5a      	adds	r2, r3, #1
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800caa0:	b29b      	uxth	r3, r3
 800caa2:	3b01      	subs	r3, #1
 800caa4:	b29a      	uxth	r2, r3
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	69db      	ldr	r3, [r3, #28]
 800cab2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800cab6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800caba:	f003 0307 	and.w	r3, r3, #7
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	d053      	beq.n	800cb6a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800cac2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cac6:	f003 0301 	and.w	r3, r3, #1
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d011      	beq.n	800caf2 <UART_RxISR_8BIT_FIFOEN+0xca>
 800cace:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800cad2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d00b      	beq.n	800caf2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	681b      	ldr	r3, [r3, #0]
 800cade:	2201      	movs	r2, #1
 800cae0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cae8:	f043 0201 	orr.w	r2, r3, #1
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800caf2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800caf6:	f003 0302 	and.w	r3, r3, #2
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	d011      	beq.n	800cb22 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800cafe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cb02:	f003 0301 	and.w	r3, r3, #1
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d00b      	beq.n	800cb22 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	2202      	movs	r2, #2
 800cb10:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cb18:	f043 0204 	orr.w	r2, r3, #4
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cb22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cb26:	f003 0304 	and.w	r3, r3, #4
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d011      	beq.n	800cb52 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800cb2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cb32:	f003 0301 	and.w	r3, r3, #1
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	d00b      	beq.n	800cb52 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	2204      	movs	r2, #4
 800cb40:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cb48:	f043 0202 	orr.w	r2, r3, #2
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	d006      	beq.n	800cb6a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cb5c:	6878      	ldr	r0, [r7, #4]
 800cb5e:	f7f5 facf 	bl	8002100 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	2200      	movs	r2, #0
 800cb66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cb70:	b29b      	uxth	r3, r3
 800cb72:	2b00      	cmp	r3, #0
 800cb74:	f040 80a0 	bne.w	800ccb8 <UART_RxISR_8BIT_FIFOEN+0x290>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb7e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cb80:	e853 3f00 	ldrex	r3, [r3]
 800cb84:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800cb86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cb88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cb8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	461a      	mov	r2, r3
 800cb96:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800cb9a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800cb9c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb9e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800cba0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800cba2:	e841 2300 	strex	r3, r2, [r1]
 800cba6:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800cba8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d1e4      	bne.n	800cb78 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	3308      	adds	r3, #8
 800cbb4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbb6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cbb8:	e853 3f00 	ldrex	r3, [r3]
 800cbbc:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800cbbe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cbc0:	4b6e      	ldr	r3, [pc, #440]	@ (800cd7c <UART_RxISR_8BIT_FIFOEN+0x354>)
 800cbc2:	4013      	ands	r3, r2
 800cbc4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	3308      	adds	r3, #8
 800cbce:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800cbd2:	66ba      	str	r2, [r7, #104]	@ 0x68
 800cbd4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbd6:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800cbd8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800cbda:	e841 2300 	strex	r3, r2, [r1]
 800cbde:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800cbe0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d1e3      	bne.n	800cbae <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	2220      	movs	r2, #32
 800cbea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	2200      	movs	r2, #0
 800cbf2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	2200      	movs	r2, #0
 800cbf8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	4a60      	ldr	r2, [pc, #384]	@ (800cd80 <UART_RxISR_8BIT_FIFOEN+0x358>)
 800cc00:	4293      	cmp	r3, r2
 800cc02:	d021      	beq.n	800cc48 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	685b      	ldr	r3, [r3, #4]
 800cc0a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d01a      	beq.n	800cc48 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cc1a:	e853 3f00 	ldrex	r3, [r3]
 800cc1e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800cc20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cc22:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800cc26:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	461a      	mov	r2, r3
 800cc30:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cc34:	657b      	str	r3, [r7, #84]	@ 0x54
 800cc36:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc38:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cc3a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cc3c:	e841 2300 	strex	r3, r2, [r1]
 800cc40:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800cc42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d1e4      	bne.n	800cc12 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cc4c:	2b01      	cmp	r3, #1
 800cc4e:	d130      	bne.n	800ccb2 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	2200      	movs	r2, #0
 800cc54:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc5e:	e853 3f00 	ldrex	r3, [r3]
 800cc62:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800cc64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc66:	f023 0310 	bic.w	r3, r3, #16
 800cc6a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	461a      	mov	r2, r3
 800cc74:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800cc78:	643b      	str	r3, [r7, #64]	@ 0x40
 800cc7a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc7c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800cc7e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cc80:	e841 2300 	strex	r3, r2, [r1]
 800cc84:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cc86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d1e4      	bne.n	800cc56 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	69db      	ldr	r3, [r3, #28]
 800cc92:	f003 0310 	and.w	r3, r3, #16
 800cc96:	2b10      	cmp	r3, #16
 800cc98:	d103      	bne.n	800cca2 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	2210      	movs	r2, #16
 800cca0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cca8:	4619      	mov	r1, r3
 800ccaa:	6878      	ldr	r0, [r7, #4]
 800ccac:	f7f5 fa06 	bl	80020bc <HAL_UARTEx_RxEventCallback>
 800ccb0:	e002      	b.n	800ccb8 <UART_RxISR_8BIT_FIFOEN+0x290>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800ccb2:	6878      	ldr	r0, [r7, #4]
 800ccb4:	f7f5 fa50 	bl	8002158 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ccb8:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d006      	beq.n	800ccce <UART_RxISR_8BIT_FIFOEN+0x2a6>
 800ccc0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ccc4:	f003 0320 	and.w	r3, r3, #32
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	f47f aed1 	bne.w	800ca70 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ccd4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800ccd8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d049      	beq.n	800cd74 <UART_RxISR_8BIT_FIFOEN+0x34c>
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800cce6:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800ccea:	429a      	cmp	r2, r3
 800ccec:	d242      	bcs.n	800cd74 <UART_RxISR_8BIT_FIFOEN+0x34c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	3308      	adds	r3, #8
 800ccf4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ccf6:	6a3b      	ldr	r3, [r7, #32]
 800ccf8:	e853 3f00 	ldrex	r3, [r3]
 800ccfc:	61fb      	str	r3, [r7, #28]
   return(result);
 800ccfe:	69fb      	ldr	r3, [r7, #28]
 800cd00:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cd04:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	3308      	adds	r3, #8
 800cd0e:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800cd12:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800cd14:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd16:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cd18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cd1a:	e841 2300 	strex	r3, r2, [r1]
 800cd1e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cd20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d1e3      	bne.n	800ccee <UART_RxISR_8BIT_FIFOEN+0x2c6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	4a16      	ldr	r2, [pc, #88]	@ (800cd84 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800cd2a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	681b      	ldr	r3, [r3, #0]
 800cd30:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd32:	68fb      	ldr	r3, [r7, #12]
 800cd34:	e853 3f00 	ldrex	r3, [r3]
 800cd38:	60bb      	str	r3, [r7, #8]
   return(result);
 800cd3a:	68bb      	ldr	r3, [r7, #8]
 800cd3c:	f043 0320 	orr.w	r3, r3, #32
 800cd40:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	461a      	mov	r2, r3
 800cd4a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800cd4e:	61bb      	str	r3, [r7, #24]
 800cd50:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd52:	6979      	ldr	r1, [r7, #20]
 800cd54:	69ba      	ldr	r2, [r7, #24]
 800cd56:	e841 2300 	strex	r3, r2, [r1]
 800cd5a:	613b      	str	r3, [r7, #16]
   return(result);
 800cd5c:	693b      	ldr	r3, [r7, #16]
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d1e4      	bne.n	800cd2c <UART_RxISR_8BIT_FIFOEN+0x304>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cd62:	e007      	b.n	800cd74 <UART_RxISR_8BIT_FIFOEN+0x34c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	699a      	ldr	r2, [r3, #24]
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	f042 0208 	orr.w	r2, r2, #8
 800cd72:	619a      	str	r2, [r3, #24]
}
 800cd74:	bf00      	nop
 800cd76:	37b0      	adds	r7, #176	@ 0xb0
 800cd78:	46bd      	mov	sp, r7
 800cd7a:	bd80      	pop	{r7, pc}
 800cd7c:	effffffe 	.word	0xeffffffe
 800cd80:	58000c00 	.word	0x58000c00
 800cd84:	0800c6b9 	.word	0x0800c6b9

0800cd88 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800cd88:	b580      	push	{r7, lr}
 800cd8a:	b0ae      	sub	sp, #184	@ 0xb8
 800cd8c:	af00      	add	r7, sp, #0
 800cd8e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800cd96:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	69db      	ldr	r3, [r3, #28]
 800cda0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	681b      	ldr	r3, [r3, #0]
 800cdaa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	689b      	ldr	r3, [r3, #8]
 800cdb4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cdbe:	2b22      	cmp	r3, #34	@ 0x22
 800cdc0:	f040 8184 	bne.w	800d0cc <UART_RxISR_16BIT_FIFOEN+0x344>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800cdca:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800cdce:	e127      	b.n	800d020 <UART_RxISR_16BIT_FIFOEN+0x298>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cdd6:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cdde:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800cde2:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800cde6:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800cdea:	4013      	ands	r3, r2
 800cdec:	b29a      	uxth	r2, r3
 800cdee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cdf2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cdf8:	1c9a      	adds	r2, r3, #2
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ce04:	b29b      	uxth	r3, r3
 800ce06:	3b01      	subs	r3, #1
 800ce08:	b29a      	uxth	r2, r3
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	681b      	ldr	r3, [r3, #0]
 800ce14:	69db      	ldr	r3, [r3, #28]
 800ce16:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800ce1a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ce1e:	f003 0307 	and.w	r3, r3, #7
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d053      	beq.n	800cece <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ce26:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ce2a:	f003 0301 	and.w	r3, r3, #1
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d011      	beq.n	800ce56 <UART_RxISR_16BIT_FIFOEN+0xce>
 800ce32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ce36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	d00b      	beq.n	800ce56 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	681b      	ldr	r3, [r3, #0]
 800ce42:	2201      	movs	r2, #1
 800ce44:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ce4c:	f043 0201 	orr.w	r2, r3, #1
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ce56:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ce5a:	f003 0302 	and.w	r3, r3, #2
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d011      	beq.n	800ce86 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800ce62:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ce66:	f003 0301 	and.w	r3, r3, #1
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d00b      	beq.n	800ce86 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	2202      	movs	r2, #2
 800ce74:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ce7c:	f043 0204 	orr.w	r2, r3, #4
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ce86:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ce8a:	f003 0304 	and.w	r3, r3, #4
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	d011      	beq.n	800ceb6 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800ce92:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ce96:	f003 0301 	and.w	r3, r3, #1
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d00b      	beq.n	800ceb6 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	2204      	movs	r2, #4
 800cea4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ceac:	f043 0202 	orr.w	r2, r3, #2
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	d006      	beq.n	800cece <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cec0:	6878      	ldr	r0, [r7, #4]
 800cec2:	f7f5 f91d 	bl	8002100 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	2200      	movs	r2, #0
 800ceca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ced4:	b29b      	uxth	r3, r3
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	f040 80a2 	bne.w	800d020 <UART_RxISR_16BIT_FIFOEN+0x298>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cee2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cee4:	e853 3f00 	ldrex	r3, [r3]
 800cee8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ceea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ceec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cef0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	461a      	mov	r2, r3
 800cefa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800cefe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800cf02:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf04:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800cf06:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800cf0a:	e841 2300 	strex	r3, r2, [r1]
 800cf0e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800cf10:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	d1e2      	bne.n	800cedc <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	3308      	adds	r3, #8
 800cf1c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf1e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cf20:	e853 3f00 	ldrex	r3, [r3]
 800cf24:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800cf26:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800cf28:	4b6e      	ldr	r3, [pc, #440]	@ (800d0e4 <UART_RxISR_16BIT_FIFOEN+0x35c>)
 800cf2a:	4013      	ands	r3, r2
 800cf2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	3308      	adds	r3, #8
 800cf36:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800cf3a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800cf3c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf3e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800cf40:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800cf42:	e841 2300 	strex	r3, r2, [r1]
 800cf46:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800cf48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d1e3      	bne.n	800cf16 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	2220      	movs	r2, #32
 800cf52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	2200      	movs	r2, #0
 800cf5a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	2200      	movs	r2, #0
 800cf60:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	4a60      	ldr	r2, [pc, #384]	@ (800d0e8 <UART_RxISR_16BIT_FIFOEN+0x360>)
 800cf68:	4293      	cmp	r3, r2
 800cf6a:	d021      	beq.n	800cfb0 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	685b      	ldr	r3, [r3, #4]
 800cf72:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d01a      	beq.n	800cfb0 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	681b      	ldr	r3, [r3, #0]
 800cf7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cf82:	e853 3f00 	ldrex	r3, [r3]
 800cf86:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800cf88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cf8a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800cf8e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	461a      	mov	r2, r3
 800cf98:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800cf9c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cf9e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfa0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800cfa2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cfa4:	e841 2300 	strex	r3, r2, [r1]
 800cfa8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800cfaa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d1e4      	bne.n	800cf7a <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cfb4:	2b01      	cmp	r3, #1
 800cfb6:	d130      	bne.n	800d01a <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	2200      	movs	r2, #0
 800cfbc:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfc6:	e853 3f00 	ldrex	r3, [r3]
 800cfca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800cfcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cfce:	f023 0310 	bic.w	r3, r3, #16
 800cfd2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	461a      	mov	r2, r3
 800cfdc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cfe0:	647b      	str	r3, [r7, #68]	@ 0x44
 800cfe2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfe4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cfe6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cfe8:	e841 2300 	strex	r3, r2, [r1]
 800cfec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cfee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cff0:	2b00      	cmp	r3, #0
 800cff2:	d1e4      	bne.n	800cfbe <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	69db      	ldr	r3, [r3, #28]
 800cffa:	f003 0310 	and.w	r3, r3, #16
 800cffe:	2b10      	cmp	r3, #16
 800d000:	d103      	bne.n	800d00a <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	2210      	movs	r2, #16
 800d008:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d010:	4619      	mov	r1, r3
 800d012:	6878      	ldr	r0, [r7, #4]
 800d014:	f7f5 f852 	bl	80020bc <HAL_UARTEx_RxEventCallback>
 800d018:	e002      	b.n	800d020 <UART_RxISR_16BIT_FIFOEN+0x298>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800d01a:	6878      	ldr	r0, [r7, #4]
 800d01c:	f7f5 f89c 	bl	8002158 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d020:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800d024:	2b00      	cmp	r3, #0
 800d026:	d006      	beq.n	800d036 <UART_RxISR_16BIT_FIFOEN+0x2ae>
 800d028:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d02c:	f003 0320 	and.w	r3, r3, #32
 800d030:	2b00      	cmp	r3, #0
 800d032:	f47f aecd 	bne.w	800cdd0 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d03c:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800d040:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800d044:	2b00      	cmp	r3, #0
 800d046:	d049      	beq.n	800d0dc <UART_RxISR_16BIT_FIFOEN+0x354>
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d04e:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800d052:	429a      	cmp	r2, r3
 800d054:	d242      	bcs.n	800d0dc <UART_RxISR_16BIT_FIFOEN+0x354>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	3308      	adds	r3, #8
 800d05c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d05e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d060:	e853 3f00 	ldrex	r3, [r3]
 800d064:	623b      	str	r3, [r7, #32]
   return(result);
 800d066:	6a3b      	ldr	r3, [r7, #32]
 800d068:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d06c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	681b      	ldr	r3, [r3, #0]
 800d074:	3308      	adds	r3, #8
 800d076:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800d07a:	633a      	str	r2, [r7, #48]	@ 0x30
 800d07c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d07e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d080:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d082:	e841 2300 	strex	r3, r2, [r1]
 800d086:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d088:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d1e3      	bne.n	800d056 <UART_RxISR_16BIT_FIFOEN+0x2ce>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	4a16      	ldr	r2, [pc, #88]	@ (800d0ec <UART_RxISR_16BIT_FIFOEN+0x364>)
 800d092:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	681b      	ldr	r3, [r3, #0]
 800d098:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d09a:	693b      	ldr	r3, [r7, #16]
 800d09c:	e853 3f00 	ldrex	r3, [r3]
 800d0a0:	60fb      	str	r3, [r7, #12]
   return(result);
 800d0a2:	68fb      	ldr	r3, [r7, #12]
 800d0a4:	f043 0320 	orr.w	r3, r3, #32
 800d0a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	461a      	mov	r2, r3
 800d0b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d0b6:	61fb      	str	r3, [r7, #28]
 800d0b8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0ba:	69b9      	ldr	r1, [r7, #24]
 800d0bc:	69fa      	ldr	r2, [r7, #28]
 800d0be:	e841 2300 	strex	r3, r2, [r1]
 800d0c2:	617b      	str	r3, [r7, #20]
   return(result);
 800d0c4:	697b      	ldr	r3, [r7, #20]
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d1e4      	bne.n	800d094 <UART_RxISR_16BIT_FIFOEN+0x30c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d0ca:	e007      	b.n	800d0dc <UART_RxISR_16BIT_FIFOEN+0x354>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	699a      	ldr	r2, [r3, #24]
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	681b      	ldr	r3, [r3, #0]
 800d0d6:	f042 0208 	orr.w	r2, r2, #8
 800d0da:	619a      	str	r2, [r3, #24]
}
 800d0dc:	bf00      	nop
 800d0de:	37b8      	adds	r7, #184	@ 0xb8
 800d0e0:	46bd      	mov	sp, r7
 800d0e2:	bd80      	pop	{r7, pc}
 800d0e4:	effffffe 	.word	0xeffffffe
 800d0e8:	58000c00 	.word	0x58000c00
 800d0ec:	0800c871 	.word	0x0800c871

0800d0f0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d0f0:	b480      	push	{r7}
 800d0f2:	b083      	sub	sp, #12
 800d0f4:	af00      	add	r7, sp, #0
 800d0f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d0f8:	bf00      	nop
 800d0fa:	370c      	adds	r7, #12
 800d0fc:	46bd      	mov	sp, r7
 800d0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d102:	4770      	bx	lr

0800d104 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800d104:	b480      	push	{r7}
 800d106:	b083      	sub	sp, #12
 800d108:	af00      	add	r7, sp, #0
 800d10a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800d10c:	bf00      	nop
 800d10e:	370c      	adds	r7, #12
 800d110:	46bd      	mov	sp, r7
 800d112:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d116:	4770      	bx	lr

0800d118 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800d118:	b480      	push	{r7}
 800d11a:	b083      	sub	sp, #12
 800d11c:	af00      	add	r7, sp, #0
 800d11e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800d120:	bf00      	nop
 800d122:	370c      	adds	r7, #12
 800d124:	46bd      	mov	sp, r7
 800d126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d12a:	4770      	bx	lr

0800d12c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800d12c:	b480      	push	{r7}
 800d12e:	b085      	sub	sp, #20
 800d130:	af00      	add	r7, sp, #0
 800d132:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d13a:	2b01      	cmp	r3, #1
 800d13c:	d101      	bne.n	800d142 <HAL_UARTEx_DisableFifoMode+0x16>
 800d13e:	2302      	movs	r3, #2
 800d140:	e027      	b.n	800d192 <HAL_UARTEx_DisableFifoMode+0x66>
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	2201      	movs	r2, #1
 800d146:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	2224      	movs	r2, #36	@ 0x24
 800d14e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	681b      	ldr	r3, [r3, #0]
 800d158:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	681a      	ldr	r2, [r3, #0]
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	681b      	ldr	r3, [r3, #0]
 800d164:	f022 0201 	bic.w	r2, r2, #1
 800d168:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800d170:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	2200      	movs	r2, #0
 800d176:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	68fa      	ldr	r2, [r7, #12]
 800d17e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	2220      	movs	r2, #32
 800d184:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	2200      	movs	r2, #0
 800d18c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d190:	2300      	movs	r3, #0
}
 800d192:	4618      	mov	r0, r3
 800d194:	3714      	adds	r7, #20
 800d196:	46bd      	mov	sp, r7
 800d198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d19c:	4770      	bx	lr

0800d19e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d19e:	b580      	push	{r7, lr}
 800d1a0:	b084      	sub	sp, #16
 800d1a2:	af00      	add	r7, sp, #0
 800d1a4:	6078      	str	r0, [r7, #4]
 800d1a6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d1ae:	2b01      	cmp	r3, #1
 800d1b0:	d101      	bne.n	800d1b6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800d1b2:	2302      	movs	r3, #2
 800d1b4:	e02d      	b.n	800d212 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	2201      	movs	r2, #1
 800d1ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	2224      	movs	r2, #36	@ 0x24
 800d1c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	681b      	ldr	r3, [r3, #0]
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	681b      	ldr	r3, [r3, #0]
 800d1d2:	681a      	ldr	r2, [r3, #0]
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	f022 0201 	bic.w	r2, r2, #1
 800d1dc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	689b      	ldr	r3, [r3, #8]
 800d1e4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	681b      	ldr	r3, [r3, #0]
 800d1ec:	683a      	ldr	r2, [r7, #0]
 800d1ee:	430a      	orrs	r2, r1
 800d1f0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d1f2:	6878      	ldr	r0, [r7, #4]
 800d1f4:	f000 f850 	bl	800d298 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	68fa      	ldr	r2, [r7, #12]
 800d1fe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	2220      	movs	r2, #32
 800d204:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	2200      	movs	r2, #0
 800d20c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d210:	2300      	movs	r3, #0
}
 800d212:	4618      	mov	r0, r3
 800d214:	3710      	adds	r7, #16
 800d216:	46bd      	mov	sp, r7
 800d218:	bd80      	pop	{r7, pc}

0800d21a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d21a:	b580      	push	{r7, lr}
 800d21c:	b084      	sub	sp, #16
 800d21e:	af00      	add	r7, sp, #0
 800d220:	6078      	str	r0, [r7, #4]
 800d222:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d22a:	2b01      	cmp	r3, #1
 800d22c:	d101      	bne.n	800d232 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800d22e:	2302      	movs	r3, #2
 800d230:	e02d      	b.n	800d28e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	2201      	movs	r2, #1
 800d236:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	2224      	movs	r2, #36	@ 0x24
 800d23e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	681b      	ldr	r3, [r3, #0]
 800d24e:	681a      	ldr	r2, [r3, #0]
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	f022 0201 	bic.w	r2, r2, #1
 800d258:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	681b      	ldr	r3, [r3, #0]
 800d25e:	689b      	ldr	r3, [r3, #8]
 800d260:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	681b      	ldr	r3, [r3, #0]
 800d268:	683a      	ldr	r2, [r7, #0]
 800d26a:	430a      	orrs	r2, r1
 800d26c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d26e:	6878      	ldr	r0, [r7, #4]
 800d270:	f000 f812 	bl	800d298 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	68fa      	ldr	r2, [r7, #12]
 800d27a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	2220      	movs	r2, #32
 800d280:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	2200      	movs	r2, #0
 800d288:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d28c:	2300      	movs	r3, #0
}
 800d28e:	4618      	mov	r0, r3
 800d290:	3710      	adds	r7, #16
 800d292:	46bd      	mov	sp, r7
 800d294:	bd80      	pop	{r7, pc}
	...

0800d298 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800d298:	b480      	push	{r7}
 800d29a:	b085      	sub	sp, #20
 800d29c:	af00      	add	r7, sp, #0
 800d29e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d108      	bne.n	800d2ba <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	2201      	movs	r2, #1
 800d2ac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	2201      	movs	r2, #1
 800d2b4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800d2b8:	e031      	b.n	800d31e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800d2ba:	2310      	movs	r3, #16
 800d2bc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800d2be:	2310      	movs	r3, #16
 800d2c0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	681b      	ldr	r3, [r3, #0]
 800d2c6:	689b      	ldr	r3, [r3, #8]
 800d2c8:	0e5b      	lsrs	r3, r3, #25
 800d2ca:	b2db      	uxtb	r3, r3
 800d2cc:	f003 0307 	and.w	r3, r3, #7
 800d2d0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	689b      	ldr	r3, [r3, #8]
 800d2d8:	0f5b      	lsrs	r3, r3, #29
 800d2da:	b2db      	uxtb	r3, r3
 800d2dc:	f003 0307 	and.w	r3, r3, #7
 800d2e0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d2e2:	7bbb      	ldrb	r3, [r7, #14]
 800d2e4:	7b3a      	ldrb	r2, [r7, #12]
 800d2e6:	4911      	ldr	r1, [pc, #68]	@ (800d32c <UARTEx_SetNbDataToProcess+0x94>)
 800d2e8:	5c8a      	ldrb	r2, [r1, r2]
 800d2ea:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800d2ee:	7b3a      	ldrb	r2, [r7, #12]
 800d2f0:	490f      	ldr	r1, [pc, #60]	@ (800d330 <UARTEx_SetNbDataToProcess+0x98>)
 800d2f2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d2f4:	fb93 f3f2 	sdiv	r3, r3, r2
 800d2f8:	b29a      	uxth	r2, r3
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d300:	7bfb      	ldrb	r3, [r7, #15]
 800d302:	7b7a      	ldrb	r2, [r7, #13]
 800d304:	4909      	ldr	r1, [pc, #36]	@ (800d32c <UARTEx_SetNbDataToProcess+0x94>)
 800d306:	5c8a      	ldrb	r2, [r1, r2]
 800d308:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800d30c:	7b7a      	ldrb	r2, [r7, #13]
 800d30e:	4908      	ldr	r1, [pc, #32]	@ (800d330 <UARTEx_SetNbDataToProcess+0x98>)
 800d310:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d312:	fb93 f3f2 	sdiv	r3, r3, r2
 800d316:	b29a      	uxth	r2, r3
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800d31e:	bf00      	nop
 800d320:	3714      	adds	r7, #20
 800d322:	46bd      	mov	sp, r7
 800d324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d328:	4770      	bx	lr
 800d32a:	bf00      	nop
 800d32c:	080117f8 	.word	0x080117f8
 800d330:	08011800 	.word	0x08011800

0800d334 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800d334:	b480      	push	{r7}
 800d336:	b085      	sub	sp, #20
 800d338:	af00      	add	r7, sp, #0
 800d33a:	4603      	mov	r3, r0
 800d33c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800d33e:	2300      	movs	r3, #0
 800d340:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800d342:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800d346:	2b84      	cmp	r3, #132	@ 0x84
 800d348:	d005      	beq.n	800d356 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800d34a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	4413      	add	r3, r2
 800d352:	3303      	adds	r3, #3
 800d354:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800d356:	68fb      	ldr	r3, [r7, #12]
}
 800d358:	4618      	mov	r0, r3
 800d35a:	3714      	adds	r7, #20
 800d35c:	46bd      	mov	sp, r7
 800d35e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d362:	4770      	bx	lr

0800d364 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800d364:	b580      	push	{r7, lr}
 800d366:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800d368:	f001 f804 	bl	800e374 <vTaskStartScheduler>
  
  return osOK;
 800d36c:	2300      	movs	r3, #0
}
 800d36e:	4618      	mov	r0, r3
 800d370:	bd80      	pop	{r7, pc}

0800d372 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800d372:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d374:	b089      	sub	sp, #36	@ 0x24
 800d376:	af04      	add	r7, sp, #16
 800d378:	6078      	str	r0, [r7, #4]
 800d37a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	695b      	ldr	r3, [r3, #20]
 800d380:	2b00      	cmp	r3, #0
 800d382:	d020      	beq.n	800d3c6 <osThreadCreate+0x54>
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	699b      	ldr	r3, [r3, #24]
 800d388:	2b00      	cmp	r3, #0
 800d38a:	d01c      	beq.n	800d3c6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	685c      	ldr	r4, [r3, #4]
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	691e      	ldr	r6, [r3, #16]
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d39e:	4618      	mov	r0, r3
 800d3a0:	f7ff ffc8 	bl	800d334 <makeFreeRtosPriority>
 800d3a4:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	695b      	ldr	r3, [r3, #20]
 800d3aa:	687a      	ldr	r2, [r7, #4]
 800d3ac:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d3ae:	9202      	str	r2, [sp, #8]
 800d3b0:	9301      	str	r3, [sp, #4]
 800d3b2:	9100      	str	r1, [sp, #0]
 800d3b4:	683b      	ldr	r3, [r7, #0]
 800d3b6:	4632      	mov	r2, r6
 800d3b8:	4629      	mov	r1, r5
 800d3ba:	4620      	mov	r0, r4
 800d3bc:	f000 fde8 	bl	800df90 <xTaskCreateStatic>
 800d3c0:	4603      	mov	r3, r0
 800d3c2:	60fb      	str	r3, [r7, #12]
 800d3c4:	e01c      	b.n	800d400 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	685c      	ldr	r4, [r3, #4]
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d3d2:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800d3da:	4618      	mov	r0, r3
 800d3dc:	f7ff ffaa 	bl	800d334 <makeFreeRtosPriority>
 800d3e0:	4602      	mov	r2, r0
 800d3e2:	f107 030c 	add.w	r3, r7, #12
 800d3e6:	9301      	str	r3, [sp, #4]
 800d3e8:	9200      	str	r2, [sp, #0]
 800d3ea:	683b      	ldr	r3, [r7, #0]
 800d3ec:	4632      	mov	r2, r6
 800d3ee:	4629      	mov	r1, r5
 800d3f0:	4620      	mov	r0, r4
 800d3f2:	f000 fe2d 	bl	800e050 <xTaskCreate>
 800d3f6:	4603      	mov	r3, r0
 800d3f8:	2b01      	cmp	r3, #1
 800d3fa:	d001      	beq.n	800d400 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800d3fc:	2300      	movs	r3, #0
 800d3fe:	e000      	b.n	800d402 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800d400:	68fb      	ldr	r3, [r7, #12]
}
 800d402:	4618      	mov	r0, r3
 800d404:	3714      	adds	r7, #20
 800d406:	46bd      	mov	sp, r7
 800d408:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d40a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800d40a:	b580      	push	{r7, lr}
 800d40c:	b084      	sub	sp, #16
 800d40e:	af00      	add	r7, sp, #0
 800d410:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d001      	beq.n	800d420 <osDelay+0x16>
 800d41c:	68fb      	ldr	r3, [r7, #12]
 800d41e:	e000      	b.n	800d422 <osDelay+0x18>
 800d420:	2301      	movs	r3, #1
 800d422:	4618      	mov	r0, r3
 800d424:	f000 ff70 	bl	800e308 <vTaskDelay>
  
  return osOK;
 800d428:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800d42a:	4618      	mov	r0, r3
 800d42c:	3710      	adds	r7, #16
 800d42e:	46bd      	mov	sp, r7
 800d430:	bd80      	pop	{r7, pc}

0800d432 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800d432:	b480      	push	{r7}
 800d434:	b083      	sub	sp, #12
 800d436:	af00      	add	r7, sp, #0
 800d438:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	f103 0208 	add.w	r2, r3, #8
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	f04f 32ff 	mov.w	r2, #4294967295
 800d44a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	f103 0208 	add.w	r2, r3, #8
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	f103 0208 	add.w	r2, r3, #8
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	2200      	movs	r2, #0
 800d464:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800d466:	bf00      	nop
 800d468:	370c      	adds	r7, #12
 800d46a:	46bd      	mov	sp, r7
 800d46c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d470:	4770      	bx	lr

0800d472 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800d472:	b480      	push	{r7}
 800d474:	b083      	sub	sp, #12
 800d476:	af00      	add	r7, sp, #0
 800d478:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	2200      	movs	r2, #0
 800d47e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800d480:	bf00      	nop
 800d482:	370c      	adds	r7, #12
 800d484:	46bd      	mov	sp, r7
 800d486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d48a:	4770      	bx	lr

0800d48c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d48c:	b480      	push	{r7}
 800d48e:	b085      	sub	sp, #20
 800d490:	af00      	add	r7, sp, #0
 800d492:	6078      	str	r0, [r7, #4]
 800d494:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	685b      	ldr	r3, [r3, #4]
 800d49a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800d49c:	683b      	ldr	r3, [r7, #0]
 800d49e:	68fa      	ldr	r2, [r7, #12]
 800d4a0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	689a      	ldr	r2, [r3, #8]
 800d4a6:	683b      	ldr	r3, [r7, #0]
 800d4a8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	689b      	ldr	r3, [r3, #8]
 800d4ae:	683a      	ldr	r2, [r7, #0]
 800d4b0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	683a      	ldr	r2, [r7, #0]
 800d4b6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800d4b8:	683b      	ldr	r3, [r7, #0]
 800d4ba:	687a      	ldr	r2, [r7, #4]
 800d4bc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	681b      	ldr	r3, [r3, #0]
 800d4c2:	1c5a      	adds	r2, r3, #1
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	601a      	str	r2, [r3, #0]
}
 800d4c8:	bf00      	nop
 800d4ca:	3714      	adds	r7, #20
 800d4cc:	46bd      	mov	sp, r7
 800d4ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4d2:	4770      	bx	lr

0800d4d4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d4d4:	b480      	push	{r7}
 800d4d6:	b085      	sub	sp, #20
 800d4d8:	af00      	add	r7, sp, #0
 800d4da:	6078      	str	r0, [r7, #4]
 800d4dc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800d4de:	683b      	ldr	r3, [r7, #0]
 800d4e0:	681b      	ldr	r3, [r3, #0]
 800d4e2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800d4e4:	68bb      	ldr	r3, [r7, #8]
 800d4e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d4ea:	d103      	bne.n	800d4f4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	691b      	ldr	r3, [r3, #16]
 800d4f0:	60fb      	str	r3, [r7, #12]
 800d4f2:	e00c      	b.n	800d50e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	3308      	adds	r3, #8
 800d4f8:	60fb      	str	r3, [r7, #12]
 800d4fa:	e002      	b.n	800d502 <vListInsert+0x2e>
 800d4fc:	68fb      	ldr	r3, [r7, #12]
 800d4fe:	685b      	ldr	r3, [r3, #4]
 800d500:	60fb      	str	r3, [r7, #12]
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	685b      	ldr	r3, [r3, #4]
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	68ba      	ldr	r2, [r7, #8]
 800d50a:	429a      	cmp	r2, r3
 800d50c:	d2f6      	bcs.n	800d4fc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800d50e:	68fb      	ldr	r3, [r7, #12]
 800d510:	685a      	ldr	r2, [r3, #4]
 800d512:	683b      	ldr	r3, [r7, #0]
 800d514:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800d516:	683b      	ldr	r3, [r7, #0]
 800d518:	685b      	ldr	r3, [r3, #4]
 800d51a:	683a      	ldr	r2, [r7, #0]
 800d51c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800d51e:	683b      	ldr	r3, [r7, #0]
 800d520:	68fa      	ldr	r2, [r7, #12]
 800d522:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800d524:	68fb      	ldr	r3, [r7, #12]
 800d526:	683a      	ldr	r2, [r7, #0]
 800d528:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800d52a:	683b      	ldr	r3, [r7, #0]
 800d52c:	687a      	ldr	r2, [r7, #4]
 800d52e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	1c5a      	adds	r2, r3, #1
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	601a      	str	r2, [r3, #0]
}
 800d53a:	bf00      	nop
 800d53c:	3714      	adds	r7, #20
 800d53e:	46bd      	mov	sp, r7
 800d540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d544:	4770      	bx	lr

0800d546 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800d546:	b480      	push	{r7}
 800d548:	b085      	sub	sp, #20
 800d54a:	af00      	add	r7, sp, #0
 800d54c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	691b      	ldr	r3, [r3, #16]
 800d552:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	685b      	ldr	r3, [r3, #4]
 800d558:	687a      	ldr	r2, [r7, #4]
 800d55a:	6892      	ldr	r2, [r2, #8]
 800d55c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	689b      	ldr	r3, [r3, #8]
 800d562:	687a      	ldr	r2, [r7, #4]
 800d564:	6852      	ldr	r2, [r2, #4]
 800d566:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800d568:	68fb      	ldr	r3, [r7, #12]
 800d56a:	685b      	ldr	r3, [r3, #4]
 800d56c:	687a      	ldr	r2, [r7, #4]
 800d56e:	429a      	cmp	r2, r3
 800d570:	d103      	bne.n	800d57a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	689a      	ldr	r2, [r3, #8]
 800d576:	68fb      	ldr	r3, [r7, #12]
 800d578:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	2200      	movs	r2, #0
 800d57e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800d580:	68fb      	ldr	r3, [r7, #12]
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	1e5a      	subs	r2, r3, #1
 800d586:	68fb      	ldr	r3, [r7, #12]
 800d588:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800d58a:	68fb      	ldr	r3, [r7, #12]
 800d58c:	681b      	ldr	r3, [r3, #0]
}
 800d58e:	4618      	mov	r0, r3
 800d590:	3714      	adds	r7, #20
 800d592:	46bd      	mov	sp, r7
 800d594:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d598:	4770      	bx	lr
	...

0800d59c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800d59c:	b580      	push	{r7, lr}
 800d59e:	b084      	sub	sp, #16
 800d5a0:	af00      	add	r7, sp, #0
 800d5a2:	6078      	str	r0, [r7, #4]
 800d5a4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d5aa:	68fb      	ldr	r3, [r7, #12]
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d10b      	bne.n	800d5c8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800d5b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5b4:	f383 8811 	msr	BASEPRI, r3
 800d5b8:	f3bf 8f6f 	isb	sy
 800d5bc:	f3bf 8f4f 	dsb	sy
 800d5c0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800d5c2:	bf00      	nop
 800d5c4:	bf00      	nop
 800d5c6:	e7fd      	b.n	800d5c4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800d5c8:	f002 f8ae 	bl	800f728 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d5cc:	68fb      	ldr	r3, [r7, #12]
 800d5ce:	681a      	ldr	r2, [r3, #0]
 800d5d0:	68fb      	ldr	r3, [r7, #12]
 800d5d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d5d4:	68f9      	ldr	r1, [r7, #12]
 800d5d6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800d5d8:	fb01 f303 	mul.w	r3, r1, r3
 800d5dc:	441a      	add	r2, r3
 800d5de:	68fb      	ldr	r3, [r7, #12]
 800d5e0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800d5e2:	68fb      	ldr	r3, [r7, #12]
 800d5e4:	2200      	movs	r2, #0
 800d5e6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800d5e8:	68fb      	ldr	r3, [r7, #12]
 800d5ea:	681a      	ldr	r2, [r3, #0]
 800d5ec:	68fb      	ldr	r3, [r7, #12]
 800d5ee:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d5f0:	68fb      	ldr	r3, [r7, #12]
 800d5f2:	681a      	ldr	r2, [r3, #0]
 800d5f4:	68fb      	ldr	r3, [r7, #12]
 800d5f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d5f8:	3b01      	subs	r3, #1
 800d5fa:	68f9      	ldr	r1, [r7, #12]
 800d5fc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800d5fe:	fb01 f303 	mul.w	r3, r1, r3
 800d602:	441a      	add	r2, r3
 800d604:	68fb      	ldr	r3, [r7, #12]
 800d606:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	22ff      	movs	r2, #255	@ 0xff
 800d60c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800d610:	68fb      	ldr	r3, [r7, #12]
 800d612:	22ff      	movs	r2, #255	@ 0xff
 800d614:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800d618:	683b      	ldr	r3, [r7, #0]
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d114      	bne.n	800d648 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d61e:	68fb      	ldr	r3, [r7, #12]
 800d620:	691b      	ldr	r3, [r3, #16]
 800d622:	2b00      	cmp	r3, #0
 800d624:	d01a      	beq.n	800d65c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d626:	68fb      	ldr	r3, [r7, #12]
 800d628:	3310      	adds	r3, #16
 800d62a:	4618      	mov	r0, r3
 800d62c:	f001 f93e 	bl	800e8ac <xTaskRemoveFromEventList>
 800d630:	4603      	mov	r3, r0
 800d632:	2b00      	cmp	r3, #0
 800d634:	d012      	beq.n	800d65c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800d636:	4b0d      	ldr	r3, [pc, #52]	@ (800d66c <xQueueGenericReset+0xd0>)
 800d638:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d63c:	601a      	str	r2, [r3, #0]
 800d63e:	f3bf 8f4f 	dsb	sy
 800d642:	f3bf 8f6f 	isb	sy
 800d646:	e009      	b.n	800d65c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	3310      	adds	r3, #16
 800d64c:	4618      	mov	r0, r3
 800d64e:	f7ff fef0 	bl	800d432 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800d652:	68fb      	ldr	r3, [r7, #12]
 800d654:	3324      	adds	r3, #36	@ 0x24
 800d656:	4618      	mov	r0, r3
 800d658:	f7ff feeb 	bl	800d432 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800d65c:	f002 f896 	bl	800f78c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800d660:	2301      	movs	r3, #1
}
 800d662:	4618      	mov	r0, r3
 800d664:	3710      	adds	r7, #16
 800d666:	46bd      	mov	sp, r7
 800d668:	bd80      	pop	{r7, pc}
 800d66a:	bf00      	nop
 800d66c:	e000ed04 	.word	0xe000ed04

0800d670 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800d670:	b580      	push	{r7, lr}
 800d672:	b08e      	sub	sp, #56	@ 0x38
 800d674:	af02      	add	r7, sp, #8
 800d676:	60f8      	str	r0, [r7, #12]
 800d678:	60b9      	str	r1, [r7, #8]
 800d67a:	607a      	str	r2, [r7, #4]
 800d67c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d67e:	68fb      	ldr	r3, [r7, #12]
 800d680:	2b00      	cmp	r3, #0
 800d682:	d10b      	bne.n	800d69c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800d684:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d688:	f383 8811 	msr	BASEPRI, r3
 800d68c:	f3bf 8f6f 	isb	sy
 800d690:	f3bf 8f4f 	dsb	sy
 800d694:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d696:	bf00      	nop
 800d698:	bf00      	nop
 800d69a:	e7fd      	b.n	800d698 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800d69c:	683b      	ldr	r3, [r7, #0]
 800d69e:	2b00      	cmp	r3, #0
 800d6a0:	d10b      	bne.n	800d6ba <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800d6a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6a6:	f383 8811 	msr	BASEPRI, r3
 800d6aa:	f3bf 8f6f 	isb	sy
 800d6ae:	f3bf 8f4f 	dsb	sy
 800d6b2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d6b4:	bf00      	nop
 800d6b6:	bf00      	nop
 800d6b8:	e7fd      	b.n	800d6b6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d002      	beq.n	800d6c6 <xQueueGenericCreateStatic+0x56>
 800d6c0:	68bb      	ldr	r3, [r7, #8]
 800d6c2:	2b00      	cmp	r3, #0
 800d6c4:	d001      	beq.n	800d6ca <xQueueGenericCreateStatic+0x5a>
 800d6c6:	2301      	movs	r3, #1
 800d6c8:	e000      	b.n	800d6cc <xQueueGenericCreateStatic+0x5c>
 800d6ca:	2300      	movs	r3, #0
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d10b      	bne.n	800d6e8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800d6d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6d4:	f383 8811 	msr	BASEPRI, r3
 800d6d8:	f3bf 8f6f 	isb	sy
 800d6dc:	f3bf 8f4f 	dsb	sy
 800d6e0:	623b      	str	r3, [r7, #32]
}
 800d6e2:	bf00      	nop
 800d6e4:	bf00      	nop
 800d6e6:	e7fd      	b.n	800d6e4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d102      	bne.n	800d6f4 <xQueueGenericCreateStatic+0x84>
 800d6ee:	68bb      	ldr	r3, [r7, #8]
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	d101      	bne.n	800d6f8 <xQueueGenericCreateStatic+0x88>
 800d6f4:	2301      	movs	r3, #1
 800d6f6:	e000      	b.n	800d6fa <xQueueGenericCreateStatic+0x8a>
 800d6f8:	2300      	movs	r3, #0
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d10b      	bne.n	800d716 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800d6fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d702:	f383 8811 	msr	BASEPRI, r3
 800d706:	f3bf 8f6f 	isb	sy
 800d70a:	f3bf 8f4f 	dsb	sy
 800d70e:	61fb      	str	r3, [r7, #28]
}
 800d710:	bf00      	nop
 800d712:	bf00      	nop
 800d714:	e7fd      	b.n	800d712 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800d716:	2350      	movs	r3, #80	@ 0x50
 800d718:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800d71a:	697b      	ldr	r3, [r7, #20]
 800d71c:	2b50      	cmp	r3, #80	@ 0x50
 800d71e:	d00b      	beq.n	800d738 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800d720:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d724:	f383 8811 	msr	BASEPRI, r3
 800d728:	f3bf 8f6f 	isb	sy
 800d72c:	f3bf 8f4f 	dsb	sy
 800d730:	61bb      	str	r3, [r7, #24]
}
 800d732:	bf00      	nop
 800d734:	bf00      	nop
 800d736:	e7fd      	b.n	800d734 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d738:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d73a:	683b      	ldr	r3, [r7, #0]
 800d73c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800d73e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d740:	2b00      	cmp	r3, #0
 800d742:	d00d      	beq.n	800d760 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800d744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d746:	2201      	movs	r2, #1
 800d748:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d74c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800d750:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d752:	9300      	str	r3, [sp, #0]
 800d754:	4613      	mov	r3, r2
 800d756:	687a      	ldr	r2, [r7, #4]
 800d758:	68b9      	ldr	r1, [r7, #8]
 800d75a:	68f8      	ldr	r0, [r7, #12]
 800d75c:	f000 f805 	bl	800d76a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d760:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800d762:	4618      	mov	r0, r3
 800d764:	3730      	adds	r7, #48	@ 0x30
 800d766:	46bd      	mov	sp, r7
 800d768:	bd80      	pop	{r7, pc}

0800d76a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800d76a:	b580      	push	{r7, lr}
 800d76c:	b084      	sub	sp, #16
 800d76e:	af00      	add	r7, sp, #0
 800d770:	60f8      	str	r0, [r7, #12]
 800d772:	60b9      	str	r1, [r7, #8]
 800d774:	607a      	str	r2, [r7, #4]
 800d776:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800d778:	68bb      	ldr	r3, [r7, #8]
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d103      	bne.n	800d786 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800d77e:	69bb      	ldr	r3, [r7, #24]
 800d780:	69ba      	ldr	r2, [r7, #24]
 800d782:	601a      	str	r2, [r3, #0]
 800d784:	e002      	b.n	800d78c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800d786:	69bb      	ldr	r3, [r7, #24]
 800d788:	687a      	ldr	r2, [r7, #4]
 800d78a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800d78c:	69bb      	ldr	r3, [r7, #24]
 800d78e:	68fa      	ldr	r2, [r7, #12]
 800d790:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800d792:	69bb      	ldr	r3, [r7, #24]
 800d794:	68ba      	ldr	r2, [r7, #8]
 800d796:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800d798:	2101      	movs	r1, #1
 800d79a:	69b8      	ldr	r0, [r7, #24]
 800d79c:	f7ff fefe 	bl	800d59c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800d7a0:	69bb      	ldr	r3, [r7, #24]
 800d7a2:	78fa      	ldrb	r2, [r7, #3]
 800d7a4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800d7a8:	bf00      	nop
 800d7aa:	3710      	adds	r7, #16
 800d7ac:	46bd      	mov	sp, r7
 800d7ae:	bd80      	pop	{r7, pc}

0800d7b0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d7b0:	b580      	push	{r7, lr}
 800d7b2:	b08e      	sub	sp, #56	@ 0x38
 800d7b4:	af00      	add	r7, sp, #0
 800d7b6:	60f8      	str	r0, [r7, #12]
 800d7b8:	60b9      	str	r1, [r7, #8]
 800d7ba:	607a      	str	r2, [r7, #4]
 800d7bc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d7be:	2300      	movs	r3, #0
 800d7c0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800d7c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	d10b      	bne.n	800d7e4 <xQueueGenericSend+0x34>
	__asm volatile
 800d7cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7d0:	f383 8811 	msr	BASEPRI, r3
 800d7d4:	f3bf 8f6f 	isb	sy
 800d7d8:	f3bf 8f4f 	dsb	sy
 800d7dc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d7de:	bf00      	nop
 800d7e0:	bf00      	nop
 800d7e2:	e7fd      	b.n	800d7e0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d7e4:	68bb      	ldr	r3, [r7, #8]
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	d103      	bne.n	800d7f2 <xQueueGenericSend+0x42>
 800d7ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d7ee:	2b00      	cmp	r3, #0
 800d7f0:	d101      	bne.n	800d7f6 <xQueueGenericSend+0x46>
 800d7f2:	2301      	movs	r3, #1
 800d7f4:	e000      	b.n	800d7f8 <xQueueGenericSend+0x48>
 800d7f6:	2300      	movs	r3, #0
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d10b      	bne.n	800d814 <xQueueGenericSend+0x64>
	__asm volatile
 800d7fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d800:	f383 8811 	msr	BASEPRI, r3
 800d804:	f3bf 8f6f 	isb	sy
 800d808:	f3bf 8f4f 	dsb	sy
 800d80c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d80e:	bf00      	nop
 800d810:	bf00      	nop
 800d812:	e7fd      	b.n	800d810 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d814:	683b      	ldr	r3, [r7, #0]
 800d816:	2b02      	cmp	r3, #2
 800d818:	d103      	bne.n	800d822 <xQueueGenericSend+0x72>
 800d81a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d81c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d81e:	2b01      	cmp	r3, #1
 800d820:	d101      	bne.n	800d826 <xQueueGenericSend+0x76>
 800d822:	2301      	movs	r3, #1
 800d824:	e000      	b.n	800d828 <xQueueGenericSend+0x78>
 800d826:	2300      	movs	r3, #0
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d10b      	bne.n	800d844 <xQueueGenericSend+0x94>
	__asm volatile
 800d82c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d830:	f383 8811 	msr	BASEPRI, r3
 800d834:	f3bf 8f6f 	isb	sy
 800d838:	f3bf 8f4f 	dsb	sy
 800d83c:	623b      	str	r3, [r7, #32]
}
 800d83e:	bf00      	nop
 800d840:	bf00      	nop
 800d842:	e7fd      	b.n	800d840 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d844:	f001 f9f8 	bl	800ec38 <xTaskGetSchedulerState>
 800d848:	4603      	mov	r3, r0
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d102      	bne.n	800d854 <xQueueGenericSend+0xa4>
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	2b00      	cmp	r3, #0
 800d852:	d101      	bne.n	800d858 <xQueueGenericSend+0xa8>
 800d854:	2301      	movs	r3, #1
 800d856:	e000      	b.n	800d85a <xQueueGenericSend+0xaa>
 800d858:	2300      	movs	r3, #0
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	d10b      	bne.n	800d876 <xQueueGenericSend+0xc6>
	__asm volatile
 800d85e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d862:	f383 8811 	msr	BASEPRI, r3
 800d866:	f3bf 8f6f 	isb	sy
 800d86a:	f3bf 8f4f 	dsb	sy
 800d86e:	61fb      	str	r3, [r7, #28]
}
 800d870:	bf00      	nop
 800d872:	bf00      	nop
 800d874:	e7fd      	b.n	800d872 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d876:	f001 ff57 	bl	800f728 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d87a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d87c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d87e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d880:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d882:	429a      	cmp	r2, r3
 800d884:	d302      	bcc.n	800d88c <xQueueGenericSend+0xdc>
 800d886:	683b      	ldr	r3, [r7, #0]
 800d888:	2b02      	cmp	r3, #2
 800d88a:	d129      	bne.n	800d8e0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d88c:	683a      	ldr	r2, [r7, #0]
 800d88e:	68b9      	ldr	r1, [r7, #8]
 800d890:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d892:	f000 fa0f 	bl	800dcb4 <prvCopyDataToQueue>
 800d896:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d89a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d010      	beq.n	800d8c2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d8a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8a2:	3324      	adds	r3, #36	@ 0x24
 800d8a4:	4618      	mov	r0, r3
 800d8a6:	f001 f801 	bl	800e8ac <xTaskRemoveFromEventList>
 800d8aa:	4603      	mov	r3, r0
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d013      	beq.n	800d8d8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d8b0:	4b3f      	ldr	r3, [pc, #252]	@ (800d9b0 <xQueueGenericSend+0x200>)
 800d8b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d8b6:	601a      	str	r2, [r3, #0]
 800d8b8:	f3bf 8f4f 	dsb	sy
 800d8bc:	f3bf 8f6f 	isb	sy
 800d8c0:	e00a      	b.n	800d8d8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d8c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d007      	beq.n	800d8d8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d8c8:	4b39      	ldr	r3, [pc, #228]	@ (800d9b0 <xQueueGenericSend+0x200>)
 800d8ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d8ce:	601a      	str	r2, [r3, #0]
 800d8d0:	f3bf 8f4f 	dsb	sy
 800d8d4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d8d8:	f001 ff58 	bl	800f78c <vPortExitCritical>
				return pdPASS;
 800d8dc:	2301      	movs	r3, #1
 800d8de:	e063      	b.n	800d9a8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	d103      	bne.n	800d8ee <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d8e6:	f001 ff51 	bl	800f78c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800d8ea:	2300      	movs	r3, #0
 800d8ec:	e05c      	b.n	800d9a8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d8ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	d106      	bne.n	800d902 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d8f4:	f107 0314 	add.w	r3, r7, #20
 800d8f8:	4618      	mov	r0, r3
 800d8fa:	f001 f83b 	bl	800e974 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d8fe:	2301      	movs	r3, #1
 800d900:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d902:	f001 ff43 	bl	800f78c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d906:	f000 fda5 	bl	800e454 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d90a:	f001 ff0d 	bl	800f728 <vPortEnterCritical>
 800d90e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d910:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d914:	b25b      	sxtb	r3, r3
 800d916:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d91a:	d103      	bne.n	800d924 <xQueueGenericSend+0x174>
 800d91c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d91e:	2200      	movs	r2, #0
 800d920:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d926:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d92a:	b25b      	sxtb	r3, r3
 800d92c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d930:	d103      	bne.n	800d93a <xQueueGenericSend+0x18a>
 800d932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d934:	2200      	movs	r2, #0
 800d936:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d93a:	f001 ff27 	bl	800f78c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d93e:	1d3a      	adds	r2, r7, #4
 800d940:	f107 0314 	add.w	r3, r7, #20
 800d944:	4611      	mov	r1, r2
 800d946:	4618      	mov	r0, r3
 800d948:	f001 f82a 	bl	800e9a0 <xTaskCheckForTimeOut>
 800d94c:	4603      	mov	r3, r0
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d124      	bne.n	800d99c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d952:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d954:	f000 faa6 	bl	800dea4 <prvIsQueueFull>
 800d958:	4603      	mov	r3, r0
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d018      	beq.n	800d990 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d95e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d960:	3310      	adds	r3, #16
 800d962:	687a      	ldr	r2, [r7, #4]
 800d964:	4611      	mov	r1, r2
 800d966:	4618      	mov	r0, r3
 800d968:	f000 ff4e 	bl	800e808 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d96c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d96e:	f000 fa31 	bl	800ddd4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d972:	f000 fd7d 	bl	800e470 <xTaskResumeAll>
 800d976:	4603      	mov	r3, r0
 800d978:	2b00      	cmp	r3, #0
 800d97a:	f47f af7c 	bne.w	800d876 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800d97e:	4b0c      	ldr	r3, [pc, #48]	@ (800d9b0 <xQueueGenericSend+0x200>)
 800d980:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d984:	601a      	str	r2, [r3, #0]
 800d986:	f3bf 8f4f 	dsb	sy
 800d98a:	f3bf 8f6f 	isb	sy
 800d98e:	e772      	b.n	800d876 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d990:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d992:	f000 fa1f 	bl	800ddd4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d996:	f000 fd6b 	bl	800e470 <xTaskResumeAll>
 800d99a:	e76c      	b.n	800d876 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d99c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d99e:	f000 fa19 	bl	800ddd4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d9a2:	f000 fd65 	bl	800e470 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800d9a6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800d9a8:	4618      	mov	r0, r3
 800d9aa:	3738      	adds	r7, #56	@ 0x38
 800d9ac:	46bd      	mov	sp, r7
 800d9ae:	bd80      	pop	{r7, pc}
 800d9b0:	e000ed04 	.word	0xe000ed04

0800d9b4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800d9b4:	b580      	push	{r7, lr}
 800d9b6:	b090      	sub	sp, #64	@ 0x40
 800d9b8:	af00      	add	r7, sp, #0
 800d9ba:	60f8      	str	r0, [r7, #12]
 800d9bc:	60b9      	str	r1, [r7, #8]
 800d9be:	607a      	str	r2, [r7, #4]
 800d9c0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d9c2:	68fb      	ldr	r3, [r7, #12]
 800d9c4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800d9c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	d10b      	bne.n	800d9e4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800d9cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9d0:	f383 8811 	msr	BASEPRI, r3
 800d9d4:	f3bf 8f6f 	isb	sy
 800d9d8:	f3bf 8f4f 	dsb	sy
 800d9dc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d9de:	bf00      	nop
 800d9e0:	bf00      	nop
 800d9e2:	e7fd      	b.n	800d9e0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d9e4:	68bb      	ldr	r3, [r7, #8]
 800d9e6:	2b00      	cmp	r3, #0
 800d9e8:	d103      	bne.n	800d9f2 <xQueueGenericSendFromISR+0x3e>
 800d9ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d9ee:	2b00      	cmp	r3, #0
 800d9f0:	d101      	bne.n	800d9f6 <xQueueGenericSendFromISR+0x42>
 800d9f2:	2301      	movs	r3, #1
 800d9f4:	e000      	b.n	800d9f8 <xQueueGenericSendFromISR+0x44>
 800d9f6:	2300      	movs	r3, #0
 800d9f8:	2b00      	cmp	r3, #0
 800d9fa:	d10b      	bne.n	800da14 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800d9fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da00:	f383 8811 	msr	BASEPRI, r3
 800da04:	f3bf 8f6f 	isb	sy
 800da08:	f3bf 8f4f 	dsb	sy
 800da0c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800da0e:	bf00      	nop
 800da10:	bf00      	nop
 800da12:	e7fd      	b.n	800da10 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800da14:	683b      	ldr	r3, [r7, #0]
 800da16:	2b02      	cmp	r3, #2
 800da18:	d103      	bne.n	800da22 <xQueueGenericSendFromISR+0x6e>
 800da1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800da1e:	2b01      	cmp	r3, #1
 800da20:	d101      	bne.n	800da26 <xQueueGenericSendFromISR+0x72>
 800da22:	2301      	movs	r3, #1
 800da24:	e000      	b.n	800da28 <xQueueGenericSendFromISR+0x74>
 800da26:	2300      	movs	r3, #0
 800da28:	2b00      	cmp	r3, #0
 800da2a:	d10b      	bne.n	800da44 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800da2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da30:	f383 8811 	msr	BASEPRI, r3
 800da34:	f3bf 8f6f 	isb	sy
 800da38:	f3bf 8f4f 	dsb	sy
 800da3c:	623b      	str	r3, [r7, #32]
}
 800da3e:	bf00      	nop
 800da40:	bf00      	nop
 800da42:	e7fd      	b.n	800da40 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800da44:	f001 ff50 	bl	800f8e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800da48:	f3ef 8211 	mrs	r2, BASEPRI
 800da4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da50:	f383 8811 	msr	BASEPRI, r3
 800da54:	f3bf 8f6f 	isb	sy
 800da58:	f3bf 8f4f 	dsb	sy
 800da5c:	61fa      	str	r2, [r7, #28]
 800da5e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800da60:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800da62:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800da64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da66:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800da68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800da6c:	429a      	cmp	r2, r3
 800da6e:	d302      	bcc.n	800da76 <xQueueGenericSendFromISR+0xc2>
 800da70:	683b      	ldr	r3, [r7, #0]
 800da72:	2b02      	cmp	r3, #2
 800da74:	d12f      	bne.n	800dad6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800da76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da78:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800da7c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800da80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da84:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800da86:	683a      	ldr	r2, [r7, #0]
 800da88:	68b9      	ldr	r1, [r7, #8]
 800da8a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800da8c:	f000 f912 	bl	800dcb4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800da90:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800da94:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da98:	d112      	bne.n	800dac0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800da9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	d016      	beq.n	800dad0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800daa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800daa4:	3324      	adds	r3, #36	@ 0x24
 800daa6:	4618      	mov	r0, r3
 800daa8:	f000 ff00 	bl	800e8ac <xTaskRemoveFromEventList>
 800daac:	4603      	mov	r3, r0
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d00e      	beq.n	800dad0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	2b00      	cmp	r3, #0
 800dab6:	d00b      	beq.n	800dad0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	2201      	movs	r2, #1
 800dabc:	601a      	str	r2, [r3, #0]
 800dabe:	e007      	b.n	800dad0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800dac0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800dac4:	3301      	adds	r3, #1
 800dac6:	b2db      	uxtb	r3, r3
 800dac8:	b25a      	sxtb	r2, r3
 800daca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dacc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800dad0:	2301      	movs	r3, #1
 800dad2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800dad4:	e001      	b.n	800dada <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800dad6:	2300      	movs	r3, #0
 800dad8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dada:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dadc:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800dade:	697b      	ldr	r3, [r7, #20]
 800dae0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800dae4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800dae6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800dae8:	4618      	mov	r0, r3
 800daea:	3740      	adds	r7, #64	@ 0x40
 800daec:	46bd      	mov	sp, r7
 800daee:	bd80      	pop	{r7, pc}

0800daf0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800daf0:	b580      	push	{r7, lr}
 800daf2:	b08c      	sub	sp, #48	@ 0x30
 800daf4:	af00      	add	r7, sp, #0
 800daf6:	60f8      	str	r0, [r7, #12]
 800daf8:	60b9      	str	r1, [r7, #8]
 800dafa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800dafc:	2300      	movs	r3, #0
 800dafe:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800db00:	68fb      	ldr	r3, [r7, #12]
 800db02:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800db04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db06:	2b00      	cmp	r3, #0
 800db08:	d10b      	bne.n	800db22 <xQueueReceive+0x32>
	__asm volatile
 800db0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db0e:	f383 8811 	msr	BASEPRI, r3
 800db12:	f3bf 8f6f 	isb	sy
 800db16:	f3bf 8f4f 	dsb	sy
 800db1a:	623b      	str	r3, [r7, #32]
}
 800db1c:	bf00      	nop
 800db1e:	bf00      	nop
 800db20:	e7fd      	b.n	800db1e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800db22:	68bb      	ldr	r3, [r7, #8]
 800db24:	2b00      	cmp	r3, #0
 800db26:	d103      	bne.n	800db30 <xQueueReceive+0x40>
 800db28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d101      	bne.n	800db34 <xQueueReceive+0x44>
 800db30:	2301      	movs	r3, #1
 800db32:	e000      	b.n	800db36 <xQueueReceive+0x46>
 800db34:	2300      	movs	r3, #0
 800db36:	2b00      	cmp	r3, #0
 800db38:	d10b      	bne.n	800db52 <xQueueReceive+0x62>
	__asm volatile
 800db3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db3e:	f383 8811 	msr	BASEPRI, r3
 800db42:	f3bf 8f6f 	isb	sy
 800db46:	f3bf 8f4f 	dsb	sy
 800db4a:	61fb      	str	r3, [r7, #28]
}
 800db4c:	bf00      	nop
 800db4e:	bf00      	nop
 800db50:	e7fd      	b.n	800db4e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800db52:	f001 f871 	bl	800ec38 <xTaskGetSchedulerState>
 800db56:	4603      	mov	r3, r0
 800db58:	2b00      	cmp	r3, #0
 800db5a:	d102      	bne.n	800db62 <xQueueReceive+0x72>
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	2b00      	cmp	r3, #0
 800db60:	d101      	bne.n	800db66 <xQueueReceive+0x76>
 800db62:	2301      	movs	r3, #1
 800db64:	e000      	b.n	800db68 <xQueueReceive+0x78>
 800db66:	2300      	movs	r3, #0
 800db68:	2b00      	cmp	r3, #0
 800db6a:	d10b      	bne.n	800db84 <xQueueReceive+0x94>
	__asm volatile
 800db6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db70:	f383 8811 	msr	BASEPRI, r3
 800db74:	f3bf 8f6f 	isb	sy
 800db78:	f3bf 8f4f 	dsb	sy
 800db7c:	61bb      	str	r3, [r7, #24]
}
 800db7e:	bf00      	nop
 800db80:	bf00      	nop
 800db82:	e7fd      	b.n	800db80 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800db84:	f001 fdd0 	bl	800f728 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800db88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800db8c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800db8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db90:	2b00      	cmp	r3, #0
 800db92:	d01f      	beq.n	800dbd4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800db94:	68b9      	ldr	r1, [r7, #8]
 800db96:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800db98:	f000 f8f6 	bl	800dd88 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800db9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db9e:	1e5a      	subs	r2, r3, #1
 800dba0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dba2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800dba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dba6:	691b      	ldr	r3, [r3, #16]
 800dba8:	2b00      	cmp	r3, #0
 800dbaa:	d00f      	beq.n	800dbcc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800dbac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dbae:	3310      	adds	r3, #16
 800dbb0:	4618      	mov	r0, r3
 800dbb2:	f000 fe7b 	bl	800e8ac <xTaskRemoveFromEventList>
 800dbb6:	4603      	mov	r3, r0
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	d007      	beq.n	800dbcc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800dbbc:	4b3c      	ldr	r3, [pc, #240]	@ (800dcb0 <xQueueReceive+0x1c0>)
 800dbbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dbc2:	601a      	str	r2, [r3, #0]
 800dbc4:	f3bf 8f4f 	dsb	sy
 800dbc8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800dbcc:	f001 fdde 	bl	800f78c <vPortExitCritical>
				return pdPASS;
 800dbd0:	2301      	movs	r3, #1
 800dbd2:	e069      	b.n	800dca8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d103      	bne.n	800dbe2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800dbda:	f001 fdd7 	bl	800f78c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800dbde:	2300      	movs	r3, #0
 800dbe0:	e062      	b.n	800dca8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800dbe2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	d106      	bne.n	800dbf6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800dbe8:	f107 0310 	add.w	r3, r7, #16
 800dbec:	4618      	mov	r0, r3
 800dbee:	f000 fec1 	bl	800e974 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800dbf2:	2301      	movs	r3, #1
 800dbf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800dbf6:	f001 fdc9 	bl	800f78c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800dbfa:	f000 fc2b 	bl	800e454 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800dbfe:	f001 fd93 	bl	800f728 <vPortEnterCritical>
 800dc02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc04:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800dc08:	b25b      	sxtb	r3, r3
 800dc0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc0e:	d103      	bne.n	800dc18 <xQueueReceive+0x128>
 800dc10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc12:	2200      	movs	r2, #0
 800dc14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800dc18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc1a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800dc1e:	b25b      	sxtb	r3, r3
 800dc20:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc24:	d103      	bne.n	800dc2e <xQueueReceive+0x13e>
 800dc26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc28:	2200      	movs	r2, #0
 800dc2a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800dc2e:	f001 fdad 	bl	800f78c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800dc32:	1d3a      	adds	r2, r7, #4
 800dc34:	f107 0310 	add.w	r3, r7, #16
 800dc38:	4611      	mov	r1, r2
 800dc3a:	4618      	mov	r0, r3
 800dc3c:	f000 feb0 	bl	800e9a0 <xTaskCheckForTimeOut>
 800dc40:	4603      	mov	r3, r0
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d123      	bne.n	800dc8e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dc46:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dc48:	f000 f916 	bl	800de78 <prvIsQueueEmpty>
 800dc4c:	4603      	mov	r3, r0
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d017      	beq.n	800dc82 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800dc52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc54:	3324      	adds	r3, #36	@ 0x24
 800dc56:	687a      	ldr	r2, [r7, #4]
 800dc58:	4611      	mov	r1, r2
 800dc5a:	4618      	mov	r0, r3
 800dc5c:	f000 fdd4 	bl	800e808 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800dc60:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dc62:	f000 f8b7 	bl	800ddd4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800dc66:	f000 fc03 	bl	800e470 <xTaskResumeAll>
 800dc6a:	4603      	mov	r3, r0
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	d189      	bne.n	800db84 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800dc70:	4b0f      	ldr	r3, [pc, #60]	@ (800dcb0 <xQueueReceive+0x1c0>)
 800dc72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dc76:	601a      	str	r2, [r3, #0]
 800dc78:	f3bf 8f4f 	dsb	sy
 800dc7c:	f3bf 8f6f 	isb	sy
 800dc80:	e780      	b.n	800db84 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800dc82:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dc84:	f000 f8a6 	bl	800ddd4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800dc88:	f000 fbf2 	bl	800e470 <xTaskResumeAll>
 800dc8c:	e77a      	b.n	800db84 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800dc8e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dc90:	f000 f8a0 	bl	800ddd4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800dc94:	f000 fbec 	bl	800e470 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dc98:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dc9a:	f000 f8ed 	bl	800de78 <prvIsQueueEmpty>
 800dc9e:	4603      	mov	r3, r0
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	f43f af6f 	beq.w	800db84 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800dca6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800dca8:	4618      	mov	r0, r3
 800dcaa:	3730      	adds	r7, #48	@ 0x30
 800dcac:	46bd      	mov	sp, r7
 800dcae:	bd80      	pop	{r7, pc}
 800dcb0:	e000ed04 	.word	0xe000ed04

0800dcb4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800dcb4:	b580      	push	{r7, lr}
 800dcb6:	b086      	sub	sp, #24
 800dcb8:	af00      	add	r7, sp, #0
 800dcba:	60f8      	str	r0, [r7, #12]
 800dcbc:	60b9      	str	r1, [r7, #8]
 800dcbe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800dcc0:	2300      	movs	r3, #0
 800dcc2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800dcc4:	68fb      	ldr	r3, [r7, #12]
 800dcc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dcc8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800dcca:	68fb      	ldr	r3, [r7, #12]
 800dccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	d10d      	bne.n	800dcee <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800dcd2:	68fb      	ldr	r3, [r7, #12]
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d14d      	bne.n	800dd76 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	689b      	ldr	r3, [r3, #8]
 800dcde:	4618      	mov	r0, r3
 800dce0:	f000 ffc8 	bl	800ec74 <xTaskPriorityDisinherit>
 800dce4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800dce6:	68fb      	ldr	r3, [r7, #12]
 800dce8:	2200      	movs	r2, #0
 800dcea:	609a      	str	r2, [r3, #8]
 800dcec:	e043      	b.n	800dd76 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d119      	bne.n	800dd28 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800dcf4:	68fb      	ldr	r3, [r7, #12]
 800dcf6:	6858      	ldr	r0, [r3, #4]
 800dcf8:	68fb      	ldr	r3, [r7, #12]
 800dcfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dcfc:	461a      	mov	r2, r3
 800dcfe:	68b9      	ldr	r1, [r7, #8]
 800dd00:	f002 fff0 	bl	8010ce4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800dd04:	68fb      	ldr	r3, [r7, #12]
 800dd06:	685a      	ldr	r2, [r3, #4]
 800dd08:	68fb      	ldr	r3, [r7, #12]
 800dd0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd0c:	441a      	add	r2, r3
 800dd0e:	68fb      	ldr	r3, [r7, #12]
 800dd10:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800dd12:	68fb      	ldr	r3, [r7, #12]
 800dd14:	685a      	ldr	r2, [r3, #4]
 800dd16:	68fb      	ldr	r3, [r7, #12]
 800dd18:	689b      	ldr	r3, [r3, #8]
 800dd1a:	429a      	cmp	r2, r3
 800dd1c:	d32b      	bcc.n	800dd76 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800dd1e:	68fb      	ldr	r3, [r7, #12]
 800dd20:	681a      	ldr	r2, [r3, #0]
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	605a      	str	r2, [r3, #4]
 800dd26:	e026      	b.n	800dd76 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800dd28:	68fb      	ldr	r3, [r7, #12]
 800dd2a:	68d8      	ldr	r0, [r3, #12]
 800dd2c:	68fb      	ldr	r3, [r7, #12]
 800dd2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd30:	461a      	mov	r2, r3
 800dd32:	68b9      	ldr	r1, [r7, #8]
 800dd34:	f002 ffd6 	bl	8010ce4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	68da      	ldr	r2, [r3, #12]
 800dd3c:	68fb      	ldr	r3, [r7, #12]
 800dd3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd40:	425b      	negs	r3, r3
 800dd42:	441a      	add	r2, r3
 800dd44:	68fb      	ldr	r3, [r7, #12]
 800dd46:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800dd48:	68fb      	ldr	r3, [r7, #12]
 800dd4a:	68da      	ldr	r2, [r3, #12]
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	681b      	ldr	r3, [r3, #0]
 800dd50:	429a      	cmp	r2, r3
 800dd52:	d207      	bcs.n	800dd64 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	689a      	ldr	r2, [r3, #8]
 800dd58:	68fb      	ldr	r3, [r7, #12]
 800dd5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd5c:	425b      	negs	r3, r3
 800dd5e:	441a      	add	r2, r3
 800dd60:	68fb      	ldr	r3, [r7, #12]
 800dd62:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	2b02      	cmp	r3, #2
 800dd68:	d105      	bne.n	800dd76 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800dd6a:	693b      	ldr	r3, [r7, #16]
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	d002      	beq.n	800dd76 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800dd70:	693b      	ldr	r3, [r7, #16]
 800dd72:	3b01      	subs	r3, #1
 800dd74:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800dd76:	693b      	ldr	r3, [r7, #16]
 800dd78:	1c5a      	adds	r2, r3, #1
 800dd7a:	68fb      	ldr	r3, [r7, #12]
 800dd7c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800dd7e:	697b      	ldr	r3, [r7, #20]
}
 800dd80:	4618      	mov	r0, r3
 800dd82:	3718      	adds	r7, #24
 800dd84:	46bd      	mov	sp, r7
 800dd86:	bd80      	pop	{r7, pc}

0800dd88 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800dd88:	b580      	push	{r7, lr}
 800dd8a:	b082      	sub	sp, #8
 800dd8c:	af00      	add	r7, sp, #0
 800dd8e:	6078      	str	r0, [r7, #4]
 800dd90:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd96:	2b00      	cmp	r3, #0
 800dd98:	d018      	beq.n	800ddcc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	68da      	ldr	r2, [r3, #12]
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dda2:	441a      	add	r2, r3
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	68da      	ldr	r2, [r3, #12]
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	689b      	ldr	r3, [r3, #8]
 800ddb0:	429a      	cmp	r2, r3
 800ddb2:	d303      	bcc.n	800ddbc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	681a      	ldr	r2, [r3, #0]
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	68d9      	ldr	r1, [r3, #12]
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ddc4:	461a      	mov	r2, r3
 800ddc6:	6838      	ldr	r0, [r7, #0]
 800ddc8:	f002 ff8c 	bl	8010ce4 <memcpy>
	}
}
 800ddcc:	bf00      	nop
 800ddce:	3708      	adds	r7, #8
 800ddd0:	46bd      	mov	sp, r7
 800ddd2:	bd80      	pop	{r7, pc}

0800ddd4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ddd4:	b580      	push	{r7, lr}
 800ddd6:	b084      	sub	sp, #16
 800ddd8:	af00      	add	r7, sp, #0
 800ddda:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800dddc:	f001 fca4 	bl	800f728 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800dde6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800dde8:	e011      	b.n	800de0e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ddee:	2b00      	cmp	r3, #0
 800ddf0:	d012      	beq.n	800de18 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	3324      	adds	r3, #36	@ 0x24
 800ddf6:	4618      	mov	r0, r3
 800ddf8:	f000 fd58 	bl	800e8ac <xTaskRemoveFromEventList>
 800ddfc:	4603      	mov	r3, r0
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	d001      	beq.n	800de06 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800de02:	f000 fe31 	bl	800ea68 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800de06:	7bfb      	ldrb	r3, [r7, #15]
 800de08:	3b01      	subs	r3, #1
 800de0a:	b2db      	uxtb	r3, r3
 800de0c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800de0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800de12:	2b00      	cmp	r3, #0
 800de14:	dce9      	bgt.n	800ddea <prvUnlockQueue+0x16>
 800de16:	e000      	b.n	800de1a <prvUnlockQueue+0x46>
					break;
 800de18:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	22ff      	movs	r2, #255	@ 0xff
 800de1e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800de22:	f001 fcb3 	bl	800f78c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800de26:	f001 fc7f 	bl	800f728 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800de30:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800de32:	e011      	b.n	800de58 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	691b      	ldr	r3, [r3, #16]
 800de38:	2b00      	cmp	r3, #0
 800de3a:	d012      	beq.n	800de62 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	3310      	adds	r3, #16
 800de40:	4618      	mov	r0, r3
 800de42:	f000 fd33 	bl	800e8ac <xTaskRemoveFromEventList>
 800de46:	4603      	mov	r3, r0
 800de48:	2b00      	cmp	r3, #0
 800de4a:	d001      	beq.n	800de50 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800de4c:	f000 fe0c 	bl	800ea68 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800de50:	7bbb      	ldrb	r3, [r7, #14]
 800de52:	3b01      	subs	r3, #1
 800de54:	b2db      	uxtb	r3, r3
 800de56:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800de58:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	dce9      	bgt.n	800de34 <prvUnlockQueue+0x60>
 800de60:	e000      	b.n	800de64 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800de62:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	22ff      	movs	r2, #255	@ 0xff
 800de68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800de6c:	f001 fc8e 	bl	800f78c <vPortExitCritical>
}
 800de70:	bf00      	nop
 800de72:	3710      	adds	r7, #16
 800de74:	46bd      	mov	sp, r7
 800de76:	bd80      	pop	{r7, pc}

0800de78 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800de78:	b580      	push	{r7, lr}
 800de7a:	b084      	sub	sp, #16
 800de7c:	af00      	add	r7, sp, #0
 800de7e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800de80:	f001 fc52 	bl	800f728 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d102      	bne.n	800de92 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800de8c:	2301      	movs	r3, #1
 800de8e:	60fb      	str	r3, [r7, #12]
 800de90:	e001      	b.n	800de96 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800de92:	2300      	movs	r3, #0
 800de94:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800de96:	f001 fc79 	bl	800f78c <vPortExitCritical>

	return xReturn;
 800de9a:	68fb      	ldr	r3, [r7, #12]
}
 800de9c:	4618      	mov	r0, r3
 800de9e:	3710      	adds	r7, #16
 800dea0:	46bd      	mov	sp, r7
 800dea2:	bd80      	pop	{r7, pc}

0800dea4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800dea4:	b580      	push	{r7, lr}
 800dea6:	b084      	sub	sp, #16
 800dea8:	af00      	add	r7, sp, #0
 800deaa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800deac:	f001 fc3c 	bl	800f728 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800deb8:	429a      	cmp	r2, r3
 800deba:	d102      	bne.n	800dec2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800debc:	2301      	movs	r3, #1
 800debe:	60fb      	str	r3, [r7, #12]
 800dec0:	e001      	b.n	800dec6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800dec2:	2300      	movs	r3, #0
 800dec4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800dec6:	f001 fc61 	bl	800f78c <vPortExitCritical>

	return xReturn;
 800deca:	68fb      	ldr	r3, [r7, #12]
}
 800decc:	4618      	mov	r0, r3
 800dece:	3710      	adds	r7, #16
 800ded0:	46bd      	mov	sp, r7
 800ded2:	bd80      	pop	{r7, pc}

0800ded4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800ded4:	b480      	push	{r7}
 800ded6:	b085      	sub	sp, #20
 800ded8:	af00      	add	r7, sp, #0
 800deda:	6078      	str	r0, [r7, #4]
 800dedc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800dede:	2300      	movs	r3, #0
 800dee0:	60fb      	str	r3, [r7, #12]
 800dee2:	e014      	b.n	800df0e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800dee4:	4a0f      	ldr	r2, [pc, #60]	@ (800df24 <vQueueAddToRegistry+0x50>)
 800dee6:	68fb      	ldr	r3, [r7, #12]
 800dee8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800deec:	2b00      	cmp	r3, #0
 800deee:	d10b      	bne.n	800df08 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800def0:	490c      	ldr	r1, [pc, #48]	@ (800df24 <vQueueAddToRegistry+0x50>)
 800def2:	68fb      	ldr	r3, [r7, #12]
 800def4:	683a      	ldr	r2, [r7, #0]
 800def6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800defa:	4a0a      	ldr	r2, [pc, #40]	@ (800df24 <vQueueAddToRegistry+0x50>)
 800defc:	68fb      	ldr	r3, [r7, #12]
 800defe:	00db      	lsls	r3, r3, #3
 800df00:	4413      	add	r3, r2
 800df02:	687a      	ldr	r2, [r7, #4]
 800df04:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800df06:	e006      	b.n	800df16 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800df08:	68fb      	ldr	r3, [r7, #12]
 800df0a:	3301      	adds	r3, #1
 800df0c:	60fb      	str	r3, [r7, #12]
 800df0e:	68fb      	ldr	r3, [r7, #12]
 800df10:	2b07      	cmp	r3, #7
 800df12:	d9e7      	bls.n	800dee4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800df14:	bf00      	nop
 800df16:	bf00      	nop
 800df18:	3714      	adds	r7, #20
 800df1a:	46bd      	mov	sp, r7
 800df1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df20:	4770      	bx	lr
 800df22:	bf00      	nop
 800df24:	240016a4 	.word	0x240016a4

0800df28 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800df28:	b580      	push	{r7, lr}
 800df2a:	b086      	sub	sp, #24
 800df2c:	af00      	add	r7, sp, #0
 800df2e:	60f8      	str	r0, [r7, #12]
 800df30:	60b9      	str	r1, [r7, #8]
 800df32:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800df38:	f001 fbf6 	bl	800f728 <vPortEnterCritical>
 800df3c:	697b      	ldr	r3, [r7, #20]
 800df3e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800df42:	b25b      	sxtb	r3, r3
 800df44:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df48:	d103      	bne.n	800df52 <vQueueWaitForMessageRestricted+0x2a>
 800df4a:	697b      	ldr	r3, [r7, #20]
 800df4c:	2200      	movs	r2, #0
 800df4e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800df52:	697b      	ldr	r3, [r7, #20]
 800df54:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800df58:	b25b      	sxtb	r3, r3
 800df5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df5e:	d103      	bne.n	800df68 <vQueueWaitForMessageRestricted+0x40>
 800df60:	697b      	ldr	r3, [r7, #20]
 800df62:	2200      	movs	r2, #0
 800df64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800df68:	f001 fc10 	bl	800f78c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800df6c:	697b      	ldr	r3, [r7, #20]
 800df6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800df70:	2b00      	cmp	r3, #0
 800df72:	d106      	bne.n	800df82 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800df74:	697b      	ldr	r3, [r7, #20]
 800df76:	3324      	adds	r3, #36	@ 0x24
 800df78:	687a      	ldr	r2, [r7, #4]
 800df7a:	68b9      	ldr	r1, [r7, #8]
 800df7c:	4618      	mov	r0, r3
 800df7e:	f000 fc69 	bl	800e854 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800df82:	6978      	ldr	r0, [r7, #20]
 800df84:	f7ff ff26 	bl	800ddd4 <prvUnlockQueue>
	}
 800df88:	bf00      	nop
 800df8a:	3718      	adds	r7, #24
 800df8c:	46bd      	mov	sp, r7
 800df8e:	bd80      	pop	{r7, pc}

0800df90 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800df90:	b580      	push	{r7, lr}
 800df92:	b08e      	sub	sp, #56	@ 0x38
 800df94:	af04      	add	r7, sp, #16
 800df96:	60f8      	str	r0, [r7, #12]
 800df98:	60b9      	str	r1, [r7, #8]
 800df9a:	607a      	str	r2, [r7, #4]
 800df9c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800df9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	d10b      	bne.n	800dfbc <xTaskCreateStatic+0x2c>
	__asm volatile
 800dfa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dfa8:	f383 8811 	msr	BASEPRI, r3
 800dfac:	f3bf 8f6f 	isb	sy
 800dfb0:	f3bf 8f4f 	dsb	sy
 800dfb4:	623b      	str	r3, [r7, #32]
}
 800dfb6:	bf00      	nop
 800dfb8:	bf00      	nop
 800dfba:	e7fd      	b.n	800dfb8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800dfbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d10b      	bne.n	800dfda <xTaskCreateStatic+0x4a>
	__asm volatile
 800dfc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dfc6:	f383 8811 	msr	BASEPRI, r3
 800dfca:	f3bf 8f6f 	isb	sy
 800dfce:	f3bf 8f4f 	dsb	sy
 800dfd2:	61fb      	str	r3, [r7, #28]
}
 800dfd4:	bf00      	nop
 800dfd6:	bf00      	nop
 800dfd8:	e7fd      	b.n	800dfd6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800dfda:	23a8      	movs	r3, #168	@ 0xa8
 800dfdc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800dfde:	693b      	ldr	r3, [r7, #16]
 800dfe0:	2ba8      	cmp	r3, #168	@ 0xa8
 800dfe2:	d00b      	beq.n	800dffc <xTaskCreateStatic+0x6c>
	__asm volatile
 800dfe4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dfe8:	f383 8811 	msr	BASEPRI, r3
 800dfec:	f3bf 8f6f 	isb	sy
 800dff0:	f3bf 8f4f 	dsb	sy
 800dff4:	61bb      	str	r3, [r7, #24]
}
 800dff6:	bf00      	nop
 800dff8:	bf00      	nop
 800dffa:	e7fd      	b.n	800dff8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800dffc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800dffe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e000:	2b00      	cmp	r3, #0
 800e002:	d01e      	beq.n	800e042 <xTaskCreateStatic+0xb2>
 800e004:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e006:	2b00      	cmp	r3, #0
 800e008:	d01b      	beq.n	800e042 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e00a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e00c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800e00e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e010:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e012:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800e014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e016:	2202      	movs	r2, #2
 800e018:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800e01c:	2300      	movs	r3, #0
 800e01e:	9303      	str	r3, [sp, #12]
 800e020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e022:	9302      	str	r3, [sp, #8]
 800e024:	f107 0314 	add.w	r3, r7, #20
 800e028:	9301      	str	r3, [sp, #4]
 800e02a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e02c:	9300      	str	r3, [sp, #0]
 800e02e:	683b      	ldr	r3, [r7, #0]
 800e030:	687a      	ldr	r2, [r7, #4]
 800e032:	68b9      	ldr	r1, [r7, #8]
 800e034:	68f8      	ldr	r0, [r7, #12]
 800e036:	f000 f851 	bl	800e0dc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e03a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e03c:	f000 f8f6 	bl	800e22c <prvAddNewTaskToReadyList>
 800e040:	e001      	b.n	800e046 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800e042:	2300      	movs	r3, #0
 800e044:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800e046:	697b      	ldr	r3, [r7, #20]
	}
 800e048:	4618      	mov	r0, r3
 800e04a:	3728      	adds	r7, #40	@ 0x28
 800e04c:	46bd      	mov	sp, r7
 800e04e:	bd80      	pop	{r7, pc}

0800e050 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800e050:	b580      	push	{r7, lr}
 800e052:	b08c      	sub	sp, #48	@ 0x30
 800e054:	af04      	add	r7, sp, #16
 800e056:	60f8      	str	r0, [r7, #12]
 800e058:	60b9      	str	r1, [r7, #8]
 800e05a:	603b      	str	r3, [r7, #0]
 800e05c:	4613      	mov	r3, r2
 800e05e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800e060:	88fb      	ldrh	r3, [r7, #6]
 800e062:	009b      	lsls	r3, r3, #2
 800e064:	4618      	mov	r0, r3
 800e066:	f001 fc81 	bl	800f96c <pvPortMalloc>
 800e06a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800e06c:	697b      	ldr	r3, [r7, #20]
 800e06e:	2b00      	cmp	r3, #0
 800e070:	d00e      	beq.n	800e090 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800e072:	20a8      	movs	r0, #168	@ 0xa8
 800e074:	f001 fc7a 	bl	800f96c <pvPortMalloc>
 800e078:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800e07a:	69fb      	ldr	r3, [r7, #28]
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d003      	beq.n	800e088 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800e080:	69fb      	ldr	r3, [r7, #28]
 800e082:	697a      	ldr	r2, [r7, #20]
 800e084:	631a      	str	r2, [r3, #48]	@ 0x30
 800e086:	e005      	b.n	800e094 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800e088:	6978      	ldr	r0, [r7, #20]
 800e08a:	f001 fd3d 	bl	800fb08 <vPortFree>
 800e08e:	e001      	b.n	800e094 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800e090:	2300      	movs	r3, #0
 800e092:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800e094:	69fb      	ldr	r3, [r7, #28]
 800e096:	2b00      	cmp	r3, #0
 800e098:	d017      	beq.n	800e0ca <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800e09a:	69fb      	ldr	r3, [r7, #28]
 800e09c:	2200      	movs	r2, #0
 800e09e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e0a2:	88fa      	ldrh	r2, [r7, #6]
 800e0a4:	2300      	movs	r3, #0
 800e0a6:	9303      	str	r3, [sp, #12]
 800e0a8:	69fb      	ldr	r3, [r7, #28]
 800e0aa:	9302      	str	r3, [sp, #8]
 800e0ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0ae:	9301      	str	r3, [sp, #4]
 800e0b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0b2:	9300      	str	r3, [sp, #0]
 800e0b4:	683b      	ldr	r3, [r7, #0]
 800e0b6:	68b9      	ldr	r1, [r7, #8]
 800e0b8:	68f8      	ldr	r0, [r7, #12]
 800e0ba:	f000 f80f 	bl	800e0dc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e0be:	69f8      	ldr	r0, [r7, #28]
 800e0c0:	f000 f8b4 	bl	800e22c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800e0c4:	2301      	movs	r3, #1
 800e0c6:	61bb      	str	r3, [r7, #24]
 800e0c8:	e002      	b.n	800e0d0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800e0ca:	f04f 33ff 	mov.w	r3, #4294967295
 800e0ce:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800e0d0:	69bb      	ldr	r3, [r7, #24]
	}
 800e0d2:	4618      	mov	r0, r3
 800e0d4:	3720      	adds	r7, #32
 800e0d6:	46bd      	mov	sp, r7
 800e0d8:	bd80      	pop	{r7, pc}
	...

0800e0dc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800e0dc:	b580      	push	{r7, lr}
 800e0de:	b088      	sub	sp, #32
 800e0e0:	af00      	add	r7, sp, #0
 800e0e2:	60f8      	str	r0, [r7, #12]
 800e0e4:	60b9      	str	r1, [r7, #8]
 800e0e6:	607a      	str	r2, [r7, #4]
 800e0e8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800e0ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0ec:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	009b      	lsls	r3, r3, #2
 800e0f2:	461a      	mov	r2, r3
 800e0f4:	21a5      	movs	r1, #165	@ 0xa5
 800e0f6:	f002 fd63 	bl	8010bc0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800e0fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e0fe:	6879      	ldr	r1, [r7, #4]
 800e100:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800e104:	440b      	add	r3, r1
 800e106:	009b      	lsls	r3, r3, #2
 800e108:	4413      	add	r3, r2
 800e10a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800e10c:	69bb      	ldr	r3, [r7, #24]
 800e10e:	f023 0307 	bic.w	r3, r3, #7
 800e112:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800e114:	69bb      	ldr	r3, [r7, #24]
 800e116:	f003 0307 	and.w	r3, r3, #7
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	d00b      	beq.n	800e136 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800e11e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e122:	f383 8811 	msr	BASEPRI, r3
 800e126:	f3bf 8f6f 	isb	sy
 800e12a:	f3bf 8f4f 	dsb	sy
 800e12e:	617b      	str	r3, [r7, #20]
}
 800e130:	bf00      	nop
 800e132:	bf00      	nop
 800e134:	e7fd      	b.n	800e132 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800e136:	68bb      	ldr	r3, [r7, #8]
 800e138:	2b00      	cmp	r3, #0
 800e13a:	d01f      	beq.n	800e17c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e13c:	2300      	movs	r3, #0
 800e13e:	61fb      	str	r3, [r7, #28]
 800e140:	e012      	b.n	800e168 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800e142:	68ba      	ldr	r2, [r7, #8]
 800e144:	69fb      	ldr	r3, [r7, #28]
 800e146:	4413      	add	r3, r2
 800e148:	7819      	ldrb	r1, [r3, #0]
 800e14a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e14c:	69fb      	ldr	r3, [r7, #28]
 800e14e:	4413      	add	r3, r2
 800e150:	3334      	adds	r3, #52	@ 0x34
 800e152:	460a      	mov	r2, r1
 800e154:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800e156:	68ba      	ldr	r2, [r7, #8]
 800e158:	69fb      	ldr	r3, [r7, #28]
 800e15a:	4413      	add	r3, r2
 800e15c:	781b      	ldrb	r3, [r3, #0]
 800e15e:	2b00      	cmp	r3, #0
 800e160:	d006      	beq.n	800e170 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e162:	69fb      	ldr	r3, [r7, #28]
 800e164:	3301      	adds	r3, #1
 800e166:	61fb      	str	r3, [r7, #28]
 800e168:	69fb      	ldr	r3, [r7, #28]
 800e16a:	2b0f      	cmp	r3, #15
 800e16c:	d9e9      	bls.n	800e142 <prvInitialiseNewTask+0x66>
 800e16e:	e000      	b.n	800e172 <prvInitialiseNewTask+0x96>
			{
				break;
 800e170:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800e172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e174:	2200      	movs	r2, #0
 800e176:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800e17a:	e003      	b.n	800e184 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800e17c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e17e:	2200      	movs	r2, #0
 800e180:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800e184:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e186:	2b06      	cmp	r3, #6
 800e188:	d901      	bls.n	800e18e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800e18a:	2306      	movs	r3, #6
 800e18c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800e18e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e190:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e192:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800e194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e196:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e198:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800e19a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e19c:	2200      	movs	r2, #0
 800e19e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e1a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1a2:	3304      	adds	r3, #4
 800e1a4:	4618      	mov	r0, r3
 800e1a6:	f7ff f964 	bl	800d472 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e1aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1ac:	3318      	adds	r3, #24
 800e1ae:	4618      	mov	r0, r3
 800e1b0:	f7ff f95f 	bl	800d472 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800e1b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e1b8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e1ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1bc:	f1c3 0207 	rsb	r2, r3, #7
 800e1c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1c2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800e1c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e1c8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800e1ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1cc:	2200      	movs	r2, #0
 800e1ce:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e1d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1d4:	2200      	movs	r2, #0
 800e1d6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800e1da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1dc:	3354      	adds	r3, #84	@ 0x54
 800e1de:	224c      	movs	r2, #76	@ 0x4c
 800e1e0:	2100      	movs	r1, #0
 800e1e2:	4618      	mov	r0, r3
 800e1e4:	f002 fcec 	bl	8010bc0 <memset>
 800e1e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1ea:	4a0d      	ldr	r2, [pc, #52]	@ (800e220 <prvInitialiseNewTask+0x144>)
 800e1ec:	659a      	str	r2, [r3, #88]	@ 0x58
 800e1ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1f0:	4a0c      	ldr	r2, [pc, #48]	@ (800e224 <prvInitialiseNewTask+0x148>)
 800e1f2:	65da      	str	r2, [r3, #92]	@ 0x5c
 800e1f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1f6:	4a0c      	ldr	r2, [pc, #48]	@ (800e228 <prvInitialiseNewTask+0x14c>)
 800e1f8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800e1fa:	683a      	ldr	r2, [r7, #0]
 800e1fc:	68f9      	ldr	r1, [r7, #12]
 800e1fe:	69b8      	ldr	r0, [r7, #24]
 800e200:	f001 f964 	bl	800f4cc <pxPortInitialiseStack>
 800e204:	4602      	mov	r2, r0
 800e206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e208:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800e20a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	d002      	beq.n	800e216 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e210:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e212:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e214:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e216:	bf00      	nop
 800e218:	3720      	adds	r7, #32
 800e21a:	46bd      	mov	sp, r7
 800e21c:	bd80      	pop	{r7, pc}
 800e21e:	bf00      	nop
 800e220:	24005978 	.word	0x24005978
 800e224:	240059e0 	.word	0x240059e0
 800e228:	24005a48 	.word	0x24005a48

0800e22c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800e22c:	b580      	push	{r7, lr}
 800e22e:	b082      	sub	sp, #8
 800e230:	af00      	add	r7, sp, #0
 800e232:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800e234:	f001 fa78 	bl	800f728 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800e238:	4b2c      	ldr	r3, [pc, #176]	@ (800e2ec <prvAddNewTaskToReadyList+0xc0>)
 800e23a:	681b      	ldr	r3, [r3, #0]
 800e23c:	3301      	adds	r3, #1
 800e23e:	4a2b      	ldr	r2, [pc, #172]	@ (800e2ec <prvAddNewTaskToReadyList+0xc0>)
 800e240:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800e242:	4b2b      	ldr	r3, [pc, #172]	@ (800e2f0 <prvAddNewTaskToReadyList+0xc4>)
 800e244:	681b      	ldr	r3, [r3, #0]
 800e246:	2b00      	cmp	r3, #0
 800e248:	d109      	bne.n	800e25e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800e24a:	4a29      	ldr	r2, [pc, #164]	@ (800e2f0 <prvAddNewTaskToReadyList+0xc4>)
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800e250:	4b26      	ldr	r3, [pc, #152]	@ (800e2ec <prvAddNewTaskToReadyList+0xc0>)
 800e252:	681b      	ldr	r3, [r3, #0]
 800e254:	2b01      	cmp	r3, #1
 800e256:	d110      	bne.n	800e27a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800e258:	f000 fc2a 	bl	800eab0 <prvInitialiseTaskLists>
 800e25c:	e00d      	b.n	800e27a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800e25e:	4b25      	ldr	r3, [pc, #148]	@ (800e2f4 <prvAddNewTaskToReadyList+0xc8>)
 800e260:	681b      	ldr	r3, [r3, #0]
 800e262:	2b00      	cmp	r3, #0
 800e264:	d109      	bne.n	800e27a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800e266:	4b22      	ldr	r3, [pc, #136]	@ (800e2f0 <prvAddNewTaskToReadyList+0xc4>)
 800e268:	681b      	ldr	r3, [r3, #0]
 800e26a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e270:	429a      	cmp	r2, r3
 800e272:	d802      	bhi.n	800e27a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800e274:	4a1e      	ldr	r2, [pc, #120]	@ (800e2f0 <prvAddNewTaskToReadyList+0xc4>)
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800e27a:	4b1f      	ldr	r3, [pc, #124]	@ (800e2f8 <prvAddNewTaskToReadyList+0xcc>)
 800e27c:	681b      	ldr	r3, [r3, #0]
 800e27e:	3301      	adds	r3, #1
 800e280:	4a1d      	ldr	r2, [pc, #116]	@ (800e2f8 <prvAddNewTaskToReadyList+0xcc>)
 800e282:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800e284:	4b1c      	ldr	r3, [pc, #112]	@ (800e2f8 <prvAddNewTaskToReadyList+0xcc>)
 800e286:	681a      	ldr	r2, [r3, #0]
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e290:	2201      	movs	r2, #1
 800e292:	409a      	lsls	r2, r3
 800e294:	4b19      	ldr	r3, [pc, #100]	@ (800e2fc <prvAddNewTaskToReadyList+0xd0>)
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	4313      	orrs	r3, r2
 800e29a:	4a18      	ldr	r2, [pc, #96]	@ (800e2fc <prvAddNewTaskToReadyList+0xd0>)
 800e29c:	6013      	str	r3, [r2, #0]
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e2a2:	4613      	mov	r3, r2
 800e2a4:	009b      	lsls	r3, r3, #2
 800e2a6:	4413      	add	r3, r2
 800e2a8:	009b      	lsls	r3, r3, #2
 800e2aa:	4a15      	ldr	r2, [pc, #84]	@ (800e300 <prvAddNewTaskToReadyList+0xd4>)
 800e2ac:	441a      	add	r2, r3
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	3304      	adds	r3, #4
 800e2b2:	4619      	mov	r1, r3
 800e2b4:	4610      	mov	r0, r2
 800e2b6:	f7ff f8e9 	bl	800d48c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800e2ba:	f001 fa67 	bl	800f78c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800e2be:	4b0d      	ldr	r3, [pc, #52]	@ (800e2f4 <prvAddNewTaskToReadyList+0xc8>)
 800e2c0:	681b      	ldr	r3, [r3, #0]
 800e2c2:	2b00      	cmp	r3, #0
 800e2c4:	d00e      	beq.n	800e2e4 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800e2c6:	4b0a      	ldr	r3, [pc, #40]	@ (800e2f0 <prvAddNewTaskToReadyList+0xc4>)
 800e2c8:	681b      	ldr	r3, [r3, #0]
 800e2ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e2d0:	429a      	cmp	r2, r3
 800e2d2:	d207      	bcs.n	800e2e4 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800e2d4:	4b0b      	ldr	r3, [pc, #44]	@ (800e304 <prvAddNewTaskToReadyList+0xd8>)
 800e2d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e2da:	601a      	str	r2, [r3, #0]
 800e2dc:	f3bf 8f4f 	dsb	sy
 800e2e0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e2e4:	bf00      	nop
 800e2e6:	3708      	adds	r7, #8
 800e2e8:	46bd      	mov	sp, r7
 800e2ea:	bd80      	pop	{r7, pc}
 800e2ec:	240017e4 	.word	0x240017e4
 800e2f0:	240016e4 	.word	0x240016e4
 800e2f4:	240017f0 	.word	0x240017f0
 800e2f8:	24001800 	.word	0x24001800
 800e2fc:	240017ec 	.word	0x240017ec
 800e300:	240016e8 	.word	0x240016e8
 800e304:	e000ed04 	.word	0xe000ed04

0800e308 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800e308:	b580      	push	{r7, lr}
 800e30a:	b084      	sub	sp, #16
 800e30c:	af00      	add	r7, sp, #0
 800e30e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800e310:	2300      	movs	r3, #0
 800e312:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	2b00      	cmp	r3, #0
 800e318:	d018      	beq.n	800e34c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800e31a:	4b14      	ldr	r3, [pc, #80]	@ (800e36c <vTaskDelay+0x64>)
 800e31c:	681b      	ldr	r3, [r3, #0]
 800e31e:	2b00      	cmp	r3, #0
 800e320:	d00b      	beq.n	800e33a <vTaskDelay+0x32>
	__asm volatile
 800e322:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e326:	f383 8811 	msr	BASEPRI, r3
 800e32a:	f3bf 8f6f 	isb	sy
 800e32e:	f3bf 8f4f 	dsb	sy
 800e332:	60bb      	str	r3, [r7, #8]
}
 800e334:	bf00      	nop
 800e336:	bf00      	nop
 800e338:	e7fd      	b.n	800e336 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800e33a:	f000 f88b 	bl	800e454 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e33e:	2100      	movs	r1, #0
 800e340:	6878      	ldr	r0, [r7, #4]
 800e342:	f000 fd1f 	bl	800ed84 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800e346:	f000 f893 	bl	800e470 <xTaskResumeAll>
 800e34a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e34c:	68fb      	ldr	r3, [r7, #12]
 800e34e:	2b00      	cmp	r3, #0
 800e350:	d107      	bne.n	800e362 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800e352:	4b07      	ldr	r3, [pc, #28]	@ (800e370 <vTaskDelay+0x68>)
 800e354:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e358:	601a      	str	r2, [r3, #0]
 800e35a:	f3bf 8f4f 	dsb	sy
 800e35e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e362:	bf00      	nop
 800e364:	3710      	adds	r7, #16
 800e366:	46bd      	mov	sp, r7
 800e368:	bd80      	pop	{r7, pc}
 800e36a:	bf00      	nop
 800e36c:	2400180c 	.word	0x2400180c
 800e370:	e000ed04 	.word	0xe000ed04

0800e374 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e374:	b580      	push	{r7, lr}
 800e376:	b08a      	sub	sp, #40	@ 0x28
 800e378:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e37a:	2300      	movs	r3, #0
 800e37c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e37e:	2300      	movs	r3, #0
 800e380:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e382:	463a      	mov	r2, r7
 800e384:	1d39      	adds	r1, r7, #4
 800e386:	f107 0308 	add.w	r3, r7, #8
 800e38a:	4618      	mov	r0, r3
 800e38c:	f7f4 f9b4 	bl	80026f8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e390:	6839      	ldr	r1, [r7, #0]
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	68ba      	ldr	r2, [r7, #8]
 800e396:	9202      	str	r2, [sp, #8]
 800e398:	9301      	str	r3, [sp, #4]
 800e39a:	2300      	movs	r3, #0
 800e39c:	9300      	str	r3, [sp, #0]
 800e39e:	2300      	movs	r3, #0
 800e3a0:	460a      	mov	r2, r1
 800e3a2:	4924      	ldr	r1, [pc, #144]	@ (800e434 <vTaskStartScheduler+0xc0>)
 800e3a4:	4824      	ldr	r0, [pc, #144]	@ (800e438 <vTaskStartScheduler+0xc4>)
 800e3a6:	f7ff fdf3 	bl	800df90 <xTaskCreateStatic>
 800e3aa:	4603      	mov	r3, r0
 800e3ac:	4a23      	ldr	r2, [pc, #140]	@ (800e43c <vTaskStartScheduler+0xc8>)
 800e3ae:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e3b0:	4b22      	ldr	r3, [pc, #136]	@ (800e43c <vTaskStartScheduler+0xc8>)
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	d002      	beq.n	800e3be <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e3b8:	2301      	movs	r3, #1
 800e3ba:	617b      	str	r3, [r7, #20]
 800e3bc:	e001      	b.n	800e3c2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e3be:	2300      	movs	r3, #0
 800e3c0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800e3c2:	697b      	ldr	r3, [r7, #20]
 800e3c4:	2b01      	cmp	r3, #1
 800e3c6:	d102      	bne.n	800e3ce <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800e3c8:	f000 fd42 	bl	800ee50 <xTimerCreateTimerTask>
 800e3cc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e3ce:	697b      	ldr	r3, [r7, #20]
 800e3d0:	2b01      	cmp	r3, #1
 800e3d2:	d11b      	bne.n	800e40c <vTaskStartScheduler+0x98>
	__asm volatile
 800e3d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e3d8:	f383 8811 	msr	BASEPRI, r3
 800e3dc:	f3bf 8f6f 	isb	sy
 800e3e0:	f3bf 8f4f 	dsb	sy
 800e3e4:	613b      	str	r3, [r7, #16]
}
 800e3e6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e3e8:	4b15      	ldr	r3, [pc, #84]	@ (800e440 <vTaskStartScheduler+0xcc>)
 800e3ea:	681b      	ldr	r3, [r3, #0]
 800e3ec:	3354      	adds	r3, #84	@ 0x54
 800e3ee:	4a15      	ldr	r2, [pc, #84]	@ (800e444 <vTaskStartScheduler+0xd0>)
 800e3f0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e3f2:	4b15      	ldr	r3, [pc, #84]	@ (800e448 <vTaskStartScheduler+0xd4>)
 800e3f4:	f04f 32ff 	mov.w	r2, #4294967295
 800e3f8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e3fa:	4b14      	ldr	r3, [pc, #80]	@ (800e44c <vTaskStartScheduler+0xd8>)
 800e3fc:	2201      	movs	r2, #1
 800e3fe:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800e400:	4b13      	ldr	r3, [pc, #76]	@ (800e450 <vTaskStartScheduler+0xdc>)
 800e402:	2200      	movs	r2, #0
 800e404:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e406:	f001 f8eb 	bl	800f5e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e40a:	e00f      	b.n	800e42c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e40c:	697b      	ldr	r3, [r7, #20]
 800e40e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e412:	d10b      	bne.n	800e42c <vTaskStartScheduler+0xb8>
	__asm volatile
 800e414:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e418:	f383 8811 	msr	BASEPRI, r3
 800e41c:	f3bf 8f6f 	isb	sy
 800e420:	f3bf 8f4f 	dsb	sy
 800e424:	60fb      	str	r3, [r7, #12]
}
 800e426:	bf00      	nop
 800e428:	bf00      	nop
 800e42a:	e7fd      	b.n	800e428 <vTaskStartScheduler+0xb4>
}
 800e42c:	bf00      	nop
 800e42e:	3718      	adds	r7, #24
 800e430:	46bd      	mov	sp, r7
 800e432:	bd80      	pop	{r7, pc}
 800e434:	08011790 	.word	0x08011790
 800e438:	0800ea81 	.word	0x0800ea81
 800e43c:	24001808 	.word	0x24001808
 800e440:	240016e4 	.word	0x240016e4
 800e444:	24000050 	.word	0x24000050
 800e448:	24001804 	.word	0x24001804
 800e44c:	240017f0 	.word	0x240017f0
 800e450:	240017e8 	.word	0x240017e8

0800e454 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e454:	b480      	push	{r7}
 800e456:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800e458:	4b04      	ldr	r3, [pc, #16]	@ (800e46c <vTaskSuspendAll+0x18>)
 800e45a:	681b      	ldr	r3, [r3, #0]
 800e45c:	3301      	adds	r3, #1
 800e45e:	4a03      	ldr	r2, [pc, #12]	@ (800e46c <vTaskSuspendAll+0x18>)
 800e460:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800e462:	bf00      	nop
 800e464:	46bd      	mov	sp, r7
 800e466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e46a:	4770      	bx	lr
 800e46c:	2400180c 	.word	0x2400180c

0800e470 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e470:	b580      	push	{r7, lr}
 800e472:	b084      	sub	sp, #16
 800e474:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e476:	2300      	movs	r3, #0
 800e478:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e47a:	2300      	movs	r3, #0
 800e47c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e47e:	4b42      	ldr	r3, [pc, #264]	@ (800e588 <xTaskResumeAll+0x118>)
 800e480:	681b      	ldr	r3, [r3, #0]
 800e482:	2b00      	cmp	r3, #0
 800e484:	d10b      	bne.n	800e49e <xTaskResumeAll+0x2e>
	__asm volatile
 800e486:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e48a:	f383 8811 	msr	BASEPRI, r3
 800e48e:	f3bf 8f6f 	isb	sy
 800e492:	f3bf 8f4f 	dsb	sy
 800e496:	603b      	str	r3, [r7, #0]
}
 800e498:	bf00      	nop
 800e49a:	bf00      	nop
 800e49c:	e7fd      	b.n	800e49a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e49e:	f001 f943 	bl	800f728 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e4a2:	4b39      	ldr	r3, [pc, #228]	@ (800e588 <xTaskResumeAll+0x118>)
 800e4a4:	681b      	ldr	r3, [r3, #0]
 800e4a6:	3b01      	subs	r3, #1
 800e4a8:	4a37      	ldr	r2, [pc, #220]	@ (800e588 <xTaskResumeAll+0x118>)
 800e4aa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e4ac:	4b36      	ldr	r3, [pc, #216]	@ (800e588 <xTaskResumeAll+0x118>)
 800e4ae:	681b      	ldr	r3, [r3, #0]
 800e4b0:	2b00      	cmp	r3, #0
 800e4b2:	d161      	bne.n	800e578 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e4b4:	4b35      	ldr	r3, [pc, #212]	@ (800e58c <xTaskResumeAll+0x11c>)
 800e4b6:	681b      	ldr	r3, [r3, #0]
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	d05d      	beq.n	800e578 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e4bc:	e02e      	b.n	800e51c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e4be:	4b34      	ldr	r3, [pc, #208]	@ (800e590 <xTaskResumeAll+0x120>)
 800e4c0:	68db      	ldr	r3, [r3, #12]
 800e4c2:	68db      	ldr	r3, [r3, #12]
 800e4c4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e4c6:	68fb      	ldr	r3, [r7, #12]
 800e4c8:	3318      	adds	r3, #24
 800e4ca:	4618      	mov	r0, r3
 800e4cc:	f7ff f83b 	bl	800d546 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e4d0:	68fb      	ldr	r3, [r7, #12]
 800e4d2:	3304      	adds	r3, #4
 800e4d4:	4618      	mov	r0, r3
 800e4d6:	f7ff f836 	bl	800d546 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e4da:	68fb      	ldr	r3, [r7, #12]
 800e4dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e4de:	2201      	movs	r2, #1
 800e4e0:	409a      	lsls	r2, r3
 800e4e2:	4b2c      	ldr	r3, [pc, #176]	@ (800e594 <xTaskResumeAll+0x124>)
 800e4e4:	681b      	ldr	r3, [r3, #0]
 800e4e6:	4313      	orrs	r3, r2
 800e4e8:	4a2a      	ldr	r2, [pc, #168]	@ (800e594 <xTaskResumeAll+0x124>)
 800e4ea:	6013      	str	r3, [r2, #0]
 800e4ec:	68fb      	ldr	r3, [r7, #12]
 800e4ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e4f0:	4613      	mov	r3, r2
 800e4f2:	009b      	lsls	r3, r3, #2
 800e4f4:	4413      	add	r3, r2
 800e4f6:	009b      	lsls	r3, r3, #2
 800e4f8:	4a27      	ldr	r2, [pc, #156]	@ (800e598 <xTaskResumeAll+0x128>)
 800e4fa:	441a      	add	r2, r3
 800e4fc:	68fb      	ldr	r3, [r7, #12]
 800e4fe:	3304      	adds	r3, #4
 800e500:	4619      	mov	r1, r3
 800e502:	4610      	mov	r0, r2
 800e504:	f7fe ffc2 	bl	800d48c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e508:	68fb      	ldr	r3, [r7, #12]
 800e50a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e50c:	4b23      	ldr	r3, [pc, #140]	@ (800e59c <xTaskResumeAll+0x12c>)
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e512:	429a      	cmp	r2, r3
 800e514:	d302      	bcc.n	800e51c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800e516:	4b22      	ldr	r3, [pc, #136]	@ (800e5a0 <xTaskResumeAll+0x130>)
 800e518:	2201      	movs	r2, #1
 800e51a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e51c:	4b1c      	ldr	r3, [pc, #112]	@ (800e590 <xTaskResumeAll+0x120>)
 800e51e:	681b      	ldr	r3, [r3, #0]
 800e520:	2b00      	cmp	r3, #0
 800e522:	d1cc      	bne.n	800e4be <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e524:	68fb      	ldr	r3, [r7, #12]
 800e526:	2b00      	cmp	r3, #0
 800e528:	d001      	beq.n	800e52e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e52a:	f000 fb65 	bl	800ebf8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800e52e:	4b1d      	ldr	r3, [pc, #116]	@ (800e5a4 <xTaskResumeAll+0x134>)
 800e530:	681b      	ldr	r3, [r3, #0]
 800e532:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	2b00      	cmp	r3, #0
 800e538:	d010      	beq.n	800e55c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e53a:	f000 f847 	bl	800e5cc <xTaskIncrementTick>
 800e53e:	4603      	mov	r3, r0
 800e540:	2b00      	cmp	r3, #0
 800e542:	d002      	beq.n	800e54a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800e544:	4b16      	ldr	r3, [pc, #88]	@ (800e5a0 <xTaskResumeAll+0x130>)
 800e546:	2201      	movs	r2, #1
 800e548:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	3b01      	subs	r3, #1
 800e54e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	2b00      	cmp	r3, #0
 800e554:	d1f1      	bne.n	800e53a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800e556:	4b13      	ldr	r3, [pc, #76]	@ (800e5a4 <xTaskResumeAll+0x134>)
 800e558:	2200      	movs	r2, #0
 800e55a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e55c:	4b10      	ldr	r3, [pc, #64]	@ (800e5a0 <xTaskResumeAll+0x130>)
 800e55e:	681b      	ldr	r3, [r3, #0]
 800e560:	2b00      	cmp	r3, #0
 800e562:	d009      	beq.n	800e578 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e564:	2301      	movs	r3, #1
 800e566:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e568:	4b0f      	ldr	r3, [pc, #60]	@ (800e5a8 <xTaskResumeAll+0x138>)
 800e56a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e56e:	601a      	str	r2, [r3, #0]
 800e570:	f3bf 8f4f 	dsb	sy
 800e574:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e578:	f001 f908 	bl	800f78c <vPortExitCritical>

	return xAlreadyYielded;
 800e57c:	68bb      	ldr	r3, [r7, #8]
}
 800e57e:	4618      	mov	r0, r3
 800e580:	3710      	adds	r7, #16
 800e582:	46bd      	mov	sp, r7
 800e584:	bd80      	pop	{r7, pc}
 800e586:	bf00      	nop
 800e588:	2400180c 	.word	0x2400180c
 800e58c:	240017e4 	.word	0x240017e4
 800e590:	240017a4 	.word	0x240017a4
 800e594:	240017ec 	.word	0x240017ec
 800e598:	240016e8 	.word	0x240016e8
 800e59c:	240016e4 	.word	0x240016e4
 800e5a0:	240017f8 	.word	0x240017f8
 800e5a4:	240017f4 	.word	0x240017f4
 800e5a8:	e000ed04 	.word	0xe000ed04

0800e5ac <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800e5ac:	b480      	push	{r7}
 800e5ae:	b083      	sub	sp, #12
 800e5b0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800e5b2:	4b05      	ldr	r3, [pc, #20]	@ (800e5c8 <xTaskGetTickCount+0x1c>)
 800e5b4:	681b      	ldr	r3, [r3, #0]
 800e5b6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800e5b8:	687b      	ldr	r3, [r7, #4]
}
 800e5ba:	4618      	mov	r0, r3
 800e5bc:	370c      	adds	r7, #12
 800e5be:	46bd      	mov	sp, r7
 800e5c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5c4:	4770      	bx	lr
 800e5c6:	bf00      	nop
 800e5c8:	240017e8 	.word	0x240017e8

0800e5cc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e5cc:	b580      	push	{r7, lr}
 800e5ce:	b086      	sub	sp, #24
 800e5d0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e5d2:	2300      	movs	r3, #0
 800e5d4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e5d6:	4b4f      	ldr	r3, [pc, #316]	@ (800e714 <xTaskIncrementTick+0x148>)
 800e5d8:	681b      	ldr	r3, [r3, #0]
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	f040 808f 	bne.w	800e6fe <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e5e0:	4b4d      	ldr	r3, [pc, #308]	@ (800e718 <xTaskIncrementTick+0x14c>)
 800e5e2:	681b      	ldr	r3, [r3, #0]
 800e5e4:	3301      	adds	r3, #1
 800e5e6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e5e8:	4a4b      	ldr	r2, [pc, #300]	@ (800e718 <xTaskIncrementTick+0x14c>)
 800e5ea:	693b      	ldr	r3, [r7, #16]
 800e5ec:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e5ee:	693b      	ldr	r3, [r7, #16]
 800e5f0:	2b00      	cmp	r3, #0
 800e5f2:	d121      	bne.n	800e638 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800e5f4:	4b49      	ldr	r3, [pc, #292]	@ (800e71c <xTaskIncrementTick+0x150>)
 800e5f6:	681b      	ldr	r3, [r3, #0]
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d00b      	beq.n	800e616 <xTaskIncrementTick+0x4a>
	__asm volatile
 800e5fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e602:	f383 8811 	msr	BASEPRI, r3
 800e606:	f3bf 8f6f 	isb	sy
 800e60a:	f3bf 8f4f 	dsb	sy
 800e60e:	603b      	str	r3, [r7, #0]
}
 800e610:	bf00      	nop
 800e612:	bf00      	nop
 800e614:	e7fd      	b.n	800e612 <xTaskIncrementTick+0x46>
 800e616:	4b41      	ldr	r3, [pc, #260]	@ (800e71c <xTaskIncrementTick+0x150>)
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	60fb      	str	r3, [r7, #12]
 800e61c:	4b40      	ldr	r3, [pc, #256]	@ (800e720 <xTaskIncrementTick+0x154>)
 800e61e:	681b      	ldr	r3, [r3, #0]
 800e620:	4a3e      	ldr	r2, [pc, #248]	@ (800e71c <xTaskIncrementTick+0x150>)
 800e622:	6013      	str	r3, [r2, #0]
 800e624:	4a3e      	ldr	r2, [pc, #248]	@ (800e720 <xTaskIncrementTick+0x154>)
 800e626:	68fb      	ldr	r3, [r7, #12]
 800e628:	6013      	str	r3, [r2, #0]
 800e62a:	4b3e      	ldr	r3, [pc, #248]	@ (800e724 <xTaskIncrementTick+0x158>)
 800e62c:	681b      	ldr	r3, [r3, #0]
 800e62e:	3301      	adds	r3, #1
 800e630:	4a3c      	ldr	r2, [pc, #240]	@ (800e724 <xTaskIncrementTick+0x158>)
 800e632:	6013      	str	r3, [r2, #0]
 800e634:	f000 fae0 	bl	800ebf8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e638:	4b3b      	ldr	r3, [pc, #236]	@ (800e728 <xTaskIncrementTick+0x15c>)
 800e63a:	681b      	ldr	r3, [r3, #0]
 800e63c:	693a      	ldr	r2, [r7, #16]
 800e63e:	429a      	cmp	r2, r3
 800e640:	d348      	bcc.n	800e6d4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e642:	4b36      	ldr	r3, [pc, #216]	@ (800e71c <xTaskIncrementTick+0x150>)
 800e644:	681b      	ldr	r3, [r3, #0]
 800e646:	681b      	ldr	r3, [r3, #0]
 800e648:	2b00      	cmp	r3, #0
 800e64a:	d104      	bne.n	800e656 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e64c:	4b36      	ldr	r3, [pc, #216]	@ (800e728 <xTaskIncrementTick+0x15c>)
 800e64e:	f04f 32ff 	mov.w	r2, #4294967295
 800e652:	601a      	str	r2, [r3, #0]
					break;
 800e654:	e03e      	b.n	800e6d4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e656:	4b31      	ldr	r3, [pc, #196]	@ (800e71c <xTaskIncrementTick+0x150>)
 800e658:	681b      	ldr	r3, [r3, #0]
 800e65a:	68db      	ldr	r3, [r3, #12]
 800e65c:	68db      	ldr	r3, [r3, #12]
 800e65e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e660:	68bb      	ldr	r3, [r7, #8]
 800e662:	685b      	ldr	r3, [r3, #4]
 800e664:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e666:	693a      	ldr	r2, [r7, #16]
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	429a      	cmp	r2, r3
 800e66c:	d203      	bcs.n	800e676 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e66e:	4a2e      	ldr	r2, [pc, #184]	@ (800e728 <xTaskIncrementTick+0x15c>)
 800e670:	687b      	ldr	r3, [r7, #4]
 800e672:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800e674:	e02e      	b.n	800e6d4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e676:	68bb      	ldr	r3, [r7, #8]
 800e678:	3304      	adds	r3, #4
 800e67a:	4618      	mov	r0, r3
 800e67c:	f7fe ff63 	bl	800d546 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e680:	68bb      	ldr	r3, [r7, #8]
 800e682:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e684:	2b00      	cmp	r3, #0
 800e686:	d004      	beq.n	800e692 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e688:	68bb      	ldr	r3, [r7, #8]
 800e68a:	3318      	adds	r3, #24
 800e68c:	4618      	mov	r0, r3
 800e68e:	f7fe ff5a 	bl	800d546 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e692:	68bb      	ldr	r3, [r7, #8]
 800e694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e696:	2201      	movs	r2, #1
 800e698:	409a      	lsls	r2, r3
 800e69a:	4b24      	ldr	r3, [pc, #144]	@ (800e72c <xTaskIncrementTick+0x160>)
 800e69c:	681b      	ldr	r3, [r3, #0]
 800e69e:	4313      	orrs	r3, r2
 800e6a0:	4a22      	ldr	r2, [pc, #136]	@ (800e72c <xTaskIncrementTick+0x160>)
 800e6a2:	6013      	str	r3, [r2, #0]
 800e6a4:	68bb      	ldr	r3, [r7, #8]
 800e6a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e6a8:	4613      	mov	r3, r2
 800e6aa:	009b      	lsls	r3, r3, #2
 800e6ac:	4413      	add	r3, r2
 800e6ae:	009b      	lsls	r3, r3, #2
 800e6b0:	4a1f      	ldr	r2, [pc, #124]	@ (800e730 <xTaskIncrementTick+0x164>)
 800e6b2:	441a      	add	r2, r3
 800e6b4:	68bb      	ldr	r3, [r7, #8]
 800e6b6:	3304      	adds	r3, #4
 800e6b8:	4619      	mov	r1, r3
 800e6ba:	4610      	mov	r0, r2
 800e6bc:	f7fe fee6 	bl	800d48c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e6c0:	68bb      	ldr	r3, [r7, #8]
 800e6c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e6c4:	4b1b      	ldr	r3, [pc, #108]	@ (800e734 <xTaskIncrementTick+0x168>)
 800e6c6:	681b      	ldr	r3, [r3, #0]
 800e6c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e6ca:	429a      	cmp	r2, r3
 800e6cc:	d3b9      	bcc.n	800e642 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800e6ce:	2301      	movs	r3, #1
 800e6d0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e6d2:	e7b6      	b.n	800e642 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e6d4:	4b17      	ldr	r3, [pc, #92]	@ (800e734 <xTaskIncrementTick+0x168>)
 800e6d6:	681b      	ldr	r3, [r3, #0]
 800e6d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e6da:	4915      	ldr	r1, [pc, #84]	@ (800e730 <xTaskIncrementTick+0x164>)
 800e6dc:	4613      	mov	r3, r2
 800e6de:	009b      	lsls	r3, r3, #2
 800e6e0:	4413      	add	r3, r2
 800e6e2:	009b      	lsls	r3, r3, #2
 800e6e4:	440b      	add	r3, r1
 800e6e6:	681b      	ldr	r3, [r3, #0]
 800e6e8:	2b01      	cmp	r3, #1
 800e6ea:	d901      	bls.n	800e6f0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800e6ec:	2301      	movs	r3, #1
 800e6ee:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800e6f0:	4b11      	ldr	r3, [pc, #68]	@ (800e738 <xTaskIncrementTick+0x16c>)
 800e6f2:	681b      	ldr	r3, [r3, #0]
 800e6f4:	2b00      	cmp	r3, #0
 800e6f6:	d007      	beq.n	800e708 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800e6f8:	2301      	movs	r3, #1
 800e6fa:	617b      	str	r3, [r7, #20]
 800e6fc:	e004      	b.n	800e708 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800e6fe:	4b0f      	ldr	r3, [pc, #60]	@ (800e73c <xTaskIncrementTick+0x170>)
 800e700:	681b      	ldr	r3, [r3, #0]
 800e702:	3301      	adds	r3, #1
 800e704:	4a0d      	ldr	r2, [pc, #52]	@ (800e73c <xTaskIncrementTick+0x170>)
 800e706:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800e708:	697b      	ldr	r3, [r7, #20]
}
 800e70a:	4618      	mov	r0, r3
 800e70c:	3718      	adds	r7, #24
 800e70e:	46bd      	mov	sp, r7
 800e710:	bd80      	pop	{r7, pc}
 800e712:	bf00      	nop
 800e714:	2400180c 	.word	0x2400180c
 800e718:	240017e8 	.word	0x240017e8
 800e71c:	2400179c 	.word	0x2400179c
 800e720:	240017a0 	.word	0x240017a0
 800e724:	240017fc 	.word	0x240017fc
 800e728:	24001804 	.word	0x24001804
 800e72c:	240017ec 	.word	0x240017ec
 800e730:	240016e8 	.word	0x240016e8
 800e734:	240016e4 	.word	0x240016e4
 800e738:	240017f8 	.word	0x240017f8
 800e73c:	240017f4 	.word	0x240017f4

0800e740 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e740:	b480      	push	{r7}
 800e742:	b087      	sub	sp, #28
 800e744:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e746:	4b2a      	ldr	r3, [pc, #168]	@ (800e7f0 <vTaskSwitchContext+0xb0>)
 800e748:	681b      	ldr	r3, [r3, #0]
 800e74a:	2b00      	cmp	r3, #0
 800e74c:	d003      	beq.n	800e756 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e74e:	4b29      	ldr	r3, [pc, #164]	@ (800e7f4 <vTaskSwitchContext+0xb4>)
 800e750:	2201      	movs	r2, #1
 800e752:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e754:	e045      	b.n	800e7e2 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800e756:	4b27      	ldr	r3, [pc, #156]	@ (800e7f4 <vTaskSwitchContext+0xb4>)
 800e758:	2200      	movs	r2, #0
 800e75a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e75c:	4b26      	ldr	r3, [pc, #152]	@ (800e7f8 <vTaskSwitchContext+0xb8>)
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800e762:	68fb      	ldr	r3, [r7, #12]
 800e764:	fab3 f383 	clz	r3, r3
 800e768:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800e76a:	7afb      	ldrb	r3, [r7, #11]
 800e76c:	f1c3 031f 	rsb	r3, r3, #31
 800e770:	617b      	str	r3, [r7, #20]
 800e772:	4922      	ldr	r1, [pc, #136]	@ (800e7fc <vTaskSwitchContext+0xbc>)
 800e774:	697a      	ldr	r2, [r7, #20]
 800e776:	4613      	mov	r3, r2
 800e778:	009b      	lsls	r3, r3, #2
 800e77a:	4413      	add	r3, r2
 800e77c:	009b      	lsls	r3, r3, #2
 800e77e:	440b      	add	r3, r1
 800e780:	681b      	ldr	r3, [r3, #0]
 800e782:	2b00      	cmp	r3, #0
 800e784:	d10b      	bne.n	800e79e <vTaskSwitchContext+0x5e>
	__asm volatile
 800e786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e78a:	f383 8811 	msr	BASEPRI, r3
 800e78e:	f3bf 8f6f 	isb	sy
 800e792:	f3bf 8f4f 	dsb	sy
 800e796:	607b      	str	r3, [r7, #4]
}
 800e798:	bf00      	nop
 800e79a:	bf00      	nop
 800e79c:	e7fd      	b.n	800e79a <vTaskSwitchContext+0x5a>
 800e79e:	697a      	ldr	r2, [r7, #20]
 800e7a0:	4613      	mov	r3, r2
 800e7a2:	009b      	lsls	r3, r3, #2
 800e7a4:	4413      	add	r3, r2
 800e7a6:	009b      	lsls	r3, r3, #2
 800e7a8:	4a14      	ldr	r2, [pc, #80]	@ (800e7fc <vTaskSwitchContext+0xbc>)
 800e7aa:	4413      	add	r3, r2
 800e7ac:	613b      	str	r3, [r7, #16]
 800e7ae:	693b      	ldr	r3, [r7, #16]
 800e7b0:	685b      	ldr	r3, [r3, #4]
 800e7b2:	685a      	ldr	r2, [r3, #4]
 800e7b4:	693b      	ldr	r3, [r7, #16]
 800e7b6:	605a      	str	r2, [r3, #4]
 800e7b8:	693b      	ldr	r3, [r7, #16]
 800e7ba:	685a      	ldr	r2, [r3, #4]
 800e7bc:	693b      	ldr	r3, [r7, #16]
 800e7be:	3308      	adds	r3, #8
 800e7c0:	429a      	cmp	r2, r3
 800e7c2:	d104      	bne.n	800e7ce <vTaskSwitchContext+0x8e>
 800e7c4:	693b      	ldr	r3, [r7, #16]
 800e7c6:	685b      	ldr	r3, [r3, #4]
 800e7c8:	685a      	ldr	r2, [r3, #4]
 800e7ca:	693b      	ldr	r3, [r7, #16]
 800e7cc:	605a      	str	r2, [r3, #4]
 800e7ce:	693b      	ldr	r3, [r7, #16]
 800e7d0:	685b      	ldr	r3, [r3, #4]
 800e7d2:	68db      	ldr	r3, [r3, #12]
 800e7d4:	4a0a      	ldr	r2, [pc, #40]	@ (800e800 <vTaskSwitchContext+0xc0>)
 800e7d6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e7d8:	4b09      	ldr	r3, [pc, #36]	@ (800e800 <vTaskSwitchContext+0xc0>)
 800e7da:	681b      	ldr	r3, [r3, #0]
 800e7dc:	3354      	adds	r3, #84	@ 0x54
 800e7de:	4a09      	ldr	r2, [pc, #36]	@ (800e804 <vTaskSwitchContext+0xc4>)
 800e7e0:	6013      	str	r3, [r2, #0]
}
 800e7e2:	bf00      	nop
 800e7e4:	371c      	adds	r7, #28
 800e7e6:	46bd      	mov	sp, r7
 800e7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7ec:	4770      	bx	lr
 800e7ee:	bf00      	nop
 800e7f0:	2400180c 	.word	0x2400180c
 800e7f4:	240017f8 	.word	0x240017f8
 800e7f8:	240017ec 	.word	0x240017ec
 800e7fc:	240016e8 	.word	0x240016e8
 800e800:	240016e4 	.word	0x240016e4
 800e804:	24000050 	.word	0x24000050

0800e808 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800e808:	b580      	push	{r7, lr}
 800e80a:	b084      	sub	sp, #16
 800e80c:	af00      	add	r7, sp, #0
 800e80e:	6078      	str	r0, [r7, #4]
 800e810:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	2b00      	cmp	r3, #0
 800e816:	d10b      	bne.n	800e830 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800e818:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e81c:	f383 8811 	msr	BASEPRI, r3
 800e820:	f3bf 8f6f 	isb	sy
 800e824:	f3bf 8f4f 	dsb	sy
 800e828:	60fb      	str	r3, [r7, #12]
}
 800e82a:	bf00      	nop
 800e82c:	bf00      	nop
 800e82e:	e7fd      	b.n	800e82c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e830:	4b07      	ldr	r3, [pc, #28]	@ (800e850 <vTaskPlaceOnEventList+0x48>)
 800e832:	681b      	ldr	r3, [r3, #0]
 800e834:	3318      	adds	r3, #24
 800e836:	4619      	mov	r1, r3
 800e838:	6878      	ldr	r0, [r7, #4]
 800e83a:	f7fe fe4b 	bl	800d4d4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e83e:	2101      	movs	r1, #1
 800e840:	6838      	ldr	r0, [r7, #0]
 800e842:	f000 fa9f 	bl	800ed84 <prvAddCurrentTaskToDelayedList>
}
 800e846:	bf00      	nop
 800e848:	3710      	adds	r7, #16
 800e84a:	46bd      	mov	sp, r7
 800e84c:	bd80      	pop	{r7, pc}
 800e84e:	bf00      	nop
 800e850:	240016e4 	.word	0x240016e4

0800e854 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e854:	b580      	push	{r7, lr}
 800e856:	b086      	sub	sp, #24
 800e858:	af00      	add	r7, sp, #0
 800e85a:	60f8      	str	r0, [r7, #12]
 800e85c:	60b9      	str	r1, [r7, #8]
 800e85e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800e860:	68fb      	ldr	r3, [r7, #12]
 800e862:	2b00      	cmp	r3, #0
 800e864:	d10b      	bne.n	800e87e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800e866:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e86a:	f383 8811 	msr	BASEPRI, r3
 800e86e:	f3bf 8f6f 	isb	sy
 800e872:	f3bf 8f4f 	dsb	sy
 800e876:	617b      	str	r3, [r7, #20]
}
 800e878:	bf00      	nop
 800e87a:	bf00      	nop
 800e87c:	e7fd      	b.n	800e87a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e87e:	4b0a      	ldr	r3, [pc, #40]	@ (800e8a8 <vTaskPlaceOnEventListRestricted+0x54>)
 800e880:	681b      	ldr	r3, [r3, #0]
 800e882:	3318      	adds	r3, #24
 800e884:	4619      	mov	r1, r3
 800e886:	68f8      	ldr	r0, [r7, #12]
 800e888:	f7fe fe00 	bl	800d48c <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	2b00      	cmp	r3, #0
 800e890:	d002      	beq.n	800e898 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800e892:	f04f 33ff 	mov.w	r3, #4294967295
 800e896:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800e898:	6879      	ldr	r1, [r7, #4]
 800e89a:	68b8      	ldr	r0, [r7, #8]
 800e89c:	f000 fa72 	bl	800ed84 <prvAddCurrentTaskToDelayedList>
	}
 800e8a0:	bf00      	nop
 800e8a2:	3718      	adds	r7, #24
 800e8a4:	46bd      	mov	sp, r7
 800e8a6:	bd80      	pop	{r7, pc}
 800e8a8:	240016e4 	.word	0x240016e4

0800e8ac <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e8ac:	b580      	push	{r7, lr}
 800e8ae:	b086      	sub	sp, #24
 800e8b0:	af00      	add	r7, sp, #0
 800e8b2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	68db      	ldr	r3, [r3, #12]
 800e8b8:	68db      	ldr	r3, [r3, #12]
 800e8ba:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e8bc:	693b      	ldr	r3, [r7, #16]
 800e8be:	2b00      	cmp	r3, #0
 800e8c0:	d10b      	bne.n	800e8da <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800e8c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e8c6:	f383 8811 	msr	BASEPRI, r3
 800e8ca:	f3bf 8f6f 	isb	sy
 800e8ce:	f3bf 8f4f 	dsb	sy
 800e8d2:	60fb      	str	r3, [r7, #12]
}
 800e8d4:	bf00      	nop
 800e8d6:	bf00      	nop
 800e8d8:	e7fd      	b.n	800e8d6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e8da:	693b      	ldr	r3, [r7, #16]
 800e8dc:	3318      	adds	r3, #24
 800e8de:	4618      	mov	r0, r3
 800e8e0:	f7fe fe31 	bl	800d546 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e8e4:	4b1d      	ldr	r3, [pc, #116]	@ (800e95c <xTaskRemoveFromEventList+0xb0>)
 800e8e6:	681b      	ldr	r3, [r3, #0]
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	d11c      	bne.n	800e926 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e8ec:	693b      	ldr	r3, [r7, #16]
 800e8ee:	3304      	adds	r3, #4
 800e8f0:	4618      	mov	r0, r3
 800e8f2:	f7fe fe28 	bl	800d546 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e8f6:	693b      	ldr	r3, [r7, #16]
 800e8f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e8fa:	2201      	movs	r2, #1
 800e8fc:	409a      	lsls	r2, r3
 800e8fe:	4b18      	ldr	r3, [pc, #96]	@ (800e960 <xTaskRemoveFromEventList+0xb4>)
 800e900:	681b      	ldr	r3, [r3, #0]
 800e902:	4313      	orrs	r3, r2
 800e904:	4a16      	ldr	r2, [pc, #88]	@ (800e960 <xTaskRemoveFromEventList+0xb4>)
 800e906:	6013      	str	r3, [r2, #0]
 800e908:	693b      	ldr	r3, [r7, #16]
 800e90a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e90c:	4613      	mov	r3, r2
 800e90e:	009b      	lsls	r3, r3, #2
 800e910:	4413      	add	r3, r2
 800e912:	009b      	lsls	r3, r3, #2
 800e914:	4a13      	ldr	r2, [pc, #76]	@ (800e964 <xTaskRemoveFromEventList+0xb8>)
 800e916:	441a      	add	r2, r3
 800e918:	693b      	ldr	r3, [r7, #16]
 800e91a:	3304      	adds	r3, #4
 800e91c:	4619      	mov	r1, r3
 800e91e:	4610      	mov	r0, r2
 800e920:	f7fe fdb4 	bl	800d48c <vListInsertEnd>
 800e924:	e005      	b.n	800e932 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800e926:	693b      	ldr	r3, [r7, #16]
 800e928:	3318      	adds	r3, #24
 800e92a:	4619      	mov	r1, r3
 800e92c:	480e      	ldr	r0, [pc, #56]	@ (800e968 <xTaskRemoveFromEventList+0xbc>)
 800e92e:	f7fe fdad 	bl	800d48c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e932:	693b      	ldr	r3, [r7, #16]
 800e934:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e936:	4b0d      	ldr	r3, [pc, #52]	@ (800e96c <xTaskRemoveFromEventList+0xc0>)
 800e938:	681b      	ldr	r3, [r3, #0]
 800e93a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e93c:	429a      	cmp	r2, r3
 800e93e:	d905      	bls.n	800e94c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800e940:	2301      	movs	r3, #1
 800e942:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800e944:	4b0a      	ldr	r3, [pc, #40]	@ (800e970 <xTaskRemoveFromEventList+0xc4>)
 800e946:	2201      	movs	r2, #1
 800e948:	601a      	str	r2, [r3, #0]
 800e94a:	e001      	b.n	800e950 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800e94c:	2300      	movs	r3, #0
 800e94e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800e950:	697b      	ldr	r3, [r7, #20]
}
 800e952:	4618      	mov	r0, r3
 800e954:	3718      	adds	r7, #24
 800e956:	46bd      	mov	sp, r7
 800e958:	bd80      	pop	{r7, pc}
 800e95a:	bf00      	nop
 800e95c:	2400180c 	.word	0x2400180c
 800e960:	240017ec 	.word	0x240017ec
 800e964:	240016e8 	.word	0x240016e8
 800e968:	240017a4 	.word	0x240017a4
 800e96c:	240016e4 	.word	0x240016e4
 800e970:	240017f8 	.word	0x240017f8

0800e974 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800e974:	b480      	push	{r7}
 800e976:	b083      	sub	sp, #12
 800e978:	af00      	add	r7, sp, #0
 800e97a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800e97c:	4b06      	ldr	r3, [pc, #24]	@ (800e998 <vTaskInternalSetTimeOutState+0x24>)
 800e97e:	681a      	ldr	r2, [r3, #0]
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800e984:	4b05      	ldr	r3, [pc, #20]	@ (800e99c <vTaskInternalSetTimeOutState+0x28>)
 800e986:	681a      	ldr	r2, [r3, #0]
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	605a      	str	r2, [r3, #4]
}
 800e98c:	bf00      	nop
 800e98e:	370c      	adds	r7, #12
 800e990:	46bd      	mov	sp, r7
 800e992:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e996:	4770      	bx	lr
 800e998:	240017fc 	.word	0x240017fc
 800e99c:	240017e8 	.word	0x240017e8

0800e9a0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800e9a0:	b580      	push	{r7, lr}
 800e9a2:	b088      	sub	sp, #32
 800e9a4:	af00      	add	r7, sp, #0
 800e9a6:	6078      	str	r0, [r7, #4]
 800e9a8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d10b      	bne.n	800e9c8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800e9b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e9b4:	f383 8811 	msr	BASEPRI, r3
 800e9b8:	f3bf 8f6f 	isb	sy
 800e9bc:	f3bf 8f4f 	dsb	sy
 800e9c0:	613b      	str	r3, [r7, #16]
}
 800e9c2:	bf00      	nop
 800e9c4:	bf00      	nop
 800e9c6:	e7fd      	b.n	800e9c4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800e9c8:	683b      	ldr	r3, [r7, #0]
 800e9ca:	2b00      	cmp	r3, #0
 800e9cc:	d10b      	bne.n	800e9e6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800e9ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e9d2:	f383 8811 	msr	BASEPRI, r3
 800e9d6:	f3bf 8f6f 	isb	sy
 800e9da:	f3bf 8f4f 	dsb	sy
 800e9de:	60fb      	str	r3, [r7, #12]
}
 800e9e0:	bf00      	nop
 800e9e2:	bf00      	nop
 800e9e4:	e7fd      	b.n	800e9e2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800e9e6:	f000 fe9f 	bl	800f728 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800e9ea:	4b1d      	ldr	r3, [pc, #116]	@ (800ea60 <xTaskCheckForTimeOut+0xc0>)
 800e9ec:	681b      	ldr	r3, [r3, #0]
 800e9ee:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	685b      	ldr	r3, [r3, #4]
 800e9f4:	69ba      	ldr	r2, [r7, #24]
 800e9f6:	1ad3      	subs	r3, r2, r3
 800e9f8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800e9fa:	683b      	ldr	r3, [r7, #0]
 800e9fc:	681b      	ldr	r3, [r3, #0]
 800e9fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea02:	d102      	bne.n	800ea0a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ea04:	2300      	movs	r3, #0
 800ea06:	61fb      	str	r3, [r7, #28]
 800ea08:	e023      	b.n	800ea52 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	681a      	ldr	r2, [r3, #0]
 800ea0e:	4b15      	ldr	r3, [pc, #84]	@ (800ea64 <xTaskCheckForTimeOut+0xc4>)
 800ea10:	681b      	ldr	r3, [r3, #0]
 800ea12:	429a      	cmp	r2, r3
 800ea14:	d007      	beq.n	800ea26 <xTaskCheckForTimeOut+0x86>
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	685b      	ldr	r3, [r3, #4]
 800ea1a:	69ba      	ldr	r2, [r7, #24]
 800ea1c:	429a      	cmp	r2, r3
 800ea1e:	d302      	bcc.n	800ea26 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ea20:	2301      	movs	r3, #1
 800ea22:	61fb      	str	r3, [r7, #28]
 800ea24:	e015      	b.n	800ea52 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ea26:	683b      	ldr	r3, [r7, #0]
 800ea28:	681b      	ldr	r3, [r3, #0]
 800ea2a:	697a      	ldr	r2, [r7, #20]
 800ea2c:	429a      	cmp	r2, r3
 800ea2e:	d20b      	bcs.n	800ea48 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ea30:	683b      	ldr	r3, [r7, #0]
 800ea32:	681a      	ldr	r2, [r3, #0]
 800ea34:	697b      	ldr	r3, [r7, #20]
 800ea36:	1ad2      	subs	r2, r2, r3
 800ea38:	683b      	ldr	r3, [r7, #0]
 800ea3a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ea3c:	6878      	ldr	r0, [r7, #4]
 800ea3e:	f7ff ff99 	bl	800e974 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ea42:	2300      	movs	r3, #0
 800ea44:	61fb      	str	r3, [r7, #28]
 800ea46:	e004      	b.n	800ea52 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800ea48:	683b      	ldr	r3, [r7, #0]
 800ea4a:	2200      	movs	r2, #0
 800ea4c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ea4e:	2301      	movs	r3, #1
 800ea50:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ea52:	f000 fe9b 	bl	800f78c <vPortExitCritical>

	return xReturn;
 800ea56:	69fb      	ldr	r3, [r7, #28]
}
 800ea58:	4618      	mov	r0, r3
 800ea5a:	3720      	adds	r7, #32
 800ea5c:	46bd      	mov	sp, r7
 800ea5e:	bd80      	pop	{r7, pc}
 800ea60:	240017e8 	.word	0x240017e8
 800ea64:	240017fc 	.word	0x240017fc

0800ea68 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ea68:	b480      	push	{r7}
 800ea6a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ea6c:	4b03      	ldr	r3, [pc, #12]	@ (800ea7c <vTaskMissedYield+0x14>)
 800ea6e:	2201      	movs	r2, #1
 800ea70:	601a      	str	r2, [r3, #0]
}
 800ea72:	bf00      	nop
 800ea74:	46bd      	mov	sp, r7
 800ea76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea7a:	4770      	bx	lr
 800ea7c:	240017f8 	.word	0x240017f8

0800ea80 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ea80:	b580      	push	{r7, lr}
 800ea82:	b082      	sub	sp, #8
 800ea84:	af00      	add	r7, sp, #0
 800ea86:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ea88:	f000 f852 	bl	800eb30 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ea8c:	4b06      	ldr	r3, [pc, #24]	@ (800eaa8 <prvIdleTask+0x28>)
 800ea8e:	681b      	ldr	r3, [r3, #0]
 800ea90:	2b01      	cmp	r3, #1
 800ea92:	d9f9      	bls.n	800ea88 <prvIdleTask+0x8>
			{
				taskYIELD();
 800ea94:	4b05      	ldr	r3, [pc, #20]	@ (800eaac <prvIdleTask+0x2c>)
 800ea96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ea9a:	601a      	str	r2, [r3, #0]
 800ea9c:	f3bf 8f4f 	dsb	sy
 800eaa0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800eaa4:	e7f0      	b.n	800ea88 <prvIdleTask+0x8>
 800eaa6:	bf00      	nop
 800eaa8:	240016e8 	.word	0x240016e8
 800eaac:	e000ed04 	.word	0xe000ed04

0800eab0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800eab0:	b580      	push	{r7, lr}
 800eab2:	b082      	sub	sp, #8
 800eab4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800eab6:	2300      	movs	r3, #0
 800eab8:	607b      	str	r3, [r7, #4]
 800eaba:	e00c      	b.n	800ead6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800eabc:	687a      	ldr	r2, [r7, #4]
 800eabe:	4613      	mov	r3, r2
 800eac0:	009b      	lsls	r3, r3, #2
 800eac2:	4413      	add	r3, r2
 800eac4:	009b      	lsls	r3, r3, #2
 800eac6:	4a12      	ldr	r2, [pc, #72]	@ (800eb10 <prvInitialiseTaskLists+0x60>)
 800eac8:	4413      	add	r3, r2
 800eaca:	4618      	mov	r0, r3
 800eacc:	f7fe fcb1 	bl	800d432 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	3301      	adds	r3, #1
 800ead4:	607b      	str	r3, [r7, #4]
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	2b06      	cmp	r3, #6
 800eada:	d9ef      	bls.n	800eabc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800eadc:	480d      	ldr	r0, [pc, #52]	@ (800eb14 <prvInitialiseTaskLists+0x64>)
 800eade:	f7fe fca8 	bl	800d432 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800eae2:	480d      	ldr	r0, [pc, #52]	@ (800eb18 <prvInitialiseTaskLists+0x68>)
 800eae4:	f7fe fca5 	bl	800d432 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800eae8:	480c      	ldr	r0, [pc, #48]	@ (800eb1c <prvInitialiseTaskLists+0x6c>)
 800eaea:	f7fe fca2 	bl	800d432 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800eaee:	480c      	ldr	r0, [pc, #48]	@ (800eb20 <prvInitialiseTaskLists+0x70>)
 800eaf0:	f7fe fc9f 	bl	800d432 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800eaf4:	480b      	ldr	r0, [pc, #44]	@ (800eb24 <prvInitialiseTaskLists+0x74>)
 800eaf6:	f7fe fc9c 	bl	800d432 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800eafa:	4b0b      	ldr	r3, [pc, #44]	@ (800eb28 <prvInitialiseTaskLists+0x78>)
 800eafc:	4a05      	ldr	r2, [pc, #20]	@ (800eb14 <prvInitialiseTaskLists+0x64>)
 800eafe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800eb00:	4b0a      	ldr	r3, [pc, #40]	@ (800eb2c <prvInitialiseTaskLists+0x7c>)
 800eb02:	4a05      	ldr	r2, [pc, #20]	@ (800eb18 <prvInitialiseTaskLists+0x68>)
 800eb04:	601a      	str	r2, [r3, #0]
}
 800eb06:	bf00      	nop
 800eb08:	3708      	adds	r7, #8
 800eb0a:	46bd      	mov	sp, r7
 800eb0c:	bd80      	pop	{r7, pc}
 800eb0e:	bf00      	nop
 800eb10:	240016e8 	.word	0x240016e8
 800eb14:	24001774 	.word	0x24001774
 800eb18:	24001788 	.word	0x24001788
 800eb1c:	240017a4 	.word	0x240017a4
 800eb20:	240017b8 	.word	0x240017b8
 800eb24:	240017d0 	.word	0x240017d0
 800eb28:	2400179c 	.word	0x2400179c
 800eb2c:	240017a0 	.word	0x240017a0

0800eb30 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800eb30:	b580      	push	{r7, lr}
 800eb32:	b082      	sub	sp, #8
 800eb34:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800eb36:	e019      	b.n	800eb6c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800eb38:	f000 fdf6 	bl	800f728 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eb3c:	4b10      	ldr	r3, [pc, #64]	@ (800eb80 <prvCheckTasksWaitingTermination+0x50>)
 800eb3e:	68db      	ldr	r3, [r3, #12]
 800eb40:	68db      	ldr	r3, [r3, #12]
 800eb42:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	3304      	adds	r3, #4
 800eb48:	4618      	mov	r0, r3
 800eb4a:	f7fe fcfc 	bl	800d546 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800eb4e:	4b0d      	ldr	r3, [pc, #52]	@ (800eb84 <prvCheckTasksWaitingTermination+0x54>)
 800eb50:	681b      	ldr	r3, [r3, #0]
 800eb52:	3b01      	subs	r3, #1
 800eb54:	4a0b      	ldr	r2, [pc, #44]	@ (800eb84 <prvCheckTasksWaitingTermination+0x54>)
 800eb56:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800eb58:	4b0b      	ldr	r3, [pc, #44]	@ (800eb88 <prvCheckTasksWaitingTermination+0x58>)
 800eb5a:	681b      	ldr	r3, [r3, #0]
 800eb5c:	3b01      	subs	r3, #1
 800eb5e:	4a0a      	ldr	r2, [pc, #40]	@ (800eb88 <prvCheckTasksWaitingTermination+0x58>)
 800eb60:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800eb62:	f000 fe13 	bl	800f78c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800eb66:	6878      	ldr	r0, [r7, #4]
 800eb68:	f000 f810 	bl	800eb8c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800eb6c:	4b06      	ldr	r3, [pc, #24]	@ (800eb88 <prvCheckTasksWaitingTermination+0x58>)
 800eb6e:	681b      	ldr	r3, [r3, #0]
 800eb70:	2b00      	cmp	r3, #0
 800eb72:	d1e1      	bne.n	800eb38 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800eb74:	bf00      	nop
 800eb76:	bf00      	nop
 800eb78:	3708      	adds	r7, #8
 800eb7a:	46bd      	mov	sp, r7
 800eb7c:	bd80      	pop	{r7, pc}
 800eb7e:	bf00      	nop
 800eb80:	240017b8 	.word	0x240017b8
 800eb84:	240017e4 	.word	0x240017e4
 800eb88:	240017cc 	.word	0x240017cc

0800eb8c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800eb8c:	b580      	push	{r7, lr}
 800eb8e:	b084      	sub	sp, #16
 800eb90:	af00      	add	r7, sp, #0
 800eb92:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	3354      	adds	r3, #84	@ 0x54
 800eb98:	4618      	mov	r0, r3
 800eb9a:	f002 f819 	bl	8010bd0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800eb9e:	687b      	ldr	r3, [r7, #4]
 800eba0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800eba4:	2b00      	cmp	r3, #0
 800eba6:	d108      	bne.n	800ebba <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ebac:	4618      	mov	r0, r3
 800ebae:	f000 ffab 	bl	800fb08 <vPortFree>
				vPortFree( pxTCB );
 800ebb2:	6878      	ldr	r0, [r7, #4]
 800ebb4:	f000 ffa8 	bl	800fb08 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ebb8:	e019      	b.n	800ebee <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ebc0:	2b01      	cmp	r3, #1
 800ebc2:	d103      	bne.n	800ebcc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800ebc4:	6878      	ldr	r0, [r7, #4]
 800ebc6:	f000 ff9f 	bl	800fb08 <vPortFree>
	}
 800ebca:	e010      	b.n	800ebee <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ebd2:	2b02      	cmp	r3, #2
 800ebd4:	d00b      	beq.n	800ebee <prvDeleteTCB+0x62>
	__asm volatile
 800ebd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ebda:	f383 8811 	msr	BASEPRI, r3
 800ebde:	f3bf 8f6f 	isb	sy
 800ebe2:	f3bf 8f4f 	dsb	sy
 800ebe6:	60fb      	str	r3, [r7, #12]
}
 800ebe8:	bf00      	nop
 800ebea:	bf00      	nop
 800ebec:	e7fd      	b.n	800ebea <prvDeleteTCB+0x5e>
	}
 800ebee:	bf00      	nop
 800ebf0:	3710      	adds	r7, #16
 800ebf2:	46bd      	mov	sp, r7
 800ebf4:	bd80      	pop	{r7, pc}
	...

0800ebf8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ebf8:	b480      	push	{r7}
 800ebfa:	b083      	sub	sp, #12
 800ebfc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ebfe:	4b0c      	ldr	r3, [pc, #48]	@ (800ec30 <prvResetNextTaskUnblockTime+0x38>)
 800ec00:	681b      	ldr	r3, [r3, #0]
 800ec02:	681b      	ldr	r3, [r3, #0]
 800ec04:	2b00      	cmp	r3, #0
 800ec06:	d104      	bne.n	800ec12 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ec08:	4b0a      	ldr	r3, [pc, #40]	@ (800ec34 <prvResetNextTaskUnblockTime+0x3c>)
 800ec0a:	f04f 32ff 	mov.w	r2, #4294967295
 800ec0e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ec10:	e008      	b.n	800ec24 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ec12:	4b07      	ldr	r3, [pc, #28]	@ (800ec30 <prvResetNextTaskUnblockTime+0x38>)
 800ec14:	681b      	ldr	r3, [r3, #0]
 800ec16:	68db      	ldr	r3, [r3, #12]
 800ec18:	68db      	ldr	r3, [r3, #12]
 800ec1a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	685b      	ldr	r3, [r3, #4]
 800ec20:	4a04      	ldr	r2, [pc, #16]	@ (800ec34 <prvResetNextTaskUnblockTime+0x3c>)
 800ec22:	6013      	str	r3, [r2, #0]
}
 800ec24:	bf00      	nop
 800ec26:	370c      	adds	r7, #12
 800ec28:	46bd      	mov	sp, r7
 800ec2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec2e:	4770      	bx	lr
 800ec30:	2400179c 	.word	0x2400179c
 800ec34:	24001804 	.word	0x24001804

0800ec38 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ec38:	b480      	push	{r7}
 800ec3a:	b083      	sub	sp, #12
 800ec3c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ec3e:	4b0b      	ldr	r3, [pc, #44]	@ (800ec6c <xTaskGetSchedulerState+0x34>)
 800ec40:	681b      	ldr	r3, [r3, #0]
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	d102      	bne.n	800ec4c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ec46:	2301      	movs	r3, #1
 800ec48:	607b      	str	r3, [r7, #4]
 800ec4a:	e008      	b.n	800ec5e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ec4c:	4b08      	ldr	r3, [pc, #32]	@ (800ec70 <xTaskGetSchedulerState+0x38>)
 800ec4e:	681b      	ldr	r3, [r3, #0]
 800ec50:	2b00      	cmp	r3, #0
 800ec52:	d102      	bne.n	800ec5a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ec54:	2302      	movs	r3, #2
 800ec56:	607b      	str	r3, [r7, #4]
 800ec58:	e001      	b.n	800ec5e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ec5a:	2300      	movs	r3, #0
 800ec5c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ec5e:	687b      	ldr	r3, [r7, #4]
	}
 800ec60:	4618      	mov	r0, r3
 800ec62:	370c      	adds	r7, #12
 800ec64:	46bd      	mov	sp, r7
 800ec66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec6a:	4770      	bx	lr
 800ec6c:	240017f0 	.word	0x240017f0
 800ec70:	2400180c 	.word	0x2400180c

0800ec74 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ec74:	b580      	push	{r7, lr}
 800ec76:	b086      	sub	sp, #24
 800ec78:	af00      	add	r7, sp, #0
 800ec7a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ec80:	2300      	movs	r3, #0
 800ec82:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	d070      	beq.n	800ed6c <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ec8a:	4b3b      	ldr	r3, [pc, #236]	@ (800ed78 <xTaskPriorityDisinherit+0x104>)
 800ec8c:	681b      	ldr	r3, [r3, #0]
 800ec8e:	693a      	ldr	r2, [r7, #16]
 800ec90:	429a      	cmp	r2, r3
 800ec92:	d00b      	beq.n	800ecac <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800ec94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec98:	f383 8811 	msr	BASEPRI, r3
 800ec9c:	f3bf 8f6f 	isb	sy
 800eca0:	f3bf 8f4f 	dsb	sy
 800eca4:	60fb      	str	r3, [r7, #12]
}
 800eca6:	bf00      	nop
 800eca8:	bf00      	nop
 800ecaa:	e7fd      	b.n	800eca8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ecac:	693b      	ldr	r3, [r7, #16]
 800ecae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	d10b      	bne.n	800eccc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800ecb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ecb8:	f383 8811 	msr	BASEPRI, r3
 800ecbc:	f3bf 8f6f 	isb	sy
 800ecc0:	f3bf 8f4f 	dsb	sy
 800ecc4:	60bb      	str	r3, [r7, #8]
}
 800ecc6:	bf00      	nop
 800ecc8:	bf00      	nop
 800ecca:	e7fd      	b.n	800ecc8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800eccc:	693b      	ldr	r3, [r7, #16]
 800ecce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ecd0:	1e5a      	subs	r2, r3, #1
 800ecd2:	693b      	ldr	r3, [r7, #16]
 800ecd4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ecd6:	693b      	ldr	r3, [r7, #16]
 800ecd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ecda:	693b      	ldr	r3, [r7, #16]
 800ecdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ecde:	429a      	cmp	r2, r3
 800ece0:	d044      	beq.n	800ed6c <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ece2:	693b      	ldr	r3, [r7, #16]
 800ece4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ece6:	2b00      	cmp	r3, #0
 800ece8:	d140      	bne.n	800ed6c <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ecea:	693b      	ldr	r3, [r7, #16]
 800ecec:	3304      	adds	r3, #4
 800ecee:	4618      	mov	r0, r3
 800ecf0:	f7fe fc29 	bl	800d546 <uxListRemove>
 800ecf4:	4603      	mov	r3, r0
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d115      	bne.n	800ed26 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800ecfa:	693b      	ldr	r3, [r7, #16]
 800ecfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ecfe:	491f      	ldr	r1, [pc, #124]	@ (800ed7c <xTaskPriorityDisinherit+0x108>)
 800ed00:	4613      	mov	r3, r2
 800ed02:	009b      	lsls	r3, r3, #2
 800ed04:	4413      	add	r3, r2
 800ed06:	009b      	lsls	r3, r3, #2
 800ed08:	440b      	add	r3, r1
 800ed0a:	681b      	ldr	r3, [r3, #0]
 800ed0c:	2b00      	cmp	r3, #0
 800ed0e:	d10a      	bne.n	800ed26 <xTaskPriorityDisinherit+0xb2>
 800ed10:	693b      	ldr	r3, [r7, #16]
 800ed12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed14:	2201      	movs	r2, #1
 800ed16:	fa02 f303 	lsl.w	r3, r2, r3
 800ed1a:	43da      	mvns	r2, r3
 800ed1c:	4b18      	ldr	r3, [pc, #96]	@ (800ed80 <xTaskPriorityDisinherit+0x10c>)
 800ed1e:	681b      	ldr	r3, [r3, #0]
 800ed20:	4013      	ands	r3, r2
 800ed22:	4a17      	ldr	r2, [pc, #92]	@ (800ed80 <xTaskPriorityDisinherit+0x10c>)
 800ed24:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ed26:	693b      	ldr	r3, [r7, #16]
 800ed28:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ed2a:	693b      	ldr	r3, [r7, #16]
 800ed2c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ed2e:	693b      	ldr	r3, [r7, #16]
 800ed30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed32:	f1c3 0207 	rsb	r2, r3, #7
 800ed36:	693b      	ldr	r3, [r7, #16]
 800ed38:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ed3a:	693b      	ldr	r3, [r7, #16]
 800ed3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed3e:	2201      	movs	r2, #1
 800ed40:	409a      	lsls	r2, r3
 800ed42:	4b0f      	ldr	r3, [pc, #60]	@ (800ed80 <xTaskPriorityDisinherit+0x10c>)
 800ed44:	681b      	ldr	r3, [r3, #0]
 800ed46:	4313      	orrs	r3, r2
 800ed48:	4a0d      	ldr	r2, [pc, #52]	@ (800ed80 <xTaskPriorityDisinherit+0x10c>)
 800ed4a:	6013      	str	r3, [r2, #0]
 800ed4c:	693b      	ldr	r3, [r7, #16]
 800ed4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ed50:	4613      	mov	r3, r2
 800ed52:	009b      	lsls	r3, r3, #2
 800ed54:	4413      	add	r3, r2
 800ed56:	009b      	lsls	r3, r3, #2
 800ed58:	4a08      	ldr	r2, [pc, #32]	@ (800ed7c <xTaskPriorityDisinherit+0x108>)
 800ed5a:	441a      	add	r2, r3
 800ed5c:	693b      	ldr	r3, [r7, #16]
 800ed5e:	3304      	adds	r3, #4
 800ed60:	4619      	mov	r1, r3
 800ed62:	4610      	mov	r0, r2
 800ed64:	f7fe fb92 	bl	800d48c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ed68:	2301      	movs	r3, #1
 800ed6a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ed6c:	697b      	ldr	r3, [r7, #20]
	}
 800ed6e:	4618      	mov	r0, r3
 800ed70:	3718      	adds	r7, #24
 800ed72:	46bd      	mov	sp, r7
 800ed74:	bd80      	pop	{r7, pc}
 800ed76:	bf00      	nop
 800ed78:	240016e4 	.word	0x240016e4
 800ed7c:	240016e8 	.word	0x240016e8
 800ed80:	240017ec 	.word	0x240017ec

0800ed84 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ed84:	b580      	push	{r7, lr}
 800ed86:	b084      	sub	sp, #16
 800ed88:	af00      	add	r7, sp, #0
 800ed8a:	6078      	str	r0, [r7, #4]
 800ed8c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ed8e:	4b29      	ldr	r3, [pc, #164]	@ (800ee34 <prvAddCurrentTaskToDelayedList+0xb0>)
 800ed90:	681b      	ldr	r3, [r3, #0]
 800ed92:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ed94:	4b28      	ldr	r3, [pc, #160]	@ (800ee38 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ed96:	681b      	ldr	r3, [r3, #0]
 800ed98:	3304      	adds	r3, #4
 800ed9a:	4618      	mov	r0, r3
 800ed9c:	f7fe fbd3 	bl	800d546 <uxListRemove>
 800eda0:	4603      	mov	r3, r0
 800eda2:	2b00      	cmp	r3, #0
 800eda4:	d10b      	bne.n	800edbe <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800eda6:	4b24      	ldr	r3, [pc, #144]	@ (800ee38 <prvAddCurrentTaskToDelayedList+0xb4>)
 800eda8:	681b      	ldr	r3, [r3, #0]
 800edaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800edac:	2201      	movs	r2, #1
 800edae:	fa02 f303 	lsl.w	r3, r2, r3
 800edb2:	43da      	mvns	r2, r3
 800edb4:	4b21      	ldr	r3, [pc, #132]	@ (800ee3c <prvAddCurrentTaskToDelayedList+0xb8>)
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	4013      	ands	r3, r2
 800edba:	4a20      	ldr	r2, [pc, #128]	@ (800ee3c <prvAddCurrentTaskToDelayedList+0xb8>)
 800edbc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800edc4:	d10a      	bne.n	800eddc <prvAddCurrentTaskToDelayedList+0x58>
 800edc6:	683b      	ldr	r3, [r7, #0]
 800edc8:	2b00      	cmp	r3, #0
 800edca:	d007      	beq.n	800eddc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800edcc:	4b1a      	ldr	r3, [pc, #104]	@ (800ee38 <prvAddCurrentTaskToDelayedList+0xb4>)
 800edce:	681b      	ldr	r3, [r3, #0]
 800edd0:	3304      	adds	r3, #4
 800edd2:	4619      	mov	r1, r3
 800edd4:	481a      	ldr	r0, [pc, #104]	@ (800ee40 <prvAddCurrentTaskToDelayedList+0xbc>)
 800edd6:	f7fe fb59 	bl	800d48c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800edda:	e026      	b.n	800ee2a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800eddc:	68fa      	ldr	r2, [r7, #12]
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	4413      	add	r3, r2
 800ede2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ede4:	4b14      	ldr	r3, [pc, #80]	@ (800ee38 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ede6:	681b      	ldr	r3, [r3, #0]
 800ede8:	68ba      	ldr	r2, [r7, #8]
 800edea:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800edec:	68ba      	ldr	r2, [r7, #8]
 800edee:	68fb      	ldr	r3, [r7, #12]
 800edf0:	429a      	cmp	r2, r3
 800edf2:	d209      	bcs.n	800ee08 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800edf4:	4b13      	ldr	r3, [pc, #76]	@ (800ee44 <prvAddCurrentTaskToDelayedList+0xc0>)
 800edf6:	681a      	ldr	r2, [r3, #0]
 800edf8:	4b0f      	ldr	r3, [pc, #60]	@ (800ee38 <prvAddCurrentTaskToDelayedList+0xb4>)
 800edfa:	681b      	ldr	r3, [r3, #0]
 800edfc:	3304      	adds	r3, #4
 800edfe:	4619      	mov	r1, r3
 800ee00:	4610      	mov	r0, r2
 800ee02:	f7fe fb67 	bl	800d4d4 <vListInsert>
}
 800ee06:	e010      	b.n	800ee2a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ee08:	4b0f      	ldr	r3, [pc, #60]	@ (800ee48 <prvAddCurrentTaskToDelayedList+0xc4>)
 800ee0a:	681a      	ldr	r2, [r3, #0]
 800ee0c:	4b0a      	ldr	r3, [pc, #40]	@ (800ee38 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ee0e:	681b      	ldr	r3, [r3, #0]
 800ee10:	3304      	adds	r3, #4
 800ee12:	4619      	mov	r1, r3
 800ee14:	4610      	mov	r0, r2
 800ee16:	f7fe fb5d 	bl	800d4d4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ee1a:	4b0c      	ldr	r3, [pc, #48]	@ (800ee4c <prvAddCurrentTaskToDelayedList+0xc8>)
 800ee1c:	681b      	ldr	r3, [r3, #0]
 800ee1e:	68ba      	ldr	r2, [r7, #8]
 800ee20:	429a      	cmp	r2, r3
 800ee22:	d202      	bcs.n	800ee2a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800ee24:	4a09      	ldr	r2, [pc, #36]	@ (800ee4c <prvAddCurrentTaskToDelayedList+0xc8>)
 800ee26:	68bb      	ldr	r3, [r7, #8]
 800ee28:	6013      	str	r3, [r2, #0]
}
 800ee2a:	bf00      	nop
 800ee2c:	3710      	adds	r7, #16
 800ee2e:	46bd      	mov	sp, r7
 800ee30:	bd80      	pop	{r7, pc}
 800ee32:	bf00      	nop
 800ee34:	240017e8 	.word	0x240017e8
 800ee38:	240016e4 	.word	0x240016e4
 800ee3c:	240017ec 	.word	0x240017ec
 800ee40:	240017d0 	.word	0x240017d0
 800ee44:	240017a0 	.word	0x240017a0
 800ee48:	2400179c 	.word	0x2400179c
 800ee4c:	24001804 	.word	0x24001804

0800ee50 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800ee50:	b580      	push	{r7, lr}
 800ee52:	b08a      	sub	sp, #40	@ 0x28
 800ee54:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800ee56:	2300      	movs	r3, #0
 800ee58:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800ee5a:	f000 faf7 	bl	800f44c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800ee5e:	4b1d      	ldr	r3, [pc, #116]	@ (800eed4 <xTimerCreateTimerTask+0x84>)
 800ee60:	681b      	ldr	r3, [r3, #0]
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	d021      	beq.n	800eeaa <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800ee66:	2300      	movs	r3, #0
 800ee68:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800ee6a:	2300      	movs	r3, #0
 800ee6c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800ee6e:	1d3a      	adds	r2, r7, #4
 800ee70:	f107 0108 	add.w	r1, r7, #8
 800ee74:	f107 030c 	add.w	r3, r7, #12
 800ee78:	4618      	mov	r0, r3
 800ee7a:	f7f3 fc57 	bl	800272c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800ee7e:	6879      	ldr	r1, [r7, #4]
 800ee80:	68bb      	ldr	r3, [r7, #8]
 800ee82:	68fa      	ldr	r2, [r7, #12]
 800ee84:	9202      	str	r2, [sp, #8]
 800ee86:	9301      	str	r3, [sp, #4]
 800ee88:	2302      	movs	r3, #2
 800ee8a:	9300      	str	r3, [sp, #0]
 800ee8c:	2300      	movs	r3, #0
 800ee8e:	460a      	mov	r2, r1
 800ee90:	4911      	ldr	r1, [pc, #68]	@ (800eed8 <xTimerCreateTimerTask+0x88>)
 800ee92:	4812      	ldr	r0, [pc, #72]	@ (800eedc <xTimerCreateTimerTask+0x8c>)
 800ee94:	f7ff f87c 	bl	800df90 <xTaskCreateStatic>
 800ee98:	4603      	mov	r3, r0
 800ee9a:	4a11      	ldr	r2, [pc, #68]	@ (800eee0 <xTimerCreateTimerTask+0x90>)
 800ee9c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800ee9e:	4b10      	ldr	r3, [pc, #64]	@ (800eee0 <xTimerCreateTimerTask+0x90>)
 800eea0:	681b      	ldr	r3, [r3, #0]
 800eea2:	2b00      	cmp	r3, #0
 800eea4:	d001      	beq.n	800eeaa <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800eea6:	2301      	movs	r3, #1
 800eea8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800eeaa:	697b      	ldr	r3, [r7, #20]
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	d10b      	bne.n	800eec8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800eeb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eeb4:	f383 8811 	msr	BASEPRI, r3
 800eeb8:	f3bf 8f6f 	isb	sy
 800eebc:	f3bf 8f4f 	dsb	sy
 800eec0:	613b      	str	r3, [r7, #16]
}
 800eec2:	bf00      	nop
 800eec4:	bf00      	nop
 800eec6:	e7fd      	b.n	800eec4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800eec8:	697b      	ldr	r3, [r7, #20]
}
 800eeca:	4618      	mov	r0, r3
 800eecc:	3718      	adds	r7, #24
 800eece:	46bd      	mov	sp, r7
 800eed0:	bd80      	pop	{r7, pc}
 800eed2:	bf00      	nop
 800eed4:	24001840 	.word	0x24001840
 800eed8:	08011798 	.word	0x08011798
 800eedc:	0800f01d 	.word	0x0800f01d
 800eee0:	24001844 	.word	0x24001844

0800eee4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800eee4:	b580      	push	{r7, lr}
 800eee6:	b08a      	sub	sp, #40	@ 0x28
 800eee8:	af00      	add	r7, sp, #0
 800eeea:	60f8      	str	r0, [r7, #12]
 800eeec:	60b9      	str	r1, [r7, #8]
 800eeee:	607a      	str	r2, [r7, #4]
 800eef0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800eef2:	2300      	movs	r3, #0
 800eef4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800eef6:	68fb      	ldr	r3, [r7, #12]
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	d10b      	bne.n	800ef14 <xTimerGenericCommand+0x30>
	__asm volatile
 800eefc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef00:	f383 8811 	msr	BASEPRI, r3
 800ef04:	f3bf 8f6f 	isb	sy
 800ef08:	f3bf 8f4f 	dsb	sy
 800ef0c:	623b      	str	r3, [r7, #32]
}
 800ef0e:	bf00      	nop
 800ef10:	bf00      	nop
 800ef12:	e7fd      	b.n	800ef10 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800ef14:	4b19      	ldr	r3, [pc, #100]	@ (800ef7c <xTimerGenericCommand+0x98>)
 800ef16:	681b      	ldr	r3, [r3, #0]
 800ef18:	2b00      	cmp	r3, #0
 800ef1a:	d02a      	beq.n	800ef72 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800ef1c:	68bb      	ldr	r3, [r7, #8]
 800ef1e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800ef24:	68fb      	ldr	r3, [r7, #12]
 800ef26:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800ef28:	68bb      	ldr	r3, [r7, #8]
 800ef2a:	2b05      	cmp	r3, #5
 800ef2c:	dc18      	bgt.n	800ef60 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800ef2e:	f7ff fe83 	bl	800ec38 <xTaskGetSchedulerState>
 800ef32:	4603      	mov	r3, r0
 800ef34:	2b02      	cmp	r3, #2
 800ef36:	d109      	bne.n	800ef4c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800ef38:	4b10      	ldr	r3, [pc, #64]	@ (800ef7c <xTimerGenericCommand+0x98>)
 800ef3a:	6818      	ldr	r0, [r3, #0]
 800ef3c:	f107 0114 	add.w	r1, r7, #20
 800ef40:	2300      	movs	r3, #0
 800ef42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ef44:	f7fe fc34 	bl	800d7b0 <xQueueGenericSend>
 800ef48:	6278      	str	r0, [r7, #36]	@ 0x24
 800ef4a:	e012      	b.n	800ef72 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800ef4c:	4b0b      	ldr	r3, [pc, #44]	@ (800ef7c <xTimerGenericCommand+0x98>)
 800ef4e:	6818      	ldr	r0, [r3, #0]
 800ef50:	f107 0114 	add.w	r1, r7, #20
 800ef54:	2300      	movs	r3, #0
 800ef56:	2200      	movs	r2, #0
 800ef58:	f7fe fc2a 	bl	800d7b0 <xQueueGenericSend>
 800ef5c:	6278      	str	r0, [r7, #36]	@ 0x24
 800ef5e:	e008      	b.n	800ef72 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ef60:	4b06      	ldr	r3, [pc, #24]	@ (800ef7c <xTimerGenericCommand+0x98>)
 800ef62:	6818      	ldr	r0, [r3, #0]
 800ef64:	f107 0114 	add.w	r1, r7, #20
 800ef68:	2300      	movs	r3, #0
 800ef6a:	683a      	ldr	r2, [r7, #0]
 800ef6c:	f7fe fd22 	bl	800d9b4 <xQueueGenericSendFromISR>
 800ef70:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800ef72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ef74:	4618      	mov	r0, r3
 800ef76:	3728      	adds	r7, #40	@ 0x28
 800ef78:	46bd      	mov	sp, r7
 800ef7a:	bd80      	pop	{r7, pc}
 800ef7c:	24001840 	.word	0x24001840

0800ef80 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ef80:	b580      	push	{r7, lr}
 800ef82:	b088      	sub	sp, #32
 800ef84:	af02      	add	r7, sp, #8
 800ef86:	6078      	str	r0, [r7, #4]
 800ef88:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ef8a:	4b23      	ldr	r3, [pc, #140]	@ (800f018 <prvProcessExpiredTimer+0x98>)
 800ef8c:	681b      	ldr	r3, [r3, #0]
 800ef8e:	68db      	ldr	r3, [r3, #12]
 800ef90:	68db      	ldr	r3, [r3, #12]
 800ef92:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ef94:	697b      	ldr	r3, [r7, #20]
 800ef96:	3304      	adds	r3, #4
 800ef98:	4618      	mov	r0, r3
 800ef9a:	f7fe fad4 	bl	800d546 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ef9e:	697b      	ldr	r3, [r7, #20]
 800efa0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800efa4:	f003 0304 	and.w	r3, r3, #4
 800efa8:	2b00      	cmp	r3, #0
 800efaa:	d023      	beq.n	800eff4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800efac:	697b      	ldr	r3, [r7, #20]
 800efae:	699a      	ldr	r2, [r3, #24]
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	18d1      	adds	r1, r2, r3
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	683a      	ldr	r2, [r7, #0]
 800efb8:	6978      	ldr	r0, [r7, #20]
 800efba:	f000 f8d5 	bl	800f168 <prvInsertTimerInActiveList>
 800efbe:	4603      	mov	r3, r0
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	d020      	beq.n	800f006 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800efc4:	2300      	movs	r3, #0
 800efc6:	9300      	str	r3, [sp, #0]
 800efc8:	2300      	movs	r3, #0
 800efca:	687a      	ldr	r2, [r7, #4]
 800efcc:	2100      	movs	r1, #0
 800efce:	6978      	ldr	r0, [r7, #20]
 800efd0:	f7ff ff88 	bl	800eee4 <xTimerGenericCommand>
 800efd4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800efd6:	693b      	ldr	r3, [r7, #16]
 800efd8:	2b00      	cmp	r3, #0
 800efda:	d114      	bne.n	800f006 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800efdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800efe0:	f383 8811 	msr	BASEPRI, r3
 800efe4:	f3bf 8f6f 	isb	sy
 800efe8:	f3bf 8f4f 	dsb	sy
 800efec:	60fb      	str	r3, [r7, #12]
}
 800efee:	bf00      	nop
 800eff0:	bf00      	nop
 800eff2:	e7fd      	b.n	800eff0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800eff4:	697b      	ldr	r3, [r7, #20]
 800eff6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800effa:	f023 0301 	bic.w	r3, r3, #1
 800effe:	b2da      	uxtb	r2, r3
 800f000:	697b      	ldr	r3, [r7, #20]
 800f002:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f006:	697b      	ldr	r3, [r7, #20]
 800f008:	6a1b      	ldr	r3, [r3, #32]
 800f00a:	6978      	ldr	r0, [r7, #20]
 800f00c:	4798      	blx	r3
}
 800f00e:	bf00      	nop
 800f010:	3718      	adds	r7, #24
 800f012:	46bd      	mov	sp, r7
 800f014:	bd80      	pop	{r7, pc}
 800f016:	bf00      	nop
 800f018:	24001838 	.word	0x24001838

0800f01c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800f01c:	b580      	push	{r7, lr}
 800f01e:	b084      	sub	sp, #16
 800f020:	af00      	add	r7, sp, #0
 800f022:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f024:	f107 0308 	add.w	r3, r7, #8
 800f028:	4618      	mov	r0, r3
 800f02a:	f000 f859 	bl	800f0e0 <prvGetNextExpireTime>
 800f02e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800f030:	68bb      	ldr	r3, [r7, #8]
 800f032:	4619      	mov	r1, r3
 800f034:	68f8      	ldr	r0, [r7, #12]
 800f036:	f000 f805 	bl	800f044 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800f03a:	f000 f8d7 	bl	800f1ec <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f03e:	bf00      	nop
 800f040:	e7f0      	b.n	800f024 <prvTimerTask+0x8>
	...

0800f044 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800f044:	b580      	push	{r7, lr}
 800f046:	b084      	sub	sp, #16
 800f048:	af00      	add	r7, sp, #0
 800f04a:	6078      	str	r0, [r7, #4]
 800f04c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800f04e:	f7ff fa01 	bl	800e454 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f052:	f107 0308 	add.w	r3, r7, #8
 800f056:	4618      	mov	r0, r3
 800f058:	f000 f866 	bl	800f128 <prvSampleTimeNow>
 800f05c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800f05e:	68bb      	ldr	r3, [r7, #8]
 800f060:	2b00      	cmp	r3, #0
 800f062:	d130      	bne.n	800f0c6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800f064:	683b      	ldr	r3, [r7, #0]
 800f066:	2b00      	cmp	r3, #0
 800f068:	d10a      	bne.n	800f080 <prvProcessTimerOrBlockTask+0x3c>
 800f06a:	687a      	ldr	r2, [r7, #4]
 800f06c:	68fb      	ldr	r3, [r7, #12]
 800f06e:	429a      	cmp	r2, r3
 800f070:	d806      	bhi.n	800f080 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800f072:	f7ff f9fd 	bl	800e470 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800f076:	68f9      	ldr	r1, [r7, #12]
 800f078:	6878      	ldr	r0, [r7, #4]
 800f07a:	f7ff ff81 	bl	800ef80 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800f07e:	e024      	b.n	800f0ca <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800f080:	683b      	ldr	r3, [r7, #0]
 800f082:	2b00      	cmp	r3, #0
 800f084:	d008      	beq.n	800f098 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800f086:	4b13      	ldr	r3, [pc, #76]	@ (800f0d4 <prvProcessTimerOrBlockTask+0x90>)
 800f088:	681b      	ldr	r3, [r3, #0]
 800f08a:	681b      	ldr	r3, [r3, #0]
 800f08c:	2b00      	cmp	r3, #0
 800f08e:	d101      	bne.n	800f094 <prvProcessTimerOrBlockTask+0x50>
 800f090:	2301      	movs	r3, #1
 800f092:	e000      	b.n	800f096 <prvProcessTimerOrBlockTask+0x52>
 800f094:	2300      	movs	r3, #0
 800f096:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800f098:	4b0f      	ldr	r3, [pc, #60]	@ (800f0d8 <prvProcessTimerOrBlockTask+0x94>)
 800f09a:	6818      	ldr	r0, [r3, #0]
 800f09c:	687a      	ldr	r2, [r7, #4]
 800f09e:	68fb      	ldr	r3, [r7, #12]
 800f0a0:	1ad3      	subs	r3, r2, r3
 800f0a2:	683a      	ldr	r2, [r7, #0]
 800f0a4:	4619      	mov	r1, r3
 800f0a6:	f7fe ff3f 	bl	800df28 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800f0aa:	f7ff f9e1 	bl	800e470 <xTaskResumeAll>
 800f0ae:	4603      	mov	r3, r0
 800f0b0:	2b00      	cmp	r3, #0
 800f0b2:	d10a      	bne.n	800f0ca <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800f0b4:	4b09      	ldr	r3, [pc, #36]	@ (800f0dc <prvProcessTimerOrBlockTask+0x98>)
 800f0b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f0ba:	601a      	str	r2, [r3, #0]
 800f0bc:	f3bf 8f4f 	dsb	sy
 800f0c0:	f3bf 8f6f 	isb	sy
}
 800f0c4:	e001      	b.n	800f0ca <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800f0c6:	f7ff f9d3 	bl	800e470 <xTaskResumeAll>
}
 800f0ca:	bf00      	nop
 800f0cc:	3710      	adds	r7, #16
 800f0ce:	46bd      	mov	sp, r7
 800f0d0:	bd80      	pop	{r7, pc}
 800f0d2:	bf00      	nop
 800f0d4:	2400183c 	.word	0x2400183c
 800f0d8:	24001840 	.word	0x24001840
 800f0dc:	e000ed04 	.word	0xe000ed04

0800f0e0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800f0e0:	b480      	push	{r7}
 800f0e2:	b085      	sub	sp, #20
 800f0e4:	af00      	add	r7, sp, #0
 800f0e6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800f0e8:	4b0e      	ldr	r3, [pc, #56]	@ (800f124 <prvGetNextExpireTime+0x44>)
 800f0ea:	681b      	ldr	r3, [r3, #0]
 800f0ec:	681b      	ldr	r3, [r3, #0]
 800f0ee:	2b00      	cmp	r3, #0
 800f0f0:	d101      	bne.n	800f0f6 <prvGetNextExpireTime+0x16>
 800f0f2:	2201      	movs	r2, #1
 800f0f4:	e000      	b.n	800f0f8 <prvGetNextExpireTime+0x18>
 800f0f6:	2200      	movs	r2, #0
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	681b      	ldr	r3, [r3, #0]
 800f100:	2b00      	cmp	r3, #0
 800f102:	d105      	bne.n	800f110 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f104:	4b07      	ldr	r3, [pc, #28]	@ (800f124 <prvGetNextExpireTime+0x44>)
 800f106:	681b      	ldr	r3, [r3, #0]
 800f108:	68db      	ldr	r3, [r3, #12]
 800f10a:	681b      	ldr	r3, [r3, #0]
 800f10c:	60fb      	str	r3, [r7, #12]
 800f10e:	e001      	b.n	800f114 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800f110:	2300      	movs	r3, #0
 800f112:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800f114:	68fb      	ldr	r3, [r7, #12]
}
 800f116:	4618      	mov	r0, r3
 800f118:	3714      	adds	r7, #20
 800f11a:	46bd      	mov	sp, r7
 800f11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f120:	4770      	bx	lr
 800f122:	bf00      	nop
 800f124:	24001838 	.word	0x24001838

0800f128 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800f128:	b580      	push	{r7, lr}
 800f12a:	b084      	sub	sp, #16
 800f12c:	af00      	add	r7, sp, #0
 800f12e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800f130:	f7ff fa3c 	bl	800e5ac <xTaskGetTickCount>
 800f134:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800f136:	4b0b      	ldr	r3, [pc, #44]	@ (800f164 <prvSampleTimeNow+0x3c>)
 800f138:	681b      	ldr	r3, [r3, #0]
 800f13a:	68fa      	ldr	r2, [r7, #12]
 800f13c:	429a      	cmp	r2, r3
 800f13e:	d205      	bcs.n	800f14c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800f140:	f000 f91e 	bl	800f380 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	2201      	movs	r2, #1
 800f148:	601a      	str	r2, [r3, #0]
 800f14a:	e002      	b.n	800f152 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	2200      	movs	r2, #0
 800f150:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800f152:	4a04      	ldr	r2, [pc, #16]	@ (800f164 <prvSampleTimeNow+0x3c>)
 800f154:	68fb      	ldr	r3, [r7, #12]
 800f156:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800f158:	68fb      	ldr	r3, [r7, #12]
}
 800f15a:	4618      	mov	r0, r3
 800f15c:	3710      	adds	r7, #16
 800f15e:	46bd      	mov	sp, r7
 800f160:	bd80      	pop	{r7, pc}
 800f162:	bf00      	nop
 800f164:	24001848 	.word	0x24001848

0800f168 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800f168:	b580      	push	{r7, lr}
 800f16a:	b086      	sub	sp, #24
 800f16c:	af00      	add	r7, sp, #0
 800f16e:	60f8      	str	r0, [r7, #12]
 800f170:	60b9      	str	r1, [r7, #8]
 800f172:	607a      	str	r2, [r7, #4]
 800f174:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800f176:	2300      	movs	r3, #0
 800f178:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800f17a:	68fb      	ldr	r3, [r7, #12]
 800f17c:	68ba      	ldr	r2, [r7, #8]
 800f17e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f180:	68fb      	ldr	r3, [r7, #12]
 800f182:	68fa      	ldr	r2, [r7, #12]
 800f184:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800f186:	68ba      	ldr	r2, [r7, #8]
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	429a      	cmp	r2, r3
 800f18c:	d812      	bhi.n	800f1b4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f18e:	687a      	ldr	r2, [r7, #4]
 800f190:	683b      	ldr	r3, [r7, #0]
 800f192:	1ad2      	subs	r2, r2, r3
 800f194:	68fb      	ldr	r3, [r7, #12]
 800f196:	699b      	ldr	r3, [r3, #24]
 800f198:	429a      	cmp	r2, r3
 800f19a:	d302      	bcc.n	800f1a2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800f19c:	2301      	movs	r3, #1
 800f19e:	617b      	str	r3, [r7, #20]
 800f1a0:	e01b      	b.n	800f1da <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800f1a2:	4b10      	ldr	r3, [pc, #64]	@ (800f1e4 <prvInsertTimerInActiveList+0x7c>)
 800f1a4:	681a      	ldr	r2, [r3, #0]
 800f1a6:	68fb      	ldr	r3, [r7, #12]
 800f1a8:	3304      	adds	r3, #4
 800f1aa:	4619      	mov	r1, r3
 800f1ac:	4610      	mov	r0, r2
 800f1ae:	f7fe f991 	bl	800d4d4 <vListInsert>
 800f1b2:	e012      	b.n	800f1da <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800f1b4:	687a      	ldr	r2, [r7, #4]
 800f1b6:	683b      	ldr	r3, [r7, #0]
 800f1b8:	429a      	cmp	r2, r3
 800f1ba:	d206      	bcs.n	800f1ca <prvInsertTimerInActiveList+0x62>
 800f1bc:	68ba      	ldr	r2, [r7, #8]
 800f1be:	683b      	ldr	r3, [r7, #0]
 800f1c0:	429a      	cmp	r2, r3
 800f1c2:	d302      	bcc.n	800f1ca <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800f1c4:	2301      	movs	r3, #1
 800f1c6:	617b      	str	r3, [r7, #20]
 800f1c8:	e007      	b.n	800f1da <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f1ca:	4b07      	ldr	r3, [pc, #28]	@ (800f1e8 <prvInsertTimerInActiveList+0x80>)
 800f1cc:	681a      	ldr	r2, [r3, #0]
 800f1ce:	68fb      	ldr	r3, [r7, #12]
 800f1d0:	3304      	adds	r3, #4
 800f1d2:	4619      	mov	r1, r3
 800f1d4:	4610      	mov	r0, r2
 800f1d6:	f7fe f97d 	bl	800d4d4 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800f1da:	697b      	ldr	r3, [r7, #20]
}
 800f1dc:	4618      	mov	r0, r3
 800f1de:	3718      	adds	r7, #24
 800f1e0:	46bd      	mov	sp, r7
 800f1e2:	bd80      	pop	{r7, pc}
 800f1e4:	2400183c 	.word	0x2400183c
 800f1e8:	24001838 	.word	0x24001838

0800f1ec <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800f1ec:	b580      	push	{r7, lr}
 800f1ee:	b08c      	sub	sp, #48	@ 0x30
 800f1f0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f1f2:	e0b2      	b.n	800f35a <prvProcessReceivedCommands+0x16e>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800f1f4:	68bb      	ldr	r3, [r7, #8]
 800f1f6:	2b00      	cmp	r3, #0
 800f1f8:	f2c0 80af 	blt.w	800f35a <prvProcessReceivedCommands+0x16e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800f1fc:	693b      	ldr	r3, [r7, #16]
 800f1fe:	627b      	str	r3, [r7, #36]	@ 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800f200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f202:	695b      	ldr	r3, [r3, #20]
 800f204:	2b00      	cmp	r3, #0
 800f206:	d004      	beq.n	800f212 <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f20a:	3304      	adds	r3, #4
 800f20c:	4618      	mov	r0, r3
 800f20e:	f7fe f99a 	bl	800d546 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f212:	1d3b      	adds	r3, r7, #4
 800f214:	4618      	mov	r0, r3
 800f216:	f7ff ff87 	bl	800f128 <prvSampleTimeNow>
 800f21a:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 800f21c:	68bb      	ldr	r3, [r7, #8]
 800f21e:	2b09      	cmp	r3, #9
 800f220:	f200 8098 	bhi.w	800f354 <prvProcessReceivedCommands+0x168>
 800f224:	a201      	add	r2, pc, #4	@ (adr r2, 800f22c <prvProcessReceivedCommands+0x40>)
 800f226:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f22a:	bf00      	nop
 800f22c:	0800f255 	.word	0x0800f255
 800f230:	0800f255 	.word	0x0800f255
 800f234:	0800f255 	.word	0x0800f255
 800f238:	0800f2cb 	.word	0x0800f2cb
 800f23c:	0800f2df 	.word	0x0800f2df
 800f240:	0800f32b 	.word	0x0800f32b
 800f244:	0800f255 	.word	0x0800f255
 800f248:	0800f255 	.word	0x0800f255
 800f24c:	0800f2cb 	.word	0x0800f2cb
 800f250:	0800f2df 	.word	0x0800f2df
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f256:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f25a:	f043 0301 	orr.w	r3, r3, #1
 800f25e:	b2da      	uxtb	r2, r3
 800f260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f262:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800f266:	68fa      	ldr	r2, [r7, #12]
 800f268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f26a:	699b      	ldr	r3, [r3, #24]
 800f26c:	18d1      	adds	r1, r2, r3
 800f26e:	68fb      	ldr	r3, [r7, #12]
 800f270:	6a3a      	ldr	r2, [r7, #32]
 800f272:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f274:	f7ff ff78 	bl	800f168 <prvInsertTimerInActiveList>
 800f278:	4603      	mov	r3, r0
 800f27a:	2b00      	cmp	r3, #0
 800f27c:	d06c      	beq.n	800f358 <prvProcessReceivedCommands+0x16c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f27e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f280:	6a1b      	ldr	r3, [r3, #32]
 800f282:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f284:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f288:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f28c:	f003 0304 	and.w	r3, r3, #4
 800f290:	2b00      	cmp	r3, #0
 800f292:	d061      	beq.n	800f358 <prvProcessReceivedCommands+0x16c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800f294:	68fa      	ldr	r2, [r7, #12]
 800f296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f298:	699b      	ldr	r3, [r3, #24]
 800f29a:	441a      	add	r2, r3
 800f29c:	2300      	movs	r3, #0
 800f29e:	9300      	str	r3, [sp, #0]
 800f2a0:	2300      	movs	r3, #0
 800f2a2:	2100      	movs	r1, #0
 800f2a4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f2a6:	f7ff fe1d 	bl	800eee4 <xTimerGenericCommand>
 800f2aa:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800f2ac:	69fb      	ldr	r3, [r7, #28]
 800f2ae:	2b00      	cmp	r3, #0
 800f2b0:	d152      	bne.n	800f358 <prvProcessReceivedCommands+0x16c>
	__asm volatile
 800f2b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2b6:	f383 8811 	msr	BASEPRI, r3
 800f2ba:	f3bf 8f6f 	isb	sy
 800f2be:	f3bf 8f4f 	dsb	sy
 800f2c2:	61bb      	str	r3, [r7, #24]
}
 800f2c4:	bf00      	nop
 800f2c6:	bf00      	nop
 800f2c8:	e7fd      	b.n	800f2c6 <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f2ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f2d0:	f023 0301 	bic.w	r3, r3, #1
 800f2d4:	b2da      	uxtb	r2, r3
 800f2d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2d8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800f2dc:	e03d      	b.n	800f35a <prvProcessReceivedCommands+0x16e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f2de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f2e4:	f043 0301 	orr.w	r3, r3, #1
 800f2e8:	b2da      	uxtb	r2, r3
 800f2ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2ec:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800f2f0:	68fa      	ldr	r2, [r7, #12]
 800f2f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2f4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800f2f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2f8:	699b      	ldr	r3, [r3, #24]
 800f2fa:	2b00      	cmp	r3, #0
 800f2fc:	d10b      	bne.n	800f316 <prvProcessReceivedCommands+0x12a>
	__asm volatile
 800f2fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f302:	f383 8811 	msr	BASEPRI, r3
 800f306:	f3bf 8f6f 	isb	sy
 800f30a:	f3bf 8f4f 	dsb	sy
 800f30e:	617b      	str	r3, [r7, #20]
}
 800f310:	bf00      	nop
 800f312:	bf00      	nop
 800f314:	e7fd      	b.n	800f312 <prvProcessReceivedCommands+0x126>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800f316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f318:	699a      	ldr	r2, [r3, #24]
 800f31a:	6a3b      	ldr	r3, [r7, #32]
 800f31c:	18d1      	adds	r1, r2, r3
 800f31e:	6a3b      	ldr	r3, [r7, #32]
 800f320:	6a3a      	ldr	r2, [r7, #32]
 800f322:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f324:	f7ff ff20 	bl	800f168 <prvInsertTimerInActiveList>
					break;
 800f328:	e017      	b.n	800f35a <prvProcessReceivedCommands+0x16e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800f32a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f32c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f330:	f003 0302 	and.w	r3, r3, #2
 800f334:	2b00      	cmp	r3, #0
 800f336:	d103      	bne.n	800f340 <prvProcessReceivedCommands+0x154>
						{
							vPortFree( pxTimer );
 800f338:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f33a:	f000 fbe5 	bl	800fb08 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800f33e:	e00c      	b.n	800f35a <prvProcessReceivedCommands+0x16e>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f342:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f346:	f023 0301 	bic.w	r3, r3, #1
 800f34a:	b2da      	uxtb	r2, r3
 800f34c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f34e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800f352:	e002      	b.n	800f35a <prvProcessReceivedCommands+0x16e>

				default	:
					/* Don't expect to get here. */
					break;
 800f354:	bf00      	nop
 800f356:	e000      	b.n	800f35a <prvProcessReceivedCommands+0x16e>
					break;
 800f358:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f35a:	4b08      	ldr	r3, [pc, #32]	@ (800f37c <prvProcessReceivedCommands+0x190>)
 800f35c:	681b      	ldr	r3, [r3, #0]
 800f35e:	f107 0108 	add.w	r1, r7, #8
 800f362:	2200      	movs	r2, #0
 800f364:	4618      	mov	r0, r3
 800f366:	f7fe fbc3 	bl	800daf0 <xQueueReceive>
 800f36a:	4603      	mov	r3, r0
 800f36c:	2b00      	cmp	r3, #0
 800f36e:	f47f af41 	bne.w	800f1f4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800f372:	bf00      	nop
 800f374:	bf00      	nop
 800f376:	3728      	adds	r7, #40	@ 0x28
 800f378:	46bd      	mov	sp, r7
 800f37a:	bd80      	pop	{r7, pc}
 800f37c:	24001840 	.word	0x24001840

0800f380 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800f380:	b580      	push	{r7, lr}
 800f382:	b088      	sub	sp, #32
 800f384:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f386:	e049      	b.n	800f41c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f388:	4b2e      	ldr	r3, [pc, #184]	@ (800f444 <prvSwitchTimerLists+0xc4>)
 800f38a:	681b      	ldr	r3, [r3, #0]
 800f38c:	68db      	ldr	r3, [r3, #12]
 800f38e:	681b      	ldr	r3, [r3, #0]
 800f390:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f392:	4b2c      	ldr	r3, [pc, #176]	@ (800f444 <prvSwitchTimerLists+0xc4>)
 800f394:	681b      	ldr	r3, [r3, #0]
 800f396:	68db      	ldr	r3, [r3, #12]
 800f398:	68db      	ldr	r3, [r3, #12]
 800f39a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f39c:	68fb      	ldr	r3, [r7, #12]
 800f39e:	3304      	adds	r3, #4
 800f3a0:	4618      	mov	r0, r3
 800f3a2:	f7fe f8d0 	bl	800d546 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f3a6:	68fb      	ldr	r3, [r7, #12]
 800f3a8:	6a1b      	ldr	r3, [r3, #32]
 800f3aa:	68f8      	ldr	r0, [r7, #12]
 800f3ac:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f3ae:	68fb      	ldr	r3, [r7, #12]
 800f3b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f3b4:	f003 0304 	and.w	r3, r3, #4
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	d02f      	beq.n	800f41c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800f3bc:	68fb      	ldr	r3, [r7, #12]
 800f3be:	699b      	ldr	r3, [r3, #24]
 800f3c0:	693a      	ldr	r2, [r7, #16]
 800f3c2:	4413      	add	r3, r2
 800f3c4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800f3c6:	68ba      	ldr	r2, [r7, #8]
 800f3c8:	693b      	ldr	r3, [r7, #16]
 800f3ca:	429a      	cmp	r2, r3
 800f3cc:	d90e      	bls.n	800f3ec <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800f3ce:	68fb      	ldr	r3, [r7, #12]
 800f3d0:	68ba      	ldr	r2, [r7, #8]
 800f3d2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f3d4:	68fb      	ldr	r3, [r7, #12]
 800f3d6:	68fa      	ldr	r2, [r7, #12]
 800f3d8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f3da:	4b1a      	ldr	r3, [pc, #104]	@ (800f444 <prvSwitchTimerLists+0xc4>)
 800f3dc:	681a      	ldr	r2, [r3, #0]
 800f3de:	68fb      	ldr	r3, [r7, #12]
 800f3e0:	3304      	adds	r3, #4
 800f3e2:	4619      	mov	r1, r3
 800f3e4:	4610      	mov	r0, r2
 800f3e6:	f7fe f875 	bl	800d4d4 <vListInsert>
 800f3ea:	e017      	b.n	800f41c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f3ec:	2300      	movs	r3, #0
 800f3ee:	9300      	str	r3, [sp, #0]
 800f3f0:	2300      	movs	r3, #0
 800f3f2:	693a      	ldr	r2, [r7, #16]
 800f3f4:	2100      	movs	r1, #0
 800f3f6:	68f8      	ldr	r0, [r7, #12]
 800f3f8:	f7ff fd74 	bl	800eee4 <xTimerGenericCommand>
 800f3fc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	2b00      	cmp	r3, #0
 800f402:	d10b      	bne.n	800f41c <prvSwitchTimerLists+0x9c>
	__asm volatile
 800f404:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f408:	f383 8811 	msr	BASEPRI, r3
 800f40c:	f3bf 8f6f 	isb	sy
 800f410:	f3bf 8f4f 	dsb	sy
 800f414:	603b      	str	r3, [r7, #0]
}
 800f416:	bf00      	nop
 800f418:	bf00      	nop
 800f41a:	e7fd      	b.n	800f418 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f41c:	4b09      	ldr	r3, [pc, #36]	@ (800f444 <prvSwitchTimerLists+0xc4>)
 800f41e:	681b      	ldr	r3, [r3, #0]
 800f420:	681b      	ldr	r3, [r3, #0]
 800f422:	2b00      	cmp	r3, #0
 800f424:	d1b0      	bne.n	800f388 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800f426:	4b07      	ldr	r3, [pc, #28]	@ (800f444 <prvSwitchTimerLists+0xc4>)
 800f428:	681b      	ldr	r3, [r3, #0]
 800f42a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800f42c:	4b06      	ldr	r3, [pc, #24]	@ (800f448 <prvSwitchTimerLists+0xc8>)
 800f42e:	681b      	ldr	r3, [r3, #0]
 800f430:	4a04      	ldr	r2, [pc, #16]	@ (800f444 <prvSwitchTimerLists+0xc4>)
 800f432:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800f434:	4a04      	ldr	r2, [pc, #16]	@ (800f448 <prvSwitchTimerLists+0xc8>)
 800f436:	697b      	ldr	r3, [r7, #20]
 800f438:	6013      	str	r3, [r2, #0]
}
 800f43a:	bf00      	nop
 800f43c:	3718      	adds	r7, #24
 800f43e:	46bd      	mov	sp, r7
 800f440:	bd80      	pop	{r7, pc}
 800f442:	bf00      	nop
 800f444:	24001838 	.word	0x24001838
 800f448:	2400183c 	.word	0x2400183c

0800f44c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800f44c:	b580      	push	{r7, lr}
 800f44e:	b082      	sub	sp, #8
 800f450:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800f452:	f000 f969 	bl	800f728 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800f456:	4b15      	ldr	r3, [pc, #84]	@ (800f4ac <prvCheckForValidListAndQueue+0x60>)
 800f458:	681b      	ldr	r3, [r3, #0]
 800f45a:	2b00      	cmp	r3, #0
 800f45c:	d120      	bne.n	800f4a0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800f45e:	4814      	ldr	r0, [pc, #80]	@ (800f4b0 <prvCheckForValidListAndQueue+0x64>)
 800f460:	f7fd ffe7 	bl	800d432 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800f464:	4813      	ldr	r0, [pc, #76]	@ (800f4b4 <prvCheckForValidListAndQueue+0x68>)
 800f466:	f7fd ffe4 	bl	800d432 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800f46a:	4b13      	ldr	r3, [pc, #76]	@ (800f4b8 <prvCheckForValidListAndQueue+0x6c>)
 800f46c:	4a10      	ldr	r2, [pc, #64]	@ (800f4b0 <prvCheckForValidListAndQueue+0x64>)
 800f46e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800f470:	4b12      	ldr	r3, [pc, #72]	@ (800f4bc <prvCheckForValidListAndQueue+0x70>)
 800f472:	4a10      	ldr	r2, [pc, #64]	@ (800f4b4 <prvCheckForValidListAndQueue+0x68>)
 800f474:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800f476:	2300      	movs	r3, #0
 800f478:	9300      	str	r3, [sp, #0]
 800f47a:	4b11      	ldr	r3, [pc, #68]	@ (800f4c0 <prvCheckForValidListAndQueue+0x74>)
 800f47c:	4a11      	ldr	r2, [pc, #68]	@ (800f4c4 <prvCheckForValidListAndQueue+0x78>)
 800f47e:	210c      	movs	r1, #12
 800f480:	200a      	movs	r0, #10
 800f482:	f7fe f8f5 	bl	800d670 <xQueueGenericCreateStatic>
 800f486:	4603      	mov	r3, r0
 800f488:	4a08      	ldr	r2, [pc, #32]	@ (800f4ac <prvCheckForValidListAndQueue+0x60>)
 800f48a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800f48c:	4b07      	ldr	r3, [pc, #28]	@ (800f4ac <prvCheckForValidListAndQueue+0x60>)
 800f48e:	681b      	ldr	r3, [r3, #0]
 800f490:	2b00      	cmp	r3, #0
 800f492:	d005      	beq.n	800f4a0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800f494:	4b05      	ldr	r3, [pc, #20]	@ (800f4ac <prvCheckForValidListAndQueue+0x60>)
 800f496:	681b      	ldr	r3, [r3, #0]
 800f498:	490b      	ldr	r1, [pc, #44]	@ (800f4c8 <prvCheckForValidListAndQueue+0x7c>)
 800f49a:	4618      	mov	r0, r3
 800f49c:	f7fe fd1a 	bl	800ded4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f4a0:	f000 f974 	bl	800f78c <vPortExitCritical>
}
 800f4a4:	bf00      	nop
 800f4a6:	46bd      	mov	sp, r7
 800f4a8:	bd80      	pop	{r7, pc}
 800f4aa:	bf00      	nop
 800f4ac:	24001840 	.word	0x24001840
 800f4b0:	24001810 	.word	0x24001810
 800f4b4:	24001824 	.word	0x24001824
 800f4b8:	24001838 	.word	0x24001838
 800f4bc:	2400183c 	.word	0x2400183c
 800f4c0:	240018c4 	.word	0x240018c4
 800f4c4:	2400184c 	.word	0x2400184c
 800f4c8:	080117a0 	.word	0x080117a0

0800f4cc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800f4cc:	b480      	push	{r7}
 800f4ce:	b085      	sub	sp, #20
 800f4d0:	af00      	add	r7, sp, #0
 800f4d2:	60f8      	str	r0, [r7, #12]
 800f4d4:	60b9      	str	r1, [r7, #8]
 800f4d6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800f4d8:	68fb      	ldr	r3, [r7, #12]
 800f4da:	3b04      	subs	r3, #4
 800f4dc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800f4de:	68fb      	ldr	r3, [r7, #12]
 800f4e0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800f4e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f4e6:	68fb      	ldr	r3, [r7, #12]
 800f4e8:	3b04      	subs	r3, #4
 800f4ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800f4ec:	68bb      	ldr	r3, [r7, #8]
 800f4ee:	f023 0201 	bic.w	r2, r3, #1
 800f4f2:	68fb      	ldr	r3, [r7, #12]
 800f4f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f4f6:	68fb      	ldr	r3, [r7, #12]
 800f4f8:	3b04      	subs	r3, #4
 800f4fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800f4fc:	4a0c      	ldr	r2, [pc, #48]	@ (800f530 <pxPortInitialiseStack+0x64>)
 800f4fe:	68fb      	ldr	r3, [r7, #12]
 800f500:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800f502:	68fb      	ldr	r3, [r7, #12]
 800f504:	3b14      	subs	r3, #20
 800f506:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800f508:	687a      	ldr	r2, [r7, #4]
 800f50a:	68fb      	ldr	r3, [r7, #12]
 800f50c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800f50e:	68fb      	ldr	r3, [r7, #12]
 800f510:	3b04      	subs	r3, #4
 800f512:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800f514:	68fb      	ldr	r3, [r7, #12]
 800f516:	f06f 0202 	mvn.w	r2, #2
 800f51a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800f51c:	68fb      	ldr	r3, [r7, #12]
 800f51e:	3b20      	subs	r3, #32
 800f520:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f522:	68fb      	ldr	r3, [r7, #12]
}
 800f524:	4618      	mov	r0, r3
 800f526:	3714      	adds	r7, #20
 800f528:	46bd      	mov	sp, r7
 800f52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f52e:	4770      	bx	lr
 800f530:	0800f535 	.word	0x0800f535

0800f534 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f534:	b480      	push	{r7}
 800f536:	b085      	sub	sp, #20
 800f538:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800f53a:	2300      	movs	r3, #0
 800f53c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f53e:	4b13      	ldr	r3, [pc, #76]	@ (800f58c <prvTaskExitError+0x58>)
 800f540:	681b      	ldr	r3, [r3, #0]
 800f542:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f546:	d00b      	beq.n	800f560 <prvTaskExitError+0x2c>
	__asm volatile
 800f548:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f54c:	f383 8811 	msr	BASEPRI, r3
 800f550:	f3bf 8f6f 	isb	sy
 800f554:	f3bf 8f4f 	dsb	sy
 800f558:	60fb      	str	r3, [r7, #12]
}
 800f55a:	bf00      	nop
 800f55c:	bf00      	nop
 800f55e:	e7fd      	b.n	800f55c <prvTaskExitError+0x28>
	__asm volatile
 800f560:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f564:	f383 8811 	msr	BASEPRI, r3
 800f568:	f3bf 8f6f 	isb	sy
 800f56c:	f3bf 8f4f 	dsb	sy
 800f570:	60bb      	str	r3, [r7, #8]
}
 800f572:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f574:	bf00      	nop
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	2b00      	cmp	r3, #0
 800f57a:	d0fc      	beq.n	800f576 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f57c:	bf00      	nop
 800f57e:	bf00      	nop
 800f580:	3714      	adds	r7, #20
 800f582:	46bd      	mov	sp, r7
 800f584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f588:	4770      	bx	lr
 800f58a:	bf00      	nop
 800f58c:	2400004c 	.word	0x2400004c

0800f590 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f590:	4b07      	ldr	r3, [pc, #28]	@ (800f5b0 <pxCurrentTCBConst2>)
 800f592:	6819      	ldr	r1, [r3, #0]
 800f594:	6808      	ldr	r0, [r1, #0]
 800f596:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f59a:	f380 8809 	msr	PSP, r0
 800f59e:	f3bf 8f6f 	isb	sy
 800f5a2:	f04f 0000 	mov.w	r0, #0
 800f5a6:	f380 8811 	msr	BASEPRI, r0
 800f5aa:	4770      	bx	lr
 800f5ac:	f3af 8000 	nop.w

0800f5b0 <pxCurrentTCBConst2>:
 800f5b0:	240016e4 	.word	0x240016e4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f5b4:	bf00      	nop
 800f5b6:	bf00      	nop

0800f5b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f5b8:	4808      	ldr	r0, [pc, #32]	@ (800f5dc <prvPortStartFirstTask+0x24>)
 800f5ba:	6800      	ldr	r0, [r0, #0]
 800f5bc:	6800      	ldr	r0, [r0, #0]
 800f5be:	f380 8808 	msr	MSP, r0
 800f5c2:	f04f 0000 	mov.w	r0, #0
 800f5c6:	f380 8814 	msr	CONTROL, r0
 800f5ca:	b662      	cpsie	i
 800f5cc:	b661      	cpsie	f
 800f5ce:	f3bf 8f4f 	dsb	sy
 800f5d2:	f3bf 8f6f 	isb	sy
 800f5d6:	df00      	svc	0
 800f5d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f5da:	bf00      	nop
 800f5dc:	e000ed08 	.word	0xe000ed08

0800f5e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800f5e0:	b580      	push	{r7, lr}
 800f5e2:	b086      	sub	sp, #24
 800f5e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800f5e6:	4b47      	ldr	r3, [pc, #284]	@ (800f704 <xPortStartScheduler+0x124>)
 800f5e8:	681b      	ldr	r3, [r3, #0]
 800f5ea:	4a47      	ldr	r2, [pc, #284]	@ (800f708 <xPortStartScheduler+0x128>)
 800f5ec:	4293      	cmp	r3, r2
 800f5ee:	d10b      	bne.n	800f608 <xPortStartScheduler+0x28>
	__asm volatile
 800f5f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f5f4:	f383 8811 	msr	BASEPRI, r3
 800f5f8:	f3bf 8f6f 	isb	sy
 800f5fc:	f3bf 8f4f 	dsb	sy
 800f600:	60fb      	str	r3, [r7, #12]
}
 800f602:	bf00      	nop
 800f604:	bf00      	nop
 800f606:	e7fd      	b.n	800f604 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800f608:	4b3e      	ldr	r3, [pc, #248]	@ (800f704 <xPortStartScheduler+0x124>)
 800f60a:	681b      	ldr	r3, [r3, #0]
 800f60c:	4a3f      	ldr	r2, [pc, #252]	@ (800f70c <xPortStartScheduler+0x12c>)
 800f60e:	4293      	cmp	r3, r2
 800f610:	d10b      	bne.n	800f62a <xPortStartScheduler+0x4a>
	__asm volatile
 800f612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f616:	f383 8811 	msr	BASEPRI, r3
 800f61a:	f3bf 8f6f 	isb	sy
 800f61e:	f3bf 8f4f 	dsb	sy
 800f622:	613b      	str	r3, [r7, #16]
}
 800f624:	bf00      	nop
 800f626:	bf00      	nop
 800f628:	e7fd      	b.n	800f626 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800f62a:	4b39      	ldr	r3, [pc, #228]	@ (800f710 <xPortStartScheduler+0x130>)
 800f62c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800f62e:	697b      	ldr	r3, [r7, #20]
 800f630:	781b      	ldrb	r3, [r3, #0]
 800f632:	b2db      	uxtb	r3, r3
 800f634:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800f636:	697b      	ldr	r3, [r7, #20]
 800f638:	22ff      	movs	r2, #255	@ 0xff
 800f63a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800f63c:	697b      	ldr	r3, [r7, #20]
 800f63e:	781b      	ldrb	r3, [r3, #0]
 800f640:	b2db      	uxtb	r3, r3
 800f642:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800f644:	78fb      	ldrb	r3, [r7, #3]
 800f646:	b2db      	uxtb	r3, r3
 800f648:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800f64c:	b2da      	uxtb	r2, r3
 800f64e:	4b31      	ldr	r3, [pc, #196]	@ (800f714 <xPortStartScheduler+0x134>)
 800f650:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800f652:	4b31      	ldr	r3, [pc, #196]	@ (800f718 <xPortStartScheduler+0x138>)
 800f654:	2207      	movs	r2, #7
 800f656:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f658:	e009      	b.n	800f66e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800f65a:	4b2f      	ldr	r3, [pc, #188]	@ (800f718 <xPortStartScheduler+0x138>)
 800f65c:	681b      	ldr	r3, [r3, #0]
 800f65e:	3b01      	subs	r3, #1
 800f660:	4a2d      	ldr	r2, [pc, #180]	@ (800f718 <xPortStartScheduler+0x138>)
 800f662:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800f664:	78fb      	ldrb	r3, [r7, #3]
 800f666:	b2db      	uxtb	r3, r3
 800f668:	005b      	lsls	r3, r3, #1
 800f66a:	b2db      	uxtb	r3, r3
 800f66c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f66e:	78fb      	ldrb	r3, [r7, #3]
 800f670:	b2db      	uxtb	r3, r3
 800f672:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f676:	2b80      	cmp	r3, #128	@ 0x80
 800f678:	d0ef      	beq.n	800f65a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800f67a:	4b27      	ldr	r3, [pc, #156]	@ (800f718 <xPortStartScheduler+0x138>)
 800f67c:	681b      	ldr	r3, [r3, #0]
 800f67e:	f1c3 0307 	rsb	r3, r3, #7
 800f682:	2b04      	cmp	r3, #4
 800f684:	d00b      	beq.n	800f69e <xPortStartScheduler+0xbe>
	__asm volatile
 800f686:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f68a:	f383 8811 	msr	BASEPRI, r3
 800f68e:	f3bf 8f6f 	isb	sy
 800f692:	f3bf 8f4f 	dsb	sy
 800f696:	60bb      	str	r3, [r7, #8]
}
 800f698:	bf00      	nop
 800f69a:	bf00      	nop
 800f69c:	e7fd      	b.n	800f69a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800f69e:	4b1e      	ldr	r3, [pc, #120]	@ (800f718 <xPortStartScheduler+0x138>)
 800f6a0:	681b      	ldr	r3, [r3, #0]
 800f6a2:	021b      	lsls	r3, r3, #8
 800f6a4:	4a1c      	ldr	r2, [pc, #112]	@ (800f718 <xPortStartScheduler+0x138>)
 800f6a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800f6a8:	4b1b      	ldr	r3, [pc, #108]	@ (800f718 <xPortStartScheduler+0x138>)
 800f6aa:	681b      	ldr	r3, [r3, #0]
 800f6ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800f6b0:	4a19      	ldr	r2, [pc, #100]	@ (800f718 <xPortStartScheduler+0x138>)
 800f6b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	b2da      	uxtb	r2, r3
 800f6b8:	697b      	ldr	r3, [r7, #20]
 800f6ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800f6bc:	4b17      	ldr	r3, [pc, #92]	@ (800f71c <xPortStartScheduler+0x13c>)
 800f6be:	681b      	ldr	r3, [r3, #0]
 800f6c0:	4a16      	ldr	r2, [pc, #88]	@ (800f71c <xPortStartScheduler+0x13c>)
 800f6c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800f6c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800f6c8:	4b14      	ldr	r3, [pc, #80]	@ (800f71c <xPortStartScheduler+0x13c>)
 800f6ca:	681b      	ldr	r3, [r3, #0]
 800f6cc:	4a13      	ldr	r2, [pc, #76]	@ (800f71c <xPortStartScheduler+0x13c>)
 800f6ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800f6d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800f6d4:	f000 f8da 	bl	800f88c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800f6d8:	4b11      	ldr	r3, [pc, #68]	@ (800f720 <xPortStartScheduler+0x140>)
 800f6da:	2200      	movs	r2, #0
 800f6dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800f6de:	f000 f8f9 	bl	800f8d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800f6e2:	4b10      	ldr	r3, [pc, #64]	@ (800f724 <xPortStartScheduler+0x144>)
 800f6e4:	681b      	ldr	r3, [r3, #0]
 800f6e6:	4a0f      	ldr	r2, [pc, #60]	@ (800f724 <xPortStartScheduler+0x144>)
 800f6e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800f6ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800f6ee:	f7ff ff63 	bl	800f5b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800f6f2:	f7ff f825 	bl	800e740 <vTaskSwitchContext>
	prvTaskExitError();
 800f6f6:	f7ff ff1d 	bl	800f534 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800f6fa:	2300      	movs	r3, #0
}
 800f6fc:	4618      	mov	r0, r3
 800f6fe:	3718      	adds	r7, #24
 800f700:	46bd      	mov	sp, r7
 800f702:	bd80      	pop	{r7, pc}
 800f704:	e000ed00 	.word	0xe000ed00
 800f708:	410fc271 	.word	0x410fc271
 800f70c:	410fc270 	.word	0x410fc270
 800f710:	e000e400 	.word	0xe000e400
 800f714:	24001914 	.word	0x24001914
 800f718:	24001918 	.word	0x24001918
 800f71c:	e000ed20 	.word	0xe000ed20
 800f720:	2400004c 	.word	0x2400004c
 800f724:	e000ef34 	.word	0xe000ef34

0800f728 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800f728:	b480      	push	{r7}
 800f72a:	b083      	sub	sp, #12
 800f72c:	af00      	add	r7, sp, #0
	__asm volatile
 800f72e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f732:	f383 8811 	msr	BASEPRI, r3
 800f736:	f3bf 8f6f 	isb	sy
 800f73a:	f3bf 8f4f 	dsb	sy
 800f73e:	607b      	str	r3, [r7, #4]
}
 800f740:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800f742:	4b10      	ldr	r3, [pc, #64]	@ (800f784 <vPortEnterCritical+0x5c>)
 800f744:	681b      	ldr	r3, [r3, #0]
 800f746:	3301      	adds	r3, #1
 800f748:	4a0e      	ldr	r2, [pc, #56]	@ (800f784 <vPortEnterCritical+0x5c>)
 800f74a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800f74c:	4b0d      	ldr	r3, [pc, #52]	@ (800f784 <vPortEnterCritical+0x5c>)
 800f74e:	681b      	ldr	r3, [r3, #0]
 800f750:	2b01      	cmp	r3, #1
 800f752:	d110      	bne.n	800f776 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800f754:	4b0c      	ldr	r3, [pc, #48]	@ (800f788 <vPortEnterCritical+0x60>)
 800f756:	681b      	ldr	r3, [r3, #0]
 800f758:	b2db      	uxtb	r3, r3
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	d00b      	beq.n	800f776 <vPortEnterCritical+0x4e>
	__asm volatile
 800f75e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f762:	f383 8811 	msr	BASEPRI, r3
 800f766:	f3bf 8f6f 	isb	sy
 800f76a:	f3bf 8f4f 	dsb	sy
 800f76e:	603b      	str	r3, [r7, #0]
}
 800f770:	bf00      	nop
 800f772:	bf00      	nop
 800f774:	e7fd      	b.n	800f772 <vPortEnterCritical+0x4a>
	}
}
 800f776:	bf00      	nop
 800f778:	370c      	adds	r7, #12
 800f77a:	46bd      	mov	sp, r7
 800f77c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f780:	4770      	bx	lr
 800f782:	bf00      	nop
 800f784:	2400004c 	.word	0x2400004c
 800f788:	e000ed04 	.word	0xe000ed04

0800f78c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800f78c:	b480      	push	{r7}
 800f78e:	b083      	sub	sp, #12
 800f790:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800f792:	4b12      	ldr	r3, [pc, #72]	@ (800f7dc <vPortExitCritical+0x50>)
 800f794:	681b      	ldr	r3, [r3, #0]
 800f796:	2b00      	cmp	r3, #0
 800f798:	d10b      	bne.n	800f7b2 <vPortExitCritical+0x26>
	__asm volatile
 800f79a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f79e:	f383 8811 	msr	BASEPRI, r3
 800f7a2:	f3bf 8f6f 	isb	sy
 800f7a6:	f3bf 8f4f 	dsb	sy
 800f7aa:	607b      	str	r3, [r7, #4]
}
 800f7ac:	bf00      	nop
 800f7ae:	bf00      	nop
 800f7b0:	e7fd      	b.n	800f7ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800f7b2:	4b0a      	ldr	r3, [pc, #40]	@ (800f7dc <vPortExitCritical+0x50>)
 800f7b4:	681b      	ldr	r3, [r3, #0]
 800f7b6:	3b01      	subs	r3, #1
 800f7b8:	4a08      	ldr	r2, [pc, #32]	@ (800f7dc <vPortExitCritical+0x50>)
 800f7ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800f7bc:	4b07      	ldr	r3, [pc, #28]	@ (800f7dc <vPortExitCritical+0x50>)
 800f7be:	681b      	ldr	r3, [r3, #0]
 800f7c0:	2b00      	cmp	r3, #0
 800f7c2:	d105      	bne.n	800f7d0 <vPortExitCritical+0x44>
 800f7c4:	2300      	movs	r3, #0
 800f7c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f7c8:	683b      	ldr	r3, [r7, #0]
 800f7ca:	f383 8811 	msr	BASEPRI, r3
}
 800f7ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800f7d0:	bf00      	nop
 800f7d2:	370c      	adds	r7, #12
 800f7d4:	46bd      	mov	sp, r7
 800f7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7da:	4770      	bx	lr
 800f7dc:	2400004c 	.word	0x2400004c

0800f7e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800f7e0:	f3ef 8009 	mrs	r0, PSP
 800f7e4:	f3bf 8f6f 	isb	sy
 800f7e8:	4b15      	ldr	r3, [pc, #84]	@ (800f840 <pxCurrentTCBConst>)
 800f7ea:	681a      	ldr	r2, [r3, #0]
 800f7ec:	f01e 0f10 	tst.w	lr, #16
 800f7f0:	bf08      	it	eq
 800f7f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800f7f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f7fa:	6010      	str	r0, [r2, #0]
 800f7fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800f800:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800f804:	f380 8811 	msr	BASEPRI, r0
 800f808:	f3bf 8f4f 	dsb	sy
 800f80c:	f3bf 8f6f 	isb	sy
 800f810:	f7fe ff96 	bl	800e740 <vTaskSwitchContext>
 800f814:	f04f 0000 	mov.w	r0, #0
 800f818:	f380 8811 	msr	BASEPRI, r0
 800f81c:	bc09      	pop	{r0, r3}
 800f81e:	6819      	ldr	r1, [r3, #0]
 800f820:	6808      	ldr	r0, [r1, #0]
 800f822:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f826:	f01e 0f10 	tst.w	lr, #16
 800f82a:	bf08      	it	eq
 800f82c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800f830:	f380 8809 	msr	PSP, r0
 800f834:	f3bf 8f6f 	isb	sy
 800f838:	4770      	bx	lr
 800f83a:	bf00      	nop
 800f83c:	f3af 8000 	nop.w

0800f840 <pxCurrentTCBConst>:
 800f840:	240016e4 	.word	0x240016e4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800f844:	bf00      	nop
 800f846:	bf00      	nop

0800f848 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800f848:	b580      	push	{r7, lr}
 800f84a:	b082      	sub	sp, #8
 800f84c:	af00      	add	r7, sp, #0
	__asm volatile
 800f84e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f852:	f383 8811 	msr	BASEPRI, r3
 800f856:	f3bf 8f6f 	isb	sy
 800f85a:	f3bf 8f4f 	dsb	sy
 800f85e:	607b      	str	r3, [r7, #4]
}
 800f860:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800f862:	f7fe feb3 	bl	800e5cc <xTaskIncrementTick>
 800f866:	4603      	mov	r3, r0
 800f868:	2b00      	cmp	r3, #0
 800f86a:	d003      	beq.n	800f874 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800f86c:	4b06      	ldr	r3, [pc, #24]	@ (800f888 <SysTick_Handler+0x40>)
 800f86e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f872:	601a      	str	r2, [r3, #0]
 800f874:	2300      	movs	r3, #0
 800f876:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f878:	683b      	ldr	r3, [r7, #0]
 800f87a:	f383 8811 	msr	BASEPRI, r3
}
 800f87e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800f880:	bf00      	nop
 800f882:	3708      	adds	r7, #8
 800f884:	46bd      	mov	sp, r7
 800f886:	bd80      	pop	{r7, pc}
 800f888:	e000ed04 	.word	0xe000ed04

0800f88c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800f88c:	b480      	push	{r7}
 800f88e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800f890:	4b0b      	ldr	r3, [pc, #44]	@ (800f8c0 <vPortSetupTimerInterrupt+0x34>)
 800f892:	2200      	movs	r2, #0
 800f894:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f896:	4b0b      	ldr	r3, [pc, #44]	@ (800f8c4 <vPortSetupTimerInterrupt+0x38>)
 800f898:	2200      	movs	r2, #0
 800f89a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800f89c:	4b0a      	ldr	r3, [pc, #40]	@ (800f8c8 <vPortSetupTimerInterrupt+0x3c>)
 800f89e:	681b      	ldr	r3, [r3, #0]
 800f8a0:	4a0a      	ldr	r2, [pc, #40]	@ (800f8cc <vPortSetupTimerInterrupt+0x40>)
 800f8a2:	fba2 2303 	umull	r2, r3, r2, r3
 800f8a6:	099b      	lsrs	r3, r3, #6
 800f8a8:	4a09      	ldr	r2, [pc, #36]	@ (800f8d0 <vPortSetupTimerInterrupt+0x44>)
 800f8aa:	3b01      	subs	r3, #1
 800f8ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800f8ae:	4b04      	ldr	r3, [pc, #16]	@ (800f8c0 <vPortSetupTimerInterrupt+0x34>)
 800f8b0:	2207      	movs	r2, #7
 800f8b2:	601a      	str	r2, [r3, #0]
}
 800f8b4:	bf00      	nop
 800f8b6:	46bd      	mov	sp, r7
 800f8b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8bc:	4770      	bx	lr
 800f8be:	bf00      	nop
 800f8c0:	e000e010 	.word	0xe000e010
 800f8c4:	e000e018 	.word	0xe000e018
 800f8c8:	2400003c 	.word	0x2400003c
 800f8cc:	10624dd3 	.word	0x10624dd3
 800f8d0:	e000e014 	.word	0xe000e014

0800f8d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800f8d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800f8e4 <vPortEnableVFP+0x10>
 800f8d8:	6801      	ldr	r1, [r0, #0]
 800f8da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800f8de:	6001      	str	r1, [r0, #0]
 800f8e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800f8e2:	bf00      	nop
 800f8e4:	e000ed88 	.word	0xe000ed88

0800f8e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800f8e8:	b480      	push	{r7}
 800f8ea:	b085      	sub	sp, #20
 800f8ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800f8ee:	f3ef 8305 	mrs	r3, IPSR
 800f8f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800f8f4:	68fb      	ldr	r3, [r7, #12]
 800f8f6:	2b0f      	cmp	r3, #15
 800f8f8:	d915      	bls.n	800f926 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800f8fa:	4a18      	ldr	r2, [pc, #96]	@ (800f95c <vPortValidateInterruptPriority+0x74>)
 800f8fc:	68fb      	ldr	r3, [r7, #12]
 800f8fe:	4413      	add	r3, r2
 800f900:	781b      	ldrb	r3, [r3, #0]
 800f902:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800f904:	4b16      	ldr	r3, [pc, #88]	@ (800f960 <vPortValidateInterruptPriority+0x78>)
 800f906:	781b      	ldrb	r3, [r3, #0]
 800f908:	7afa      	ldrb	r2, [r7, #11]
 800f90a:	429a      	cmp	r2, r3
 800f90c:	d20b      	bcs.n	800f926 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800f90e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f912:	f383 8811 	msr	BASEPRI, r3
 800f916:	f3bf 8f6f 	isb	sy
 800f91a:	f3bf 8f4f 	dsb	sy
 800f91e:	607b      	str	r3, [r7, #4]
}
 800f920:	bf00      	nop
 800f922:	bf00      	nop
 800f924:	e7fd      	b.n	800f922 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800f926:	4b0f      	ldr	r3, [pc, #60]	@ (800f964 <vPortValidateInterruptPriority+0x7c>)
 800f928:	681b      	ldr	r3, [r3, #0]
 800f92a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800f92e:	4b0e      	ldr	r3, [pc, #56]	@ (800f968 <vPortValidateInterruptPriority+0x80>)
 800f930:	681b      	ldr	r3, [r3, #0]
 800f932:	429a      	cmp	r2, r3
 800f934:	d90b      	bls.n	800f94e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800f936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f93a:	f383 8811 	msr	BASEPRI, r3
 800f93e:	f3bf 8f6f 	isb	sy
 800f942:	f3bf 8f4f 	dsb	sy
 800f946:	603b      	str	r3, [r7, #0]
}
 800f948:	bf00      	nop
 800f94a:	bf00      	nop
 800f94c:	e7fd      	b.n	800f94a <vPortValidateInterruptPriority+0x62>
	}
 800f94e:	bf00      	nop
 800f950:	3714      	adds	r7, #20
 800f952:	46bd      	mov	sp, r7
 800f954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f958:	4770      	bx	lr
 800f95a:	bf00      	nop
 800f95c:	e000e3f0 	.word	0xe000e3f0
 800f960:	24001914 	.word	0x24001914
 800f964:	e000ed0c 	.word	0xe000ed0c
 800f968:	24001918 	.word	0x24001918

0800f96c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f96c:	b580      	push	{r7, lr}
 800f96e:	b08a      	sub	sp, #40	@ 0x28
 800f970:	af00      	add	r7, sp, #0
 800f972:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f974:	2300      	movs	r3, #0
 800f976:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f978:	f7fe fd6c 	bl	800e454 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f97c:	4b5c      	ldr	r3, [pc, #368]	@ (800faf0 <pvPortMalloc+0x184>)
 800f97e:	681b      	ldr	r3, [r3, #0]
 800f980:	2b00      	cmp	r3, #0
 800f982:	d101      	bne.n	800f988 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f984:	f000 f924 	bl	800fbd0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f988:	4b5a      	ldr	r3, [pc, #360]	@ (800faf4 <pvPortMalloc+0x188>)
 800f98a:	681a      	ldr	r2, [r3, #0]
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	4013      	ands	r3, r2
 800f990:	2b00      	cmp	r3, #0
 800f992:	f040 8095 	bne.w	800fac0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	2b00      	cmp	r3, #0
 800f99a:	d01e      	beq.n	800f9da <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800f99c:	2208      	movs	r2, #8
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	4413      	add	r3, r2
 800f9a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	f003 0307 	and.w	r3, r3, #7
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	d015      	beq.n	800f9da <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	f023 0307 	bic.w	r3, r3, #7
 800f9b4:	3308      	adds	r3, #8
 800f9b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	f003 0307 	and.w	r3, r3, #7
 800f9be:	2b00      	cmp	r3, #0
 800f9c0:	d00b      	beq.n	800f9da <pvPortMalloc+0x6e>
	__asm volatile
 800f9c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9c6:	f383 8811 	msr	BASEPRI, r3
 800f9ca:	f3bf 8f6f 	isb	sy
 800f9ce:	f3bf 8f4f 	dsb	sy
 800f9d2:	617b      	str	r3, [r7, #20]
}
 800f9d4:	bf00      	nop
 800f9d6:	bf00      	nop
 800f9d8:	e7fd      	b.n	800f9d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	d06f      	beq.n	800fac0 <pvPortMalloc+0x154>
 800f9e0:	4b45      	ldr	r3, [pc, #276]	@ (800faf8 <pvPortMalloc+0x18c>)
 800f9e2:	681b      	ldr	r3, [r3, #0]
 800f9e4:	687a      	ldr	r2, [r7, #4]
 800f9e6:	429a      	cmp	r2, r3
 800f9e8:	d86a      	bhi.n	800fac0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f9ea:	4b44      	ldr	r3, [pc, #272]	@ (800fafc <pvPortMalloc+0x190>)
 800f9ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f9ee:	4b43      	ldr	r3, [pc, #268]	@ (800fafc <pvPortMalloc+0x190>)
 800f9f0:	681b      	ldr	r3, [r3, #0]
 800f9f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f9f4:	e004      	b.n	800fa00 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800f9f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f9fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9fc:	681b      	ldr	r3, [r3, #0]
 800f9fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fa00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa02:	685b      	ldr	r3, [r3, #4]
 800fa04:	687a      	ldr	r2, [r7, #4]
 800fa06:	429a      	cmp	r2, r3
 800fa08:	d903      	bls.n	800fa12 <pvPortMalloc+0xa6>
 800fa0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa0c:	681b      	ldr	r3, [r3, #0]
 800fa0e:	2b00      	cmp	r3, #0
 800fa10:	d1f1      	bne.n	800f9f6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800fa12:	4b37      	ldr	r3, [pc, #220]	@ (800faf0 <pvPortMalloc+0x184>)
 800fa14:	681b      	ldr	r3, [r3, #0]
 800fa16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fa18:	429a      	cmp	r2, r3
 800fa1a:	d051      	beq.n	800fac0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800fa1c:	6a3b      	ldr	r3, [r7, #32]
 800fa1e:	681b      	ldr	r3, [r3, #0]
 800fa20:	2208      	movs	r2, #8
 800fa22:	4413      	add	r3, r2
 800fa24:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800fa26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa28:	681a      	ldr	r2, [r3, #0]
 800fa2a:	6a3b      	ldr	r3, [r7, #32]
 800fa2c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800fa2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa30:	685a      	ldr	r2, [r3, #4]
 800fa32:	687b      	ldr	r3, [r7, #4]
 800fa34:	1ad2      	subs	r2, r2, r3
 800fa36:	2308      	movs	r3, #8
 800fa38:	005b      	lsls	r3, r3, #1
 800fa3a:	429a      	cmp	r2, r3
 800fa3c:	d920      	bls.n	800fa80 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800fa3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	4413      	add	r3, r2
 800fa44:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800fa46:	69bb      	ldr	r3, [r7, #24]
 800fa48:	f003 0307 	and.w	r3, r3, #7
 800fa4c:	2b00      	cmp	r3, #0
 800fa4e:	d00b      	beq.n	800fa68 <pvPortMalloc+0xfc>
	__asm volatile
 800fa50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa54:	f383 8811 	msr	BASEPRI, r3
 800fa58:	f3bf 8f6f 	isb	sy
 800fa5c:	f3bf 8f4f 	dsb	sy
 800fa60:	613b      	str	r3, [r7, #16]
}
 800fa62:	bf00      	nop
 800fa64:	bf00      	nop
 800fa66:	e7fd      	b.n	800fa64 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800fa68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa6a:	685a      	ldr	r2, [r3, #4]
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	1ad2      	subs	r2, r2, r3
 800fa70:	69bb      	ldr	r3, [r7, #24]
 800fa72:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800fa74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa76:	687a      	ldr	r2, [r7, #4]
 800fa78:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800fa7a:	69b8      	ldr	r0, [r7, #24]
 800fa7c:	f000 f90a 	bl	800fc94 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800fa80:	4b1d      	ldr	r3, [pc, #116]	@ (800faf8 <pvPortMalloc+0x18c>)
 800fa82:	681a      	ldr	r2, [r3, #0]
 800fa84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa86:	685b      	ldr	r3, [r3, #4]
 800fa88:	1ad3      	subs	r3, r2, r3
 800fa8a:	4a1b      	ldr	r2, [pc, #108]	@ (800faf8 <pvPortMalloc+0x18c>)
 800fa8c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800fa8e:	4b1a      	ldr	r3, [pc, #104]	@ (800faf8 <pvPortMalloc+0x18c>)
 800fa90:	681a      	ldr	r2, [r3, #0]
 800fa92:	4b1b      	ldr	r3, [pc, #108]	@ (800fb00 <pvPortMalloc+0x194>)
 800fa94:	681b      	ldr	r3, [r3, #0]
 800fa96:	429a      	cmp	r2, r3
 800fa98:	d203      	bcs.n	800faa2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800fa9a:	4b17      	ldr	r3, [pc, #92]	@ (800faf8 <pvPortMalloc+0x18c>)
 800fa9c:	681b      	ldr	r3, [r3, #0]
 800fa9e:	4a18      	ldr	r2, [pc, #96]	@ (800fb00 <pvPortMalloc+0x194>)
 800faa0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800faa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800faa4:	685a      	ldr	r2, [r3, #4]
 800faa6:	4b13      	ldr	r3, [pc, #76]	@ (800faf4 <pvPortMalloc+0x188>)
 800faa8:	681b      	ldr	r3, [r3, #0]
 800faaa:	431a      	orrs	r2, r3
 800faac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800faae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800fab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fab2:	2200      	movs	r2, #0
 800fab4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800fab6:	4b13      	ldr	r3, [pc, #76]	@ (800fb04 <pvPortMalloc+0x198>)
 800fab8:	681b      	ldr	r3, [r3, #0]
 800faba:	3301      	adds	r3, #1
 800fabc:	4a11      	ldr	r2, [pc, #68]	@ (800fb04 <pvPortMalloc+0x198>)
 800fabe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800fac0:	f7fe fcd6 	bl	800e470 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800fac4:	69fb      	ldr	r3, [r7, #28]
 800fac6:	f003 0307 	and.w	r3, r3, #7
 800faca:	2b00      	cmp	r3, #0
 800facc:	d00b      	beq.n	800fae6 <pvPortMalloc+0x17a>
	__asm volatile
 800face:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fad2:	f383 8811 	msr	BASEPRI, r3
 800fad6:	f3bf 8f6f 	isb	sy
 800fada:	f3bf 8f4f 	dsb	sy
 800fade:	60fb      	str	r3, [r7, #12]
}
 800fae0:	bf00      	nop
 800fae2:	bf00      	nop
 800fae4:	e7fd      	b.n	800fae2 <pvPortMalloc+0x176>
	return pvReturn;
 800fae6:	69fb      	ldr	r3, [r7, #28]
}
 800fae8:	4618      	mov	r0, r3
 800faea:	3728      	adds	r7, #40	@ 0x28
 800faec:	46bd      	mov	sp, r7
 800faee:	bd80      	pop	{r7, pc}
 800faf0:	24005524 	.word	0x24005524
 800faf4:	24005538 	.word	0x24005538
 800faf8:	24005528 	.word	0x24005528
 800fafc:	2400551c 	.word	0x2400551c
 800fb00:	2400552c 	.word	0x2400552c
 800fb04:	24005530 	.word	0x24005530

0800fb08 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800fb08:	b580      	push	{r7, lr}
 800fb0a:	b086      	sub	sp, #24
 800fb0c:	af00      	add	r7, sp, #0
 800fb0e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	2b00      	cmp	r3, #0
 800fb18:	d04f      	beq.n	800fbba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800fb1a:	2308      	movs	r3, #8
 800fb1c:	425b      	negs	r3, r3
 800fb1e:	697a      	ldr	r2, [r7, #20]
 800fb20:	4413      	add	r3, r2
 800fb22:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800fb24:	697b      	ldr	r3, [r7, #20]
 800fb26:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800fb28:	693b      	ldr	r3, [r7, #16]
 800fb2a:	685a      	ldr	r2, [r3, #4]
 800fb2c:	4b25      	ldr	r3, [pc, #148]	@ (800fbc4 <vPortFree+0xbc>)
 800fb2e:	681b      	ldr	r3, [r3, #0]
 800fb30:	4013      	ands	r3, r2
 800fb32:	2b00      	cmp	r3, #0
 800fb34:	d10b      	bne.n	800fb4e <vPortFree+0x46>
	__asm volatile
 800fb36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb3a:	f383 8811 	msr	BASEPRI, r3
 800fb3e:	f3bf 8f6f 	isb	sy
 800fb42:	f3bf 8f4f 	dsb	sy
 800fb46:	60fb      	str	r3, [r7, #12]
}
 800fb48:	bf00      	nop
 800fb4a:	bf00      	nop
 800fb4c:	e7fd      	b.n	800fb4a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800fb4e:	693b      	ldr	r3, [r7, #16]
 800fb50:	681b      	ldr	r3, [r3, #0]
 800fb52:	2b00      	cmp	r3, #0
 800fb54:	d00b      	beq.n	800fb6e <vPortFree+0x66>
	__asm volatile
 800fb56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb5a:	f383 8811 	msr	BASEPRI, r3
 800fb5e:	f3bf 8f6f 	isb	sy
 800fb62:	f3bf 8f4f 	dsb	sy
 800fb66:	60bb      	str	r3, [r7, #8]
}
 800fb68:	bf00      	nop
 800fb6a:	bf00      	nop
 800fb6c:	e7fd      	b.n	800fb6a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800fb6e:	693b      	ldr	r3, [r7, #16]
 800fb70:	685a      	ldr	r2, [r3, #4]
 800fb72:	4b14      	ldr	r3, [pc, #80]	@ (800fbc4 <vPortFree+0xbc>)
 800fb74:	681b      	ldr	r3, [r3, #0]
 800fb76:	4013      	ands	r3, r2
 800fb78:	2b00      	cmp	r3, #0
 800fb7a:	d01e      	beq.n	800fbba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800fb7c:	693b      	ldr	r3, [r7, #16]
 800fb7e:	681b      	ldr	r3, [r3, #0]
 800fb80:	2b00      	cmp	r3, #0
 800fb82:	d11a      	bne.n	800fbba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800fb84:	693b      	ldr	r3, [r7, #16]
 800fb86:	685a      	ldr	r2, [r3, #4]
 800fb88:	4b0e      	ldr	r3, [pc, #56]	@ (800fbc4 <vPortFree+0xbc>)
 800fb8a:	681b      	ldr	r3, [r3, #0]
 800fb8c:	43db      	mvns	r3, r3
 800fb8e:	401a      	ands	r2, r3
 800fb90:	693b      	ldr	r3, [r7, #16]
 800fb92:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800fb94:	f7fe fc5e 	bl	800e454 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800fb98:	693b      	ldr	r3, [r7, #16]
 800fb9a:	685a      	ldr	r2, [r3, #4]
 800fb9c:	4b0a      	ldr	r3, [pc, #40]	@ (800fbc8 <vPortFree+0xc0>)
 800fb9e:	681b      	ldr	r3, [r3, #0]
 800fba0:	4413      	add	r3, r2
 800fba2:	4a09      	ldr	r2, [pc, #36]	@ (800fbc8 <vPortFree+0xc0>)
 800fba4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800fba6:	6938      	ldr	r0, [r7, #16]
 800fba8:	f000 f874 	bl	800fc94 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800fbac:	4b07      	ldr	r3, [pc, #28]	@ (800fbcc <vPortFree+0xc4>)
 800fbae:	681b      	ldr	r3, [r3, #0]
 800fbb0:	3301      	adds	r3, #1
 800fbb2:	4a06      	ldr	r2, [pc, #24]	@ (800fbcc <vPortFree+0xc4>)
 800fbb4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800fbb6:	f7fe fc5b 	bl	800e470 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800fbba:	bf00      	nop
 800fbbc:	3718      	adds	r7, #24
 800fbbe:	46bd      	mov	sp, r7
 800fbc0:	bd80      	pop	{r7, pc}
 800fbc2:	bf00      	nop
 800fbc4:	24005538 	.word	0x24005538
 800fbc8:	24005528 	.word	0x24005528
 800fbcc:	24005534 	.word	0x24005534

0800fbd0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800fbd0:	b480      	push	{r7}
 800fbd2:	b085      	sub	sp, #20
 800fbd4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800fbd6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800fbda:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800fbdc:	4b27      	ldr	r3, [pc, #156]	@ (800fc7c <prvHeapInit+0xac>)
 800fbde:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800fbe0:	68fb      	ldr	r3, [r7, #12]
 800fbe2:	f003 0307 	and.w	r3, r3, #7
 800fbe6:	2b00      	cmp	r3, #0
 800fbe8:	d00c      	beq.n	800fc04 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800fbea:	68fb      	ldr	r3, [r7, #12]
 800fbec:	3307      	adds	r3, #7
 800fbee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fbf0:	68fb      	ldr	r3, [r7, #12]
 800fbf2:	f023 0307 	bic.w	r3, r3, #7
 800fbf6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800fbf8:	68ba      	ldr	r2, [r7, #8]
 800fbfa:	68fb      	ldr	r3, [r7, #12]
 800fbfc:	1ad3      	subs	r3, r2, r3
 800fbfe:	4a1f      	ldr	r2, [pc, #124]	@ (800fc7c <prvHeapInit+0xac>)
 800fc00:	4413      	add	r3, r2
 800fc02:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800fc04:	68fb      	ldr	r3, [r7, #12]
 800fc06:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800fc08:	4a1d      	ldr	r2, [pc, #116]	@ (800fc80 <prvHeapInit+0xb0>)
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800fc0e:	4b1c      	ldr	r3, [pc, #112]	@ (800fc80 <prvHeapInit+0xb0>)
 800fc10:	2200      	movs	r2, #0
 800fc12:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800fc14:	687b      	ldr	r3, [r7, #4]
 800fc16:	68ba      	ldr	r2, [r7, #8]
 800fc18:	4413      	add	r3, r2
 800fc1a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800fc1c:	2208      	movs	r2, #8
 800fc1e:	68fb      	ldr	r3, [r7, #12]
 800fc20:	1a9b      	subs	r3, r3, r2
 800fc22:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fc24:	68fb      	ldr	r3, [r7, #12]
 800fc26:	f023 0307 	bic.w	r3, r3, #7
 800fc2a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800fc2c:	68fb      	ldr	r3, [r7, #12]
 800fc2e:	4a15      	ldr	r2, [pc, #84]	@ (800fc84 <prvHeapInit+0xb4>)
 800fc30:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800fc32:	4b14      	ldr	r3, [pc, #80]	@ (800fc84 <prvHeapInit+0xb4>)
 800fc34:	681b      	ldr	r3, [r3, #0]
 800fc36:	2200      	movs	r2, #0
 800fc38:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800fc3a:	4b12      	ldr	r3, [pc, #72]	@ (800fc84 <prvHeapInit+0xb4>)
 800fc3c:	681b      	ldr	r3, [r3, #0]
 800fc3e:	2200      	movs	r2, #0
 800fc40:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800fc46:	683b      	ldr	r3, [r7, #0]
 800fc48:	68fa      	ldr	r2, [r7, #12]
 800fc4a:	1ad2      	subs	r2, r2, r3
 800fc4c:	683b      	ldr	r3, [r7, #0]
 800fc4e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800fc50:	4b0c      	ldr	r3, [pc, #48]	@ (800fc84 <prvHeapInit+0xb4>)
 800fc52:	681a      	ldr	r2, [r3, #0]
 800fc54:	683b      	ldr	r3, [r7, #0]
 800fc56:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800fc58:	683b      	ldr	r3, [r7, #0]
 800fc5a:	685b      	ldr	r3, [r3, #4]
 800fc5c:	4a0a      	ldr	r2, [pc, #40]	@ (800fc88 <prvHeapInit+0xb8>)
 800fc5e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800fc60:	683b      	ldr	r3, [r7, #0]
 800fc62:	685b      	ldr	r3, [r3, #4]
 800fc64:	4a09      	ldr	r2, [pc, #36]	@ (800fc8c <prvHeapInit+0xbc>)
 800fc66:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800fc68:	4b09      	ldr	r3, [pc, #36]	@ (800fc90 <prvHeapInit+0xc0>)
 800fc6a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800fc6e:	601a      	str	r2, [r3, #0]
}
 800fc70:	bf00      	nop
 800fc72:	3714      	adds	r7, #20
 800fc74:	46bd      	mov	sp, r7
 800fc76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc7a:	4770      	bx	lr
 800fc7c:	2400191c 	.word	0x2400191c
 800fc80:	2400551c 	.word	0x2400551c
 800fc84:	24005524 	.word	0x24005524
 800fc88:	2400552c 	.word	0x2400552c
 800fc8c:	24005528 	.word	0x24005528
 800fc90:	24005538 	.word	0x24005538

0800fc94 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800fc94:	b480      	push	{r7}
 800fc96:	b085      	sub	sp, #20
 800fc98:	af00      	add	r7, sp, #0
 800fc9a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800fc9c:	4b28      	ldr	r3, [pc, #160]	@ (800fd40 <prvInsertBlockIntoFreeList+0xac>)
 800fc9e:	60fb      	str	r3, [r7, #12]
 800fca0:	e002      	b.n	800fca8 <prvInsertBlockIntoFreeList+0x14>
 800fca2:	68fb      	ldr	r3, [r7, #12]
 800fca4:	681b      	ldr	r3, [r3, #0]
 800fca6:	60fb      	str	r3, [r7, #12]
 800fca8:	68fb      	ldr	r3, [r7, #12]
 800fcaa:	681b      	ldr	r3, [r3, #0]
 800fcac:	687a      	ldr	r2, [r7, #4]
 800fcae:	429a      	cmp	r2, r3
 800fcb0:	d8f7      	bhi.n	800fca2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800fcb2:	68fb      	ldr	r3, [r7, #12]
 800fcb4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800fcb6:	68fb      	ldr	r3, [r7, #12]
 800fcb8:	685b      	ldr	r3, [r3, #4]
 800fcba:	68ba      	ldr	r2, [r7, #8]
 800fcbc:	4413      	add	r3, r2
 800fcbe:	687a      	ldr	r2, [r7, #4]
 800fcc0:	429a      	cmp	r2, r3
 800fcc2:	d108      	bne.n	800fcd6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800fcc4:	68fb      	ldr	r3, [r7, #12]
 800fcc6:	685a      	ldr	r2, [r3, #4]
 800fcc8:	687b      	ldr	r3, [r7, #4]
 800fcca:	685b      	ldr	r3, [r3, #4]
 800fccc:	441a      	add	r2, r3
 800fcce:	68fb      	ldr	r3, [r7, #12]
 800fcd0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800fcd2:	68fb      	ldr	r3, [r7, #12]
 800fcd4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800fcd6:	687b      	ldr	r3, [r7, #4]
 800fcd8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	685b      	ldr	r3, [r3, #4]
 800fcde:	68ba      	ldr	r2, [r7, #8]
 800fce0:	441a      	add	r2, r3
 800fce2:	68fb      	ldr	r3, [r7, #12]
 800fce4:	681b      	ldr	r3, [r3, #0]
 800fce6:	429a      	cmp	r2, r3
 800fce8:	d118      	bne.n	800fd1c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800fcea:	68fb      	ldr	r3, [r7, #12]
 800fcec:	681a      	ldr	r2, [r3, #0]
 800fcee:	4b15      	ldr	r3, [pc, #84]	@ (800fd44 <prvInsertBlockIntoFreeList+0xb0>)
 800fcf0:	681b      	ldr	r3, [r3, #0]
 800fcf2:	429a      	cmp	r2, r3
 800fcf4:	d00d      	beq.n	800fd12 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	685a      	ldr	r2, [r3, #4]
 800fcfa:	68fb      	ldr	r3, [r7, #12]
 800fcfc:	681b      	ldr	r3, [r3, #0]
 800fcfe:	685b      	ldr	r3, [r3, #4]
 800fd00:	441a      	add	r2, r3
 800fd02:	687b      	ldr	r3, [r7, #4]
 800fd04:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800fd06:	68fb      	ldr	r3, [r7, #12]
 800fd08:	681b      	ldr	r3, [r3, #0]
 800fd0a:	681a      	ldr	r2, [r3, #0]
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	601a      	str	r2, [r3, #0]
 800fd10:	e008      	b.n	800fd24 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800fd12:	4b0c      	ldr	r3, [pc, #48]	@ (800fd44 <prvInsertBlockIntoFreeList+0xb0>)
 800fd14:	681a      	ldr	r2, [r3, #0]
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	601a      	str	r2, [r3, #0]
 800fd1a:	e003      	b.n	800fd24 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800fd1c:	68fb      	ldr	r3, [r7, #12]
 800fd1e:	681a      	ldr	r2, [r3, #0]
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800fd24:	68fa      	ldr	r2, [r7, #12]
 800fd26:	687b      	ldr	r3, [r7, #4]
 800fd28:	429a      	cmp	r2, r3
 800fd2a:	d002      	beq.n	800fd32 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800fd2c:	68fb      	ldr	r3, [r7, #12]
 800fd2e:	687a      	ldr	r2, [r7, #4]
 800fd30:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fd32:	bf00      	nop
 800fd34:	3714      	adds	r7, #20
 800fd36:	46bd      	mov	sp, r7
 800fd38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd3c:	4770      	bx	lr
 800fd3e:	bf00      	nop
 800fd40:	2400551c 	.word	0x2400551c
 800fd44:	24005524 	.word	0x24005524

0800fd48 <BuzzerTask_HeartbeatBeep>:

/**
 * @brief Buzzer heartbeat beep function - plays a beep every 1 second
 * This function provides audible confirmation that the controller is alive
 */
void BuzzerTask_HeartbeatBeep(void) {
 800fd48:	b580      	push	{r7, lr}
 800fd4a:	af00      	add	r7, sp, #0
    // Simple heartbeat beep pattern
    Buzzer_PlayTone(NOTE_BEEP, 20);  // Short 50ms beep
 800fd4c:	2114      	movs	r1, #20
 800fd4e:	f44f 7083 	mov.w	r0, #262	@ 0x106
 800fd52:	f7f1 fddb 	bl	800190c <Buzzer_PlayTone>
    osDelay(100);                     // Wait for beep to finish
 800fd56:	2064      	movs	r0, #100	@ 0x64
 800fd58:	f7fd fb57 	bl	800d40a <osDelay>
}
 800fd5c:	bf00      	nop
 800fd5e:	bd80      	pop	{r7, pc}

0800fd60 <J60_Motor_Offline_Beep>:

void J60_Motor_Offline_Beep(void) {
 800fd60:	b580      	push	{r7, lr}
 800fd62:	af00      	add	r7, sp, #0
    // Simple heartbeat beep pattern
	if (j60_motor[0].para.online == 0){
 800fd64:	4b07      	ldr	r3, [pc, #28]	@ (800fd84 <J60_Motor_Offline_Beep+0x24>)
 800fd66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fd68:	2b00      	cmp	r3, #0
 800fd6a:	d104      	bne.n	800fd76 <J60_Motor_Offline_Beep+0x16>
		Buzzer_PlayTone(NOTE_ALERT, 30);
 800fd6c:	211e      	movs	r1, #30
 800fd6e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800fd72:	f7f1 fdcb 	bl	800190c <Buzzer_PlayTone>
	}
      // Short 50ms beep
    osDelay(500);                     // Wait for beep to finish
 800fd76:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800fd7a:	f7fd fb46 	bl	800d40a <osDelay>
}
 800fd7e:	bf00      	nop
 800fd80:	bd80      	pop	{r7, pc}
 800fd82:	bf00      	nop
 800fd84:	240055e8 	.word	0x240055e8

0800fd88 <BUZZER_TASK>:
/**
 * @brief Main buzzer task function (follows PC_MCU_UART_TASK pattern)
 * This function runs the buzzer task loop with 1Hz heartbeat
 */
void BUZZER_TASK(void) {
 800fd88:	b580      	push	{r7, lr}
 800fd8a:	b086      	sub	sp, #24
 800fd8c:	af00      	add	r7, sp, #0
    // Initialize the buzzer
    Buzzer_Init();
 800fd8e:	f7f1 fdab 	bl	80018e8 <Buzzer_Init>
    
    // Set a moderate volume
    Buzzer_SetVolume(30); // 30% volume to avoid being too loud
 800fd92:	201e      	movs	r0, #30
 800fd94:	f7f1 fe02 	bl	800199c <Buzzer_SetVolume>
    
    // Startup sound - quick melody to indicate system start
    const uint32_t startup_freq[] = {NOTE_C4, NOTE_E4, NOTE_G4};
 800fd98:	4a12      	ldr	r2, [pc, #72]	@ (800fde4 <BUZZER_TASK+0x5c>)
 800fd9a:	f107 030c 	add.w	r3, r7, #12
 800fd9e:	ca07      	ldmia	r2, {r0, r1, r2}
 800fda0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    const uint32_t startup_dur[] = {100, 100, 150};
 800fda4:	4a10      	ldr	r2, [pc, #64]	@ (800fde8 <BUZZER_TASK+0x60>)
 800fda6:	463b      	mov	r3, r7
 800fda8:	ca07      	ldmia	r2, {r0, r1, r2}
 800fdaa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    Buzzer_PlayMelody(startup_freq, startup_dur, 3);
 800fdae:	4639      	mov	r1, r7
 800fdb0:	f107 030c 	add.w	r3, r7, #12
 800fdb4:	2203      	movs	r2, #3
 800fdb6:	4618      	mov	r0, r3
 800fdb8:	f7f1 fe17 	bl	80019ea <Buzzer_PlayMelody>
    
    osDelay(500); // Wait before starting heartbeat
 800fdbc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800fdc0:	f7fd fb23 	bl	800d40a <osDelay>
    
    // Infinite loop for heartbeat beep
    for (;;) {
        // Play heartbeat beep every 1 second
        BuzzerTask_HeartbeatBeep();
 800fdc4:	f7ff ffc0 	bl	800fd48 <BuzzerTask_HeartbeatBeep>
        J60_Motor_Offline_Beep();
 800fdc8:	f7ff ffca 	bl	800fd60 <J60_Motor_Offline_Beep>
        
        // Increment heartbeat counter
        heartbeat_counter++;
 800fdcc:	4b07      	ldr	r3, [pc, #28]	@ (800fdec <BUZZER_TASK+0x64>)
 800fdce:	681b      	ldr	r3, [r3, #0]
 800fdd0:	3301      	adds	r3, #1
 800fdd2:	4a06      	ldr	r2, [pc, #24]	@ (800fdec <BUZZER_TASK+0x64>)
 800fdd4:	6013      	str	r3, [r2, #0]
        
        // Wait 1 second before next heartbeat
        osDelay(2000);
 800fdd6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800fdda:	f7fd fb16 	bl	800d40a <osDelay>
        BuzzerTask_HeartbeatBeep();
 800fdde:	bf00      	nop
 800fde0:	e7f0      	b.n	800fdc4 <BUZZER_TASK+0x3c>
 800fde2:	bf00      	nop
 800fde4:	080117a8 	.word	0x080117a8
 800fde8:	080117b4 	.word	0x080117b4
 800fdec:	2400553c 	.word	0x2400553c

0800fdf0 <DJI_NDJ_REMOTE_PROCESS>:
#define JOYSTICK_OFFSET 1024

dji_ndj6 dji_remote;

void DJI_NDJ_REMOTE_PROCESS(dji_ndj6 *remoter, uint8_t *buf)
{
 800fdf0:	b480      	push	{r7}
 800fdf2:	b083      	sub	sp, #12
 800fdf4:	af00      	add	r7, sp, #0
 800fdf6:	6078      	str	r0, [r7, #4]
 800fdf8:	6039      	str	r1, [r7, #0]
	remoter->right_x = (buf[0] | buf[1] << 8) & 0x07FF;
 800fdfa:	683b      	ldr	r3, [r7, #0]
 800fdfc:	781b      	ldrb	r3, [r3, #0]
 800fdfe:	b21a      	sxth	r2, r3
 800fe00:	683b      	ldr	r3, [r7, #0]
 800fe02:	3301      	adds	r3, #1
 800fe04:	781b      	ldrb	r3, [r3, #0]
 800fe06:	b21b      	sxth	r3, r3
 800fe08:	021b      	lsls	r3, r3, #8
 800fe0a:	b21b      	sxth	r3, r3
 800fe0c:	4313      	orrs	r3, r2
 800fe0e:	b21b      	sxth	r3, r3
 800fe10:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800fe14:	b21a      	sxth	r2, r3
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	801a      	strh	r2, [r3, #0]
	remoter->right_x -= JOYSTICK_OFFSET;
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800fe20:	b29b      	uxth	r3, r3
 800fe22:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800fe26:	b29b      	uxth	r3, r3
 800fe28:	b21a      	sxth	r2, r3
 800fe2a:	687b      	ldr	r3, [r7, #4]
 800fe2c:	801a      	strh	r2, [r3, #0]
	remoter->right_y = (buf[1] >> 3 | buf[2] << 5) & 0x07FF;
 800fe2e:	683b      	ldr	r3, [r7, #0]
 800fe30:	3301      	adds	r3, #1
 800fe32:	781b      	ldrb	r3, [r3, #0]
 800fe34:	08db      	lsrs	r3, r3, #3
 800fe36:	b2db      	uxtb	r3, r3
 800fe38:	b21a      	sxth	r2, r3
 800fe3a:	683b      	ldr	r3, [r7, #0]
 800fe3c:	3302      	adds	r3, #2
 800fe3e:	781b      	ldrb	r3, [r3, #0]
 800fe40:	b21b      	sxth	r3, r3
 800fe42:	015b      	lsls	r3, r3, #5
 800fe44:	b21b      	sxth	r3, r3
 800fe46:	4313      	orrs	r3, r2
 800fe48:	b21b      	sxth	r3, r3
 800fe4a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800fe4e:	b21a      	sxth	r2, r3
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	805a      	strh	r2, [r3, #2]
	remoter->right_y -= JOYSTICK_OFFSET;
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800fe5a:	b29b      	uxth	r3, r3
 800fe5c:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800fe60:	b29b      	uxth	r3, r3
 800fe62:	b21a      	sxth	r2, r3
 800fe64:	687b      	ldr	r3, [r7, #4]
 800fe66:	805a      	strh	r2, [r3, #2]
	remoter->left_x = (buf[2] >> 6 | buf[3] << 2
 800fe68:	683b      	ldr	r3, [r7, #0]
 800fe6a:	3302      	adds	r3, #2
 800fe6c:	781b      	ldrb	r3, [r3, #0]
 800fe6e:	099b      	lsrs	r3, r3, #6
 800fe70:	b2db      	uxtb	r3, r3
 800fe72:	b21a      	sxth	r2, r3
 800fe74:	683b      	ldr	r3, [r7, #0]
 800fe76:	3303      	adds	r3, #3
 800fe78:	781b      	ldrb	r3, [r3, #0]
 800fe7a:	b21b      	sxth	r3, r3
 800fe7c:	009b      	lsls	r3, r3, #2
 800fe7e:	b21b      	sxth	r3, r3
 800fe80:	4313      	orrs	r3, r2
 800fe82:	b21a      	sxth	r2, r3
			| buf[4] << 10) & 0x07FF;
 800fe84:	683b      	ldr	r3, [r7, #0]
 800fe86:	3304      	adds	r3, #4
 800fe88:	781b      	ldrb	r3, [r3, #0]
 800fe8a:	b21b      	sxth	r3, r3
 800fe8c:	029b      	lsls	r3, r3, #10
 800fe8e:	b21b      	sxth	r3, r3
 800fe90:	4313      	orrs	r3, r2
 800fe92:	b21b      	sxth	r3, r3
 800fe94:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800fe98:	b21a      	sxth	r2, r3
	remoter->left_x = (buf[2] >> 6 | buf[3] << 2
 800fe9a:	687b      	ldr	r3, [r7, #4]
 800fe9c:	809a      	strh	r2, [r3, #4]
	remoter->left_x -= JOYSTICK_OFFSET;
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800fea4:	b29b      	uxth	r3, r3
 800fea6:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800feaa:	b29b      	uxth	r3, r3
 800feac:	b21a      	sxth	r2, r3
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	809a      	strh	r2, [r3, #4]
	remoter->left_y = (buf[4] >> 1 | buf[5] << 7) & 0x07FF;
 800feb2:	683b      	ldr	r3, [r7, #0]
 800feb4:	3304      	adds	r3, #4
 800feb6:	781b      	ldrb	r3, [r3, #0]
 800feb8:	085b      	lsrs	r3, r3, #1
 800feba:	b2db      	uxtb	r3, r3
 800febc:	b21a      	sxth	r2, r3
 800febe:	683b      	ldr	r3, [r7, #0]
 800fec0:	3305      	adds	r3, #5
 800fec2:	781b      	ldrb	r3, [r3, #0]
 800fec4:	b21b      	sxth	r3, r3
 800fec6:	01db      	lsls	r3, r3, #7
 800fec8:	b21b      	sxth	r3, r3
 800feca:	4313      	orrs	r3, r2
 800fecc:	b21b      	sxth	r3, r3
 800fece:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800fed2:	b21a      	sxth	r2, r3
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	80da      	strh	r2, [r3, #6]
	remoter->left_y -= JOYSTICK_OFFSET;
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800fede:	b29b      	uxth	r3, r3
 800fee0:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800fee4:	b29b      	uxth	r3, r3
 800fee6:	b21a      	sxth	r2, r3
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	80da      	strh	r2, [r3, #6]
	//Left switch position
	remoter->left_switch = ((buf[5] >> 4) & 0x000C) >> 2;
 800feec:	683b      	ldr	r3, [r7, #0]
 800feee:	3305      	adds	r3, #5
 800fef0:	781b      	ldrb	r3, [r3, #0]
 800fef2:	091b      	lsrs	r3, r3, #4
 800fef4:	b2db      	uxtb	r3, r3
 800fef6:	109b      	asrs	r3, r3, #2
 800fef8:	b25b      	sxtb	r3, r3
 800fefa:	f003 0303 	and.w	r3, r3, #3
 800fefe:	b25a      	sxtb	r2, r3
 800ff00:	687b      	ldr	r3, [r7, #4]
 800ff02:	721a      	strb	r2, [r3, #8]
	remoter->right_switch = (buf[5] >> 4) & 0x0003;
 800ff04:	683b      	ldr	r3, [r7, #0]
 800ff06:	3305      	adds	r3, #5
 800ff08:	781b      	ldrb	r3, [r3, #0]
 800ff0a:	091b      	lsrs	r3, r3, #4
 800ff0c:	b2db      	uxtb	r3, r3
 800ff0e:	b25b      	sxtb	r3, r3
 800ff10:	f003 0303 	and.w	r3, r3, #3
 800ff14:	b25a      	sxtb	r2, r3
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	725a      	strb	r2, [r3, #9]
	remoter->mouse_x = ((int16_t) buf[6] | ((int16_t) buf[7] << 8));
 800ff1a:	683b      	ldr	r3, [r7, #0]
 800ff1c:	3306      	adds	r3, #6
 800ff1e:	781b      	ldrb	r3, [r3, #0]
 800ff20:	b21a      	sxth	r2, r3
 800ff22:	683b      	ldr	r3, [r7, #0]
 800ff24:	3307      	adds	r3, #7
 800ff26:	781b      	ldrb	r3, [r3, #0]
 800ff28:	b21b      	sxth	r3, r3
 800ff2a:	021b      	lsls	r3, r3, #8
 800ff2c:	b21b      	sxth	r3, r3
 800ff2e:	4313      	orrs	r3, r2
 800ff30:	b21a      	sxth	r2, r3
 800ff32:	687b      	ldr	r3, [r7, #4]
 800ff34:	815a      	strh	r2, [r3, #10]
	remoter->mouse_y = ((int16_t) buf[8] | ((int16_t) buf[9] << 8));
 800ff36:	683b      	ldr	r3, [r7, #0]
 800ff38:	3308      	adds	r3, #8
 800ff3a:	781b      	ldrb	r3, [r3, #0]
 800ff3c:	b21a      	sxth	r2, r3
 800ff3e:	683b      	ldr	r3, [r7, #0]
 800ff40:	3309      	adds	r3, #9
 800ff42:	781b      	ldrb	r3, [r3, #0]
 800ff44:	b21b      	sxth	r3, r3
 800ff46:	021b      	lsls	r3, r3, #8
 800ff48:	b21b      	sxth	r3, r3
 800ff4a:	4313      	orrs	r3, r2
 800ff4c:	b21a      	sxth	r2, r3
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	819a      	strh	r2, [r3, #12]
	remoter->mouse_z = ((int16_t) buf[10] | ((int16_t) buf[11] << 8));
 800ff52:	683b      	ldr	r3, [r7, #0]
 800ff54:	330a      	adds	r3, #10
 800ff56:	781b      	ldrb	r3, [r3, #0]
 800ff58:	b21a      	sxth	r2, r3
 800ff5a:	683b      	ldr	r3, [r7, #0]
 800ff5c:	330b      	adds	r3, #11
 800ff5e:	781b      	ldrb	r3, [r3, #0]
 800ff60:	b21b      	sxth	r3, r3
 800ff62:	021b      	lsls	r3, r3, #8
 800ff64:	b21b      	sxth	r3, r3
 800ff66:	4313      	orrs	r3, r2
 800ff68:	b21a      	sxth	r2, r3
 800ff6a:	687b      	ldr	r3, [r7, #4]
 800ff6c:	81da      	strh	r2, [r3, #14]
	remoter->mouse_hori += remoter->mouse_x;
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	691b      	ldr	r3, [r3, #16]
 800ff72:	687a      	ldr	r2, [r7, #4]
 800ff74:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 800ff78:	441a      	add	r2, r3
 800ff7a:	687b      	ldr	r3, [r7, #4]
 800ff7c:	611a      	str	r2, [r3, #16]
	remoter->mouse_vert += remoter->mouse_y;
 800ff7e:	687b      	ldr	r3, [r7, #4]
 800ff80:	695b      	ldr	r3, [r3, #20]
 800ff82:	687a      	ldr	r2, [r7, #4]
 800ff84:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 800ff88:	441a      	add	r2, r3
 800ff8a:	687b      	ldr	r3, [r7, #4]
 800ff8c:	615a      	str	r2, [r3, #20]
	remoter->mouse_left = (buf[12]);
 800ff8e:	683b      	ldr	r3, [r7, #0]
 800ff90:	330c      	adds	r3, #12
 800ff92:	781b      	ldrb	r3, [r3, #0]
 800ff94:	b25a      	sxtb	r2, r3
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	761a      	strb	r2, [r3, #24]
	remoter->mouse_right = (buf[13]);
 800ff9a:	683b      	ldr	r3, [r7, #0]
 800ff9c:	330d      	adds	r3, #13
 800ff9e:	781b      	ldrb	r3, [r3, #0]
 800ffa0:	b25a      	sxtb	r2, r3
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	765a      	strb	r2, [r3, #25]
	remoter->keyboard_keys = (buf[14]);
 800ffa6:	683b      	ldr	r3, [r7, #0]
 800ffa8:	330e      	adds	r3, #14
 800ffaa:	781b      	ldrb	r3, [r3, #0]
 800ffac:	461a      	mov	r2, r3
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	845a      	strh	r2, [r3, #34]	@ 0x22
	remoter->side_dial = ((int16_t) buf[16]) | ((int16_t) buf[17] << 8);
 800ffb2:	683b      	ldr	r3, [r7, #0]
 800ffb4:	3310      	adds	r3, #16
 800ffb6:	781b      	ldrb	r3, [r3, #0]
 800ffb8:	b21a      	sxth	r2, r3
 800ffba:	683b      	ldr	r3, [r7, #0]
 800ffbc:	3311      	adds	r3, #17
 800ffbe:	781b      	ldrb	r3, [r3, #0]
 800ffc0:	b21b      	sxth	r3, r3
 800ffc2:	021b      	lsls	r3, r3, #8
 800ffc4:	b21b      	sxth	r3, r3
 800ffc6:	4313      	orrs	r3, r2
 800ffc8:	b21a      	sxth	r2, r3
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	849a      	strh	r2, [r3, #36]	@ 0x24
	remoter->side_dial -= JOYSTICK_OFFSET;
 800ffce:	687b      	ldr	r3, [r7, #4]
 800ffd0:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 800ffd4:	b29b      	uxth	r3, r3
 800ffd6:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800ffda:	b29b      	uxth	r3, r3
 800ffdc:	b21a      	sxth	r2, r3
 800ffde:	687b      	ldr	r3, [r7, #4]
 800ffe0:	849a      	strh	r2, [r3, #36]	@ 0x24
	remoter->last_time = 0;
 800ffe2:	687b      	ldr	r3, [r7, #4]
 800ffe4:	2200      	movs	r2, #0
 800ffe6:	629a      	str	r2, [r3, #40]	@ 0x28

	// Map individual keyboard keys
	remoter->W = !!(remoter->keyboard_keys & KEY_OFFSET_W);
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800ffec:	f003 0301 	and.w	r3, r3, #1
 800fff0:	2b00      	cmp	r3, #0
 800fff2:	bf14      	ite	ne
 800fff4:	2301      	movne	r3, #1
 800fff6:	2300      	moveq	r3, #0
 800fff8:	b2db      	uxtb	r3, r3
 800fffa:	461a      	mov	r2, r3
 800fffc:	687b      	ldr	r3, [r7, #4]
 800fffe:	769a      	strb	r2, [r3, #26]
	remoter->S = !!(remoter->keyboard_keys & KEY_OFFSET_S);
 8010000:	687b      	ldr	r3, [r7, #4]
 8010002:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8010004:	f003 0302 	and.w	r3, r3, #2
 8010008:	2b00      	cmp	r3, #0
 801000a:	bf14      	ite	ne
 801000c:	2301      	movne	r3, #1
 801000e:	2300      	moveq	r3, #0
 8010010:	b2db      	uxtb	r3, r3
 8010012:	461a      	mov	r2, r3
 8010014:	687b      	ldr	r3, [r7, #4]
 8010016:	76da      	strb	r2, [r3, #27]
	remoter->A = !!(remoter->keyboard_keys & KEY_OFFSET_A);
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 801001c:	f003 0304 	and.w	r3, r3, #4
 8010020:	2b00      	cmp	r3, #0
 8010022:	bf14      	ite	ne
 8010024:	2301      	movne	r3, #1
 8010026:	2300      	moveq	r3, #0
 8010028:	b2db      	uxtb	r3, r3
 801002a:	461a      	mov	r2, r3
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	771a      	strb	r2, [r3, #28]
	remoter->D = !!(remoter->keyboard_keys & KEY_OFFSET_D);
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8010034:	f003 0308 	and.w	r3, r3, #8
 8010038:	2b00      	cmp	r3, #0
 801003a:	bf14      	ite	ne
 801003c:	2301      	movne	r3, #1
 801003e:	2300      	moveq	r3, #0
 8010040:	b2db      	uxtb	r3, r3
 8010042:	461a      	mov	r2, r3
 8010044:	687b      	ldr	r3, [r7, #4]
 8010046:	775a      	strb	r2, [r3, #29]
	remoter->Q = !!(remoter->keyboard_keys & KEY_OFFSET_Q);
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 801004c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010050:	2b00      	cmp	r3, #0
 8010052:	bf14      	ite	ne
 8010054:	2301      	movne	r3, #1
 8010056:	2300      	moveq	r3, #0
 8010058:	b2db      	uxtb	r3, r3
 801005a:	461a      	mov	r2, r3
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	779a      	strb	r2, [r3, #30]
	remoter->E = !!(remoter->keyboard_keys & KEY_OFFSET_E);
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8010064:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010068:	2b00      	cmp	r3, #0
 801006a:	bf14      	ite	ne
 801006c:	2301      	movne	r3, #1
 801006e:	2300      	moveq	r3, #0
 8010070:	b2db      	uxtb	r3, r3
 8010072:	461a      	mov	r2, r3
 8010074:	687b      	ldr	r3, [r7, #4]
 8010076:	77da      	strb	r2, [r3, #31]
	remoter->Shift = !!(remoter->keyboard_keys & KEY_OFFSET_SHIFT);
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 801007c:	f003 0310 	and.w	r3, r3, #16
 8010080:	2b00      	cmp	r3, #0
 8010082:	bf14      	ite	ne
 8010084:	2301      	movne	r3, #1
 8010086:	2300      	moveq	r3, #0
 8010088:	b2db      	uxtb	r3, r3
 801008a:	461a      	mov	r2, r3
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	f883 2020 	strb.w	r2, [r3, #32]
	remoter->Ctrl = !!(remoter->keyboard_keys & KEY_OFFSET_CTRL);
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8010096:	f003 0320 	and.w	r3, r3, #32
 801009a:	2b00      	cmp	r3, #0
 801009c:	bf14      	ite	ne
 801009e:	2301      	movne	r3, #1
 80100a0:	2300      	moveq	r3, #0
 80100a2:	b2db      	uxtb	r3, r3
 80100a4:	461a      	mov	r2, r3
 80100a6:	687b      	ldr	r3, [r7, #4]
 80100a8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
//	if (remoter->keyboard_keys & KEY_OFFSET_T){
//			remoter->T = 1;
//		}else{
//			remoter->T = 0;
//		}
}
 80100ac:	bf00      	nop
 80100ae:	370c      	adds	r7, #12
 80100b0:	46bd      	mov	sp, r7
 80100b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100b6:	4770      	bx	lr

080100b8 <AHRS_init>:
static float accel_world[3] = {0.0f};  // Acceleration in world frame
static float accel_world_filtered[3] = {0.0f};  // Low-pass filtered acceleration
static const float filter_alpha = 0.1f;  // Low-pass filter coefficient

void AHRS_init(float quat[4])
{
 80100b8:	b480      	push	{r7}
 80100ba:	b083      	sub	sp, #12
 80100bc:	af00      	add	r7, sp, #0
 80100be:	6078      	str	r0, [r7, #4]
    quat[0] = 1.0f;
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80100c6:	601a      	str	r2, [r3, #0]
    quat[1] = 0.0f;
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	3304      	adds	r3, #4
 80100cc:	f04f 0200 	mov.w	r2, #0
 80100d0:	601a      	str	r2, [r3, #0]
    quat[2] = 0.0f;
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	3308      	adds	r3, #8
 80100d6:	f04f 0200 	mov.w	r2, #0
 80100da:	601a      	str	r2, [r3, #0]
    quat[3] = 0.0f;
 80100dc:	687b      	ldr	r3, [r7, #4]
 80100de:	330c      	adds	r3, #12
 80100e0:	f04f 0200 	mov.w	r2, #0
 80100e4:	601a      	str	r2, [r3, #0]
}
 80100e6:	bf00      	nop
 80100e8:	370c      	adds	r7, #12
 80100ea:	46bd      	mov	sp, r7
 80100ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100f0:	4770      	bx	lr

080100f2 <AHRS_update>:

void AHRS_update(float quat[4], float gyro[3], float accel[3])
{
 80100f2:	b580      	push	{r7, lr}
 80100f4:	b084      	sub	sp, #16
 80100f6:	af00      	add	r7, sp, #0
 80100f8:	60f8      	str	r0, [r7, #12]
 80100fa:	60b9      	str	r1, [r7, #8]
 80100fc:	607a      	str	r2, [r7, #4]
    MahonyAHRSupdateIMU(quat, gyro[0], gyro[1], gyro[2], accel[0], accel[1], accel[2]);
 80100fe:	68bb      	ldr	r3, [r7, #8]
 8010100:	edd3 7a00 	vldr	s15, [r3]
 8010104:	68bb      	ldr	r3, [r7, #8]
 8010106:	3304      	adds	r3, #4
 8010108:	ed93 7a00 	vldr	s14, [r3]
 801010c:	68bb      	ldr	r3, [r7, #8]
 801010e:	3308      	adds	r3, #8
 8010110:	edd3 6a00 	vldr	s13, [r3]
 8010114:	687b      	ldr	r3, [r7, #4]
 8010116:	ed93 6a00 	vldr	s12, [r3]
 801011a:	687b      	ldr	r3, [r7, #4]
 801011c:	3304      	adds	r3, #4
 801011e:	edd3 5a00 	vldr	s11, [r3]
 8010122:	687b      	ldr	r3, [r7, #4]
 8010124:	3308      	adds	r3, #8
 8010126:	ed93 5a00 	vldr	s10, [r3]
 801012a:	eef0 2a45 	vmov.f32	s5, s10
 801012e:	eeb0 2a65 	vmov.f32	s4, s11
 8010132:	eef0 1a46 	vmov.f32	s3, s12
 8010136:	eeb0 1a66 	vmov.f32	s2, s13
 801013a:	eef0 0a47 	vmov.f32	s1, s14
 801013e:	eeb0 0a67 	vmov.f32	s0, s15
 8010142:	68f8      	ldr	r0, [r7, #12]
 8010144:	f7f0 fc36 	bl	80009b4 <MahonyAHRSupdateIMU>
}
 8010148:	bf00      	nop
 801014a:	3710      	adds	r7, #16
 801014c:	46bd      	mov	sp, r7
 801014e:	bd80      	pop	{r7, pc}

08010150 <GetAngle>:

void GetAngle(float q[4], float *yaw, float *pitch, float *roll)
{
 8010150:	b580      	push	{r7, lr}
 8010152:	b084      	sub	sp, #16
 8010154:	af00      	add	r7, sp, #0
 8010156:	60f8      	str	r0, [r7, #12]
 8010158:	60b9      	str	r1, [r7, #8]
 801015a:	607a      	str	r2, [r7, #4]
 801015c:	603b      	str	r3, [r7, #0]
    *yaw = atan2f(2.0f*(q[0]*q[3]+q[1]*q[2]), 2.0f*(q[0]*q[0]+q[1]*q[1])-1.0f);
 801015e:	68fb      	ldr	r3, [r7, #12]
 8010160:	ed93 7a00 	vldr	s14, [r3]
 8010164:	68fb      	ldr	r3, [r7, #12]
 8010166:	330c      	adds	r3, #12
 8010168:	edd3 7a00 	vldr	s15, [r3]
 801016c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010170:	68fb      	ldr	r3, [r7, #12]
 8010172:	3304      	adds	r3, #4
 8010174:	edd3 6a00 	vldr	s13, [r3]
 8010178:	68fb      	ldr	r3, [r7, #12]
 801017a:	3308      	adds	r3, #8
 801017c:	edd3 7a00 	vldr	s15, [r3]
 8010180:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010184:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010188:	ee37 6aa7 	vadd.f32	s12, s15, s15
 801018c:	68fb      	ldr	r3, [r7, #12]
 801018e:	ed93 7a00 	vldr	s14, [r3]
 8010192:	68fb      	ldr	r3, [r7, #12]
 8010194:	edd3 7a00 	vldr	s15, [r3]
 8010198:	ee27 7a27 	vmul.f32	s14, s14, s15
 801019c:	68fb      	ldr	r3, [r7, #12]
 801019e:	3304      	adds	r3, #4
 80101a0:	edd3 6a00 	vldr	s13, [r3]
 80101a4:	68fb      	ldr	r3, [r7, #12]
 80101a6:	3304      	adds	r3, #4
 80101a8:	edd3 7a00 	vldr	s15, [r3]
 80101ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80101b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80101b4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80101b8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80101bc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80101c0:	eef0 0a67 	vmov.f32	s1, s15
 80101c4:	eeb0 0a46 	vmov.f32	s0, s12
 80101c8:	f000 fe1c 	bl	8010e04 <atan2f>
 80101cc:	eef0 7a40 	vmov.f32	s15, s0
 80101d0:	68bb      	ldr	r3, [r7, #8]
 80101d2:	edc3 7a00 	vstr	s15, [r3]
    *pitch = asinf(-2.0f*(q[1]*q[3]-q[0]*q[2]));
 80101d6:	68fb      	ldr	r3, [r7, #12]
 80101d8:	3304      	adds	r3, #4
 80101da:	ed93 7a00 	vldr	s14, [r3]
 80101de:	68fb      	ldr	r3, [r7, #12]
 80101e0:	330c      	adds	r3, #12
 80101e2:	edd3 7a00 	vldr	s15, [r3]
 80101e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80101ea:	68fb      	ldr	r3, [r7, #12]
 80101ec:	edd3 6a00 	vldr	s13, [r3]
 80101f0:	68fb      	ldr	r3, [r7, #12]
 80101f2:	3308      	adds	r3, #8
 80101f4:	edd3 7a00 	vldr	s15, [r3]
 80101f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80101fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010200:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8010204:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010208:	eeb0 0a67 	vmov.f32	s0, s15
 801020c:	f000 fdce 	bl	8010dac <asinf>
 8010210:	eef0 7a40 	vmov.f32	s15, s0
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	edc3 7a00 	vstr	s15, [r3]
    *roll = atan2f(2.0f*(q[0]*q[1]+q[2]*q[3]),2.0f*(q[0]*q[0]+q[3]*q[3])-1.0f);
 801021a:	68fb      	ldr	r3, [r7, #12]
 801021c:	ed93 7a00 	vldr	s14, [r3]
 8010220:	68fb      	ldr	r3, [r7, #12]
 8010222:	3304      	adds	r3, #4
 8010224:	edd3 7a00 	vldr	s15, [r3]
 8010228:	ee27 7a27 	vmul.f32	s14, s14, s15
 801022c:	68fb      	ldr	r3, [r7, #12]
 801022e:	3308      	adds	r3, #8
 8010230:	edd3 6a00 	vldr	s13, [r3]
 8010234:	68fb      	ldr	r3, [r7, #12]
 8010236:	330c      	adds	r3, #12
 8010238:	edd3 7a00 	vldr	s15, [r3]
 801023c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010240:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010244:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8010248:	68fb      	ldr	r3, [r7, #12]
 801024a:	ed93 7a00 	vldr	s14, [r3]
 801024e:	68fb      	ldr	r3, [r7, #12]
 8010250:	edd3 7a00 	vldr	s15, [r3]
 8010254:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010258:	68fb      	ldr	r3, [r7, #12]
 801025a:	330c      	adds	r3, #12
 801025c:	edd3 6a00 	vldr	s13, [r3]
 8010260:	68fb      	ldr	r3, [r7, #12]
 8010262:	330c      	adds	r3, #12
 8010264:	edd3 7a00 	vldr	s15, [r3]
 8010268:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801026c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010270:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8010274:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8010278:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801027c:	eef0 0a67 	vmov.f32	s1, s15
 8010280:	eeb0 0a46 	vmov.f32	s0, s12
 8010284:	f000 fdbe 	bl	8010e04 <atan2f>
 8010288:	eef0 7a40 	vmov.f32	s15, s0
 801028c:	683b      	ldr	r3, [r7, #0]
 801028e:	edc3 7a00 	vstr	s15, [r3]
}
 8010292:	bf00      	nop
 8010294:	3710      	adds	r7, #16
 8010296:	46bd      	mov	sp, r7
 8010298:	bd80      	pop	{r7, pc}
	...

0801029c <TransformAccelToWorldFrame>:
 * @param quat: Quaternion [w, x, y, z]
 * @param accel_body: Acceleration in body frame [x, y, z]
 * @param accel_world: Output acceleration in world frame [x, y, z]
 */
void TransformAccelToWorldFrame(float quat[4], float accel_body[3], float accel_world[3])
{
 801029c:	b480      	push	{r7}
 801029e:	b093      	sub	sp, #76	@ 0x4c
 80102a0:	af00      	add	r7, sp, #0
 80102a2:	60f8      	str	r0, [r7, #12]
 80102a4:	60b9      	str	r1, [r7, #8]
 80102a6:	607a      	str	r2, [r7, #4]
    float q0 = quat[0], q1 = quat[1], q2 = quat[2], q3 = quat[3];
 80102a8:	68fb      	ldr	r3, [r7, #12]
 80102aa:	681b      	ldr	r3, [r3, #0]
 80102ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80102ae:	68fb      	ldr	r3, [r7, #12]
 80102b0:	685b      	ldr	r3, [r3, #4]
 80102b2:	643b      	str	r3, [r7, #64]	@ 0x40
 80102b4:	68fb      	ldr	r3, [r7, #12]
 80102b6:	689b      	ldr	r3, [r3, #8]
 80102b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80102ba:	68fb      	ldr	r3, [r7, #12]
 80102bc:	68db      	ldr	r3, [r3, #12]
 80102be:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    // Rotation matrix elements (quaternion to rotation matrix)
    float r11 = 1 - 2*(q2*q2 + q3*q3);
 80102c0:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80102c4:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80102c8:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80102cc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80102d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80102d4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80102d8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80102dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80102e0:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    float r12 = 2*(q1*q2 - q0*q3);
 80102e4:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80102e8:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80102ec:	ee27 7a27 	vmul.f32	s14, s14, s15
 80102f0:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 80102f4:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80102f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80102fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010300:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8010304:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    float r13 = 2*(q1*q3 + q0*q2);
 8010308:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 801030c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8010310:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010314:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8010318:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 801031c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010320:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010324:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8010328:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    
    float r21 = 2*(q1*q2 + q0*q3);
 801032c:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8010330:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8010334:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010338:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 801033c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8010340:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010344:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010348:	ee77 7aa7 	vadd.f32	s15, s15, s15
 801034c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float r22 = 1 - 2*(q1*q1 + q3*q3);
 8010350:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8010354:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8010358:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 801035c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8010360:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010364:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8010368:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801036c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010370:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float r23 = 2*(q2*q3 - q0*q1);
 8010374:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8010378:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 801037c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010380:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8010384:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8010388:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801038c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010390:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8010394:	edc7 7a08 	vstr	s15, [r7, #32]
    
    float r31 = 2*(q1*q3 - q0*q2);
 8010398:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 801039c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80103a0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80103a4:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 80103a8:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80103ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80103b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80103b4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80103b8:	edc7 7a07 	vstr	s15, [r7, #28]
    float r32 = 2*(q2*q3 + q0*q1);
 80103bc:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80103c0:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80103c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80103c8:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 80103cc:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80103d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80103d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80103d8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80103dc:	edc7 7a06 	vstr	s15, [r7, #24]
    float r33 = 1 - 2*(q1*q1 + q2*q2);
 80103e0:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80103e4:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80103e8:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80103ec:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80103f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80103f4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80103f8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80103fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010400:	edc7 7a05 	vstr	s15, [r7, #20]
    
    // Transform acceleration from body frame to world frame
    accel_world[0] = r11*accel_body[0] + r12*accel_body[1] + r13*accel_body[2];
 8010404:	68bb      	ldr	r3, [r7, #8]
 8010406:	ed93 7a00 	vldr	s14, [r3]
 801040a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 801040e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010412:	68bb      	ldr	r3, [r7, #8]
 8010414:	3304      	adds	r3, #4
 8010416:	edd3 6a00 	vldr	s13, [r3]
 801041a:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 801041e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010422:	ee37 7a27 	vadd.f32	s14, s14, s15
 8010426:	68bb      	ldr	r3, [r7, #8]
 8010428:	3308      	adds	r3, #8
 801042a:	edd3 6a00 	vldr	s13, [r3]
 801042e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8010432:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010436:	ee77 7a27 	vadd.f32	s15, s14, s15
 801043a:	687b      	ldr	r3, [r7, #4]
 801043c:	edc3 7a00 	vstr	s15, [r3]
    accel_world[1] = r21*accel_body[0] + r22*accel_body[1] + r23*accel_body[2];
 8010440:	68bb      	ldr	r3, [r7, #8]
 8010442:	ed93 7a00 	vldr	s14, [r3]
 8010446:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 801044a:	ee27 7a27 	vmul.f32	s14, s14, s15
 801044e:	68bb      	ldr	r3, [r7, #8]
 8010450:	3304      	adds	r3, #4
 8010452:	edd3 6a00 	vldr	s13, [r3]
 8010456:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 801045a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801045e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8010462:	68bb      	ldr	r3, [r7, #8]
 8010464:	3308      	adds	r3, #8
 8010466:	edd3 6a00 	vldr	s13, [r3]
 801046a:	edd7 7a08 	vldr	s15, [r7, #32]
 801046e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010472:	687b      	ldr	r3, [r7, #4]
 8010474:	3304      	adds	r3, #4
 8010476:	ee77 7a27 	vadd.f32	s15, s14, s15
 801047a:	edc3 7a00 	vstr	s15, [r3]
    accel_world[2] = r31*accel_body[0] + r32*accel_body[1] + r33*accel_body[2];
 801047e:	68bb      	ldr	r3, [r7, #8]
 8010480:	ed93 7a00 	vldr	s14, [r3]
 8010484:	edd7 7a07 	vldr	s15, [r7, #28]
 8010488:	ee27 7a27 	vmul.f32	s14, s14, s15
 801048c:	68bb      	ldr	r3, [r7, #8]
 801048e:	3304      	adds	r3, #4
 8010490:	edd3 6a00 	vldr	s13, [r3]
 8010494:	edd7 7a06 	vldr	s15, [r7, #24]
 8010498:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801049c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80104a0:	68bb      	ldr	r3, [r7, #8]
 80104a2:	3308      	adds	r3, #8
 80104a4:	edd3 6a00 	vldr	s13, [r3]
 80104a8:	edd7 7a05 	vldr	s15, [r7, #20]
 80104ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	3308      	adds	r3, #8
 80104b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80104b8:	edc3 7a00 	vstr	s15, [r3]
    
    // Remove gravity (assuming z-axis points up in world frame)
    accel_world[2] -= GRAVITY_CONSTANT;
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	3308      	adds	r3, #8
 80104c0:	edd3 7a00 	vldr	s15, [r3]
 80104c4:	687b      	ldr	r3, [r7, #4]
 80104c6:	3308      	adds	r3, #8
 80104c8:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 80104e0 <TransformAccelToWorldFrame+0x244>
 80104cc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80104d0:	edc3 7a00 	vstr	s15, [r3]
}
 80104d4:	bf00      	nop
 80104d6:	374c      	adds	r7, #76	@ 0x4c
 80104d8:	46bd      	mov	sp, r7
 80104da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104de:	4770      	bx	lr
 80104e0:	411cf5c3 	.word	0x411cf5c3

080104e4 <CalculateVelocity>:
 * @brief Calculate velocity by integrating acceleration
 * @param accel_world: Acceleration in world frame [x, y, z]
 * @param velocity: Output velocity [x, y, z]
 */
void CalculateVelocity(float accel_world[3], float velocity[3])
{
 80104e4:	b480      	push	{r7}
 80104e6:	b085      	sub	sp, #20
 80104e8:	af00      	add	r7, sp, #0
 80104ea:	6078      	str	r0, [r7, #4]
 80104ec:	6039      	str	r1, [r7, #0]
    // Apply low-pass filter to reduce noise
    accel_world_filtered[0] = filter_alpha * accel_world[0] + (1.0f - filter_alpha) * accel_world_filtered[0];
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	edd3 7a00 	vldr	s15, [r3]
 80104f4:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8010634 <CalculateVelocity+0x150>
 80104f8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80104fc:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8010634 <CalculateVelocity+0x150>
 8010500:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010504:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8010508:	4b4b      	ldr	r3, [pc, #300]	@ (8010638 <CalculateVelocity+0x154>)
 801050a:	edd3 7a00 	vldr	s15, [r3]
 801050e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010512:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010516:	4b48      	ldr	r3, [pc, #288]	@ (8010638 <CalculateVelocity+0x154>)
 8010518:	edc3 7a00 	vstr	s15, [r3]
    accel_world_filtered[1] = filter_alpha * accel_world[1] + (1.0f - filter_alpha) * accel_world_filtered[1];
 801051c:	687b      	ldr	r3, [r7, #4]
 801051e:	3304      	adds	r3, #4
 8010520:	edd3 7a00 	vldr	s15, [r3]
 8010524:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8010634 <CalculateVelocity+0x150>
 8010528:	ee27 7a87 	vmul.f32	s14, s15, s14
 801052c:	eddf 7a41 	vldr	s15, [pc, #260]	@ 8010634 <CalculateVelocity+0x150>
 8010530:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010534:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8010538:	4b3f      	ldr	r3, [pc, #252]	@ (8010638 <CalculateVelocity+0x154>)
 801053a:	edd3 7a01 	vldr	s15, [r3, #4]
 801053e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010542:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010546:	4b3c      	ldr	r3, [pc, #240]	@ (8010638 <CalculateVelocity+0x154>)
 8010548:	edc3 7a01 	vstr	s15, [r3, #4]
    accel_world_filtered[2] = filter_alpha * accel_world[2] + (1.0f - filter_alpha) * accel_world_filtered[2];
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	3308      	adds	r3, #8
 8010550:	edd3 7a00 	vldr	s15, [r3]
 8010554:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8010634 <CalculateVelocity+0x150>
 8010558:	ee27 7a87 	vmul.f32	s14, s15, s14
 801055c:	eddf 7a35 	vldr	s15, [pc, #212]	@ 8010634 <CalculateVelocity+0x150>
 8010560:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010564:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8010568:	4b33      	ldr	r3, [pc, #204]	@ (8010638 <CalculateVelocity+0x154>)
 801056a:	edd3 7a02 	vldr	s15, [r3, #8]
 801056e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010572:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010576:	4b30      	ldr	r3, [pc, #192]	@ (8010638 <CalculateVelocity+0x154>)
 8010578:	edc3 7a02 	vstr	s15, [r3, #8]
    
    // Integrate acceleration to get velocity (v = v0 + a*dt)
    velocity[0] += accel_world_filtered[0] * SAMPLE_TIME;
 801057c:	683b      	ldr	r3, [r7, #0]
 801057e:	ed93 7a00 	vldr	s14, [r3]
 8010582:	4b2d      	ldr	r3, [pc, #180]	@ (8010638 <CalculateVelocity+0x154>)
 8010584:	edd3 7a00 	vldr	s15, [r3]
 8010588:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 801063c <CalculateVelocity+0x158>
 801058c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010590:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010594:	683b      	ldr	r3, [r7, #0]
 8010596:	edc3 7a00 	vstr	s15, [r3]
    velocity[1] += accel_world_filtered[1] * SAMPLE_TIME;
 801059a:	683b      	ldr	r3, [r7, #0]
 801059c:	3304      	adds	r3, #4
 801059e:	ed93 7a00 	vldr	s14, [r3]
 80105a2:	4b25      	ldr	r3, [pc, #148]	@ (8010638 <CalculateVelocity+0x154>)
 80105a4:	edd3 7a01 	vldr	s15, [r3, #4]
 80105a8:	eddf 6a24 	vldr	s13, [pc, #144]	@ 801063c <CalculateVelocity+0x158>
 80105ac:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80105b0:	683b      	ldr	r3, [r7, #0]
 80105b2:	3304      	adds	r3, #4
 80105b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80105b8:	edc3 7a00 	vstr	s15, [r3]
    velocity[2] += accel_world_filtered[2] * SAMPLE_TIME;
 80105bc:	683b      	ldr	r3, [r7, #0]
 80105be:	3308      	adds	r3, #8
 80105c0:	ed93 7a00 	vldr	s14, [r3]
 80105c4:	4b1c      	ldr	r3, [pc, #112]	@ (8010638 <CalculateVelocity+0x154>)
 80105c6:	edd3 7a02 	vldr	s15, [r3, #8]
 80105ca:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 801063c <CalculateVelocity+0x158>
 80105ce:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80105d2:	683b      	ldr	r3, [r7, #0]
 80105d4:	3308      	adds	r3, #8
 80105d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80105da:	edc3 7a00 	vstr	s15, [r3]
    
    // Apply velocity decay to reduce drift (optional, adjust factor as needed)
    const float velocity_decay = 0.999f;
 80105de:	4b18      	ldr	r3, [pc, #96]	@ (8010640 <CalculateVelocity+0x15c>)
 80105e0:	60fb      	str	r3, [r7, #12]
    velocity[0] *= velocity_decay;
 80105e2:	683b      	ldr	r3, [r7, #0]
 80105e4:	ed93 7a00 	vldr	s14, [r3]
 80105e8:	edd7 7a03 	vldr	s15, [r7, #12]
 80105ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80105f0:	683b      	ldr	r3, [r7, #0]
 80105f2:	edc3 7a00 	vstr	s15, [r3]
    velocity[1] *= velocity_decay;
 80105f6:	683b      	ldr	r3, [r7, #0]
 80105f8:	3304      	adds	r3, #4
 80105fa:	ed93 7a00 	vldr	s14, [r3]
 80105fe:	683b      	ldr	r3, [r7, #0]
 8010600:	3304      	adds	r3, #4
 8010602:	edd7 7a03 	vldr	s15, [r7, #12]
 8010606:	ee67 7a27 	vmul.f32	s15, s14, s15
 801060a:	edc3 7a00 	vstr	s15, [r3]
    velocity[2] *= velocity_decay;
 801060e:	683b      	ldr	r3, [r7, #0]
 8010610:	3308      	adds	r3, #8
 8010612:	ed93 7a00 	vldr	s14, [r3]
 8010616:	683b      	ldr	r3, [r7, #0]
 8010618:	3308      	adds	r3, #8
 801061a:	edd7 7a03 	vldr	s15, [r7, #12]
 801061e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010622:	edc3 7a00 	vstr	s15, [r3]
}
 8010626:	bf00      	nop
 8010628:	3714      	adds	r7, #20
 801062a:	46bd      	mov	sp, r7
 801062c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010630:	4770      	bx	lr
 8010632:	bf00      	nop
 8010634:	3dcccccd 	.word	0x3dcccccd
 8010638:	240055dc 	.word	0x240055dc
 801063c:	3a83126f 	.word	0x3a83126f
 8010640:	3f7fbe77 	.word	0x3f7fbe77

08010644 <CalculateProjectedGravity>:
 * @param quat: Quaternion [w, x, y, z] representing current orientation
 * @param gravity_projected: Output projected gravity [x, y, z] in robot frame
 * @note This gives gravity direction in robot frame, unaffected by yaw rotation
 */
void CalculateProjectedGravity(float quat[4], float gravity_projected[3])
{
 8010644:	b580      	push	{r7, lr}
 8010646:	ed2d 8b02 	vpush	{d8}
 801064a:	b084      	sub	sp, #16
 801064c:	af00      	add	r7, sp, #0
 801064e:	6078      	str	r0, [r7, #4]
 8010650:	6039      	str	r1, [r7, #0]
    // Extract pitch and roll angles from quaternion, ignoring yaw
    float pitch = asinf(-2.0f*(quat[1]*quat[3] - quat[0]*quat[2]));
 8010652:	687b      	ldr	r3, [r7, #4]
 8010654:	3304      	adds	r3, #4
 8010656:	ed93 7a00 	vldr	s14, [r3]
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	330c      	adds	r3, #12
 801065e:	edd3 7a00 	vldr	s15, [r3]
 8010662:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010666:	687b      	ldr	r3, [r7, #4]
 8010668:	edd3 6a00 	vldr	s13, [r3]
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	3308      	adds	r3, #8
 8010670:	edd3 7a00 	vldr	s15, [r3]
 8010674:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010678:	ee77 7a67 	vsub.f32	s15, s14, s15
 801067c:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8010680:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010684:	eeb0 0a67 	vmov.f32	s0, s15
 8010688:	f000 fb90 	bl	8010dac <asinf>
 801068c:	ed87 0a03 	vstr	s0, [r7, #12]
    float roll = atan2f(2.0f*(quat[0]*quat[1] + quat[2]*quat[3]), 2.0f*(quat[0]*quat[0] + quat[3]*quat[3]) - 1.0f);
 8010690:	687b      	ldr	r3, [r7, #4]
 8010692:	ed93 7a00 	vldr	s14, [r3]
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	3304      	adds	r3, #4
 801069a:	edd3 7a00 	vldr	s15, [r3]
 801069e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80106a2:	687b      	ldr	r3, [r7, #4]
 80106a4:	3308      	adds	r3, #8
 80106a6:	edd3 6a00 	vldr	s13, [r3]
 80106aa:	687b      	ldr	r3, [r7, #4]
 80106ac:	330c      	adds	r3, #12
 80106ae:	edd3 7a00 	vldr	s15, [r3]
 80106b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80106b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80106ba:	ee37 6aa7 	vadd.f32	s12, s15, s15
 80106be:	687b      	ldr	r3, [r7, #4]
 80106c0:	ed93 7a00 	vldr	s14, [r3]
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	edd3 7a00 	vldr	s15, [r3]
 80106ca:	ee27 7a27 	vmul.f32	s14, s14, s15
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	330c      	adds	r3, #12
 80106d2:	edd3 6a00 	vldr	s13, [r3]
 80106d6:	687b      	ldr	r3, [r7, #4]
 80106d8:	330c      	adds	r3, #12
 80106da:	edd3 7a00 	vldr	s15, [r3]
 80106de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80106e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80106e6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80106ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80106ee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80106f2:	eef0 0a67 	vmov.f32	s1, s15
 80106f6:	eeb0 0a46 	vmov.f32	s0, s12
 80106fa:	f000 fb83 	bl	8010e04 <atan2f>
 80106fe:	ed87 0a02 	vstr	s0, [r7, #8]
    
    // Calculate gravity vector in robot frame using only pitch and roll
    // When robot is level: gravity = [0, 0, -1]
    // When robot tilts: gravity components change based on tilt angles
    gravity_projected[0] = sinf(pitch);           // X component (forward/backward tilt)
 8010702:	ed97 0a03 	vldr	s0, [r7, #12]
 8010706:	f000 fbb7 	bl	8010e78 <sinf>
 801070a:	eef0 7a40 	vmov.f32	s15, s0
 801070e:	683b      	ldr	r3, [r7, #0]
 8010710:	edc3 7a00 	vstr	s15, [r3]
    gravity_projected[1] = -sinf(roll) * cosf(pitch);  // Y component (left/right tilt)  
 8010714:	ed97 0a02 	vldr	s0, [r7, #8]
 8010718:	f000 fbae 	bl	8010e78 <sinf>
 801071c:	eef0 7a40 	vmov.f32	s15, s0
 8010720:	eeb1 8a67 	vneg.f32	s16, s15
 8010724:	ed97 0a03 	vldr	s0, [r7, #12]
 8010728:	f000 fc6a 	bl	8011000 <cosf>
 801072c:	eef0 7a40 	vmov.f32	s15, s0
 8010730:	683b      	ldr	r3, [r7, #0]
 8010732:	3304      	adds	r3, #4
 8010734:	ee68 7a27 	vmul.f32	s15, s16, s15
 8010738:	edc3 7a00 	vstr	s15, [r3]
    gravity_projected[2] = -cosf(pitch) * cosf(roll);  // Z component (up/down)
 801073c:	ed97 0a03 	vldr	s0, [r7, #12]
 8010740:	f000 fc5e 	bl	8011000 <cosf>
 8010744:	eef0 7a40 	vmov.f32	s15, s0
 8010748:	eeb1 8a67 	vneg.f32	s16, s15
 801074c:	ed97 0a02 	vldr	s0, [r7, #8]
 8010750:	f000 fc56 	bl	8011000 <cosf>
 8010754:	eef0 7a40 	vmov.f32	s15, s0
 8010758:	683b      	ldr	r3, [r7, #0]
 801075a:	3308      	adds	r3, #8
 801075c:	ee68 7a27 	vmul.f32	s15, s16, s15
 8010760:	edc3 7a00 	vstr	s15, [r3]
}
 8010764:	bf00      	nop
 8010766:	3710      	adds	r7, #16
 8010768:	46bd      	mov	sp, r7
 801076a:	ecbd 8b02 	vpop	{d8}
 801076e:	bd80      	pop	{r7, pc}

08010770 <ImuTask_Entry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ImuTask_Entry */
void ImuTask_Entry(void const * argument)
{
 8010770:	b580      	push	{r7, lr}
 8010772:	b082      	sub	sp, #8
 8010774:	af00      	add	r7, sp, #0
 8010776:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN ImuTask_Entry */
    osDelay(10);
 8010778:	200a      	movs	r0, #10
 801077a:	f7fc fe46 	bl	800d40a <osDelay>
//    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
    while(BMI088_init())
 801077e:	e002      	b.n	8010786 <ImuTask_Entry+0x16>
    {
        osDelay(100);
 8010780:	2064      	movs	r0, #100	@ 0x64
 8010782:	f7fc fe42 	bl	800d40a <osDelay>
    while(BMI088_init())
 8010786:	f7f0 fc75 	bl	8001074 <BMI088_init>
 801078a:	4603      	mov	r3, r0
 801078c:	2b00      	cmp	r3, #0
 801078e:	d1f7      	bne.n	8010780 <ImuTask_Entry+0x10>
    }
    
    AHRS_init(imuQuat);
 8010790:	4848      	ldr	r0, [pc, #288]	@ (80108b4 <ImuTask_Entry+0x144>)
 8010792:	f7ff fc91 	bl	80100b8 <AHRS_init>
    
    // Initialize velocity and gravity projection to zero
    imuVelocity[0] = 0.0f;
 8010796:	4b48      	ldr	r3, [pc, #288]	@ (80108b8 <ImuTask_Entry+0x148>)
 8010798:	f04f 0200 	mov.w	r2, #0
 801079c:	601a      	str	r2, [r3, #0]
    imuVelocity[1] = 0.0f;
 801079e:	4b46      	ldr	r3, [pc, #280]	@ (80108b8 <ImuTask_Entry+0x148>)
 80107a0:	f04f 0200 	mov.w	r2, #0
 80107a4:	605a      	str	r2, [r3, #4]
    imuVelocity[2] = 0.0f;
 80107a6:	4b44      	ldr	r3, [pc, #272]	@ (80108b8 <ImuTask_Entry+0x148>)
 80107a8:	f04f 0200 	mov.w	r2, #0
 80107ac:	609a      	str	r2, [r3, #8]
    
    imuGravityProjected[0] = 0.0f;
 80107ae:	4b43      	ldr	r3, [pc, #268]	@ (80108bc <ImuTask_Entry+0x14c>)
 80107b0:	f04f 0200 	mov.w	r2, #0
 80107b4:	601a      	str	r2, [r3, #0]
    imuGravityProjected[1] = 0.0f;
 80107b6:	4b41      	ldr	r3, [pc, #260]	@ (80108bc <ImuTask_Entry+0x14c>)
 80107b8:	f04f 0200 	mov.w	r2, #0
 80107bc:	605a      	str	r2, [r3, #4]
    imuGravityProjected[2] = -1.0f;  // Start assuming upright position
 80107be:	4b3f      	ldr	r3, [pc, #252]	@ (80108bc <ImuTask_Entry+0x14c>)
 80107c0:	4a3f      	ldr	r2, [pc, #252]	@ (80108c0 <ImuTask_Entry+0x150>)
 80107c2:	609a      	str	r2, [r3, #8]
    
    /* Infinite loop */
    for(;;)
    {
        BMI088_read(gyro, acc, &temp);
 80107c4:	4a3f      	ldr	r2, [pc, #252]	@ (80108c4 <ImuTask_Entry+0x154>)
 80107c6:	4940      	ldr	r1, [pc, #256]	@ (80108c8 <ImuTask_Entry+0x158>)
 80107c8:	4840      	ldr	r0, [pc, #256]	@ (80108cc <ImuTask_Entry+0x15c>)
 80107ca:	f7f0 fdbf 	bl	800134c <BMI088_read>
        
        AHRS_update(imuQuat, gyro, acc);
 80107ce:	4a3e      	ldr	r2, [pc, #248]	@ (80108c8 <ImuTask_Entry+0x158>)
 80107d0:	493e      	ldr	r1, [pc, #248]	@ (80108cc <ImuTask_Entry+0x15c>)
 80107d2:	4838      	ldr	r0, [pc, #224]	@ (80108b4 <ImuTask_Entry+0x144>)
 80107d4:	f7ff fc8d 	bl	80100f2 <AHRS_update>
        GetAngle(imuQuat, imuAngle + INS_YAW_ADDRESS_OFFSET, imuAngle + INS_PITCH_ADDRESS_OFFSET, imuAngle + INS_ROLL_ADDRESS_OFFSET);
 80107d8:	4a3d      	ldr	r2, [pc, #244]	@ (80108d0 <ImuTask_Entry+0x160>)
 80107da:	4b3e      	ldr	r3, [pc, #248]	@ (80108d4 <ImuTask_Entry+0x164>)
 80107dc:	493e      	ldr	r1, [pc, #248]	@ (80108d8 <ImuTask_Entry+0x168>)
 80107de:	4835      	ldr	r0, [pc, #212]	@ (80108b4 <ImuTask_Entry+0x144>)
 80107e0:	f7ff fcb6 	bl	8010150 <GetAngle>
        
        // Calculate velocity from acceleration
        TransformAccelToWorldFrame(imuQuat, acc, accel_world);
 80107e4:	4a3d      	ldr	r2, [pc, #244]	@ (80108dc <ImuTask_Entry+0x16c>)
 80107e6:	4938      	ldr	r1, [pc, #224]	@ (80108c8 <ImuTask_Entry+0x158>)
 80107e8:	4832      	ldr	r0, [pc, #200]	@ (80108b4 <ImuTask_Entry+0x144>)
 80107ea:	f7ff fd57 	bl	801029c <TransformAccelToWorldFrame>
        CalculateVelocity(accel_world, imuVelocity);
 80107ee:	4932      	ldr	r1, [pc, #200]	@ (80108b8 <ImuTask_Entry+0x148>)
 80107f0:	483a      	ldr	r0, [pc, #232]	@ (80108dc <ImuTask_Entry+0x16c>)
 80107f2:	f7ff fe77 	bl	80104e4 <CalculateVelocity>
        
        // Calculate projected gravity components
        CalculateProjectedGravity(imuQuat, imuGravityProjected);
 80107f6:	4931      	ldr	r1, [pc, #196]	@ (80108bc <ImuTask_Entry+0x14c>)
 80107f8:	482e      	ldr	r0, [pc, #184]	@ (80108b4 <ImuTask_Entry+0x144>)
 80107fa:	f7ff ff23 	bl	8010644 <CalculateProjectedGravity>
        
        err_ll = err_l;
 80107fe:	4b38      	ldr	r3, [pc, #224]	@ (80108e0 <ImuTask_Entry+0x170>)
 8010800:	681b      	ldr	r3, [r3, #0]
 8010802:	4a38      	ldr	r2, [pc, #224]	@ (80108e4 <ImuTask_Entry+0x174>)
 8010804:	6013      	str	r3, [r2, #0]
        err_l = err;
 8010806:	4b38      	ldr	r3, [pc, #224]	@ (80108e8 <ImuTask_Entry+0x178>)
 8010808:	681b      	ldr	r3, [r3, #0]
 801080a:	4a35      	ldr	r2, [pc, #212]	@ (80108e0 <ImuTask_Entry+0x170>)
 801080c:	6013      	str	r3, [r2, #0]
        err = DES_TEMP - temp;
 801080e:	4b2d      	ldr	r3, [pc, #180]	@ (80108c4 <ImuTask_Entry+0x154>)
 8010810:	edd3 7a00 	vldr	s15, [r3]
 8010814:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 80108ec <ImuTask_Entry+0x17c>
 8010818:	ee77 7a67 	vsub.f32	s15, s14, s15
 801081c:	4b32      	ldr	r3, [pc, #200]	@ (80108e8 <ImuTask_Entry+0x178>)
 801081e:	edc3 7a00 	vstr	s15, [r3]
        out = KP*err + KI*(err + err_l + err_ll) + KD*(err - err_l);
 8010822:	4b31      	ldr	r3, [pc, #196]	@ (80108e8 <ImuTask_Entry+0x178>)
 8010824:	edd3 7a00 	vldr	s15, [r3]
 8010828:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80108f0 <ImuTask_Entry+0x180>
 801082c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8010830:	4b2d      	ldr	r3, [pc, #180]	@ (80108e8 <ImuTask_Entry+0x178>)
 8010832:	edd3 6a00 	vldr	s13, [r3]
 8010836:	4b2a      	ldr	r3, [pc, #168]	@ (80108e0 <ImuTask_Entry+0x170>)
 8010838:	edd3 7a00 	vldr	s15, [r3]
 801083c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8010840:	4b28      	ldr	r3, [pc, #160]	@ (80108e4 <ImuTask_Entry+0x174>)
 8010842:	edd3 7a00 	vldr	s15, [r3]
 8010846:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801084a:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80108f4 <ImuTask_Entry+0x184>
 801084e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010852:	ee37 7a27 	vadd.f32	s14, s14, s15
 8010856:	4b24      	ldr	r3, [pc, #144]	@ (80108e8 <ImuTask_Entry+0x178>)
 8010858:	edd3 6a00 	vldr	s13, [r3]
 801085c:	4b20      	ldr	r3, [pc, #128]	@ (80108e0 <ImuTask_Entry+0x170>)
 801085e:	edd3 7a00 	vldr	s15, [r3]
 8010862:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8010866:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 801086a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801086e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010872:	4b21      	ldr	r3, [pc, #132]	@ (80108f8 <ImuTask_Entry+0x188>)
 8010874:	edc3 7a00 	vstr	s15, [r3]
        if (out > MAX_OUT) out = MAX_OUT;
 8010878:	4b1f      	ldr	r3, [pc, #124]	@ (80108f8 <ImuTask_Entry+0x188>)
 801087a:	edd3 7a00 	vldr	s15, [r3]
 801087e:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 80108fc <ImuTask_Entry+0x18c>
 8010882:	eef4 7ac7 	vcmpe.f32	s15, s14
 8010886:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801088a:	dd02      	ble.n	8010892 <ImuTask_Entry+0x122>
 801088c:	4b1a      	ldr	r3, [pc, #104]	@ (80108f8 <ImuTask_Entry+0x188>)
 801088e:	4a1c      	ldr	r2, [pc, #112]	@ (8010900 <ImuTask_Entry+0x190>)
 8010890:	601a      	str	r2, [r3, #0]
        if (out < 0) out = 0.f;
 8010892:	4b19      	ldr	r3, [pc, #100]	@ (80108f8 <ImuTask_Entry+0x188>)
 8010894:	edd3 7a00 	vldr	s15, [r3]
 8010898:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801089c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108a0:	d503      	bpl.n	80108aa <ImuTask_Entry+0x13a>
 80108a2:	4b15      	ldr	r3, [pc, #84]	@ (80108f8 <ImuTask_Entry+0x188>)
 80108a4:	f04f 0200 	mov.w	r2, #0
 80108a8:	601a      	str	r2, [r3, #0]
//        vofa_send_data(6, imuGravityProjected[0]);
//        vofa_send_data(7, imuGravityProjected[1]);
//        vofa_send_data(8, imuGravityProjected[2]);
//        vofa_sendframetail();
        
        osDelay(1);
 80108aa:	2001      	movs	r0, #1
 80108ac:	f7fc fdad 	bl	800d40a <osDelay>
        BMI088_read(gyro, acc, &temp);
 80108b0:	e788      	b.n	80107c4 <ImuTask_Entry+0x54>
 80108b2:	bf00      	nop
 80108b4:	2400558c 	.word	0x2400558c
 80108b8:	240055a8 	.word	0x240055a8
 80108bc:	240055b4 	.word	0x240055b4
 80108c0:	bf800000 	.word	0xbf800000
 80108c4:	24005588 	.word	0x24005588
 80108c8:	2400557c 	.word	0x2400557c
 80108cc:	24005570 	.word	0x24005570
 80108d0:	240055a0 	.word	0x240055a0
 80108d4:	240055a4 	.word	0x240055a4
 80108d8:	2400559c 	.word	0x2400559c
 80108dc:	240055d0 	.word	0x240055d0
 80108e0:	240055c8 	.word	0x240055c8
 80108e4:	240055cc 	.word	0x240055cc
 80108e8:	240055c4 	.word	0x240055c4
 80108ec:	42200000 	.word	0x42200000
 80108f0:	42c80000 	.word	0x42c80000
 80108f4:	42480000 	.word	0x42480000
 80108f8:	240055c0 	.word	0x240055c0
 80108fc:	43fa0000 	.word	0x43fa0000
 8010900:	43fa0000 	.word	0x43fa0000

08010904 <j60_10_TASK>:

motor_t j60_motor[6];
static float time_counter = 0.0f;  // Time counter for sine wave
float target_position = 0.0f;

void j60_10_TASK(void) {
 8010904:	b580      	push	{r7, lr}
 8010906:	af00      	add	r7, sp, #0
	Init_J60_Motor(&j60_motor[0], 1, 1, 3.142);
 8010908:	ed9f 0a2f 	vldr	s0, [pc, #188]	@ 80109c8 <j60_10_TASK+0xc4>
 801090c:	2201      	movs	r2, #1
 801090e:	2101      	movs	r1, #1
 8010910:	482e      	ldr	r0, [pc, #184]	@ (80109cc <j60_10_TASK+0xc8>)
 8010912:	f7f1 f951 	bl	8001bb8 <Init_J60_Motor>
	Enable_J60_Motor(&j60_motor[0]);
 8010916:	482d      	ldr	r0, [pc, #180]	@ (80109cc <j60_10_TASK+0xc8>)
 8010918:	f7f1 f90e 	bl	8001b38 <Enable_J60_Motor>
    
    // Play startup melody for 2 seconds before starting motor control
    Buzzer_PlayStartupMelody();
 801091c:	f7f1 f8de 	bl	8001adc <Buzzer_PlayStartupMelody>

    for (;;) {
    	if (j60_motor[0].para.enable_failed == 1 || j60_motor[0].para.online == 0){
 8010920:	4b2a      	ldr	r3, [pc, #168]	@ (80109cc <j60_10_TASK+0xc8>)
 8010922:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 8010926:	2b01      	cmp	r3, #1
 8010928:	d003      	beq.n	8010932 <j60_10_TASK+0x2e>
 801092a:	4b28      	ldr	r3, [pc, #160]	@ (80109cc <j60_10_TASK+0xc8>)
 801092c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801092e:	2b00      	cmp	r3, #0
 8010930:	d106      	bne.n	8010940 <j60_10_TASK+0x3c>
    		J60_Cmd_Clear(&j60_motor[0]);
 8010932:	4826      	ldr	r0, [pc, #152]	@ (80109cc <j60_10_TASK+0xc8>)
 8010934:	f7f1 fb84 	bl	8002040 <J60_Cmd_Clear>
    		osDelay(10);
 8010938:	200a      	movs	r0, #10
 801093a:	f7fc fd66 	bl	800d40a <osDelay>
    		continue;
 801093e:	e041      	b.n	80109c4 <j60_10_TASK+0xc0>
    	}
        
        // Safety check: Stop motor if torque exceeds 0.5 N路m
        if (J60_Safety_Check(&j60_motor[0], 1.0f) == 1) {
 8010940:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8010944:	4821      	ldr	r0, [pc, #132]	@ (80109cc <j60_10_TASK+0xc8>)
 8010946:	f7f1 fb99 	bl	800207c <J60_Safety_Check>
 801094a:	4603      	mov	r3, r0
 801094c:	2b01      	cmp	r3, #1
 801094e:	d105      	bne.n	801095c <j60_10_TASK+0x58>
            // Motor is in safety stop - do not send new commands
            // Optional: Add alert sound for safety stop
            Buzzer_Alert();
 8010950:	f7f1 f842 	bl	80019d8 <Buzzer_Alert>
            osDelay(10);
 8010954:	200a      	movs	r0, #10
 8010956:	f7fc fd58 	bl	800d40a <osDelay>
            continue;
 801095a:	e033      	b.n	80109c4 <j60_10_TASK+0xc0>
        }
        
        // Generate sine wave: amplitude = 1 rad, period = 2 seconds (frequency  0.16 Hz)
        target_position = (3.142f/2.0f) * sinf(time_counter);
 801095c:	4b1c      	ldr	r3, [pc, #112]	@ (80109d0 <j60_10_TASK+0xcc>)
 801095e:	edd3 7a00 	vldr	s15, [r3]
 8010962:	eeb0 0a67 	vmov.f32	s0, s15
 8010966:	f000 fa87 	bl	8010e78 <sinf>
 801096a:	eef0 7a40 	vmov.f32	s15, s0
 801096e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80109d4 <j60_10_TASK+0xd0>
 8010972:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010976:	4b18      	ldr	r3, [pc, #96]	@ (80109d8 <j60_10_TASK+0xd4>)
 8010978:	edc3 7a00 	vstr	s15, [r3]
        
        j60_motor[0].cmd.pos_set = target_position;  // Set sine wave position
 801097c:	4b16      	ldr	r3, [pc, #88]	@ (80109d8 <j60_10_TASK+0xd4>)
 801097e:	681b      	ldr	r3, [r3, #0]
 8010980:	4a12      	ldr	r2, [pc, #72]	@ (80109cc <j60_10_TASK+0xc8>)
 8010982:	6653      	str	r3, [r2, #100]	@ 0x64
        j60_motor[0].cmd.vel_set = 0.0f;    // No velocity
 8010984:	4b11      	ldr	r3, [pc, #68]	@ (80109cc <j60_10_TASK+0xc8>)
 8010986:	f04f 0200 	mov.w	r2, #0
 801098a:	669a      	str	r2, [r3, #104]	@ 0x68
        j60_motor[0].cmd.kp_set = 50.0f;   // Position gain
 801098c:	4b0f      	ldr	r3, [pc, #60]	@ (80109cc <j60_10_TASK+0xc8>)
 801098e:	4a13      	ldr	r2, [pc, #76]	@ (80109dc <j60_10_TASK+0xd8>)
 8010990:	66da      	str	r2, [r3, #108]	@ 0x6c
        j60_motor[0].cmd.kd_set = 5.0f;     // Damping gain
 8010992:	4b0e      	ldr	r3, [pc, #56]	@ (80109cc <j60_10_TASK+0xc8>)
 8010994:	4a12      	ldr	r2, [pc, #72]	@ (80109e0 <j60_10_TASK+0xdc>)
 8010996:	671a      	str	r2, [r3, #112]	@ 0x70
        j60_motor[0].cmd.tor_set = 0.0f;    // No torque
 8010998:	4b0c      	ldr	r3, [pc, #48]	@ (80109cc <j60_10_TASK+0xc8>)
 801099a:	f04f 0200 	mov.w	r2, #0
 801099e:	675a      	str	r2, [r3, #116]	@ 0x74
        Send_J60_Motor_Command(&j60_motor[0]);
 80109a0:	480a      	ldr	r0, [pc, #40]	@ (80109cc <j60_10_TASK+0xc8>)
 80109a2:	f7f1 f98b 	bl	8001cbc <Send_J60_Motor_Command>
        
        // Increment time (10ms per loop = 0.01 seconds)
        time_counter += 0.01f;
 80109a6:	4b0a      	ldr	r3, [pc, #40]	@ (80109d0 <j60_10_TASK+0xcc>)
 80109a8:	edd3 7a00 	vldr	s15, [r3]
 80109ac:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80109e4 <j60_10_TASK+0xe0>
 80109b0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80109b4:	4b06      	ldr	r3, [pc, #24]	@ (80109d0 <j60_10_TASK+0xcc>)
 80109b6:	edc3 7a00 	vstr	s15, [r3]
        J60_10_MOTOR_ONLINE_CHECK();
 80109ba:	f000 f815 	bl	80109e8 <J60_10_MOTOR_ONLINE_CHECK>
        osDelay(10);  // Wait 10ms for reasonable CAN bus timing
 80109be:	200a      	movs	r0, #10
 80109c0:	f7fc fd23 	bl	800d40a <osDelay>
    	if (j60_motor[0].para.enable_failed == 1 || j60_motor[0].para.online == 0){
 80109c4:	e7ac      	b.n	8010920 <j60_10_TASK+0x1c>
 80109c6:	bf00      	nop
 80109c8:	40491687 	.word	0x40491687
 80109cc:	240055e8 	.word	0x240055e8
 80109d0:	240058d0 	.word	0x240058d0
 80109d4:	3fc91687 	.word	0x3fc91687
 80109d8:	240058d4 	.word	0x240058d4
 80109dc:	42480000 	.word	0x42480000
 80109e0:	40a00000 	.word	0x40a00000
 80109e4:	3c23d70a 	.word	0x3c23d70a

080109e8 <J60_10_MOTOR_ONLINE_CHECK>:
    }
}

void J60_10_MOTOR_ONLINE_CHECK(void){
 80109e8:	b480      	push	{r7}
 80109ea:	af00      	add	r7, sp, #0
	if (j60_motor[0].para.ping > 5){
 80109ec:	4b07      	ldr	r3, [pc, #28]	@ (8010a0c <J60_10_MOTOR_ONLINE_CHECK+0x24>)
 80109ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80109f0:	2b05      	cmp	r3, #5
 80109f2:	dd03      	ble.n	80109fc <J60_10_MOTOR_ONLINE_CHECK+0x14>
		j60_motor[0].para.online = 0;
 80109f4:	4b05      	ldr	r3, [pc, #20]	@ (8010a0c <J60_10_MOTOR_ONLINE_CHECK+0x24>)
 80109f6:	2200      	movs	r2, #0
 80109f8:	65da      	str	r2, [r3, #92]	@ 0x5c
	}else{
		j60_motor[0].para.online = 1;
	}
}
 80109fa:	e002      	b.n	8010a02 <J60_10_MOTOR_ONLINE_CHECK+0x1a>
		j60_motor[0].para.online = 1;
 80109fc:	4b03      	ldr	r3, [pc, #12]	@ (8010a0c <J60_10_MOTOR_ONLINE_CHECK+0x24>)
 80109fe:	2201      	movs	r2, #1
 8010a00:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8010a02:	bf00      	nop
 8010a04:	46bd      	mov	sp, r7
 8010a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a0a:	4770      	bx	lr
 8010a0c:	240055e8 	.word	0x240055e8

08010a10 <MCU_TO_PC_DATA_ASSIGN>:

// Use MCU_MSG_SIZE for buffer sizes
uint8_t tx_buffer[MCU_MSG_SIZE];
uint8_t rx_buffer[MCU_MSG_SIZE];

void MCU_TO_PC_DATA_ASSIGN(){
 8010a10:	b480      	push	{r7}
 8010a12:	af00      	add	r7, sp, #0
	pc_mcu_tx_data[0] = 1.2f;
 8010a14:	4b22      	ldr	r3, [pc, #136]	@ (8010aa0 <MCU_TO_PC_DATA_ASSIGN+0x90>)
 8010a16:	4a23      	ldr	r2, [pc, #140]	@ (8010aa4 <MCU_TO_PC_DATA_ASSIGN+0x94>)
 8010a18:	601a      	str	r2, [r3, #0]
	pc_mcu_tx_data[1] += 1.2f;
 8010a1a:	4b21      	ldr	r3, [pc, #132]	@ (8010aa0 <MCU_TO_PC_DATA_ASSIGN+0x90>)
 8010a1c:	edd3 7a01 	vldr	s15, [r3, #4]
 8010a20:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8010aa8 <MCU_TO_PC_DATA_ASSIGN+0x98>
 8010a24:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010a28:	4b1d      	ldr	r3, [pc, #116]	@ (8010aa0 <MCU_TO_PC_DATA_ASSIGN+0x90>)
 8010a2a:	edc3 7a01 	vstr	s15, [r3, #4]
	pc_mcu_tx_data[2] = 2.2f;
 8010a2e:	4b1c      	ldr	r3, [pc, #112]	@ (8010aa0 <MCU_TO_PC_DATA_ASSIGN+0x90>)
 8010a30:	4a1e      	ldr	r2, [pc, #120]	@ (8010aac <MCU_TO_PC_DATA_ASSIGN+0x9c>)
 8010a32:	609a      	str	r2, [r3, #8]
	pc_mcu_tx_data[3] += 2.2f;
 8010a34:	4b1a      	ldr	r3, [pc, #104]	@ (8010aa0 <MCU_TO_PC_DATA_ASSIGN+0x90>)
 8010a36:	edd3 7a03 	vldr	s15, [r3, #12]
 8010a3a:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8010ab0 <MCU_TO_PC_DATA_ASSIGN+0xa0>
 8010a3e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010a42:	4b17      	ldr	r3, [pc, #92]	@ (8010aa0 <MCU_TO_PC_DATA_ASSIGN+0x90>)
 8010a44:	edc3 7a03 	vstr	s15, [r3, #12]
	pc_mcu_tx_data[4] = 3.2f;
 8010a48:	4b15      	ldr	r3, [pc, #84]	@ (8010aa0 <MCU_TO_PC_DATA_ASSIGN+0x90>)
 8010a4a:	4a1a      	ldr	r2, [pc, #104]	@ (8010ab4 <MCU_TO_PC_DATA_ASSIGN+0xa4>)
 8010a4c:	611a      	str	r2, [r3, #16]
	pc_mcu_tx_data[5] += 4.2f;
 8010a4e:	4b14      	ldr	r3, [pc, #80]	@ (8010aa0 <MCU_TO_PC_DATA_ASSIGN+0x90>)
 8010a50:	edd3 7a05 	vldr	s15, [r3, #20]
 8010a54:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8010ab8 <MCU_TO_PC_DATA_ASSIGN+0xa8>
 8010a58:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010a5c:	4b10      	ldr	r3, [pc, #64]	@ (8010aa0 <MCU_TO_PC_DATA_ASSIGN+0x90>)
 8010a5e:	edc3 7a05 	vstr	s15, [r3, #20]
	pc_mcu_tx_data[6] = 5.2f;
 8010a62:	4b0f      	ldr	r3, [pc, #60]	@ (8010aa0 <MCU_TO_PC_DATA_ASSIGN+0x90>)
 8010a64:	4a15      	ldr	r2, [pc, #84]	@ (8010abc <MCU_TO_PC_DATA_ASSIGN+0xac>)
 8010a66:	619a      	str	r2, [r3, #24]
	pc_mcu_tx_data[7] += 5.2f;
 8010a68:	4b0d      	ldr	r3, [pc, #52]	@ (8010aa0 <MCU_TO_PC_DATA_ASSIGN+0x90>)
 8010a6a:	edd3 7a07 	vldr	s15, [r3, #28]
 8010a6e:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8010ac0 <MCU_TO_PC_DATA_ASSIGN+0xb0>
 8010a72:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010a76:	4b0a      	ldr	r3, [pc, #40]	@ (8010aa0 <MCU_TO_PC_DATA_ASSIGN+0x90>)
 8010a78:	edc3 7a07 	vstr	s15, [r3, #28]
	pc_mcu_tx_data[8] = 6.2f;
 8010a7c:	4b08      	ldr	r3, [pc, #32]	@ (8010aa0 <MCU_TO_PC_DATA_ASSIGN+0x90>)
 8010a7e:	4a11      	ldr	r2, [pc, #68]	@ (8010ac4 <MCU_TO_PC_DATA_ASSIGN+0xb4>)
 8010a80:	621a      	str	r2, [r3, #32]
	pc_mcu_tx_data[9] += 6.2f;
 8010a82:	4b07      	ldr	r3, [pc, #28]	@ (8010aa0 <MCU_TO_PC_DATA_ASSIGN+0x90>)
 8010a84:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8010a88:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8010ac8 <MCU_TO_PC_DATA_ASSIGN+0xb8>
 8010a8c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010a90:	4b03      	ldr	r3, [pc, #12]	@ (8010aa0 <MCU_TO_PC_DATA_ASSIGN+0x90>)
 8010a92:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
}
 8010a96:	bf00      	nop
 8010a98:	46bd      	mov	sp, r7
 8010a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a9e:	4770      	bx	lr
 8010aa0:	240058d8 	.word	0x240058d8
 8010aa4:	3f99999a 	.word	0x3f99999a
 8010aa8:	3f99999a 	.word	0x3f99999a
 8010aac:	400ccccd 	.word	0x400ccccd
 8010ab0:	400ccccd 	.word	0x400ccccd
 8010ab4:	404ccccd 	.word	0x404ccccd
 8010ab8:	40866666 	.word	0x40866666
 8010abc:	40a66666 	.word	0x40a66666
 8010ac0:	40a66666 	.word	0x40a66666
 8010ac4:	40c66666 	.word	0x40c66666
 8010ac8:	40c66666 	.word	0x40c66666

08010acc <crc16_ccitt>:

uint16_t crc16_ccitt(const uint8_t *data, uint16_t len) {
 8010acc:	b480      	push	{r7}
 8010ace:	b085      	sub	sp, #20
 8010ad0:	af00      	add	r7, sp, #0
 8010ad2:	6078      	str	r0, [r7, #4]
 8010ad4:	460b      	mov	r3, r1
 8010ad6:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8010ad8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010adc:	81fb      	strh	r3, [r7, #14]
    for (uint16_t i = 0; i < len; i++) {
 8010ade:	2300      	movs	r3, #0
 8010ae0:	81bb      	strh	r3, [r7, #12]
 8010ae2:	e028      	b.n	8010b36 <crc16_ccitt+0x6a>
        crc ^= (uint16_t)data[i] << 8;
 8010ae4:	89bb      	ldrh	r3, [r7, #12]
 8010ae6:	687a      	ldr	r2, [r7, #4]
 8010ae8:	4413      	add	r3, r2
 8010aea:	781b      	ldrb	r3, [r3, #0]
 8010aec:	b21b      	sxth	r3, r3
 8010aee:	021b      	lsls	r3, r3, #8
 8010af0:	b21a      	sxth	r2, r3
 8010af2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8010af6:	4053      	eors	r3, r2
 8010af8:	b21b      	sxth	r3, r3
 8010afa:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 8010afc:	2300      	movs	r3, #0
 8010afe:	72fb      	strb	r3, [r7, #11]
 8010b00:	e013      	b.n	8010b2a <crc16_ccitt+0x5e>
            if (crc & 0x8000)
 8010b02:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8010b06:	2b00      	cmp	r3, #0
 8010b08:	da09      	bge.n	8010b1e <crc16_ccitt+0x52>
                crc = (crc << 1) ^ 0x1021;
 8010b0a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8010b0e:	005b      	lsls	r3, r3, #1
 8010b10:	b21a      	sxth	r2, r3
 8010b12:	f241 0321 	movw	r3, #4129	@ 0x1021
 8010b16:	4053      	eors	r3, r2
 8010b18:	b21b      	sxth	r3, r3
 8010b1a:	81fb      	strh	r3, [r7, #14]
 8010b1c:	e002      	b.n	8010b24 <crc16_ccitt+0x58>
            else
                crc <<= 1;
 8010b1e:	89fb      	ldrh	r3, [r7, #14]
 8010b20:	005b      	lsls	r3, r3, #1
 8010b22:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 8010b24:	7afb      	ldrb	r3, [r7, #11]
 8010b26:	3301      	adds	r3, #1
 8010b28:	72fb      	strb	r3, [r7, #11]
 8010b2a:	7afb      	ldrb	r3, [r7, #11]
 8010b2c:	2b07      	cmp	r3, #7
 8010b2e:	d9e8      	bls.n	8010b02 <crc16_ccitt+0x36>
    for (uint16_t i = 0; i < len; i++) {
 8010b30:	89bb      	ldrh	r3, [r7, #12]
 8010b32:	3301      	adds	r3, #1
 8010b34:	81bb      	strh	r3, [r7, #12]
 8010b36:	89ba      	ldrh	r2, [r7, #12]
 8010b38:	887b      	ldrh	r3, [r7, #2]
 8010b3a:	429a      	cmp	r2, r3
 8010b3c:	d3d2      	bcc.n	8010ae4 <crc16_ccitt+0x18>
        }
        crc &= 0xFFFF;
    }
    return crc;
 8010b3e:	89fb      	ldrh	r3, [r7, #14]
}
 8010b40:	4618      	mov	r0, r3
 8010b42:	3714      	adds	r7, #20
 8010b44:	46bd      	mov	sp, r7
 8010b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b4a:	4770      	bx	lr

08010b4c <PC_MCU_UART_TASK>:

void PC_MCU_UART_TASK(void) {
 8010b4c:	b5b0      	push	{r4, r5, r7, lr}
 8010b4e:	b082      	sub	sp, #8
 8010b50:	af00      	add	r7, sp, #0
    // Start first receive
    HAL_UART_Receive_IT(&huart10, rx_buffer, MCU_MSG_SIZE);
 8010b52:	2220      	movs	r2, #32
 8010b54:	4916      	ldr	r1, [pc, #88]	@ (8010bb0 <PC_MCU_UART_TASK+0x64>)
 8010b56:	4817      	ldr	r0, [pc, #92]	@ (8010bb4 <PC_MCU_UART_TASK+0x68>)
 8010b58:	f7f9 fe0c 	bl	800a774 <HAL_UART_Receive_IT>

    for (;;) {
        // Pack floats into tx_buffer
        MCU_TO_PC_DATA_ASSIGN();
 8010b5c:	f7ff ff58 	bl	8010a10 <MCU_TO_PC_DATA_ASSIGN>
        memcpy(tx_buffer, pc_mcu_tx_data, NUM_FLOATS * 4);
 8010b60:	4a15      	ldr	r2, [pc, #84]	@ (8010bb8 <PC_MCU_UART_TASK+0x6c>)
 8010b62:	4b16      	ldr	r3, [pc, #88]	@ (8010bbc <PC_MCU_UART_TASK+0x70>)
 8010b64:	4614      	mov	r4, r2
 8010b66:	461d      	mov	r5, r3
 8010b68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010b6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010b6c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8010b70:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        uint16_t crc = crc16_ccitt(tx_buffer, NUM_FLOATS * 4);
 8010b74:	2120      	movs	r1, #32
 8010b76:	4810      	ldr	r0, [pc, #64]	@ (8010bb8 <PC_MCU_UART_TASK+0x6c>)
 8010b78:	f7ff ffa8 	bl	8010acc <crc16_ccitt>
 8010b7c:	4603      	mov	r3, r0
 8010b7e:	80fb      	strh	r3, [r7, #6]
        tx_buffer[NUM_FLOATS * 4] = crc & 0xFF;
 8010b80:	88fb      	ldrh	r3, [r7, #6]
 8010b82:	b2da      	uxtb	r2, r3
 8010b84:	4b0c      	ldr	r3, [pc, #48]	@ (8010bb8 <PC_MCU_UART_TASK+0x6c>)
 8010b86:	f883 2020 	strb.w	r2, [r3, #32]
        tx_buffer[NUM_FLOATS * 4 + 1] = (crc >> 8) & 0xFF;
 8010b8a:	88fb      	ldrh	r3, [r7, #6]
 8010b8c:	0a1b      	lsrs	r3, r3, #8
 8010b8e:	b29b      	uxth	r3, r3
 8010b90:	b2da      	uxtb	r2, r3
 8010b92:	4b09      	ldr	r3, [pc, #36]	@ (8010bb8 <PC_MCU_UART_TASK+0x6c>)
 8010b94:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        // Send message
        HAL_UART_Transmit_IT(&huart10, tx_buffer, MCU_MSG_SIZE);
 8010b98:	2220      	movs	r2, #32
 8010b9a:	4907      	ldr	r1, [pc, #28]	@ (8010bb8 <PC_MCU_UART_TASK+0x6c>)
 8010b9c:	4805      	ldr	r0, [pc, #20]	@ (8010bb4 <PC_MCU_UART_TASK+0x68>)
 8010b9e:	f7f9 fd55 	bl	800a64c <HAL_UART_Transmit_IT>

        osDelay(1000); // Send every 1 second
 8010ba2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8010ba6:	f7fc fc30 	bl	800d40a <osDelay>
    for (;;) {
 8010baa:	bf00      	nop
 8010bac:	e7d6      	b.n	8010b5c <PC_MCU_UART_TASK+0x10>
 8010bae:	bf00      	nop
 8010bb0:	24005958 	.word	0x24005958
 8010bb4:	2400160c 	.word	0x2400160c
 8010bb8:	24005938 	.word	0x24005938
 8010bbc:	240058d8 	.word	0x240058d8

08010bc0 <memset>:
 8010bc0:	4402      	add	r2, r0
 8010bc2:	4603      	mov	r3, r0
 8010bc4:	4293      	cmp	r3, r2
 8010bc6:	d100      	bne.n	8010bca <memset+0xa>
 8010bc8:	4770      	bx	lr
 8010bca:	f803 1b01 	strb.w	r1, [r3], #1
 8010bce:	e7f9      	b.n	8010bc4 <memset+0x4>

08010bd0 <_reclaim_reent>:
 8010bd0:	4b2d      	ldr	r3, [pc, #180]	@ (8010c88 <_reclaim_reent+0xb8>)
 8010bd2:	681b      	ldr	r3, [r3, #0]
 8010bd4:	4283      	cmp	r3, r0
 8010bd6:	b570      	push	{r4, r5, r6, lr}
 8010bd8:	4604      	mov	r4, r0
 8010bda:	d053      	beq.n	8010c84 <_reclaim_reent+0xb4>
 8010bdc:	69c3      	ldr	r3, [r0, #28]
 8010bde:	b31b      	cbz	r3, 8010c28 <_reclaim_reent+0x58>
 8010be0:	68db      	ldr	r3, [r3, #12]
 8010be2:	b163      	cbz	r3, 8010bfe <_reclaim_reent+0x2e>
 8010be4:	2500      	movs	r5, #0
 8010be6:	69e3      	ldr	r3, [r4, #28]
 8010be8:	68db      	ldr	r3, [r3, #12]
 8010bea:	5959      	ldr	r1, [r3, r5]
 8010bec:	b9b1      	cbnz	r1, 8010c1c <_reclaim_reent+0x4c>
 8010bee:	3504      	adds	r5, #4
 8010bf0:	2d80      	cmp	r5, #128	@ 0x80
 8010bf2:	d1f8      	bne.n	8010be6 <_reclaim_reent+0x16>
 8010bf4:	69e3      	ldr	r3, [r4, #28]
 8010bf6:	4620      	mov	r0, r4
 8010bf8:	68d9      	ldr	r1, [r3, #12]
 8010bfa:	f000 f881 	bl	8010d00 <_free_r>
 8010bfe:	69e3      	ldr	r3, [r4, #28]
 8010c00:	6819      	ldr	r1, [r3, #0]
 8010c02:	b111      	cbz	r1, 8010c0a <_reclaim_reent+0x3a>
 8010c04:	4620      	mov	r0, r4
 8010c06:	f000 f87b 	bl	8010d00 <_free_r>
 8010c0a:	69e3      	ldr	r3, [r4, #28]
 8010c0c:	689d      	ldr	r5, [r3, #8]
 8010c0e:	b15d      	cbz	r5, 8010c28 <_reclaim_reent+0x58>
 8010c10:	4629      	mov	r1, r5
 8010c12:	4620      	mov	r0, r4
 8010c14:	682d      	ldr	r5, [r5, #0]
 8010c16:	f000 f873 	bl	8010d00 <_free_r>
 8010c1a:	e7f8      	b.n	8010c0e <_reclaim_reent+0x3e>
 8010c1c:	680e      	ldr	r6, [r1, #0]
 8010c1e:	4620      	mov	r0, r4
 8010c20:	f000 f86e 	bl	8010d00 <_free_r>
 8010c24:	4631      	mov	r1, r6
 8010c26:	e7e1      	b.n	8010bec <_reclaim_reent+0x1c>
 8010c28:	6961      	ldr	r1, [r4, #20]
 8010c2a:	b111      	cbz	r1, 8010c32 <_reclaim_reent+0x62>
 8010c2c:	4620      	mov	r0, r4
 8010c2e:	f000 f867 	bl	8010d00 <_free_r>
 8010c32:	69e1      	ldr	r1, [r4, #28]
 8010c34:	b111      	cbz	r1, 8010c3c <_reclaim_reent+0x6c>
 8010c36:	4620      	mov	r0, r4
 8010c38:	f000 f862 	bl	8010d00 <_free_r>
 8010c3c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8010c3e:	b111      	cbz	r1, 8010c46 <_reclaim_reent+0x76>
 8010c40:	4620      	mov	r0, r4
 8010c42:	f000 f85d 	bl	8010d00 <_free_r>
 8010c46:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010c48:	b111      	cbz	r1, 8010c50 <_reclaim_reent+0x80>
 8010c4a:	4620      	mov	r0, r4
 8010c4c:	f000 f858 	bl	8010d00 <_free_r>
 8010c50:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8010c52:	b111      	cbz	r1, 8010c5a <_reclaim_reent+0x8a>
 8010c54:	4620      	mov	r0, r4
 8010c56:	f000 f853 	bl	8010d00 <_free_r>
 8010c5a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8010c5c:	b111      	cbz	r1, 8010c64 <_reclaim_reent+0x94>
 8010c5e:	4620      	mov	r0, r4
 8010c60:	f000 f84e 	bl	8010d00 <_free_r>
 8010c64:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8010c66:	b111      	cbz	r1, 8010c6e <_reclaim_reent+0x9e>
 8010c68:	4620      	mov	r0, r4
 8010c6a:	f000 f849 	bl	8010d00 <_free_r>
 8010c6e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8010c70:	b111      	cbz	r1, 8010c78 <_reclaim_reent+0xa8>
 8010c72:	4620      	mov	r0, r4
 8010c74:	f000 f844 	bl	8010d00 <_free_r>
 8010c78:	6a23      	ldr	r3, [r4, #32]
 8010c7a:	b11b      	cbz	r3, 8010c84 <_reclaim_reent+0xb4>
 8010c7c:	4620      	mov	r0, r4
 8010c7e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010c82:	4718      	bx	r3
 8010c84:	bd70      	pop	{r4, r5, r6, pc}
 8010c86:	bf00      	nop
 8010c88:	24000050 	.word	0x24000050

08010c8c <__errno>:
 8010c8c:	4b01      	ldr	r3, [pc, #4]	@ (8010c94 <__errno+0x8>)
 8010c8e:	6818      	ldr	r0, [r3, #0]
 8010c90:	4770      	bx	lr
 8010c92:	bf00      	nop
 8010c94:	24000050 	.word	0x24000050

08010c98 <__libc_init_array>:
 8010c98:	b570      	push	{r4, r5, r6, lr}
 8010c9a:	4d0d      	ldr	r5, [pc, #52]	@ (8010cd0 <__libc_init_array+0x38>)
 8010c9c:	4c0d      	ldr	r4, [pc, #52]	@ (8010cd4 <__libc_init_array+0x3c>)
 8010c9e:	1b64      	subs	r4, r4, r5
 8010ca0:	10a4      	asrs	r4, r4, #2
 8010ca2:	2600      	movs	r6, #0
 8010ca4:	42a6      	cmp	r6, r4
 8010ca6:	d109      	bne.n	8010cbc <__libc_init_array+0x24>
 8010ca8:	4d0b      	ldr	r5, [pc, #44]	@ (8010cd8 <__libc_init_array+0x40>)
 8010caa:	4c0c      	ldr	r4, [pc, #48]	@ (8010cdc <__libc_init_array+0x44>)
 8010cac:	f000 fcc0 	bl	8011630 <_init>
 8010cb0:	1b64      	subs	r4, r4, r5
 8010cb2:	10a4      	asrs	r4, r4, #2
 8010cb4:	2600      	movs	r6, #0
 8010cb6:	42a6      	cmp	r6, r4
 8010cb8:	d105      	bne.n	8010cc6 <__libc_init_array+0x2e>
 8010cba:	bd70      	pop	{r4, r5, r6, pc}
 8010cbc:	f855 3b04 	ldr.w	r3, [r5], #4
 8010cc0:	4798      	blx	r3
 8010cc2:	3601      	adds	r6, #1
 8010cc4:	e7ee      	b.n	8010ca4 <__libc_init_array+0xc>
 8010cc6:	f855 3b04 	ldr.w	r3, [r5], #4
 8010cca:	4798      	blx	r3
 8010ccc:	3601      	adds	r6, #1
 8010cce:	e7f2      	b.n	8010cb6 <__libc_init_array+0x1e>
 8010cd0:	08011990 	.word	0x08011990
 8010cd4:	08011990 	.word	0x08011990
 8010cd8:	08011990 	.word	0x08011990
 8010cdc:	08011994 	.word	0x08011994

08010ce0 <__retarget_lock_acquire_recursive>:
 8010ce0:	4770      	bx	lr

08010ce2 <__retarget_lock_release_recursive>:
 8010ce2:	4770      	bx	lr

08010ce4 <memcpy>:
 8010ce4:	440a      	add	r2, r1
 8010ce6:	4291      	cmp	r1, r2
 8010ce8:	f100 33ff 	add.w	r3, r0, #4294967295
 8010cec:	d100      	bne.n	8010cf0 <memcpy+0xc>
 8010cee:	4770      	bx	lr
 8010cf0:	b510      	push	{r4, lr}
 8010cf2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010cf6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010cfa:	4291      	cmp	r1, r2
 8010cfc:	d1f9      	bne.n	8010cf2 <memcpy+0xe>
 8010cfe:	bd10      	pop	{r4, pc}

08010d00 <_free_r>:
 8010d00:	b538      	push	{r3, r4, r5, lr}
 8010d02:	4605      	mov	r5, r0
 8010d04:	2900      	cmp	r1, #0
 8010d06:	d041      	beq.n	8010d8c <_free_r+0x8c>
 8010d08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010d0c:	1f0c      	subs	r4, r1, #4
 8010d0e:	2b00      	cmp	r3, #0
 8010d10:	bfb8      	it	lt
 8010d12:	18e4      	addlt	r4, r4, r3
 8010d14:	f000 f83e 	bl	8010d94 <__malloc_lock>
 8010d18:	4a1d      	ldr	r2, [pc, #116]	@ (8010d90 <_free_r+0x90>)
 8010d1a:	6813      	ldr	r3, [r2, #0]
 8010d1c:	b933      	cbnz	r3, 8010d2c <_free_r+0x2c>
 8010d1e:	6063      	str	r3, [r4, #4]
 8010d20:	6014      	str	r4, [r2, #0]
 8010d22:	4628      	mov	r0, r5
 8010d24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010d28:	f000 b83a 	b.w	8010da0 <__malloc_unlock>
 8010d2c:	42a3      	cmp	r3, r4
 8010d2e:	d908      	bls.n	8010d42 <_free_r+0x42>
 8010d30:	6820      	ldr	r0, [r4, #0]
 8010d32:	1821      	adds	r1, r4, r0
 8010d34:	428b      	cmp	r3, r1
 8010d36:	bf01      	itttt	eq
 8010d38:	6819      	ldreq	r1, [r3, #0]
 8010d3a:	685b      	ldreq	r3, [r3, #4]
 8010d3c:	1809      	addeq	r1, r1, r0
 8010d3e:	6021      	streq	r1, [r4, #0]
 8010d40:	e7ed      	b.n	8010d1e <_free_r+0x1e>
 8010d42:	461a      	mov	r2, r3
 8010d44:	685b      	ldr	r3, [r3, #4]
 8010d46:	b10b      	cbz	r3, 8010d4c <_free_r+0x4c>
 8010d48:	42a3      	cmp	r3, r4
 8010d4a:	d9fa      	bls.n	8010d42 <_free_r+0x42>
 8010d4c:	6811      	ldr	r1, [r2, #0]
 8010d4e:	1850      	adds	r0, r2, r1
 8010d50:	42a0      	cmp	r0, r4
 8010d52:	d10b      	bne.n	8010d6c <_free_r+0x6c>
 8010d54:	6820      	ldr	r0, [r4, #0]
 8010d56:	4401      	add	r1, r0
 8010d58:	1850      	adds	r0, r2, r1
 8010d5a:	4283      	cmp	r3, r0
 8010d5c:	6011      	str	r1, [r2, #0]
 8010d5e:	d1e0      	bne.n	8010d22 <_free_r+0x22>
 8010d60:	6818      	ldr	r0, [r3, #0]
 8010d62:	685b      	ldr	r3, [r3, #4]
 8010d64:	6053      	str	r3, [r2, #4]
 8010d66:	4408      	add	r0, r1
 8010d68:	6010      	str	r0, [r2, #0]
 8010d6a:	e7da      	b.n	8010d22 <_free_r+0x22>
 8010d6c:	d902      	bls.n	8010d74 <_free_r+0x74>
 8010d6e:	230c      	movs	r3, #12
 8010d70:	602b      	str	r3, [r5, #0]
 8010d72:	e7d6      	b.n	8010d22 <_free_r+0x22>
 8010d74:	6820      	ldr	r0, [r4, #0]
 8010d76:	1821      	adds	r1, r4, r0
 8010d78:	428b      	cmp	r3, r1
 8010d7a:	bf04      	itt	eq
 8010d7c:	6819      	ldreq	r1, [r3, #0]
 8010d7e:	685b      	ldreq	r3, [r3, #4]
 8010d80:	6063      	str	r3, [r4, #4]
 8010d82:	bf04      	itt	eq
 8010d84:	1809      	addeq	r1, r1, r0
 8010d86:	6021      	streq	r1, [r4, #0]
 8010d88:	6054      	str	r4, [r2, #4]
 8010d8a:	e7ca      	b.n	8010d22 <_free_r+0x22>
 8010d8c:	bd38      	pop	{r3, r4, r5, pc}
 8010d8e:	bf00      	nop
 8010d90:	24005ab4 	.word	0x24005ab4

08010d94 <__malloc_lock>:
 8010d94:	4801      	ldr	r0, [pc, #4]	@ (8010d9c <__malloc_lock+0x8>)
 8010d96:	f7ff bfa3 	b.w	8010ce0 <__retarget_lock_acquire_recursive>
 8010d9a:	bf00      	nop
 8010d9c:	24005ab0 	.word	0x24005ab0

08010da0 <__malloc_unlock>:
 8010da0:	4801      	ldr	r0, [pc, #4]	@ (8010da8 <__malloc_unlock+0x8>)
 8010da2:	f7ff bf9e 	b.w	8010ce2 <__retarget_lock_release_recursive>
 8010da6:	bf00      	nop
 8010da8:	24005ab0 	.word	0x24005ab0

08010dac <asinf>:
 8010dac:	b508      	push	{r3, lr}
 8010dae:	ed2d 8b02 	vpush	{d8}
 8010db2:	eeb0 8a40 	vmov.f32	s16, s0
 8010db6:	f000 f9e1 	bl	801117c <__ieee754_asinf>
 8010dba:	eeb4 8a48 	vcmp.f32	s16, s16
 8010dbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010dc2:	eef0 8a40 	vmov.f32	s17, s0
 8010dc6:	d615      	bvs.n	8010df4 <asinf+0x48>
 8010dc8:	eeb0 0a48 	vmov.f32	s0, s16
 8010dcc:	f000 f81c 	bl	8010e08 <fabsf>
 8010dd0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010dd4:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8010dd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ddc:	dd0a      	ble.n	8010df4 <asinf+0x48>
 8010dde:	f7ff ff55 	bl	8010c8c <__errno>
 8010de2:	ecbd 8b02 	vpop	{d8}
 8010de6:	2321      	movs	r3, #33	@ 0x21
 8010de8:	6003      	str	r3, [r0, #0]
 8010dea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8010dee:	4804      	ldr	r0, [pc, #16]	@ (8010e00 <asinf+0x54>)
 8010df0:	f000 b812 	b.w	8010e18 <nanf>
 8010df4:	eeb0 0a68 	vmov.f32	s0, s17
 8010df8:	ecbd 8b02 	vpop	{d8}
 8010dfc:	bd08      	pop	{r3, pc}
 8010dfe:	bf00      	nop
 8010e00:	08011808 	.word	0x08011808

08010e04 <atan2f>:
 8010e04:	f000 ba9e 	b.w	8011344 <__ieee754_atan2f>

08010e08 <fabsf>:
 8010e08:	ee10 3a10 	vmov	r3, s0
 8010e0c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010e10:	ee00 3a10 	vmov	s0, r3
 8010e14:	4770      	bx	lr
	...

08010e18 <nanf>:
 8010e18:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8010e20 <nanf+0x8>
 8010e1c:	4770      	bx	lr
 8010e1e:	bf00      	nop
 8010e20:	7fc00000 	.word	0x7fc00000

08010e24 <sinf_poly>:
 8010e24:	07cb      	lsls	r3, r1, #31
 8010e26:	d412      	bmi.n	8010e4e <sinf_poly+0x2a>
 8010e28:	ee21 5b00 	vmul.f64	d5, d1, d0
 8010e2c:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
 8010e30:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
 8010e34:	eea6 7b01 	vfma.f64	d7, d6, d1
 8010e38:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
 8010e3c:	ee21 1b05 	vmul.f64	d1, d1, d5
 8010e40:	eea6 0b05 	vfma.f64	d0, d6, d5
 8010e44:	eea7 0b01 	vfma.f64	d0, d7, d1
 8010e48:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8010e4c:	4770      	bx	lr
 8010e4e:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
 8010e52:	ee21 5b01 	vmul.f64	d5, d1, d1
 8010e56:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
 8010e5a:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
 8010e5e:	eea1 7b06 	vfma.f64	d7, d1, d6
 8010e62:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
 8010e66:	eea1 0b06 	vfma.f64	d0, d1, d6
 8010e6a:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
 8010e6e:	ee21 1b05 	vmul.f64	d1, d1, d5
 8010e72:	eea5 0b06 	vfma.f64	d0, d5, d6
 8010e76:	e7e5      	b.n	8010e44 <sinf_poly+0x20>

08010e78 <sinf>:
 8010e78:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010e7a:	ee10 4a10 	vmov	r4, s0
 8010e7e:	f3c4 530a 	ubfx	r3, r4, #20, #11
 8010e82:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
 8010e86:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 8010e8a:	eef0 7a40 	vmov.f32	s15, s0
 8010e8e:	d218      	bcs.n	8010ec2 <sinf+0x4a>
 8010e90:	ee26 1b06 	vmul.f64	d1, d6, d6
 8010e94:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
 8010e98:	d20a      	bcs.n	8010eb0 <sinf+0x38>
 8010e9a:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 8010e9e:	d103      	bne.n	8010ea8 <sinf+0x30>
 8010ea0:	eeb7 1bc1 	vcvt.f32.f64	s2, d1
 8010ea4:	ed8d 1a01 	vstr	s2, [sp, #4]
 8010ea8:	eeb0 0a67 	vmov.f32	s0, s15
 8010eac:	b003      	add	sp, #12
 8010eae:	bd30      	pop	{r4, r5, pc}
 8010eb0:	483b      	ldr	r0, [pc, #236]	@ (8010fa0 <sinf+0x128>)
 8010eb2:	eeb0 0b46 	vmov.f64	d0, d6
 8010eb6:	2100      	movs	r1, #0
 8010eb8:	b003      	add	sp, #12
 8010eba:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010ebe:	f7ff bfb1 	b.w	8010e24 <sinf_poly>
 8010ec2:	f240 422e 	movw	r2, #1070	@ 0x42e
 8010ec6:	4293      	cmp	r3, r2
 8010ec8:	d824      	bhi.n	8010f14 <sinf+0x9c>
 8010eca:	4b35      	ldr	r3, [pc, #212]	@ (8010fa0 <sinf+0x128>)
 8010ecc:	ed93 7b08 	vldr	d7, [r3, #32]
 8010ed0:	ee26 7b07 	vmul.f64	d7, d6, d7
 8010ed4:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8010ed8:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8010edc:	ee17 1a90 	vmov	r1, s15
 8010ee0:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
 8010ee4:	1609      	asrs	r1, r1, #24
 8010ee6:	ee07 1a90 	vmov	s15, r1
 8010eea:	f001 0203 	and.w	r2, r1, #3
 8010eee:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8010ef2:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8010ef6:	ed92 0b00 	vldr	d0, [r2]
 8010efa:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 8010efe:	f011 0f02 	tst.w	r1, #2
 8010f02:	eea5 6b47 	vfms.f64	d6, d5, d7
 8010f06:	bf08      	it	eq
 8010f08:	4618      	moveq	r0, r3
 8010f0a:	ee26 1b06 	vmul.f64	d1, d6, d6
 8010f0e:	ee20 0b06 	vmul.f64	d0, d0, d6
 8010f12:	e7d1      	b.n	8010eb8 <sinf+0x40>
 8010f14:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
 8010f18:	d237      	bcs.n	8010f8a <sinf+0x112>
 8010f1a:	4922      	ldr	r1, [pc, #136]	@ (8010fa4 <sinf+0x12c>)
 8010f1c:	f3c4 6083 	ubfx	r0, r4, #26, #4
 8010f20:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 8010f24:	f3c4 0316 	ubfx	r3, r4, #0, #23
 8010f28:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 8010f2c:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8010f30:	6a10      	ldr	r0, [r2, #32]
 8010f32:	6912      	ldr	r2, [r2, #16]
 8010f34:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8010f38:	40ab      	lsls	r3, r5
 8010f3a:	fba0 5003 	umull	r5, r0, r0, r3
 8010f3e:	4359      	muls	r1, r3
 8010f40:	fbe3 0102 	umlal	r0, r1, r3, r2
 8010f44:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
 8010f48:	0f9d      	lsrs	r5, r3, #30
 8010f4a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8010f4e:	1ac9      	subs	r1, r1, r3
 8010f50:	f7ef fb6c 	bl	800062c <__aeabi_l2d>
 8010f54:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 8010f58:	4b11      	ldr	r3, [pc, #68]	@ (8010fa0 <sinf+0x128>)
 8010f5a:	f004 0203 	and.w	r2, r4, #3
 8010f5e:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8010f62:	ed9f 6b0d 	vldr	d6, [pc, #52]	@ 8010f98 <sinf+0x120>
 8010f66:	ed92 0b00 	vldr	d0, [r2]
 8010f6a:	ec41 0b17 	vmov	d7, r0, r1
 8010f6e:	f014 0f02 	tst.w	r4, #2
 8010f72:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010f76:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8010f7a:	4629      	mov	r1, r5
 8010f7c:	bf08      	it	eq
 8010f7e:	4618      	moveq	r0, r3
 8010f80:	ee27 1b07 	vmul.f64	d1, d7, d7
 8010f84:	ee20 0b07 	vmul.f64	d0, d0, d7
 8010f88:	e796      	b.n	8010eb8 <sinf+0x40>
 8010f8a:	b003      	add	sp, #12
 8010f8c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010f90:	f000 b8e4 	b.w	801115c <__math_invalidf>
 8010f94:	f3af 8000 	nop.w
 8010f98:	54442d18 	.word	0x54442d18
 8010f9c:	3c1921fb 	.word	0x3c1921fb
 8010fa0:	08011870 	.word	0x08011870
 8010fa4:	0801180c 	.word	0x0801180c

08010fa8 <sinf_poly>:
 8010fa8:	07cb      	lsls	r3, r1, #31
 8010faa:	d412      	bmi.n	8010fd2 <sinf_poly+0x2a>
 8010fac:	ee21 5b00 	vmul.f64	d5, d1, d0
 8010fb0:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
 8010fb4:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
 8010fb8:	eea6 7b01 	vfma.f64	d7, d6, d1
 8010fbc:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
 8010fc0:	ee21 1b05 	vmul.f64	d1, d1, d5
 8010fc4:	eea6 0b05 	vfma.f64	d0, d6, d5
 8010fc8:	eea7 0b01 	vfma.f64	d0, d7, d1
 8010fcc:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8010fd0:	4770      	bx	lr
 8010fd2:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
 8010fd6:	ee21 5b01 	vmul.f64	d5, d1, d1
 8010fda:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
 8010fde:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
 8010fe2:	eea1 7b06 	vfma.f64	d7, d1, d6
 8010fe6:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
 8010fea:	eea1 0b06 	vfma.f64	d0, d1, d6
 8010fee:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
 8010ff2:	ee21 1b05 	vmul.f64	d1, d1, d5
 8010ff6:	eea5 0b06 	vfma.f64	d0, d5, d6
 8010ffa:	e7e5      	b.n	8010fc8 <sinf_poly+0x20>
 8010ffc:	0000      	movs	r0, r0
	...

08011000 <cosf>:
 8011000:	b538      	push	{r3, r4, r5, lr}
 8011002:	ee10 4a10 	vmov	r4, s0
 8011006:	f3c4 530a 	ubfx	r3, r4, #20, #11
 801100a:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
 801100e:	eeb7 7ac0 	vcvt.f64.f32	d7, s0
 8011012:	d21f      	bcs.n	8011054 <cosf+0x54>
 8011014:	ee27 7b07 	vmul.f64	d7, d7, d7
 8011018:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
 801101c:	f0c0 8082 	bcc.w	8011124 <cosf+0x124>
 8011020:	ee27 4b07 	vmul.f64	d4, d7, d7
 8011024:	4b44      	ldr	r3, [pc, #272]	@ (8011138 <cosf+0x138>)
 8011026:	ed93 5b14 	vldr	d5, [r3, #80]	@ 0x50
 801102a:	ed93 6b12 	vldr	d6, [r3, #72]	@ 0x48
 801102e:	ed93 0b0c 	vldr	d0, [r3, #48]	@ 0x30
 8011032:	eea7 6b05 	vfma.f64	d6, d7, d5
 8011036:	ed93 5b0e 	vldr	d5, [r3, #56]	@ 0x38
 801103a:	eea7 0b05 	vfma.f64	d0, d7, d5
 801103e:	ed93 5b10 	vldr	d5, [r3, #64]	@ 0x40
 8011042:	ee27 7b04 	vmul.f64	d7, d7, d4
 8011046:	eea4 0b05 	vfma.f64	d0, d4, d5
 801104a:	eea6 0b07 	vfma.f64	d0, d6, d7
 801104e:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8011052:	bd38      	pop	{r3, r4, r5, pc}
 8011054:	f240 422e 	movw	r2, #1070	@ 0x42e
 8011058:	4293      	cmp	r3, r2
 801105a:	d829      	bhi.n	80110b0 <cosf+0xb0>
 801105c:	4b36      	ldr	r3, [pc, #216]	@ (8011138 <cosf+0x138>)
 801105e:	ed93 6b08 	vldr	d6, [r3, #32]
 8011062:	ee27 6b06 	vmul.f64	d6, d7, d6
 8011066:	eefd 6bc6 	vcvt.s32.f64	s13, d6
 801106a:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 801106e:	ee16 1a90 	vmov	r1, s13
 8011072:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
 8011076:	1609      	asrs	r1, r1, #24
 8011078:	ee06 1a90 	vmov	s13, r1
 801107c:	f001 0203 	and.w	r2, r1, #3
 8011080:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8011084:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 8011088:	ed92 0b00 	vldr	d0, [r2]
 801108c:	ed93 6b0a 	vldr	d6, [r3, #40]	@ 0x28
 8011090:	f011 0f02 	tst.w	r1, #2
 8011094:	f081 0101 	eor.w	r1, r1, #1
 8011098:	eea5 7b46 	vfms.f64	d7, d5, d6
 801109c:	bf08      	it	eq
 801109e:	4618      	moveq	r0, r3
 80110a0:	ee27 1b07 	vmul.f64	d1, d7, d7
 80110a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80110a8:	ee20 0b07 	vmul.f64	d0, d0, d7
 80110ac:	f7ff bf7c 	b.w	8010fa8 <sinf_poly>
 80110b0:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
 80110b4:	d232      	bcs.n	801111c <cosf+0x11c>
 80110b6:	4921      	ldr	r1, [pc, #132]	@ (801113c <cosf+0x13c>)
 80110b8:	f3c4 6083 	ubfx	r0, r4, #26, #4
 80110bc:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 80110c0:	f3c4 0316 	ubfx	r3, r4, #0, #23
 80110c4:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 80110c8:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80110cc:	6a10      	ldr	r0, [r2, #32]
 80110ce:	6912      	ldr	r2, [r2, #16]
 80110d0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80110d4:	40ab      	lsls	r3, r5
 80110d6:	fba0 5003 	umull	r5, r0, r0, r3
 80110da:	4359      	muls	r1, r3
 80110dc:	fbe3 0102 	umlal	r0, r1, r3, r2
 80110e0:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
 80110e4:	0f9d      	lsrs	r5, r3, #30
 80110e6:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80110ea:	1ac9      	subs	r1, r1, r3
 80110ec:	f7ef fa9e 	bl	800062c <__aeabi_l2d>
 80110f0:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 80110f4:	4b10      	ldr	r3, [pc, #64]	@ (8011138 <cosf+0x138>)
 80110f6:	ed9f 6b0e 	vldr	d6, [pc, #56]	@ 8011130 <cosf+0x130>
 80110fa:	ec41 0b17 	vmov	d7, r0, r1
 80110fe:	f004 0203 	and.w	r2, r4, #3
 8011102:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8011106:	ed92 0b00 	vldr	d0, [r2]
 801110a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801110e:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 8011112:	f014 0f02 	tst.w	r4, #2
 8011116:	f085 0101 	eor.w	r1, r5, #1
 801111a:	e7bf      	b.n	801109c <cosf+0x9c>
 801111c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011120:	f000 b81c 	b.w	801115c <__math_invalidf>
 8011124:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8011128:	e793      	b.n	8011052 <cosf+0x52>
 801112a:	bf00      	nop
 801112c:	f3af 8000 	nop.w
 8011130:	54442d18 	.word	0x54442d18
 8011134:	3c1921fb 	.word	0x3c1921fb
 8011138:	08011870 	.word	0x08011870
 801113c:	0801180c 	.word	0x0801180c

08011140 <with_errnof>:
 8011140:	b510      	push	{r4, lr}
 8011142:	ed2d 8b02 	vpush	{d8}
 8011146:	eeb0 8a40 	vmov.f32	s16, s0
 801114a:	4604      	mov	r4, r0
 801114c:	f7ff fd9e 	bl	8010c8c <__errno>
 8011150:	eeb0 0a48 	vmov.f32	s0, s16
 8011154:	ecbd 8b02 	vpop	{d8}
 8011158:	6004      	str	r4, [r0, #0]
 801115a:	bd10      	pop	{r4, pc}

0801115c <__math_invalidf>:
 801115c:	eef0 7a40 	vmov.f32	s15, s0
 8011160:	ee30 7a40 	vsub.f32	s14, s0, s0
 8011164:	eef4 7a67 	vcmp.f32	s15, s15
 8011168:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801116c:	ee87 0a07 	vdiv.f32	s0, s14, s14
 8011170:	d602      	bvs.n	8011178 <__math_invalidf+0x1c>
 8011172:	2021      	movs	r0, #33	@ 0x21
 8011174:	f7ff bfe4 	b.w	8011140 <with_errnof>
 8011178:	4770      	bx	lr
	...

0801117c <__ieee754_asinf>:
 801117c:	b538      	push	{r3, r4, r5, lr}
 801117e:	ee10 5a10 	vmov	r5, s0
 8011182:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8011186:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 801118a:	ed2d 8b04 	vpush	{d8-d9}
 801118e:	d10c      	bne.n	80111aa <__ieee754_asinf+0x2e>
 8011190:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8011304 <__ieee754_asinf+0x188>
 8011194:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8011308 <__ieee754_asinf+0x18c>
 8011198:	ee60 7a27 	vmul.f32	s15, s0, s15
 801119c:	eee0 7a07 	vfma.f32	s15, s0, s14
 80111a0:	eeb0 0a67 	vmov.f32	s0, s15
 80111a4:	ecbd 8b04 	vpop	{d8-d9}
 80111a8:	bd38      	pop	{r3, r4, r5, pc}
 80111aa:	d904      	bls.n	80111b6 <__ieee754_asinf+0x3a>
 80111ac:	ee70 7a40 	vsub.f32	s15, s0, s0
 80111b0:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80111b4:	e7f6      	b.n	80111a4 <__ieee754_asinf+0x28>
 80111b6:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 80111ba:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 80111be:	d20b      	bcs.n	80111d8 <__ieee754_asinf+0x5c>
 80111c0:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 80111c4:	d252      	bcs.n	801126c <__ieee754_asinf+0xf0>
 80111c6:	eddf 7a51 	vldr	s15, [pc, #324]	@ 801130c <__ieee754_asinf+0x190>
 80111ca:	ee70 7a27 	vadd.f32	s15, s0, s15
 80111ce:	eef4 7ae8 	vcmpe.f32	s15, s17
 80111d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111d6:	dce5      	bgt.n	80111a4 <__ieee754_asinf+0x28>
 80111d8:	f7ff fe16 	bl	8010e08 <fabsf>
 80111dc:	ee38 8ac0 	vsub.f32	s16, s17, s0
 80111e0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80111e4:	ee28 8a27 	vmul.f32	s16, s16, s15
 80111e8:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8011310 <__ieee754_asinf+0x194>
 80111ec:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8011314 <__ieee754_asinf+0x198>
 80111f0:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 8011318 <__ieee754_asinf+0x19c>
 80111f4:	eea8 7a27 	vfma.f32	s14, s16, s15
 80111f8:	eddf 7a48 	vldr	s15, [pc, #288]	@ 801131c <__ieee754_asinf+0x1a0>
 80111fc:	eee7 7a08 	vfma.f32	s15, s14, s16
 8011200:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8011320 <__ieee754_asinf+0x1a4>
 8011204:	eea7 7a88 	vfma.f32	s14, s15, s16
 8011208:	eddf 7a46 	vldr	s15, [pc, #280]	@ 8011324 <__ieee754_asinf+0x1a8>
 801120c:	eee7 7a08 	vfma.f32	s15, s14, s16
 8011210:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8011328 <__ieee754_asinf+0x1ac>
 8011214:	eea7 9a88 	vfma.f32	s18, s15, s16
 8011218:	eddf 7a44 	vldr	s15, [pc, #272]	@ 801132c <__ieee754_asinf+0x1b0>
 801121c:	eee8 7a07 	vfma.f32	s15, s16, s14
 8011220:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8011330 <__ieee754_asinf+0x1b4>
 8011224:	eea7 7a88 	vfma.f32	s14, s15, s16
 8011228:	eddf 7a42 	vldr	s15, [pc, #264]	@ 8011334 <__ieee754_asinf+0x1b8>
 801122c:	eee7 7a08 	vfma.f32	s15, s14, s16
 8011230:	eeb0 0a48 	vmov.f32	s0, s16
 8011234:	eee7 8a88 	vfma.f32	s17, s15, s16
 8011238:	f000 f9f6 	bl	8011628 <__ieee754_sqrtf>
 801123c:	4b3e      	ldr	r3, [pc, #248]	@ (8011338 <__ieee754_asinf+0x1bc>)
 801123e:	ee29 9a08 	vmul.f32	s18, s18, s16
 8011242:	429c      	cmp	r4, r3
 8011244:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8011248:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 801124c:	d93d      	bls.n	80112ca <__ieee754_asinf+0x14e>
 801124e:	eea0 0a06 	vfma.f32	s0, s0, s12
 8011252:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 801133c <__ieee754_asinf+0x1c0>
 8011256:	eee0 7a26 	vfma.f32	s15, s0, s13
 801125a:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8011308 <__ieee754_asinf+0x18c>
 801125e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8011262:	2d00      	cmp	r5, #0
 8011264:	bfd8      	it	le
 8011266:	eeb1 0a40 	vnegle.f32	s0, s0
 801126a:	e79b      	b.n	80111a4 <__ieee754_asinf+0x28>
 801126c:	ee60 7a00 	vmul.f32	s15, s0, s0
 8011270:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8011314 <__ieee754_asinf+0x198>
 8011274:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8011310 <__ieee754_asinf+0x194>
 8011278:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 8011328 <__ieee754_asinf+0x1ac>
 801127c:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8011280:	eddf 6a26 	vldr	s13, [pc, #152]	@ 801131c <__ieee754_asinf+0x1a0>
 8011284:	eee7 6a27 	vfma.f32	s13, s14, s15
 8011288:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8011320 <__ieee754_asinf+0x1a4>
 801128c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8011290:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8011324 <__ieee754_asinf+0x1a8>
 8011294:	eee7 6a27 	vfma.f32	s13, s14, s15
 8011298:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8011318 <__ieee754_asinf+0x19c>
 801129c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80112a0:	eddf 6a22 	vldr	s13, [pc, #136]	@ 801132c <__ieee754_asinf+0x1b0>
 80112a4:	eee7 6a86 	vfma.f32	s13, s15, s12
 80112a8:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 8011330 <__ieee754_asinf+0x1b4>
 80112ac:	eea6 6aa7 	vfma.f32	s12, s13, s15
 80112b0:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8011334 <__ieee754_asinf+0x1b8>
 80112b4:	eee6 6a27 	vfma.f32	s13, s12, s15
 80112b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80112bc:	eee6 8aa7 	vfma.f32	s17, s13, s15
 80112c0:	eec7 7a28 	vdiv.f32	s15, s14, s17
 80112c4:	eea0 0a27 	vfma.f32	s0, s0, s15
 80112c8:	e76c      	b.n	80111a4 <__ieee754_asinf+0x28>
 80112ca:	ee10 3a10 	vmov	r3, s0
 80112ce:	f36f 030b 	bfc	r3, #0, #12
 80112d2:	ee07 3a10 	vmov	s14, r3
 80112d6:	eea7 8a47 	vfms.f32	s16, s14, s14
 80112da:	ee70 5a00 	vadd.f32	s11, s0, s0
 80112de:	ee30 0a07 	vadd.f32	s0, s0, s14
 80112e2:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8011304 <__ieee754_asinf+0x188>
 80112e6:	ee88 5a00 	vdiv.f32	s10, s16, s0
 80112ea:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8011340 <__ieee754_asinf+0x1c4>
 80112ee:	eee5 7a66 	vfms.f32	s15, s10, s13
 80112f2:	eed5 7a86 	vfnms.f32	s15, s11, s12
 80112f6:	eeb0 6a40 	vmov.f32	s12, s0
 80112fa:	eea7 6a66 	vfms.f32	s12, s14, s13
 80112fe:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8011302:	e7ac      	b.n	801125e <__ieee754_asinf+0xe2>
 8011304:	b33bbd2e 	.word	0xb33bbd2e
 8011308:	3fc90fdb 	.word	0x3fc90fdb
 801130c:	7149f2ca 	.word	0x7149f2ca
 8011310:	3a4f7f04 	.word	0x3a4f7f04
 8011314:	3811ef08 	.word	0x3811ef08
 8011318:	3e2aaaab 	.word	0x3e2aaaab
 801131c:	bd241146 	.word	0xbd241146
 8011320:	3e4e0aa8 	.word	0x3e4e0aa8
 8011324:	bea6b090 	.word	0xbea6b090
 8011328:	3d9dc62e 	.word	0x3d9dc62e
 801132c:	bf303361 	.word	0xbf303361
 8011330:	4001572d 	.word	0x4001572d
 8011334:	c019d139 	.word	0xc019d139
 8011338:	3f799999 	.word	0x3f799999
 801133c:	333bbd2e 	.word	0x333bbd2e
 8011340:	3f490fdb 	.word	0x3f490fdb

08011344 <__ieee754_atan2f>:
 8011344:	ee10 2a90 	vmov	r2, s1
 8011348:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 801134c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8011350:	b510      	push	{r4, lr}
 8011352:	eef0 7a40 	vmov.f32	s15, s0
 8011356:	d806      	bhi.n	8011366 <__ieee754_atan2f+0x22>
 8011358:	ee10 0a10 	vmov	r0, s0
 801135c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8011360:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8011364:	d904      	bls.n	8011370 <__ieee754_atan2f+0x2c>
 8011366:	ee77 7aa0 	vadd.f32	s15, s15, s1
 801136a:	eeb0 0a67 	vmov.f32	s0, s15
 801136e:	bd10      	pop	{r4, pc}
 8011370:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8011374:	d103      	bne.n	801137e <__ieee754_atan2f+0x3a>
 8011376:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801137a:	f000 b881 	b.w	8011480 <atanf>
 801137e:	1794      	asrs	r4, r2, #30
 8011380:	f004 0402 	and.w	r4, r4, #2
 8011384:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8011388:	b93b      	cbnz	r3, 801139a <__ieee754_atan2f+0x56>
 801138a:	2c02      	cmp	r4, #2
 801138c:	d05c      	beq.n	8011448 <__ieee754_atan2f+0x104>
 801138e:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 801145c <__ieee754_atan2f+0x118>
 8011392:	2c03      	cmp	r4, #3
 8011394:	fe47 7a00 	vseleq.f32	s15, s14, s0
 8011398:	e7e7      	b.n	801136a <__ieee754_atan2f+0x26>
 801139a:	b939      	cbnz	r1, 80113ac <__ieee754_atan2f+0x68>
 801139c:	eddf 7a30 	vldr	s15, [pc, #192]	@ 8011460 <__ieee754_atan2f+0x11c>
 80113a0:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8011464 <__ieee754_atan2f+0x120>
 80113a4:	2800      	cmp	r0, #0
 80113a6:	fe67 7a27 	vselge.f32	s15, s14, s15
 80113aa:	e7de      	b.n	801136a <__ieee754_atan2f+0x26>
 80113ac:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80113b0:	d110      	bne.n	80113d4 <__ieee754_atan2f+0x90>
 80113b2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80113b6:	f104 34ff 	add.w	r4, r4, #4294967295
 80113ba:	d107      	bne.n	80113cc <__ieee754_atan2f+0x88>
 80113bc:	2c02      	cmp	r4, #2
 80113be:	d846      	bhi.n	801144e <__ieee754_atan2f+0x10a>
 80113c0:	4b29      	ldr	r3, [pc, #164]	@ (8011468 <__ieee754_atan2f+0x124>)
 80113c2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80113c6:	edd3 7a00 	vldr	s15, [r3]
 80113ca:	e7ce      	b.n	801136a <__ieee754_atan2f+0x26>
 80113cc:	2c02      	cmp	r4, #2
 80113ce:	d841      	bhi.n	8011454 <__ieee754_atan2f+0x110>
 80113d0:	4b26      	ldr	r3, [pc, #152]	@ (801146c <__ieee754_atan2f+0x128>)
 80113d2:	e7f6      	b.n	80113c2 <__ieee754_atan2f+0x7e>
 80113d4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80113d8:	d0e0      	beq.n	801139c <__ieee754_atan2f+0x58>
 80113da:	1a5b      	subs	r3, r3, r1
 80113dc:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 80113e0:	ea4f 51e3 	mov.w	r1, r3, asr #23
 80113e4:	da1a      	bge.n	801141c <__ieee754_atan2f+0xd8>
 80113e6:	2a00      	cmp	r2, #0
 80113e8:	da01      	bge.n	80113ee <__ieee754_atan2f+0xaa>
 80113ea:	313c      	adds	r1, #60	@ 0x3c
 80113ec:	db19      	blt.n	8011422 <__ieee754_atan2f+0xde>
 80113ee:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 80113f2:	f7ff fd09 	bl	8010e08 <fabsf>
 80113f6:	f000 f843 	bl	8011480 <atanf>
 80113fa:	eef0 7a40 	vmov.f32	s15, s0
 80113fe:	2c01      	cmp	r4, #1
 8011400:	d012      	beq.n	8011428 <__ieee754_atan2f+0xe4>
 8011402:	2c02      	cmp	r4, #2
 8011404:	d017      	beq.n	8011436 <__ieee754_atan2f+0xf2>
 8011406:	2c00      	cmp	r4, #0
 8011408:	d0af      	beq.n	801136a <__ieee754_atan2f+0x26>
 801140a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8011470 <__ieee754_atan2f+0x12c>
 801140e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011412:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8011474 <__ieee754_atan2f+0x130>
 8011416:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801141a:	e7a6      	b.n	801136a <__ieee754_atan2f+0x26>
 801141c:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8011464 <__ieee754_atan2f+0x120>
 8011420:	e7ed      	b.n	80113fe <__ieee754_atan2f+0xba>
 8011422:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8011478 <__ieee754_atan2f+0x134>
 8011426:	e7ea      	b.n	80113fe <__ieee754_atan2f+0xba>
 8011428:	ee17 3a90 	vmov	r3, s15
 801142c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8011430:	ee07 3a90 	vmov	s15, r3
 8011434:	e799      	b.n	801136a <__ieee754_atan2f+0x26>
 8011436:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8011470 <__ieee754_atan2f+0x12c>
 801143a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801143e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8011474 <__ieee754_atan2f+0x130>
 8011442:	ee77 7a67 	vsub.f32	s15, s14, s15
 8011446:	e790      	b.n	801136a <__ieee754_atan2f+0x26>
 8011448:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8011474 <__ieee754_atan2f+0x130>
 801144c:	e78d      	b.n	801136a <__ieee754_atan2f+0x26>
 801144e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 801147c <__ieee754_atan2f+0x138>
 8011452:	e78a      	b.n	801136a <__ieee754_atan2f+0x26>
 8011454:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8011478 <__ieee754_atan2f+0x134>
 8011458:	e787      	b.n	801136a <__ieee754_atan2f+0x26>
 801145a:	bf00      	nop
 801145c:	c0490fdb 	.word	0xc0490fdb
 8011460:	bfc90fdb 	.word	0xbfc90fdb
 8011464:	3fc90fdb 	.word	0x3fc90fdb
 8011468:	0801195c 	.word	0x0801195c
 801146c:	08011950 	.word	0x08011950
 8011470:	33bbbd2e 	.word	0x33bbbd2e
 8011474:	40490fdb 	.word	0x40490fdb
 8011478:	00000000 	.word	0x00000000
 801147c:	3f490fdb 	.word	0x3f490fdb

08011480 <atanf>:
 8011480:	b538      	push	{r3, r4, r5, lr}
 8011482:	ee10 5a10 	vmov	r5, s0
 8011486:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 801148a:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 801148e:	eef0 7a40 	vmov.f32	s15, s0
 8011492:	d30f      	bcc.n	80114b4 <atanf+0x34>
 8011494:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8011498:	d904      	bls.n	80114a4 <atanf+0x24>
 801149a:	ee70 7a00 	vadd.f32	s15, s0, s0
 801149e:	eeb0 0a67 	vmov.f32	s0, s15
 80114a2:	bd38      	pop	{r3, r4, r5, pc}
 80114a4:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 80115dc <atanf+0x15c>
 80114a8:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 80115e0 <atanf+0x160>
 80114ac:	2d00      	cmp	r5, #0
 80114ae:	fe77 7a27 	vselgt.f32	s15, s14, s15
 80114b2:	e7f4      	b.n	801149e <atanf+0x1e>
 80114b4:	4b4b      	ldr	r3, [pc, #300]	@ (80115e4 <atanf+0x164>)
 80114b6:	429c      	cmp	r4, r3
 80114b8:	d810      	bhi.n	80114dc <atanf+0x5c>
 80114ba:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 80114be:	d20a      	bcs.n	80114d6 <atanf+0x56>
 80114c0:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80115e8 <atanf+0x168>
 80114c4:	ee30 7a07 	vadd.f32	s14, s0, s14
 80114c8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80114cc:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80114d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80114d4:	dce3      	bgt.n	801149e <atanf+0x1e>
 80114d6:	f04f 33ff 	mov.w	r3, #4294967295
 80114da:	e013      	b.n	8011504 <atanf+0x84>
 80114dc:	f7ff fc94 	bl	8010e08 <fabsf>
 80114e0:	4b42      	ldr	r3, [pc, #264]	@ (80115ec <atanf+0x16c>)
 80114e2:	429c      	cmp	r4, r3
 80114e4:	d84f      	bhi.n	8011586 <atanf+0x106>
 80114e6:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 80114ea:	429c      	cmp	r4, r3
 80114ec:	d841      	bhi.n	8011572 <atanf+0xf2>
 80114ee:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 80114f2:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80114f6:	eea0 7a27 	vfma.f32	s14, s0, s15
 80114fa:	2300      	movs	r3, #0
 80114fc:	ee30 0a27 	vadd.f32	s0, s0, s15
 8011500:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8011504:	1c5a      	adds	r2, r3, #1
 8011506:	ee27 6aa7 	vmul.f32	s12, s15, s15
 801150a:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 80115f0 <atanf+0x170>
 801150e:	eddf 5a39 	vldr	s11, [pc, #228]	@ 80115f4 <atanf+0x174>
 8011512:	ed9f 5a39 	vldr	s10, [pc, #228]	@ 80115f8 <atanf+0x178>
 8011516:	ee66 6a06 	vmul.f32	s13, s12, s12
 801151a:	eee6 5a87 	vfma.f32	s11, s13, s14
 801151e:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 80115fc <atanf+0x17c>
 8011522:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8011526:	eddf 5a36 	vldr	s11, [pc, #216]	@ 8011600 <atanf+0x180>
 801152a:	eee7 5a26 	vfma.f32	s11, s14, s13
 801152e:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8011604 <atanf+0x184>
 8011532:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8011536:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8011608 <atanf+0x188>
 801153a:	eee7 5a26 	vfma.f32	s11, s14, s13
 801153e:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 801160c <atanf+0x18c>
 8011542:	eea6 5a87 	vfma.f32	s10, s13, s14
 8011546:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8011610 <atanf+0x190>
 801154a:	eea5 7a26 	vfma.f32	s14, s10, s13
 801154e:	ed9f 5a31 	vldr	s10, [pc, #196]	@ 8011614 <atanf+0x194>
 8011552:	eea7 5a26 	vfma.f32	s10, s14, s13
 8011556:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8011618 <atanf+0x198>
 801155a:	eea5 7a26 	vfma.f32	s14, s10, s13
 801155e:	ee27 7a26 	vmul.f32	s14, s14, s13
 8011562:	eea5 7a86 	vfma.f32	s14, s11, s12
 8011566:	ee27 7a87 	vmul.f32	s14, s15, s14
 801156a:	d121      	bne.n	80115b0 <atanf+0x130>
 801156c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011570:	e795      	b.n	801149e <atanf+0x1e>
 8011572:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8011576:	ee30 7a67 	vsub.f32	s14, s0, s15
 801157a:	ee30 0a27 	vadd.f32	s0, s0, s15
 801157e:	2301      	movs	r3, #1
 8011580:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8011584:	e7be      	b.n	8011504 <atanf+0x84>
 8011586:	4b25      	ldr	r3, [pc, #148]	@ (801161c <atanf+0x19c>)
 8011588:	429c      	cmp	r4, r3
 801158a:	d80b      	bhi.n	80115a4 <atanf+0x124>
 801158c:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8011590:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011594:	eea0 7a27 	vfma.f32	s14, s0, s15
 8011598:	2302      	movs	r3, #2
 801159a:	ee70 6a67 	vsub.f32	s13, s0, s15
 801159e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80115a2:	e7af      	b.n	8011504 <atanf+0x84>
 80115a4:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80115a8:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80115ac:	2303      	movs	r3, #3
 80115ae:	e7a9      	b.n	8011504 <atanf+0x84>
 80115b0:	4a1b      	ldr	r2, [pc, #108]	@ (8011620 <atanf+0x1a0>)
 80115b2:	491c      	ldr	r1, [pc, #112]	@ (8011624 <atanf+0x1a4>)
 80115b4:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80115b8:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80115bc:	edd3 6a00 	vldr	s13, [r3]
 80115c0:	ee37 7a66 	vsub.f32	s14, s14, s13
 80115c4:	2d00      	cmp	r5, #0
 80115c6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80115ca:	edd2 7a00 	vldr	s15, [r2]
 80115ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80115d2:	bfb8      	it	lt
 80115d4:	eef1 7a67 	vneglt.f32	s15, s15
 80115d8:	e761      	b.n	801149e <atanf+0x1e>
 80115da:	bf00      	nop
 80115dc:	bfc90fdb 	.word	0xbfc90fdb
 80115e0:	3fc90fdb 	.word	0x3fc90fdb
 80115e4:	3edfffff 	.word	0x3edfffff
 80115e8:	7149f2ca 	.word	0x7149f2ca
 80115ec:	3f97ffff 	.word	0x3f97ffff
 80115f0:	3c8569d7 	.word	0x3c8569d7
 80115f4:	3d4bda59 	.word	0x3d4bda59
 80115f8:	bd6ef16b 	.word	0xbd6ef16b
 80115fc:	3d886b35 	.word	0x3d886b35
 8011600:	3dba2e6e 	.word	0x3dba2e6e
 8011604:	3e124925 	.word	0x3e124925
 8011608:	3eaaaaab 	.word	0x3eaaaaab
 801160c:	bd15a221 	.word	0xbd15a221
 8011610:	bd9d8795 	.word	0xbd9d8795
 8011614:	bde38e38 	.word	0xbde38e38
 8011618:	be4ccccd 	.word	0xbe4ccccd
 801161c:	401bffff 	.word	0x401bffff
 8011620:	08011978 	.word	0x08011978
 8011624:	08011968 	.word	0x08011968

08011628 <__ieee754_sqrtf>:
 8011628:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801162c:	4770      	bx	lr
	...

08011630 <_init>:
 8011630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011632:	bf00      	nop
 8011634:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011636:	bc08      	pop	{r3}
 8011638:	469e      	mov	lr, r3
 801163a:	4770      	bx	lr

0801163c <_fini>:
 801163c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801163e:	bf00      	nop
 8011640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011642:	bc08      	pop	{r3}
 8011644:	469e      	mov	lr, r3
 8011646:	4770      	bx	lr
