--------------------
Cycle:1

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Buffer:
	Entry 0:[ADD R1, R0, #4]
	Entry 1:[ADD R2, R0, #1]
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
164:	0	-1	0	1	2	1	1	0
196:	5	-5	6	1	1	1	1	1
228:	1	1	1	1	1	1	1	0
--------------------
Cycle:2

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Buffer:
	Entry 0:[ADD R4, R2, R1]
	Entry 1:[ADD R5, R4, R2]
	Entry 2:
	Entry 3:
Pre-ALU Queue:
	Entry 0:[ADD R1, R0, #4]
	Entry 1:[ADD R2, R0, #1]
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
164:	0	-1	0	1	2	1	1	0
196:	5	-5	6	1	1	1	1	1
228:	1	1	1	1	1	1	1	0
--------------------
Cycle:3

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Buffer:
	Entry 0:[ADD R4, R2, R1]
	Entry 1:[ADD R5, R4, R2]
	Entry 2:[ADD R6, R2, R5]
	Entry 3:[ADD R7, R2, R6]
Pre-ALU Queue:
	Entry 0:[ADD R2, R0, #1]
	Entry 1:
Post-ALU Buffer:[ADD R1, R0, #4]
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	0	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
164:	0	-1	0	1	2	1	1	0
196:	5	-5	6	1	1	1	1	1
228:	1	1	1	1	1	1	1	0
--------------------
Cycle:4

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Buffer:
	Entry 0:[ADD R4, R2, R1]
	Entry 1:[ADD R5, R4, R2]
	Entry 2:[ADD R6, R2, R5]
	Entry 3:[ADD R7, R2, R6]
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:[ADD R2, R0, #1]
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	4	0	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
164:	0	-1	0	1	2	1	1	0
196:	5	-5	6	1	1	1	1	1
228:	1	1	1	1	1	1	1	0
--------------------
Cycle:5

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Buffer:
	Entry 0:[ADD R4, R2, R1]
	Entry 1:[ADD R5, R4, R2]
	Entry 2:[ADD R6, R2, R5]
	Entry 3:[ADD R7, R2, R6]
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	4	1	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
164:	0	-1	0	1	2	1	1	0
196:	5	-5	6	1	1	1	1	1
228:	1	1	1	1	1	1	1	0
--------------------
Cycle:6

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Buffer:
	Entry 0:[ADD R4, R2, R1]
	Entry 1:[ADD R5, R4, R2]
	Entry 2:[ADD R6, R2, R5]
	Entry 3:[ADD R7, R2, R6]
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	4	1	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
164:	0	-1	0	1	2	1	1	0
196:	5	-5	6	1	1	1	1	1
228:	1	1	1	1	1	1	1	0
--------------------
Cycle:7

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Buffer:
	Entry 0:[ADD R4, R2, R1]
	Entry 1:[ADD R5, R4, R2]
	Entry 2:[ADD R6, R2, R5]
	Entry 3:[ADD R7, R2, R6]
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	4	1	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
164:	0	-1	0	1	2	1	1	0
196:	5	-5	6	1	1	1	1	1
228:	1	1	1	1	1	1	1	0
--------------------
Cycle:8

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Buffer:
	Entry 0:[ADD R4, R2, R1]
	Entry 1:[ADD R5, R4, R2]
	Entry 2:[ADD R6, R2, R5]
	Entry 3:[ADD R7, R2, R6]
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	4	1	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
164:	0	-1	0	1	2	1	1	0
196:	5	-5	6	1	1	1	1	1
228:	1	1	1	1	1	1	1	0
--------------------
Cycle:9

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Buffer:
	Entry 0:[ADD R4, R2, R1]
	Entry 1:[ADD R5, R4, R2]
	Entry 2:[ADD R6, R2, R5]
	Entry 3:[ADD R7, R2, R6]
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	4	1	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
164:	0	-1	0	1	2	1	1	0
196:	5	-5	6	1	1	1	1	1
228:	1	1	1	1	1	1	1	0
--------------------
Cycle:10

IF Unit:
	Waiting Instruction:
	Executed Instruction:
Pre-Issue Buffer:
	Entry 0:[ADD R4, R2, R1]
	Entry 1:[ADD R5, R4, R2]
	Entry 2:[ADD R6, R2, R5]
	Entry 3:[ADD R7, R2, R6]
Pre-ALU Queue:
	Entry 0:
	Entry 1:
Post-ALU Buffer:
Pre-ALUB Queue:
	Entry 0:
	Entry 1:
Post-ALUB Buffer:
Pre-MEM Queue:
	Entry 0:
	Entry 1:
Post-MEM Buffer:

Registers
R00:	0	4	1	0	0	0	0	0
R08:	0	0	0	0	0	0	0	0
R16:	0	0	0	0	0	0	0	0
R24:	0	0	0	0	0	0	0	0

Data
164:	0	-1	0	1	2	1	1	0
196:	5	-5	6	1	1	1	1	1
228:	1	1	1	1	1	1	1	0