
---------- Begin Simulation Statistics ----------
final_tick                               18204165928350                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 144155                       # Simulator instruction rate (inst/s)
host_mem_usage                               17498828                       # Number of bytes of host memory used
host_op_rate                                   263195                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6934.04                       # Real time elapsed on the host
host_tick_rate                                8343118                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999577723                       # Number of instructions simulated
sim_ops                                    1825003491                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057852                       # Number of seconds simulated
sim_ticks                                 57851551206                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         15                       # Number of instructions committed
system.cpu0.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          256                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1776456                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops        24508                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      3441673                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops        24508                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   9                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    19                       # Number of float alu accesses
system.cpu0.num_fp_insts                           19                       # number of float instructions
system.cpu0.num_fp_register_reads                  25                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   13                       # Number of integer alu accesses
system.cpu0.num_int_insts                          13                       # number of integer instructions
system.cpu0.num_int_register_reads                 29                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 6                       # number of times the integer registers were written
system.cpu0.num_load_insts                          5                       # Number of load instructions
system.cpu0.num_mem_refs                            6                       # number of memory refs
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        7     26.92%     26.92% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     26.92% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     26.92% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      4     15.38%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       2      7.69%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  3     11.54%     61.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     61.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     61.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  1      3.85%     65.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  1      3.85%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     69.23% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 2      7.69%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     76.92% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  5     19.23%     96.15% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 1      3.85%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        26                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          421                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1772277                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops        24581                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3434071                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops        24581                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   9                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    19                       # Number of float alu accesses
system.cpu1.num_fp_insts                           19                       # number of float instructions
system.cpu1.num_fp_register_reads                  25                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   13                       # Number of integer alu accesses
system.cpu1.num_int_insts                          13                       # number of integer instructions
system.cpu1.num_int_register_reads                 29                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 6                       # number of times the integer registers were written
system.cpu1.num_load_insts                          5                       # Number of load instructions
system.cpu1.num_mem_refs                            6                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        7     26.92%     26.92% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     26.92% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     26.92% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      4     15.38%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     42.31% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       2      7.69%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  3     11.54%     61.54% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     61.54% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     61.54% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  1      3.85%     65.38% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  1      3.85%     69.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 2      7.69%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     76.92% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  5     19.23%     96.15% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 1      3.85%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        26                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         15                       # Number of instructions committed
system.cpu2.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          250                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1781408                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops        22140                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      3452196                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops        22140                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   9                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    19                       # Number of float alu accesses
system.cpu2.num_fp_insts                           19                       # number of float instructions
system.cpu2.num_fp_register_reads                  25                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   13                       # Number of integer alu accesses
system.cpu2.num_int_insts                          13                       # number of integer instructions
system.cpu2.num_int_register_reads                 29                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 6                       # number of times the integer registers were written
system.cpu2.num_load_insts                          5                       # Number of load instructions
system.cpu2.num_mem_refs                            6                       # number of memory refs
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        7     26.92%     26.92% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     26.92% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     26.92% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      4     15.38%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     42.31% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       2      7.69%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  3     11.54%     61.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     61.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     61.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  1      3.85%     65.38% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  1      3.85%     69.23% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     69.23% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 2      7.69%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     76.92% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  5     19.23%     96.15% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 1      3.85%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        26                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         15                       # Number of instructions committed
system.cpu3.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          431                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1789357                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops        21945                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      3467064                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops        21945                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   9                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    19                       # Number of float alu accesses
system.cpu3.num_fp_insts                           19                       # number of float instructions
system.cpu3.num_fp_register_reads                  25                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   13                       # Number of integer alu accesses
system.cpu3.num_int_insts                          13                       # number of integer instructions
system.cpu3.num_int_register_reads                 29                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 6                       # number of times the integer registers were written
system.cpu3.num_load_insts                          5                       # Number of load instructions
system.cpu3.num_mem_refs                            6                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        7     26.92%     26.92% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     26.92% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     26.92% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      4     15.38%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     42.31% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       2      7.69%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  3     11.54%     61.54% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     61.54% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     61.54% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  1      3.85%     65.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  1      3.85%     69.23% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     69.23% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 2      7.69%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     76.92% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  5     19.23%     96.15% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 1      3.85%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        26                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      4725350                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        9467442                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       886858                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1849688                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        193084496                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       110332333                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249851939                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            456175489                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.695325                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.695325                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        309300886                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       225682452                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 501601                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       619437                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        34838806                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.824889                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           107678334                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          30539362                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       22640406                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     77023433                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2128                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        14184                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     32704420                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    499976707                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     77138972                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2038538                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    490763339                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        170370                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents      6531313                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        724380                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles      6754726                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        10880                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       226521                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       392916                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        536471174                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            487366018                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.600140                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        321957945                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.805334                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             489251743                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       419795743                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      182805945                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.438176                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.438176                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      1570905      0.32%      0.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    222826536     45.22%     45.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        11431      0.00%     45.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     45.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     68813287     13.96%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      9242166      1.88%     61.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      5714963      1.16%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     23841563      4.84%     67.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp       652189      0.13%     67.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt     18088987      3.67%     71.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      5720743      1.16%     72.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     27062141      5.49%     77.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt      1016267      0.21%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     17033855      3.46%     81.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7987056      1.62%     83.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     60547616     12.29%     95.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     22672172      4.60%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     492801877                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      272118416                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    541765607                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    266613512                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    294635670                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            4769317                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009678                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1328370     27.85%     27.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     27.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     27.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        94228      1.98%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        191515      4.02%     33.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     33.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     33.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc        26724      0.56%     34.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     34.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     34.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     34.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     34.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     34.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     34.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd        89847      1.88%     36.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     36.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            3      0.00%     36.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt       141059      2.96%     39.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv        14907      0.31%     39.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     39.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        92198      1.93%     41.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt         1008      0.02%     41.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     41.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     41.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     41.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     41.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     41.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     41.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     41.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     41.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     41.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     41.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     41.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     41.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        398826      8.36%     49.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       650571     13.64%     63.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      1107040     23.21%     86.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       633021     13.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     223881873                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    622085181                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    220752506                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    249152799                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         499849391                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        492801877                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded       127316                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     43801101                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       250967                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved       114452                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     36353978                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    173226750                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.844837                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     3.028621                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     74543930     43.03%     43.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      8723720      5.04%     48.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      9870278      5.70%     53.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     11287746      6.52%     60.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     11577618      6.68%     66.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     12352686      7.13%     74.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     11887162      6.86%     80.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     12791391      7.38%     88.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     20192219     11.66%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    173226750                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.836623                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      3517917                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3250246                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     77023433                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     32704420                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      194569403                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               173728351                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                  12018                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        193061922                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       110314237                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249817141                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            456116645                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.695422                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.695422                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        309291770                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       225665162                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 536712                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       619356                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        34835064                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.824629                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           107663600                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          30528693                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       22589692                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     77022374                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2118                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        14085                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     32697150                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    499942268                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     77134907                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2039676                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    490718196                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        168713                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      6273838                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        724361                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      6493542                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        10891                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       226560                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       392796                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        536411177                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            487322008                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.600164                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        321934740                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.805080                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             489208033                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       419747265                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182793818                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.437976                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.437976                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      1570824      0.32%      0.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    222806981     45.22%     45.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        11403      0.00%     45.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     45.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     68801717     13.96%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      9242517      1.88%     61.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      5715461      1.16%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     23841317      4.84%     67.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp       652237      0.13%     67.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt     18089261      3.67%     71.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      5720672      1.16%     72.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     27062487      5.49%     77.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt      1016346      0.21%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     17036312      3.46%     81.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7988485      1.62%     83.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     60541473     12.29%     95.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     22660379      4.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     492757872                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      272090853                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    541709085                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    266584669                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    294617715                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            4770784                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009682                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1329324     27.86%     27.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     27.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     27.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd        94341      1.98%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu        192900      4.04%     33.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     33.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     33.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc        26849      0.56%     34.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     34.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     34.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     34.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     34.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     34.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     34.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd        89513      1.88%     36.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     36.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            2      0.00%     36.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt       140160      2.94%     39.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv        14321      0.30%     39.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     39.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult        94960      1.99%     41.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt         1018      0.02%     41.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     41.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        399962      8.38%     49.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       648936     13.60%     63.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      1105471     23.17%     86.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       633027     13.27%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     223866979                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    622019683                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    220737339                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    249160748                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         499814982                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        492757872                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded       127286                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined     43825584                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       250601                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       114422                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     36395286                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    173191639                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.845160                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     3.028659                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     74533002     43.03%     43.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      8710338      5.03%     48.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      9877631      5.70%     53.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     11268507      6.51%     60.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     11540811      6.66%     66.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     12373478      7.14%     74.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     11937025      6.89%     80.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     12772809      7.37%     88.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     20178038     11.65%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    173191639                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.836370                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      3507438                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3279085                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     77022374                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     32697150                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      194548326                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               173728351                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                  11942                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        193123946                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       110368365                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249908583                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            456272655                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.695168                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.695168                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        309320330                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       225717250                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 521148                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       619095                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        34845458                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.825409                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           107708866                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          30558260                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       22470400                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     77032784                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2132                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        14247                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     32722477                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    500056884                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     77150606                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2038402                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    490853622                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        167703                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      6503338                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        723966                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      6723088                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        10637                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       226042                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       393053                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        536489968                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            487456569                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.600164                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        321981941                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.805855                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             489342433                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       419902200                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      182836787                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.438502                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.438502                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      1570444      0.32%      0.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    222863467     45.22%     45.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        11429      0.00%     45.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     45.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     68836419     13.97%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      9242047      1.88%     61.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      5715007      1.16%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     23841531      4.84%     67.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp       652185      0.13%     67.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     18088903      3.67%     71.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      5720864      1.16%     72.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     27062284      5.49%     77.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt      1016303      0.21%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     17032210      3.46%     81.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7986270      1.62%     83.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     60560965     12.29%     95.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     22691696      4.60%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     492892024                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      272175495                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    541878264                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    266667461                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    294683456                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            4771148                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009680                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1328846     27.85%     27.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     27.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     27.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd        94119      1.97%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     29.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu        192099      4.03%     33.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     33.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     33.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc        26668      0.56%     34.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd        89333      1.87%     36.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     36.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            3      0.00%     36.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt       140213      2.94%     39.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv        14153      0.30%     39.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     39.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult        95120      1.99%     41.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt         1012      0.02%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        399420      8.37%     49.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       650032     13.62%     63.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      1107521     23.21%     86.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       632609     13.26%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     223917233                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    622134891                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    220789108                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    249167922                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         499929560                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        492892024                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded       127324                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined     43784080                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       250756                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       114460                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined     36317342                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    173207203                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.845679                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     3.028599                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     74521796     43.02%     43.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      8707203      5.03%     48.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      9878128      5.70%     53.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     11282234      6.51%     60.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     11541893      6.66%     66.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12375744      7.15%     74.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     11947103      6.90%     80.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     12771863      7.37%     88.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     20181239     11.65%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    173207203                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.837142                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      3509892                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3269631                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     77032784                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     32722477                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      194611432                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               173728351                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                  12453                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        193184768                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       110425968                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            456438598                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.694913                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.694913                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        309350372                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       225790988                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 473847                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       619398                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        34857405                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.826505                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           107772948                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          30590688                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       22482114                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     77065398                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2130                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        13960                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     32760581                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    500263165                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     77182260                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2041523                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    491044098                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        168613                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      6930731                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        724283                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      7151809                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        10716                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       226088                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       393310                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        536652801                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            487643332                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.600158                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        322076386                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.806930                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             489529257                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       420116809                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      182905004                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.439028                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.439028                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1570450      0.32%      0.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    222940389     45.21%     45.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        11471      0.00%     45.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     45.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     68887341     13.97%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      9242266      1.87%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      5715365      1.16%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     23840874      4.84%     67.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp       652219      0.13%     67.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt     18089288      3.67%     71.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      5720632      1.16%     72.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     27062619      5.49%     77.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt      1016378      0.21%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     17036399      3.46%     81.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7988334      1.62%     83.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     60588927     12.29%     95.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     22722671      4.61%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     493085623                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      272286782                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    542099397                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    266772111                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    294802329                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            4768916                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.009672                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1329108     27.87%     27.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     27.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     27.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        94425      1.98%     29.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     29.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu        192959      4.05%     33.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     33.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     33.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc        26910      0.56%     34.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     34.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     34.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     34.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     34.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     34.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     34.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd        89442      1.88%     36.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     36.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            2      0.00%     36.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt       140120      2.94%     39.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv        14083      0.30%     39.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     39.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        91859      1.93%     41.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt         1007      0.02%     41.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     41.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        400300      8.39%     49.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       645187     13.53%     63.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      1109176     23.26%     86.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       634338     13.30%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     223997307                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    622346854                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    220871221                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    249295741                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         500135844                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        493085623                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded       127321                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined     43824446                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       251587                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved       114457                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     36386368                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    173254504                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.846019                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     3.028646                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     74532559     43.02%     43.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      8715467      5.03%     48.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      9868540      5.70%     53.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     11290239      6.52%     60.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     11552107      6.67%     66.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     12374013      7.14%     74.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     11953128      6.90%     80.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     12782510      7.38%     88.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     20185941     11.65%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    173254504                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.838257                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      3511243                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3434645                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     77065398                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     32760581                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      194700668                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               173728351                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                  12063                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     93354628                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        93354629                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     94148931                       # number of overall hits
system.cpu0.dcache.overall_hits::total       94148932                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      3359195                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3359201                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3495480                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3495486                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 145807343602                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 145807343602                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 145807343602                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 145807343602                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            7                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     96713823                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     96713830                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            7                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     97644411                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     97644418                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.857143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.034733                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.034733                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.857143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.035798                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.035798                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 43405.441959                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43405.364431                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 41713.110532                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41713.038931                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         6888                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2332729                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1561                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7009                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     4.412556                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   332.819090                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1633423                       # number of writebacks
system.cpu0.dcache.writebacks::total          1633423                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1709231                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1709231                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1709231                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1709231                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1649964                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1649964                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1744776                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1744776                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  55224721897                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  55224721897                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  59039592541                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  59039592541                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.017060                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.017060                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.017869                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.017869                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 33470.258683                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 33470.258683                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 33837.921052                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 33837.921052                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1633423                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     67840998                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       67840999                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            5                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2670566                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2670571                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 129619933983                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 129619933983                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     70511564                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     70511570                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.833333                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.037874                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037874                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 48536.502742                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48536.411870                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1703882                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1703882                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       966684                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       966684                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  39475241244                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  39475241244                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.013710                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.013710                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 40835.724233                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40835.724233                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     25513630                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      25513630                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       688629                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       688630                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  16187409619                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  16187409619                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     26202259                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     26202260                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.026281                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.026281                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 23506.720773                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 23506.686637                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         5349                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5349                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       683280                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       683280                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  15749480653                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15749480653                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.026077                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.026077                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 23049.819478                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23049.819478                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data       794303                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       794303                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data       136285                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       136285                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data       930588                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       930588                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.146450                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.146450                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data        94812                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        94812                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data   3814870644                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   3814870644                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.101884                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.101884                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 40236.158334                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 40236.158334                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.877837                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           95929354                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1633935                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            58.710630                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     18146314377810                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.005048                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.872790                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000010                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999752                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999761                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          436                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        782789279                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       782789279                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           18                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     36769238                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        36769256                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           18                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     36769238                       # number of overall hits
system.cpu0.icache.overall_hits::total       36769256                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst        34952                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         34954                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst        34952                       # number of overall misses
system.cpu0.icache.overall_misses::total        34954                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    609658731                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    609658731                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    609658731                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    609658731                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           20                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     36804190                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     36804210                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           20                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     36804190                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     36804210                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.100000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000950                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000950                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.100000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000950                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000950                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 17442.742361                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17441.744321                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 17442.742361                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17441.744321                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        30757                       # number of writebacks
system.cpu0.icache.writebacks::total            30757                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         3685                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3685                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         3685                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3685                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst        31267                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        31267                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst        31267                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        31267                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    537424038                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    537424038                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    537424038                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    537424038                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 17188.218825                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17188.218825                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 17188.218825                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17188.218825                       # average overall mshr miss latency
system.cpu0.icache.replacements                 30757                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           18                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     36769238                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       36769256                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst        34952                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        34954                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    609658731                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    609658731                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     36804190                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     36804210                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000950                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000950                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 17442.742361                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17441.744321                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         3685                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3685                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst        31267                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        31267                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    537424038                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    537424038                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 17188.218825                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17188.218825                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          508.658953                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           36800525                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            31269                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1176.901244                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.029058                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   508.629895                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000057                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.993418                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.993475                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          348                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          158                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        294464949                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       294464949                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1092765                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      2057886                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       812981                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq       112256                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp       112256                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        572439                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       572439                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1092766                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        93295                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      5125806                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            5219101                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      3969664                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    209110912                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           213080576                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                      1206687                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               77227968                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       2984160                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.008298                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.090717                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             2959396     99.17%     99.17% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               24764      0.83%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         2984160                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      2254426293                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           3.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy       31396421                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1669722799                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst        12946                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       466917                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         479863                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst        12946                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       466917                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        479863                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst        18321                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      1167013                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      1185342                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst        18321                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      1167013                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      1185342                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    464038829                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  55516291462                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  55980330291                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    464038829                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  55516291462                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  55980330291                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst        31267                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1633930                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1665205                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst        31267                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1633930                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1665205                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.585953                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.714237                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.711829                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.585953                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.714237                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.711829                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 25328.247858                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 47571.270810                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 47227.154940                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 25328.247858                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 47571.270810                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 47227.154940                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      1206687                       # number of writebacks
system.cpu0.l2cache.writebacks::total         1206687                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst        18321                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      1167013                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      1185334                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst        18321                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      1167013                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      1185334                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    457937936                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  55127676466                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  55585614402                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    457937936                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  55127676466                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  55585614402                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.585953                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.714237                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.711825                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.585953                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.714237                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.711825                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 24995.247858                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 47238.271096                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 46894.473964                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 24995.247858                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 47238.271096                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 46894.473964                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              1206687                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      1104990                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      1104990                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      1104990                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      1104990                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       558902                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       558902                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       558902                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       558902                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data       112236                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total       112236                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data           20                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total           20                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data        36630                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total        36630                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data       112256                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total       112256                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.000178                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.000178                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data  1831.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total  1831.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data           20                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total           20                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data       359973                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total       359973                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.000178                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 17998.650000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 17998.650000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        69791                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        69791                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       502647                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       502648                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data  14577664742                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  14577664742                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       572438                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       572439                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.878081                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.878081                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 29001.793987                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 29001.736289                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       502647                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       502647                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  14410283291                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  14410283291                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.878081                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.878080                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 28668.793987                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 28668.793987                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst        12946                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       397126                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       410072                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst        18321                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       664366                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       682694                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    464038829                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  40938626720                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  41402665549                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst        31267                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1061492                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1092766                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.585953                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.625879                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.624739                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 25328.247858                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 61620.592746                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 60646.007654                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst        18321                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       664366                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       682687                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    457937936                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  40717393175                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  41175331111                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.585953                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.625879                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.624733                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 24995.247858                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 61287.593247                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60313.629981                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2424.884993                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           3441334                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         1209423                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.845435                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    34.623150                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.005142                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.040310                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   359.224805                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2030.991586                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.008453                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000010                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.087701                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.495848                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.592013                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2736                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1219                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          758                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          192                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.667969                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        56271583                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       56271583                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 18146314387467                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  57851540883                       # Cumulative time (in ticks) in various power states
system.cpu0.thread28773.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread28773.numOps                      0                       # Number of Ops committed
system.cpu0.thread28773.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     93347050                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        93347051                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     94142030                       # number of overall hits
system.cpu1.dcache.overall_hits::total       94142031                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      3351495                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3351501                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      3487158                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3487164                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 146343996412                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 146343996412                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 146343996412                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 146343996412                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     96698545                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     96698552                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     97629188                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     97629195                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.857143                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.034659                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.034659                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.857143                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.035718                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.035718                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 43665.288599                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 43665.210427                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 41966.551677                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41966.479469                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         7135                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2526312                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1591                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6908                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     4.484601                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   365.708164                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1629998                       # number of writebacks
system.cpu1.dcache.writebacks::total          1629998                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1705733                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1705733                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1705733                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1705733                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1645762                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1645762                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1740578                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1740578                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  53192036617                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  53192036617                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  57086245843                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  57086245843                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.017020                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.017020                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.017828                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.017828                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 32320.612954                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 32320.612954                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 32797.292533                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 32797.292533                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1629998                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     67844038                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       67844039                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2664312                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2664317                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 130046465025                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 130046465025                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     70508350                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     70508356                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.833333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.037787                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.037787                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 48810.524077                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 48810.432477                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1700348                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1700348                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       963964                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       963964                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  37335342951                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  37335342951                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.013672                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.013672                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 38731.055258                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 38731.055258                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     25503012                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      25503012                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       687183                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       687184                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  16297531387                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  16297531387                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     26190195                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     26190196                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.026238                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.026238                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 23716.435632                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 23716.401120                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         5385                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5385                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       681798                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       681798                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  15856693666                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  15856693666                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.026033                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.026033                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 23257.172456                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23257.172456                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       794980                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       794980                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data       135663                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       135663                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data       930643                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       930643                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.145773                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.145773                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data        94816                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        94816                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data   3894209226                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   3894209226                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.101882                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.101882                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 41071.224540                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 41071.224540                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.878040                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           95918113                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1630510                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            58.827062                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     18146314377810                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.005046                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.872995                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000010                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999752                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999762                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          252                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          260                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        782664070                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       782664070                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           18                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     36766693                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        36766711                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           18                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     36766693                       # number of overall hits
system.cpu1.icache.overall_hits::total       36766711                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst        34322                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         34324                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst        34322                       # number of overall misses
system.cpu1.icache.overall_misses::total        34324                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    606409317                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    606409317                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    606409317                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    606409317                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           20                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     36801015                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     36801035                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           20                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     36801015                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     36801035                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.100000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000933                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000933                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.100000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000933                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000933                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 17668.239526                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17667.210028                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 17668.239526                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17667.210028                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30754                       # number of writebacks
system.cpu1.icache.writebacks::total            30754                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         3058                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3058                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         3058                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3058                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst        31264                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        31264                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst        31264                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        31264                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    546190263                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    546190263                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    546190263                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    546190263                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 17470.261739                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17470.261739                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 17470.261739                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17470.261739                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30754                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           18                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     36766693                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       36766711                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst        34322                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        34324                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    606409317                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    606409317                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     36801015                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     36801035                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000933                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000933                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 17668.239526                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17667.210028                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         3058                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3058                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst        31264                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        31264                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    546190263                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    546190263                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 17470.261739                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17470.261739                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          508.661906                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           36797977                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            31266                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1176.932674                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.029062                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   508.632844                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000057                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.993424                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.993480                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          339                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        294439546                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       294439546                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1090045                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      2051865                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       812411                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq       111502                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp       111502                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        571732                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       571731                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1090049                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        93286                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5114027                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5207313                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port      3969280                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    208672512                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           212641792                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1203524                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               77025536                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2976820                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.008399                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.091260                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2951818     99.16%     99.16% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1               25002      0.84%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2976820                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2249613771                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           3.9                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy       31392428                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1666050142                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst        13716                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       465883                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         479599                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst        13716                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       465883                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        479599                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst        17548                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1164626                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1182182                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst        17548                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1164626                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1182182                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst    469531330                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  53574150211                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  54043681541                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst    469531330                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  53574150211                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  54043681541                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst        31264                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1630509                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1661781                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst        31264                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1630509                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1661781                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.561285                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.714271                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.711395                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.561285                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.714271                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.711395                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 26756.971165                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 46001.162786                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 45715.195749                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 26756.971165                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 46001.162786                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 45715.195749                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1203524                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1203524                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst        17548                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1164626                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1182174                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst        17548                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1164626                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1182174                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst    463687846                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  53186331418                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  53650019264                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst    463687846                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  53186331418                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  53650019264                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.561285                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.714271                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.711390                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.561285                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.714271                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.711390                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 26423.971165                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 45668.164216                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 45382.506521                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 26423.971165                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 45668.164216                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 45382.506521                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1203524                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      1102548                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      1102548                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      1102548                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      1102548                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       557766                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       557766                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       557766                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       557766                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data       111499                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total       111499                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            3                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus1.data        54945                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total        54945                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data       111502                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total       111502                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.000027                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.000027                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus1.data        18315                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total        18315                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            3                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            3                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        53946                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        53946                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.000027                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        69506                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        69506                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       502225                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       502226                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  14689597695                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  14689597695                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       571731                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       571732                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.878429                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.878429                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 29249.037175                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 29248.978936                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       502225                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       502225                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  14522357103                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  14522357103                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.878429                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.878427                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 28916.037838                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 28916.037838                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst        13716                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       396377                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       410093                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst        17548                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       662401                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       679956                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    469531330                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  38884552516                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  39354083846                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst        31264                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1058778                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1090049                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.561285                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.625628                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.623785                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 26756.971165                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 58702.436313                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 57877.397723                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst        17548                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       662401                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       679949                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    463687846                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  38663974315                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  39127662161                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.561285                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.625628                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.623778                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 26423.971165                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 58369.438324                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57544.995523                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2402.035854                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3433592                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1206155                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.846725                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    34.170902                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.005142                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     1.035716                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   346.613872                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2020.210222                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.008343                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000253                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.084623                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.493215                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.586435                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2631                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          252                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1364                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          181                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.642334                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        56143979                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       56143979                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 18146314387467                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  57851540883                       # Cumulative time (in ticks) in various power states
system.cpu1.thread28353.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread28353.numOps                      0                       # Number of Ops committed
system.cpu1.thread28353.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     93382265                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        93382266                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     94176755                       # number of overall hits
system.cpu2.dcache.overall_hits::total       94176756                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      3365283                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3365289                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      3501452                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3501458                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 145144812102                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 145144812102                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 145144812102                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 145144812102                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            7                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     96747548                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     96747555                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            7                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     97678207                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     97678214                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.857143                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.034784                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.034784                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.857143                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.035847                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.035847                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 43130.046448                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 43129.969552                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 41452.749346                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 41452.678313                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         6689                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      2242621                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             1454                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           7191                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     4.600413                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   311.864970                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1638971                       # number of writebacks
system.cpu2.dcache.writebacks::total          1638971                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1710321                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1710321                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1710321                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1710321                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1654962                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1654962                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1749770                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1749770                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  55765908474                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  55765908474                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  59517015612                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  59517015612                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.017106                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.017106                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.017914                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.017914                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 33696.186664                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 33696.186664                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 34014.193644                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 34014.193644                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1638971                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     67850168                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       67850169                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            5                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      2675636                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2675641                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 128726524953                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 128726524953                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     70525804                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     70525810                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.833333                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.037938                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.037938                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 48110.626764                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 48110.536859                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1705073                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1705073                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       970563                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       970563                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  39789645858                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  39789645858                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.013762                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.013762                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 40996.458610                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 40996.458610                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     25532097                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      25532097                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       689647                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       689648                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  16418287149                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  16418287149                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     26221744                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     26221745                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.026301                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.026301                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 23806.798477                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 23806.763956                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data         5248                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         5248                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       684399                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       684399                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  15976262616                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  15976262616                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.026100                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.026100                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 23343.492051                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 23343.492051                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       794490                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       794490                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data       136169                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       136169                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       930659                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       930659                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.146315                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.146315                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        94808                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        94808                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   3751107138                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   3751107138                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.101872                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.101872                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 39565.301852                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 39565.301852                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.878357                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           95961626                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1639483                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            58.531638                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     18146314377810                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.005027                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.873329                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000010                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999753                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999762                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          444                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        783065195                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       783065195                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           18                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     36775826                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        36775844                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           18                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     36775826                       # number of overall hits
system.cpu2.icache.overall_hits::total       36775844                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst        34975                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         34977                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst        34975                       # number of overall misses
system.cpu2.icache.overall_misses::total        34977                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    618826221                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    618826221                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    618826221                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    618826221                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           20                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     36810801                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     36810821                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           20                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     36810801                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     36810821                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.100000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000950                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000950                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.100000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000950                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000950                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 17693.387305                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17692.375590                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 17693.387305                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17692.375590                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        30784                       # number of writebacks
system.cpu2.icache.writebacks::total            30784                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         3681                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3681                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         3681                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3681                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst        31294                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        31294                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst        31294                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        31294                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    546415371                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    546415371                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    546415371                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    546415371                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 17460.707196                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 17460.707196                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 17460.707196                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 17460.707196                       # average overall mshr miss latency
system.cpu2.icache.replacements                 30784                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           18                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     36775826                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       36775844                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst        34975                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        34977                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    618826221                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    618826221                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     36810801                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     36810821                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000950                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000950                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 17693.387305                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17692.375590                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         3681                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3681                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst        31294                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        31294                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    546415371                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    546415371                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 17460.707196                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 17460.707196                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          508.667693                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           36807140                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            31296                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1176.097265                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     0.029008                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   508.638685                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.000057                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.993435                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.993492                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          156                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        294517864                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       294517864                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1096668                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      2062816                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       806479                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq       111627                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp       111627                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        574111                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       574111                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1096668                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        93376                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      5141190                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            5234566                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port      3973120                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    209820992                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           213794112                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1199541                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               76770624                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2981956                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.007508                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.086326                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2959566     99.25%     99.25% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1               22390      0.75%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2981956                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      2261643400                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           3.9                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy       31454270                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1675045502                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst        12966                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       477258                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         490224                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst        12966                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       477258                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        490224                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst        18328                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1162219                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1180555                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst        18328                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1162219                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1180555                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst    472511347                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  55951551763                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  56424063110                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst    472511347                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  55951551763                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  56424063110                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst        31294                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1639477                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1670779                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst        31294                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1639477                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1670779                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.585671                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.708896                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.706590                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.585671                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.708896                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.706590                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 25780.846082                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 48142.004014                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 47794.523008                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 25780.846082                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 48142.004014                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 47794.523008                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1199541                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1199541                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst        18328                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1162219                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1180547                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst        18328                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1162219                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1180547                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst    466408123                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  55564532836                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  56030940959                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst    466408123                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  55564532836                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  56030940959                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.585671                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.708896                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.706585                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.585671                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.708896                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.706585                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 25447.846082                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 47809.004014                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 47461.846889                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 25447.846082                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 47809.004014                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 47461.846889                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1199541                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      1114829                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      1114829                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      1114829                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      1114829                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       554666                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       554666                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       554666                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       554666                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data       111625                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total       111625                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data        36630                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total        36630                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data       111627                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total       111627                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.000018                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.000018                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data        18315                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total        18315                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        73728                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        73728                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       500382                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       500383                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data  14792009511                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  14792009511                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       574110                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       574111                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.871579                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.871579                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 29561.434086                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 29561.375009                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       500382                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       500382                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  14625382305                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  14625382305                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.871579                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.871577                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 29228.434086                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 29228.434086                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst        12966                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       403530                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       416496                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst        18328                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       661837                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       680172                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    472511347                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  41159542252                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  41632053599                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst        31294                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1065367                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1096668                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.585671                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.621229                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.620217                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 25780.846082                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 62189.847730                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 61208.126178                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst        18328                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       661837                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       680165                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    466408123                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  40939150531                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  41405558654                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.585671                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.621229                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.620210                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 25447.846082                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 61856.847730                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60875.756109                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2472.604950                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           3451901                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1202296                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.871091                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    31.095467                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.005104                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.040214                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   360.782510                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2080.681655                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.007592                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000001                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000010                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.088082                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.507979                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.603663                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2755                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1910                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          194                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          507                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.672607                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        56432856                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       56432856                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 18146314387467                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  57851540883                       # Cumulative time (in ticks) in various power states
system.cpu2.thread28773.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread28773.numOps                      0                       # Number of Ops committed
system.cpu2.thread28773.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     93423062                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        93423063                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     94218047                       # number of overall hits
system.cpu3.dcache.overall_hits::total       94218048                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3383295                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3383301                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      3518960                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3518966                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 144856086110                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 144856086110                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 144856086110                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 144856086110                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            7                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     96806357                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     96806364                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            7                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     97737007                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     97737014                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.857143                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.034949                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.034949                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.857143                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.036004                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.036004                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 42815.091829                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 42815.015900                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 41164.459417                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 41164.389230                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         6641                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2524226                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1454                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           7588                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     4.567400                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   332.660253                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1645873                       # number of writebacks
system.cpu3.dcache.writebacks::total          1645873                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      1720438                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1720438                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      1720438                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1720438                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1662857                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1662857                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1757677                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1757677                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  54679142987                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  54679142987                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  58399594478                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  58399594478                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.017177                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.017177                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.017984                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.017984                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 32882.648951                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 32882.648951                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 33225.441579                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 33225.441579                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1645873                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     67863734                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       67863735                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            5                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      2690111                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2690116                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 128522119230                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 128522119230                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     70553845                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     70553851                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.833333                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.038128                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038129                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 47775.768074                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 47775.679276                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      1715105                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1715105                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       975006                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       975006                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  38801188971                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  38801188971                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.013819                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.013819                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 39795.846355                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 39795.846355                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     25559328                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      25559328                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       693184                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       693185                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  16333966880                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  16333966880                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     26252512                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     26252513                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data            1                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.026404                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.026405                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 23563.681331                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 23563.647338                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data         5333                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5333                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       687851                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       687851                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  15877954016                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  15877954016                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.026201                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.026201                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 23083.420706                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23083.420706                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       794985                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       794985                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data       135665                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       135665                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       930650                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       930650                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.145774                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.145774                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        94820                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        94820                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   3720451491                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   3720451491                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.101886                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.101886                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 39236.991046                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 39236.991046                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.878547                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           96010939                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1646385                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            58.316213                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     18146314377810                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.005017                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.873531                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000010                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999753                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999763                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          436                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        783542497                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       783542497                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           18                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     36790251                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        36790269                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           18                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     36790251                       # number of overall hits
system.cpu3.icache.overall_hits::total       36790269                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst        34371                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         34373                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst        34371                       # number of overall misses
system.cpu3.icache.overall_misses::total        34373                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    575706717                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    575706717                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    575706717                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    575706717                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           20                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     36824622                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     36824642                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           20                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     36824622                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     36824642                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.100000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000933                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000933                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.100000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000933                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000933                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 16749.780833                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16748.806243                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 16749.780833                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16748.806243                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        30793                       # number of writebacks
system.cpu3.icache.writebacks::total            30793                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         3068                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3068                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         3068                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3068                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst        31303                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        31303                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst        31303                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        31303                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    517699782                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    517699782                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    517699782                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    517699782                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 16538.343993                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 16538.343993                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 16538.343993                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 16538.343993                       # average overall mshr miss latency
system.cpu3.icache.replacements                 30793                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           18                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     36790251                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       36790269                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst        34371                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        34373                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    575706717                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    575706717                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     36824622                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     36824642                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000933                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000933                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 16749.780833                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16748.806243                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         3068                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3068                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst        31303                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        31303                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    517699782                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    517699782                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 16538.343993                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 16538.343993                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          508.672722                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           36821574                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            31305                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1176.220220                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.029011                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   508.643711                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.000057                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.993445                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.993501                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        294628441                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       294628441                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1101134                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      2075692                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       805826                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq       112659                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp       112659                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        576556                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       576556                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1101134                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        93403                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5163961                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            5257364                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port      3974272                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    210704512                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           214678784                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      1204852                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               77110528                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2995218                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.007471                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.086109                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2972842     99.25%     99.25% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1               22376      0.75%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2995218                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      2271202152                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           3.9                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy       31469237                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1682296208                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst        13738                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       477811                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         491549                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst        13738                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       477811                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        491549                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst        17565                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      1168568                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1186141                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst        17565                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      1168568                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1186141                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    440870354                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  54823847925                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  55264718279                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    440870354                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  54823847925                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  55264718279                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst        31303                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1646379                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1677690                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst        31303                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1646379                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1677690                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.561128                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.709781                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.707008                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.561128                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.709781                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.707008                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 25099.365443                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 46915.410935                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 46592.031031                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 25099.365443                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 46915.410935                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 46592.031031                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1204852                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1204852                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst        17565                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      1168568                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1186133                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst        17565                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      1168568                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1186133                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    435021209                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  54434714781                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  54869735990                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    435021209                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  54434714781                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  54869735990                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.561128                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.709781                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.707004                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.561128                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.709781                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.707004                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 24766.365443                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 46582.410935                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 46259.345276                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 24766.365443                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 46582.410935                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 46259.345276                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1204852                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      1122840                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      1122840                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      1122840                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      1122840                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       553385                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       553385                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       553385                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       553385                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data       112657                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total       112657                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data        36630                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        36630                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data       112659                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total       112659                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.000018                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.000018                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data        18315                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total        18315                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        17982                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        73523                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        73523                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       503032                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       503033                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  14686892070                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  14686892070                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       576555                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       576556                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.872479                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.872479                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 29196.735138                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 29196.677097                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       503032                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       503032                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  14519382414                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  14519382414                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.872479                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.872477                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 28863.735138                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 28863.735138                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst        13738                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       404288                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       418026                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst        17565                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       665536                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       683108                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    440870354                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  40136955855                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  40577826209                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst        31303                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1069824                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1101134                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.561128                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.622099                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.620368                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 25099.365443                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 60307.715668                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 59401.772793                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst        17565                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       665536                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       683101                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    435021209                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  39915332367                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  40350353576                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.561128                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.622099                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.620361                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 24766.365443                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 59974.715668                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59069.381506                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2449.803770                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3466574                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1207497                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.870876                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    18146314377477                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    27.940641                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.005080                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     1.035680                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   348.729933                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2072.092436                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.006821                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000253                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.085139                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.505882                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.598097                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2645                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          415                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1580                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          180                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.645752                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        56672841                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       56672841                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 18146314387467                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  57851540883                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             2725925                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       4297269                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        918601                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            391865                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                27                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp               27                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            2008290                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           2008289                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        2725930                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      3553063                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      3543347                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      3538525                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      3555205                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                14190140                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    151531584                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    151114176                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    150909824                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    151619840                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                605175424                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            886083                       # Total snoops (count)
system.l3bus.snoopTraffic                    31629952                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            5628956                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  5628956    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              5628956                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           4728038059                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                8.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           790969260                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           788864681                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           787814639                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           791474490                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.4                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst        16872                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data       930217                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst        16104                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       929819                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst        16873                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       921518                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst        16107                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data       923122                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             3770632                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst        16872                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data       930217                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst        16104                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       929819                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst        16873                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       921518                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst        16107                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data       923122                       # number of overall hits
system.l3cache.overall_hits::total            3770632                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst         1449                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       236796                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst         1444                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       234807                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst         1455                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       240701                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1458                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       245446                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            963588                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst         1449                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       236796                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst         1444                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       234807                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst         1455                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       240701                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1458                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       245446                       # number of overall misses
system.l3cache.overall_misses::total           963588                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst    148013170                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  37369352821                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst    167632861                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  35444334677                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst    156391780                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  37948970387                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    138888970                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  36772404013                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 148145988679                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst    148013170                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  37369352821                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst    167632861                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  35444334677                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst    156391780                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  37948970387                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    138888970                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  36772404013                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 148145988679                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst        18321                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      1167013                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst        17548                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1164626                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst        18328                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1162219                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst        17565                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      1168568                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         4734220                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst        18321                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      1167013                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst        17548                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1164626                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst        18328                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1162219                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst        17565                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      1168568                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        4734220                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.079090                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.202908                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.082289                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.201616                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.079387                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.207105                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.083006                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.210040                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.203537                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.079090                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.202908                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.082289                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.201616                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.079387                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.207105                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.083006                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.210040                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.203537                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 102148.495514                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 157812.432731                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 116089.238920                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 150950.928537                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 107485.759450                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 157660.210747                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 95259.924554                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 149818.713742                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 153744.119560                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 102148.495514                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 157812.432731                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 116089.238920                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 150950.928537                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 107485.759450                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 157660.210747                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 95259.924554                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 149818.713742                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 153744.119560                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         494218                       # number of writebacks
system.l3cache.writebacks::total               494218                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst         1449                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       236796                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst         1444                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       234807                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst         1455                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       240701                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1458                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       245446                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       963556                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst         1449                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       236796                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst         1444                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       234807                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst         1455                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       240701                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1458                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       245446                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       963556                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst    138362830                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  35792291461                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst    158015821                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  33880553357                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst    146701480                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  36345901727                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    129178690                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  35137733653                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 141728739019                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst    138362830                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  35792291461                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst    158015821                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  33880553357                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst    146701480                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  36345901727                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    129178690                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  35137733653                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 141728739019                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.079090                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.202908                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.082289                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.201616                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.079387                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.207105                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.083006                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.210040                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.203530                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.079090                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.202908                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.082289                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.201616                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.079387                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.207105                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.083006                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.210040                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.203530                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 95488.495514                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 151152.432731                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 109429.238920                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 144291.070356                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 100825.759450                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 151000.210747                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 88599.924554                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 143158.713742                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 147089.260011                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 95488.495514                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 151152.432731                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 109429.238920                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 144291.070356                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 100825.759450                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 151000.210747                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 88599.924554                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 143158.713742                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 147089.260011                       # average overall mshr miss latency
system.l3cache.replacements                    886083                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      3803051                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      3803051                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      3803051                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      3803051                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       918601                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       918601                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       918601                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       918601                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data           20                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            3                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total              27                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total           27                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data       470170                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       470160                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       467019                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       468241                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total          1875590                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        32477                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        32065                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        33363                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        34791                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         132700                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   5806776859                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   5920654111                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   6075539157                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   5941968892                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  23744939019                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       502647                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       502225                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       500382                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       503032                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      2008290                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.064612                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.063846                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.066675                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.069163                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.066076                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 178796.590172                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 184645.380041                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 182104.102059                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 170790.402460                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 178936.993361                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        32477                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        32065                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        33363                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        34791                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       132696                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   5590480039                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   5707107871                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   5853341577                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   5710260832                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  22861190319                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.064612                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.063846                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.066675                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.069163                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.066074                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 172136.590172                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 177985.587744                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 175444.102059                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 164130.402460                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 172282.437443                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst        16872                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       460047                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst        16104                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       459659                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst        16873                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       454499                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst        16107                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data       454881                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      1895042                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst         1449                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       204319                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst         1444                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       202742                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst         1455                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       207338                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1458                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       210655                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       830888                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    148013170                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  31562575962                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    167632861                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  29523680566                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    156391780                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  31873431230                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    138888970                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  30830435121                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 124401049660                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst        18321                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       664366                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst        17548                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       662401                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst        18328                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       661837                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst        17565                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       665536                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      2725930                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.079090                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.307540                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.082289                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.306071                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.079387                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.313277                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.083006                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.316519                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.304809                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 102148.495514                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 154476.950073                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 116089.238920                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 145621.926222                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 107485.759450                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 153726.915616                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 95259.924554                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 146355.107265                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 149720.599720                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1449                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       204319                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1444                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       202742                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1455                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       207338                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1458                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       210655                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       830860                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    138362830                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  30201811422                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    158015821                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  28173445486                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    146701480                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  30492560150                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    129178690                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  29427472821                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 118867548700                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.079090                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.307540                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.082289                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.306071                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.079387                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.313277                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.083006                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.316519                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.304799                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 95488.495514                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 147816.950073                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 109429.238920                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 138962.057620                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 100825.759450                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 147066.915616                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 88599.924554                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 139695.107265                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 143065.677370                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            58453.353898                       # Cycle average of tags in use
system.l3cache.tags.total_refs                8492311                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              4721524                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.798638                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         18146451976407                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 58453.353898                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.891927                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.891927                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64782                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          447                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         4139                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        39064                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        21132                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.988495                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            156015908                       # Number of tag accesses
system.l3cache.tags.data_accesses           156015908                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    494214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      1449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    236795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      1444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    234802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      1455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    240700.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    245444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003847704128                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        29656                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        29656                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1769801                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             473321                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      963551                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     494214                       # Number of write requests accepted
system.mem_ctrls.readBursts                    963551                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   494214                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.94                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        28                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                963551                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               494214                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  160432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  143293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  120829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  115770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   98321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   80743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   62240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   48273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   34466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   25852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  20203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  15778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  10845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   7266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   4564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   3278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                    641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                    497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                    269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                    109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  15062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  17126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  19210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  21222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  23063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  25122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  27530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  30307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  32754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  36011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  39032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  39376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  14907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  11932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                   9707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                   8009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                   6292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                   5069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                   4141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                   3313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                   2729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                   2278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                   1971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                   1629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                   1359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                   1186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                   1155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                   1072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                    943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                    872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                    804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                    935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                    960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                   1068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                   1180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                   1288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                   1313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                   1428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                   1542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                   1584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                   1628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                  1763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                  1771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                  1785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                  1642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                  1624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                  1635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                  1618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                  1502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                  1395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                  1242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                  1011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                   884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                   745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                   597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                   476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                   383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                   110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                    85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                    66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                    40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                    30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                    27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                    51                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        29656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.490491                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    342.898795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        29645     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            7      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-58367            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         29656                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        29656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.663036                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.564436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.172153                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            24967     84.19%     84.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              130      0.44%     84.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1815      6.12%     90.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              941      3.17%     93.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              541      1.82%     95.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              345      1.16%     96.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              223      0.75%     97.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              142      0.48%     98.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              124      0.42%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               84      0.28%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               84      0.28%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               55      0.19%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               43      0.14%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               26      0.09%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               14      0.05%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               15      0.05%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               13      0.04%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               18      0.06%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                7      0.02%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                7      0.02%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                6      0.02%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                9      0.03%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                4      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                8      0.03%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                6      0.02%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                7      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                3      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                3      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::47                4      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49                3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::51                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::59                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::75                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         29656                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                61667264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             31629696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1065.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    546.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   57851302788                       # Total gap between requests
system.mem_ctrls.avgGap                      39684.93                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        92736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data     15154880                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        92416                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     15027328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        93120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     15404800                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        93312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data     15708416                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     31626176                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 1602999.367636351380                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 261961515.016873568296                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 1597467.968852236867                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 259756699.461525559425                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 1609637.046177288517                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 266281537.467266917229                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 1612955.885447757086                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 271529728.633634626865                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 546678098.351836919785                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst         1449                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       236796                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst         1444                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       234802                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst         1455                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       240701                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1458                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       245446                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       494214                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     84022444                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  26896251119                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst    103864123                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  25060697651                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     92123674                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data  27305854620                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     74509039                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data  25917955503                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3183262081826                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     57986.50                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    113584.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     71928.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    106731.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     63315.24                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    113443.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     51103.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    105595.35                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6441060.11                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           576800                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               9161                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                      328                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  14355                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           22                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            3                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            2                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            1                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        92736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data     15154944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        92416                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     15027328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        93120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     15404864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        93312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data     15708544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      61669312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        92736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        92416                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        93120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        93312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       372096                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     31629696                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     31629696                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst         1449                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       236796                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst         1444                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       234802                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst         1455                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       240701                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1458                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       245446                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         963583                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       494214                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        494214                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         2213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         6638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         2213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         6638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         2213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         6638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         2213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         6638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      1602999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    261962621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst      1597468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    259756699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst      1609637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    266282644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst      1612956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    271531941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1065992367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         2213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         2213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         2213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         2213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      1602999                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst      1597468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst      1609637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst      1612956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      6431911                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    546738944                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       546738944                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    546738944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         2213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         6638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         2213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         6638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         2213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         6638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         2213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         6638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      1602999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    261962621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst      1597468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    259756699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst      1609637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    266282644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst      1612956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    271531941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1612731311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               963547                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              494159                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        30570                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        30272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        30638                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        30727                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        30917                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        30803                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        30684                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        30507                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        30157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        30708                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        29639                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        29416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        29997                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        30055                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        29500                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        29594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        29622                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        29819                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        29490                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        29621                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        29651                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        29747                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        29551                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        29541                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        30855                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        30322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        30192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        30293                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        29989                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        30012                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        30428                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        30230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        15293                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        15313                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        15959                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        16085                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        15700                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        15611                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        16282                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        16131                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        16056                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        16063                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        15428                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        15414                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        15344                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        15278                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        15311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        15466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        15035                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        15034                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        15069                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        14962                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        14837                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        14894                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        14836                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        14901                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        15620                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        15507                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        15313                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        15334                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        15498                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        15603                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        15601                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        15381                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             88680914049                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3210538604                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       105535278173                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                92035.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          109527.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              702958                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             177929                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            72.96                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           36.01                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       576800                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   161.737587                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   107.602451                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   199.945634                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       357019     61.90%     61.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       113297     19.64%     81.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        42174      7.31%     88.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        21838      3.79%     92.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10724      1.86%     94.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        10980      1.90%     96.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4472      0.78%     97.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         5368      0.93%     98.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        10928      1.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       576800                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              61667008                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           31626176                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1065.952541                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              546.678098                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.40                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1798955409.887995                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2391609373.440003                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   4052983933.689636                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  1857294624.863998                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 20624116736.124466                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 31116343074.164288                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 13856837127.170750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  75698140279.339874                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1308.489378                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  20857627484                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5210450000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  31783463399                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             830884                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       494214                       # Transaction distribution
system.membus.trans_dist::CleanEvict           391863                       # Transaction distribution
system.membus.trans_dist::ReadExReq            132699                       # Transaction distribution
system.membus.trans_dist::ReadExResp           132699                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         830884                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2813243                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2813243                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2813243                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     93299008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     93299008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                93299008                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            963583                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  963583    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              963583                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          1274237605                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1756112434                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       38182556                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     30611996                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       554844                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     18151895                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       18125029                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.851993                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        1968473                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           44                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2008054                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      1981065                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        26989                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted         1528                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     38874789                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       554257                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    168021530                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.714982                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.414962                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     86373872     51.41%     51.41% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     13878703      8.26%     59.67% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      3423386      2.04%     61.70% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      7178326      4.27%     65.98% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      5750541      3.42%     69.40% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      3970370      2.36%     71.76% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2801763      1.67%     73.43% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      2906108      1.73%     75.16% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     41738461     24.84%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    168021530                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249851939                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     456175489                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           95449490                       # Number of memory references committed
system.switch_cpus0.commit.loads             69288262                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          33065701                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         252932353                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          282277283                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      1781690                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       157009      0.03%      0.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    206188797     45.20%     45.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        10840      0.00%     45.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     45.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd     65054176     14.26%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      8954656      1.96%     61.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     23220005      5.09%     67.79% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt     17698310      3.88%     71.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      5533646      1.21%     73.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     26610445      5.83%     78.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     15185461      3.33%     82.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      6521247      1.43%     83.83% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     54102801     11.86%     95.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     19639981      4.31%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    456175489                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     41738461                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         8327649                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     91808256                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         60006862                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     12359597                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        724380                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     17520828                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred         3930                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     511628464                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts        19944                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           77833543                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           30580563                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                24087                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                11387                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      1225187                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             284764637                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           38182556                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     22074567                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            171247314                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        1456478                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.tlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.miscStallCycles         3335                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles        22674                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         36804190                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        10367                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    173226750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.028373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.488430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        87132216     50.30%     50.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         5307760      3.06%     53.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         4938556      2.85%     56.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         8469287      4.89%     61.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         4966839      2.87%     63.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         6444402      3.72%     67.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         5160215      2.98%     70.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         5508014      3.18%     73.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        45299461     26.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    173226750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.219783                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.639137                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           36807818                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                 3699                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            5323338                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        7735150                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         1655                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        10880                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       6543172                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads      1005214                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache          8489                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  57851551206                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        724380                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        13180457                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       39761280                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         67091351                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     52469276                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     506548753                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      1528773                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      12147965                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      14146156                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      23496137                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    535659603                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1163371499                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       434671963                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        323018269                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    486073828                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        49585660                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         55790488                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               619244195                       # The number of ROB reads
system.switch_cpus0.rob.writes              995309834                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249851939                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          456175489                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       38180374                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     30610364                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       554865                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     18148613                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       18121514                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.850683                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        1968539                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect           41                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2007588                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      1981521                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        26067                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         1530                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     38896151                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       554302                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    167983615                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.715245                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.415036                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     86347845     51.40%     51.40% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     13877183      8.26%     59.66% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      3420152      2.04%     61.70% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      7180742      4.27%     65.97% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      5746475      3.42%     69.40% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      3965271      2.36%     71.76% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2807926      1.67%     73.43% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      2907047      1.73%     75.16% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     41730974     24.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    167983615                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249817141                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     456116645                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           95430299                       # Number of memory references committed
system.switch_cpus1.commit.loads             69281126                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          33061551                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         252899035                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          282232732                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      1781690                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       156940      0.03%      0.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    206163398     45.20%     45.23% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        10833      0.00%     45.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     45.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd     65039998     14.26%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      8954656      1.96%     61.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     23220005      5.09%     67.79% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     17698310      3.88%     71.81% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      5533646      1.21%     73.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     26610445      5.83%     78.86% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     15185414      3.33%     82.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      6521243      1.43%     83.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     54095712     11.86%     95.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     19627930      4.30%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    456116645                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     41730974                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         8307367                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     91797725                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         60006693                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     12355487                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        724361                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     17517362                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred         3933                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     511600165                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts        19988                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           77830904                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           30569898                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                23898                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                11381                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1200321                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             284746522                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           38180374                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     22071574                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            171237696                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        1456468                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.tlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.miscStallCycles         3372                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles        22015                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         36801015                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes         9895                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    173191639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     3.028894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.488625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        87107924     50.30%     50.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         5303742      3.06%     53.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         4931536      2.85%     56.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         8472240      4.89%     61.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         4966725      2.87%     63.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         6444178      3.72%     67.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         5155976      2.98%     70.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         5502602      3.18%     73.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        45306716     26.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    173191639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.219771                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.639033                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           36804666                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                 3722                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            5323816                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads        7741244                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         1579                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        10891                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       6547967                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads      1005302                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache          8371                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  57851551206                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        724361                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        13156460                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       39538095                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         67093640                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     52679077                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     506518225                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      1522442                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      12140574                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      14282198                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      23595773                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    535627084                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1163331453                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       434657163                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        323013726                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    486009198                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        49617840                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         55679036                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               619176285                       # The number of ROB reads
system.switch_cpus1.rob.writes              995237664                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249817141                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          456116645                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       38187112                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     30617717                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       555024                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     18158235                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       18131416                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.852304                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        1968430                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect           45                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      2007516                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      1980926                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        26590                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted         1501                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts     38857540                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       554016                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    168004631                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.715834                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.415136                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     86337242     51.39%     51.39% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     13880682      8.26%     59.65% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      3429625      2.04%     61.69% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      7183048      4.28%     65.97% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      5747337      3.42%     69.39% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      3964035      2.36%     71.75% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2809225      1.67%     73.42% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      2908790      1.73%     75.15% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     41744647     24.85%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    168004631                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249908583                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     456272655                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           95481211                       # Number of memory references committed
system.switch_cpus2.commit.loads             69300503                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          33072400                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         252988057                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          282350092                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      1781691                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       157079      0.03%      0.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    206229971     45.20%     45.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        10861      0.00%     45.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     45.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd     65078356     14.26%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      8954656      1.96%     61.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     23220005      5.09%     67.79% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     17698310      3.88%     71.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      5533646      1.21%     73.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     26610445      5.83%     78.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     15185612      3.33%     82.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      6521293      1.43%     83.83% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     54114891     11.86%     95.69% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     19659415      4.31%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    456272655                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     41744647                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         8346806                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     91756777                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         60016656                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     12362992                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        723966                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     17527088                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred         3946                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     511708097                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts        20431                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           77844018                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           30599466                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                24391                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                11396                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      1231814                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             284805788                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           38187112                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     22080772                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            171223641                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        1455686                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles         2927                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles        20978                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         36810801                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes        10491                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    173207203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     3.029113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.488597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        87105582     50.29%     50.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         5304337      3.06%     53.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         4937933      2.85%     56.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         8472063      4.89%     61.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         4969848      2.87%     63.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         6443722      3.72%     67.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         5159028      2.98%     70.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         5501835      3.18%     73.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        45312855     26.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    173207203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.219809                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.639374                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           36814026                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                 3296                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            5320126                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        7732255                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         1612                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        10637                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       6541744                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads      1004783                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache          8590                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  57851551206                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        723966                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        13197943                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       39283897                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         67107672                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     52893719                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     506628556                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      1521928                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      12039351                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      14245965                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      23841928                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    535747273                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1163541845                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       434758873                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        323031216                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    486179770                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps        49567355                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         55730860                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               619301027                       # The number of ROB reads
system.switch_cpus2.rob.writes              995467064                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249908583                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          456272655                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       38202405                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     30633118                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       555479                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     18171950                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       18144880                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.851034                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        1968506                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           42                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      2007230                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      1981685                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        25545                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted         1582                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     38895418                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       554296                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    168046194                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.716150                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.415197                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     86349592     51.38%     51.38% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     13881938      8.26%     59.65% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      3434820      2.04%     61.69% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      7184288      4.28%     65.96% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      5752240      3.42%     69.39% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      3964755      2.36%     71.75% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2809096      1.67%     73.42% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      2908875      1.73%     75.15% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     41760590     24.85%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    168046194                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     456438598                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           95535532                       # Number of memory references committed
system.switch_cpus3.commit.loads             69324056                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          33082923                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         253088912                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          282469051                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      1781692                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       157149      0.03%      0.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    206294742     45.20%     45.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult        10887      0.00%     45.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     45.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     65125111     14.27%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      8954656      1.96%     61.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     23220005      5.09%     67.79% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     17698310      3.88%     71.81% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      5533646      1.21%     73.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     26610445      5.83%     78.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     15185787      3.33%     82.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      6521339      1.43%     83.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     54138269     11.86%     95.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     19690137      4.31%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    456438598                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     41760590                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         8324420                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     91793064                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         60048129                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     12364602                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        724283                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     17539694                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred         3950                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     511929538                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts        20350                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           77873766                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           30631891                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                24752                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                11400                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      1203998                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             284939018                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           38202405                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     22095071                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            171301270                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        1456332                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.tlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.miscStallCycles         2759                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles        18310                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         36824622                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes         9937                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    173254504                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.029739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.488693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        87114151     50.28%     50.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         5301687      3.06%     53.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4946076      2.85%     56.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         8469457      4.89%     61.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         4977952      2.87%     63.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         6440623      3.72%     67.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         5167332      2.98%     70.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         5503002      3.18%     73.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        45334224     26.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    173254504                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.219897                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.640141                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           36827665                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                 3113                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204165928350                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            5321144                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        7741322                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         1596                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        10716                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       6549085                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads      1005180                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache          8989                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  57851551206                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        724283                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        13178903                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       39394897                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         67138202                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     52818213                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     506844528                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      1546877                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      12196815                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      14113503                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      23897660                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    535979500                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1164023224                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       435024720                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        323070443                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    486355473                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        49623893                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         55764258                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               619530468                       # The number of ROB reads
system.switch_cpus3.rob.writes              995880508                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          456438598                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
