Reducing Compilation Effort in Commercial FPGA Emulation Systems Using Machine Learning.	Anthony Agnesina,Etienne Lepercq,Jose Escobedo,Sung Kyu Lim	10.1109/ICCAD45719.2019.8942091
Holistic Power Side-Channel Leakage Assessment: Towards a Robust Multidimensional Metric.	Alric Althoff,Jeremy Blackstone,Ryan Kastner	10.1109/ICCAD45719.2019.8942098
ReDRAM: A Reconfigurable Processing-in-DRAM Platform for Accelerating Bulk Bit-Wise Operations.	Shaahin Angizi,Deliang Fan	10.1109/ICCAD45719.2019.8942101
An All-Digital True Random Number Generator Based on Chaotic Cellular Automata Topology.	Scott Best,Xiaolin Xu	10.1109/ICCAD45719.2019.8942050
MUQUT: Multi-Constraint Quantum Circuit Mapping on NISQ Computers: Invited Paper.	Debjyoti Bhattacharjee,Abdullah Ash-Saki,Mahabubul Alam,Anupam Chattopadhyay,Swaroop Ghosh	10.1109/ICCAD45719.2019.8942132
Enabling Secure in-Memory Neural Network Computing by Sparse Fast Gradient Encryption.	Yi Cai 0003,Xiaoming Chen 0003,Lu Tian,Yu Wang 0002,Huazhong Yang	10.1109/ICCAD45719.2019.8942041
Understanding and Exploiting the Internals of GPU Resource Allocation for Critical Systems.	Alejandro J. Calderón,Leonidas Kosmidis,Carlos F. Nicolás,Francisco J. Cazorla,Peio Onaindia	10.1109/ICCAD45719.2019.8942170
Neural Network-Inspired Analog-to-Digital Conversion to Achieve Super-Resolution with Low-Precision RRAM Devices.	Weidong Cao,Liu Ke 0001,Ayan Chakrabarti,Xuan Zhang 0001	10.1109/ICCAD45719.2019.8942099
A Statistical Timing Model for Low Voltage Design Considering Process Variation.	Peng Cao 0002,Zhiyuan Liu 0011,Jiangping Wu,Jingjing Guo,Jun Yang 0006,Longxing Shi	10.1109/ICCAD45719.2019.8942081
Obstacle-Aware Group-Based Length-Matching Routing for Pre-Assignment Area-I/O Flip-Chip Designs.	Yu-Hsuan Chang,Hsiang-Ting Wen,Yao-Wen Chang	10.1109/ICCAD45719.2019.8942123
Multiversion Concurrency Control on Intermittent Systems.	Wei-Ming Chen,Yi-Ting Chen,Pi-Cheng Hsiu,Tei-Wei Kuo	10.1109/ICCAD45719.2019.8942154
GenUnlock: An Automated Genetic Algorithm Framework for Unlocking Logic Encryption.	Huili Chen,Cheng Fu,Jishen Zhao,Farinaz Koushanfar	10.1109/ICCAD45719.2019.8942134
DATC RDF-2019: Towards a Complete Academic Reference Design Flow.	Jianli Chen,Iris Hui-Ru Jiang,Jinwook Jung,Andrew B. Kahng,Victor N. Kravets,Yih-Lang Li,Shih-Ting Lin,Mingyu Woo	10.1109/ICCAD45719.2019.8942120
ROAD: Improving Reliability of Multi-core System via Asymmetric Aging.	Yu-Guang Chen,Ing-Chao Lin,Jian-Ting Ke	10.1109/ICCAD45719.2019.8942178
A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS.	Hongzheng Chen,Minghua Shen	10.1109/ICCAD45719.2019.8942126
How to Obtain and Run Light and Efficient Deep Learning Networks.	Fan Chen 0001,Wei Wen,Linghao Song,Jingchi Zhang,Hai Helen Li,Yiran Chen 0001	10.1109/ICCAD45719.2019.8942106
Analytical Placement with 3D Poisson&apos;s Equation and ADMM Based Optimization for Large-Scale 2.5D Heterogeneous FPGAs.	Jianli Chen,Wenxing Zhu,Jun Yu 0010,Lei He 0001,Yao-Wen Chang	10.1109/ICCAD45719.2019.8942158
nn-dependability-kit: Engineering Neural Networks for Safety-Critical Autonomous Driving Systems.	Chih-Hong Cheng,Chung-Hao Huang,Georg Nührenberg	10.1109/ICCAD45719.2019.8942153
DEEPEYE: A Deeply Tensor-Compressed Neural Network Hardware Accelerator: Invited Paper.	Yuan Cheng,Guangya Li,Ngai Wong,Hai-Bao Chen,Hao Yu 0001	10.1109/ICCAD45719.2019.8942052
Achieving Routing Integrity in Analog Layout Migration via Cartesian Detection Lines.	Hao-Yu Chi,Zi-Jun Lin,Chia-Hao Hung,Chien-Nan Jimmy Liu,Hung-Ming Chen	10.1109/ICCAD45719.2019.8942088
Time-Frame Folding: Back to the Sequentiality.	Po-Chun Chien,Jie-Hong R. Jiang	10.1109/ICCAD45719.2019.8942078
Tensor Methods for Generating Compact Uncertainty Quantification and Deep Learning Models.	Chunfeng Cui,Cole Hawkins,Zheng Zhang 0005	10.1109/ICCAD45719.2019.8942121
Global Interconnect Optimization.	Siad Daboul,Stephan Held,Bento Natura,Daniel Rotter	10.1109/ICCAD45719.2019.8942155
WCET Guarantees for Opportunistic Runtime Reconfiguration.	Marvin Damschen,Lars Bauer,Jörg Henkel	10.1109/ICCAD45719.2019.8942065
High-performance Hardware Architecture for Tensor Singular Value Decomposition: Invited Paper.	Chunhua Deng,Miao Yin,Xiao-Yang Liu,Xiaodong Wang 0001,Bo Yuan 0001	10.1109/ICCAD45719.2019.8942082
Learning Deep Neural Network Controllers for Dynamical Systems with Safety Guarantees: Invited Paper.	Jyotirmoy V. Deshmukh,James Kapinski,Tomoya Yamaguchi 0001,Danil V. Prokhorov	10.1109/ICCAD45719.2019.8942130
CHASE: A Configurable Hardware-Assisted Security Extension for Real-Time Systems.	Ghada Dessouky,Shaza Zeitouni,Ahmad Ibrahim 0002,Lucas Davi,Ahmad-Reza Sadeghi	10.1109/ICCAD45719.2019.8942142
2019 CAD Contest: LEF/DEF Based Global Routing.	Sergei Dolgov,Alexander Volkov,Lutong Wang,Bangqi Xu	10.1109/ICCAD45719.2019.8942107
Towards Verification-Aware Knowledge Distillation for Neural-Network Controlled Systems: Invited Paper.	Jiameng Fan,Chao Huang 0015,Wenchao Li 0001,Xin Chen 0002,Qi Zhu 0002	10.1109/ICCAD45719.2019.8942059
Tagged Sentential Decision Diagrams: Combining Standard and Zero-suppressed Compression and Trimming Rules.	Liangda Fang,Biqing Fang,Hai Wan,Zeqi Zheng,Liang Chang 0003,Quan Yu	10.1109/ICCAD45719.2019.8942114
An Event-driven Neuromorphic System with Biologically Plausible Temporal Dynamics.	Haowen Fang,Amar Shrestha,Ziyi Zhao,Yilan Li,Qinru Qiu	10.1109/ICCAD45719.2019.8942083
Efficient Performance Trade-off Modeling for Analog Circuit based on Bayesian Neural Network.	Zhengqi Gao,Jun Tao 0001,Fan Yang 0001,Yangfeng Su,Dian Zhou,Xuan Zeng 0001	10.1109/ICCAD45719.2019.8942174
Mixed Precision Neural Architecture Search for Energy Efficient Deep Learning.	ChengYue Gong,Zixuan Jiang,Dilin Wang,Yibo Lin,Qiang Liu 0001,David Z. Pan	10.1109/ICCAD45719.2019.8942147
Spec&amp;Check: An Approach to the Building of Shared-Memory Runtime Checkers for Multicore Chip Design Verification.	Marleson Graf,Olav P. Henschel,Rafael P. Alevato,Luiz C. V. dos Santos	10.1109/ICCAD45719.2019.8942040
Global routing on rhomboidal tiles.	Nicolai Hähnle,Pietro Saccardi	10.1109/ICCAD45719.2019.8942116
BagNet: Berkeley Analog Generator with Layout Optimizer Boosted with Deep Neural Networks.	Kourosh Hakhamaneshi,Nick Werblun,Pieter Abbeel,Vladimir Stojanovic	10.1109/ICCAD45719.2019.8942062
NAIS: Neural Architecture and Implementation Search and its Applications in Autonomous Driving.	Cong Hao,Yao Chen,Xinheng Liu,Atif Sarwari,Daryl Sew,Ashutosh Dhar,Bryan Wu,Dongdong Fu,Jinjun Xiong,Wen-Mei Hwu,Junli Gu,Deming Chen	10.1109/ICCAD45719.2019.8942055
SPRoute: A Scalable Parallel Negotiation-based Global Router.	Jiayuan He 0003,Martin Burtscher,Rajit Manohar,Keshav Pingali	10.1109/ICCAD45719.2019.8942105
Efficient Uncertainty Modeling for System Design via Mixed Integer Programming.	Zichang He,Weilong Cui,Chunfeng Cui,Timothy Sherwood,Zheng Zhang 0005	10.1109/ICCAD45719.2019.8942139
An Agile Precision-Tunable CNN Accelerator based on ReRAM.	Yintao He,Ying Wang 0001,Yongchen Wang,Huawei Li 0001,Xiaowei Li 0001	10.1109/ICCAD45719.2019.8942163
The Impact of Emerging Technologies on Architectures and System-level Management: Invited Paper.	Jörg Henkel,Hussam Amrouch,Martin Rapp,Sami Salamin,Dayane Reis,Di Gao,Xunzhao Yin,Michael T. Niemier,Cheng Zhuo,Xiaobo Sharon Hu,Hsiang-Yun Cheng,Chia-Lin Yang	10.1109/ICCAD45719.2019.8942102
IncPIRD: Fast Learning-Based Prediction of Incremental IR Drop.	Chia-Tung Ho,Andrew B. Kahng	10.1109/ICCAD45719.2019.8942110
Open-Source Incubation Ecosystem for Digital Microfluidics - Status and Roadmap: Invited Paper.	Xing Huang,Chi-Chun Liang,Jia Li,Tsung-Yi Ho,Chang-Jin Kim 0001	10.1109/ICCAD45719.2019.8942172
2019 CAD Contest: Logic Regression on High Dimensional Boolean Space.	Ching-Yi Huang,Chi-An (Rocky) Wu,Tung-Yuan Lee,Chih-Jen (Jacky) Hsu,Kei-Yong Khoo	10.1109/ICCAD45719.2019.8942137
Centrifuge: Evaluating full-system HLS-generated heterogenous-accelerator SoCs using FPGA-Acceleration.	Qijing Huang 0001,Christopher Yarp,Sagar Karandikar,Nathan Pemberton,Benjamin Brock,Liang Ma 0003,Guohao Dai,Robert Quitt,Krste Asanovic,John Wawrzynek	10.1109/ICCAD45719.2019.8942048
FastWave: Accelerating Autoregressive Convolutional Neural Networks on FPGA.	Shehzeen Hussain,Mojan Javaheripi,Paarth Neekhara,Ryan Kastner,Farinaz Koushanfar	10.1109/ICCAD45719.2019.8942122
Flip-flop State Driven Clock Gating: Concept, Design, and Methodology.	Gyoung-Hwan Hyun,Taewhan Kim	10.1109/ICCAD45719.2019.8942061
Allocation of State Retention Registers Boosting Practical Applicability to Power Gated Circuits.	Gyoung-Hwan Hyun,Taewhan Kim	10.1109/ICCAD45719.2019.8942064
The Internet of Microfluidic Things: Perspectives on System Architecture and Design Challenges: Invited Paper.	Mohamed Ibrahim 0002,Maria Gorlatova,Krishnendu Chakrabarty	10.1109/ICCAD45719.2019.8942080
SemiHD: Semi-Supervised Learning Using Hyperdimensional Computing.	Mohsen Imani,Samuel Bosch,Mojan Javaheripi,Bita Darvish Rouhani,Xinyu Wu,Farinaz Koushanfar,Tajana Rosing	10.1109/ICCAD45719.2019.8942165
Flipcy: Efficient Pattern Redistribution for Enhancing MLC PCM Reliability and Storage Density.	Muhammad Imran 0010,Taehyun Kwon,Jung Min You,Joon-Sung Yang	10.1109/ICCAD45719.2019.8942113
SCRIP: Secure Random Clock Execution on Soft Processor Systems to Mitigate Power-based Side Channel Attacks.	Darshana Jayasinghe,Aleksandar Ignjatovic,Sri Parameswaran	10.1109/ICCAD45719.2019.8942112
eSRCNN: A Framework for Optimizing Super-Resolution Tasks on Diverse Embedded CNN Accelerators.	Youngbeom Jung,Yeongjae Choi,Jaehyeong Sim,Lee-Sup Kim	10.1109/ICCAD45719.2019.8942086
Looking Into the Mirror of Open Source: Invited Paper.	Andrew B. Kahng	10.1109/ICCAD45719.2019.8942131
4D-CGRA: Introducing Branch Dimension to Spatio-Temporal Application Mapping on CGRAs.	Manupa Karunaratne,Dhananjaya Wijerathne,Tulika Mitra,Li-Shiuan Peh	10.1109/ICCAD45719.2019.8942148
An Energy-efficient Processing-in-memory Architecture for Long Short Term Memory in Spin Orbit Torque MRAM.	Kyeonghan Kim,Hyein Shin,Jaehyeong Sim,Myeonggu Kang,Lee-Sup Kim	10.1109/ICCAD45719.2019.8942129
Security and Complexity Analysis of LUT-based Obfuscation: From Blueprint to Reality.	Gaurav Kolhe,Hadi Mardani Kamali,Miklesh Naicker,Tyler David Sheaves,Hamid Mahmoodi,Sai Manoj P. D.,Houman Homayoun,Setareh Rafatirad,Avesta Sasan	10.1109/ICCAD45719.2019.8942100
Active Fences against Voltage-based Side Channels in Multi-Tenant FPGAs.	Jonas Krautter,Dennis R. E. Gnad,Falk Schellenberg,Amir Moradi 0001,Mehdi Baradaran Tahoori	10.1109/ICCAD45719.2019.8942094
Clock Gating Synthesis of Netlist with Cyclic Logic Paths.	Yonghwi Kwon 0002,Inhak Han,Youngsoo Shin	10.1109/ICCAD45719.2019.8942042
Timing-Aware Fill Insertions with Design-Rule and Density Constraints.	Tingshen Lan,Xingquan Li,Jianli Chen,Jun Yu 0010,Lei He 0001,Senhua Dong,Wenxing Zhu,Yao-Wen Chang	10.1109/ICCAD45719.2019.8942079
Searching Parallel Separating Hyperplanes for Effective Compression of Threshold Logic Networks.	Siang-Yun Lee,Nian-Ze Lee,Jie-Hong R. Jiang	10.1109/ICCAD45719.2019.8942143
Endurance Enhancement of Multi-Level Cell Phase Change Memory.	Cheongwon Lee,Youngsoo Song,Youngsoo Shin	10.1109/ICCAD45719.2019.8942175
Dr. CU 2.0: A Scalable Detailed Routing Framework with Correct-by-Construction Design Rule Satisfaction.	Haocheng Li,Gengjie Chen,Bentian Jiang,Jingsong Chen,Evangeline F. Y. Young	10.1109/ICCAD45719.2019.8942074
HAML-SSD: A Hardware Accelerated Hotness-Aware Machine Learning based SSD Management.	Bingzhe Li,Chunhua Deng,Jinfeng Yang,David J. Lilja,Bo Yuan 0001,David H. C. Du	10.1109/ICCAD45719.2019.8942140
elfPlace: Electrostatics-based Placement for Large-Scale Heterogeneous FPGAs.	Wuxi Li,Yibo Lin,David Z. Pan	10.1109/ICCAD45719.2019.8942075
Accelerating garbage collection for 3D MLC flash memory with SLC blocks.	Shuai Li,Wei Tong 0001,Jingning Liu,Bing Wu 0001,Yazhi Feng	10.1109/ICCAD45719.2019.8942097
VOM: Flow-Path Validation and Control-Sequence Optimization for Multilayered Continuous-Flow Microfluidic Biochips.	Mengchu Li,Tsun-Ming Tseng,Yanlu Ma,Tsung-Yi Ho,Ulf Schlichtmann	10.1109/ICCAD45719.2019.8942066
Hi-ClockFlow: Multi-Clock Dataflow Automation and Throughput Optimization in High-Level Synthesis.	Tingyuan Liang,Jieru Zhao,Liang Feng,Sharad Sinha,Wei Zhang 0012	10.1109/ICCAD45719.2019.8942136
Is Robust Design-for-Security Robust Enough? Attack on Locked Circuits with Restricted Scan Chain Access.	Nimisha Limaye,Abhrajit Sengupta,Mohammed Nabeel 0001,Ozgur Sinanoglu	10.1109/ICCAD45719.2019.8942047
A Novel Macro Placement Approach based on Simulated Evolution Algorithm.	Jai-Ming Lin,You-Lun Deng,Ya-Chu Yang,Jia-Jian Chen,Yao-Chieh Chen	10.1109/ICCAD45719.2019.8942168
INA: Incremental Network Approximation Algorithm for Limited Precision Deep Neural Networks.	Zheyu Liu,Kaige Jia,Weiqiang Liu 0001,Qi Wei 0001,Fei Qiao,Huazhong Yang	10.1109/ICCAD45719.2019.8942054
Making the Fault-Tolerance of Emerging Neural Network Accelerators Scalable.	Tao Liu 0023,Wujie Wen	10.1109/ICCAD45719.2019.8942073
Unlocking the Power of Formal Hardware Verification with CoSA and Symbolic QED: Invited Paper.	Florian Lonsing,Karthik Ganesan 0001,Makai Mann,Srinivasa Shashank Nuthakki,Eshan Singh,Mario Srouji,Yahan Yang,Subhasish Mitra,Clark W. Barrett	10.1109/ICCAD45719.2019.8942096
GAN-CTS: A Generative Adversarial Framework for Clock Tree Prediction and Optimization.	Yi-Chen Lu,Jeehyun Lee,Anthony Agnesina,Kambiz Samadi,Sung Kyu Lim	10.1109/ICCAD45719.2019.8942063
ReDESK: A Reconfigurable Dataflow Engine for Sparse Kernels on Heterogeneous Platforms.	Kai Lu,Zhaoshi Li,Leibo Liu,Jiawei Wang,Shouyi Yin,Shaojun Wei	10.1109/ICCAD45719.2019.8942089
Golden Gate: Bridging The Resource-Efficiency Gap Between ASICs and FPGA Prototypes.	Albert Magyar,David Biancolin,John Koenig,Sanjit Seshia,Jonathan Bachrach,Krste Asanovic	10.1109/ICCAD45719.2019.8942087
The Role of Multiplicative Complexity in Compiling Low $T$-count Oracle Circuits.	Giulia Meuli,Mathias Soeken,Earl Campbell,Martin Roetteler,Giovanni De Micheli	10.1109/ICCAD45719.2019.8942093
Power Grid Fixing for Electromigration-induced Voltage Failures.	Zahi Moudallal,Valeriy Sukharev,Farid N. Najm	10.1109/ICCAD45719.2019.8942141
ALWANN: Automatic Layer-Wise Approximation of Deep Neural Network Accelerators without Retraining.	Vojtech Mrazek,Zdenek Vasícek,Lukás Sekanina,Muhammad Abdullah Hanif,Muhammad Shafique 0001	10.1109/ICCAD45719.2019.8942068
Verifying Conformance of Neural Network Models: Invited Paper.	Monal Narasimhamurthy,Taisa Kushner,Souradeep Dutta,Sriram Sankaranarayanan 0001	10.1109/ICCAD45719.2019.8942151
LSOracle: a Logic Synthesis Framework Driven by Artificial Intelligence: Invited Paper.	Walter Lau Neto,Max Austin,Scott Temple,Luca G. Amarù,Xifan Tang,Pierre-Emmanuel Gaillardon	10.1109/ICCAD45719.2019.8942145
PURE: Using Verified Remote Attestation to Obtain Proofs of Update, Reset and Erasure in low-End Embedded Systems.	Ivan De Oliveira Nunes,Karim Eldefrawy,Norrathep Rattanavipanon,Gene Tsudik	10.1109/ICCAD45719.2019.8942118
A Uniform Modeling Methodology for Benchmarking DNN Accelerators.	Indranil Palit,Qiuwen Lou,Robert Perricone,Michael T. Niemier,Xiaobo Sharon Hu	10.1109/ICCAD45719.2019.8942095
SCR-QRNG: Side-Channel Resistant Design using Quantum Random Number Generator.	Jungmin Park,Seongjoon Cho,Taejin Lim,Swarup Bhunia,Mark M. Tehranipoor	10.1109/ICCAD45719.2019.8942152
PABO: Pseudo Agent-Based Multi-Objective Bayesian Hyperparameter Optimization for Efficient Neural Accelerator Design.	Maryam Parsa,Aayush Ankit,Amirkoushyar Ziabari,Kaushik Roy 0001	10.1109/ICCAD45719.2019.8942046
A Dynamic Programming-Based, Path Balancing Technology Mapping Algorithm Targeting Area Minimization.	Ghasem Pasandi,Massoud Pedram	10.1109/ICCAD45719.2019.8942053
Latest Advancements to the Industry-Leading EPDA Design Flow for Silicon Photonics: Invited Paper.	James Pond,Xu Wang,Zeqin Lu,Ellen Schelew,Gilles Lamant,Ahmadreza Farsaei	10.1109/ICCAD45719.2019.8942039
Lagrangian Relaxation-Based Time-Division Multiplexing Optimization for Multi-FPGA Systems.	Chak-Wa Pui,Evangeline F. Y. Young	10.1109/ICCAD45719.2019.8942125
Towards In-Circuit Tuning of Deep Learning Designs.	Zhiqiang Que,Daniel Holanda Noronha,Ruizhe Zhao,Steven J. E. Wilton,Wayne Luk	10.1109/ICCAD45719.2019.8942117
Machine Learning-Based Hotspot Detection: Fallacies, Pitfalls and Marching Orders.	Gaurav Rajavendra Reddy,Kareem Madkour,Yiorgos Makris	10.1109/ICCAD45719.2019.8942128
Automated Probe Repositioning for On-Die EM Measurements.	Bastian Richter 0001,Alexander Wild,Amir Moradi 0001	10.1109/ICCAD45719.2019.8942157
What You Simulate Is What You Synthesize: Designing a Processor Core from C++ Specifications.	Simon Rokicki,Davide Pala,Joseph Paturel,Olivier Sentieys	10.1109/ICCAD45719.2019.8942177
Multi-Stage Optimization for Energy-Efficient Active Cell Balancing in Battery Packs.	Debayan Roy,Swaminathan Narayanaswamy,Alma Pröbstl,Samarjit Chakraborty	10.1109/ICCAD45719.2019.8942166
Analyzing and Modeling In-Storage Computing Workloads On EISC - An FPGA-Based System-Level Emulation Platform.	Zhenyuan Ruan,Tong He,Jason Cong	10.1109/ICCAD45719.2019.8942135
Karna: A Gate-Sizing based Security Aware EDA Flow for Improved Power Side-Channel Attack Protection.	Patanjali SLPSK,Prasanna Karthik Vairam,Chester Rebeiro,V. Kamakoti 0001	10.1109/ICCAD45719.2019.8942173
Adar: Adversarial Activity Recognition in Wearables.	Ramesh Kumar Sah,Hassan Ghasemzadeh 0001	10.1109/ICCAD45719.2019.8942124
Workload-Aware Opportunistic Energy Efficiency in Multi-FPGA Platforms.	Sahand Salamat,Behnam Khaleghi,Mohsen Imani,Tajana Rosing	10.1109/ICCAD45719.2019.8942115
Specification, Integration, and Benchmarking of Continuous Flow Microfluidic Devices: Invited Paper.	Radhakrishna Sanka,Brian Crites,Jeffrey McDaniel,Philip Brisk,Douglas Densmore	10.1109/ICCAD45719.2019.8942171
Overview of 2019 CAD Contest at ICCAD.	Ulf Schlichtmann,Sabya Das,Ing-Chao Lin,Mark Po-Hung Lin	10.1109/ICCAD45719.2019.8942133
IcySAT: Improved SAT-based Attacks on Cyclic Locked Circuits.	Kaveh Shamsi,David Z. Pan,Yier Jin	10.1109/ICCAD45719.2019.8942049
Efficient Yield Analysis for SRAM and Analog Circuits using Meta-Model based Importance Sampling Method.	Xiao Shi,Hao Yan,Jiajia Zhang,Qiancun Huang,Longxing Shi,Lei He 0001	10.1109/ICCAD45719.2019.8942069
A PVT-robust Customized 4T Embedded DRAM Cell Array for Accelerating Binary Neural Networks.	Hyein Shin,Jaehyeong Sim,Daewoong Lee,Lee-Sup Kim	10.1109/ICCAD45719.2019.8942072
From Inverse Design to Implementation of Practical Photonics.	Jinhie Skarda,Logan Su,Ki Youl Yang,Dries Vercruysse,Neil V. Sapra,Jelena Vuckovic	10.1109/ICCAD45719.2019.8942167
2019 CAD Contest: System-level FPGA Routing with Timing Division Multiplexing Technique.	Yu-Hsuan Su,Richard Sun,Pei-Hsin Ho	10.1109/ICCAD45719.2019.8942051
Power-Driven DNN Dataflow Optimization on FPGA.	Qi Sun,Tinghuan Chen,Jin Miao,Bei Yu 0001	10.1109/ICCAD45719.2019.8942085
Exploiting Randomness in Stochastic Computing.	Pai-Shun Ting,John P. Hayes	10.1109/ICCAD45719.2019.8942138
A Spectral Convolutional Net for Co-Optimization of Integrated Voltage Regulators and Embedded Inductors.	Hakki Mert Torun,Huan Yu,Nihar Dasari,Venkata Chaitanya Krishna Chekuri,Arvind Singh,Jinwoo Kim,Sung Kyu Lim,Saibal Mukhopadhyay,Madhavan Swaminathan	10.1109/ICCAD45719.2019.8942109
Cloud Columba: Accessible Design Automation Platform for Production and Inspiration: Invited Paper.	Tsun-Ming Tseng,Mengchu Li,Yushen Zhang,Tsung-Yi Ho,Ulf Schlichtmann	10.1109/ICCAD45719.2019.8942104
Wavelength-Routed Optical NoCs: Design and EDA - State of the Art and Future Directions: Invited Paper.	Tsun-Ming Tseng,Alexandre Truppel,Mengchu Li,Mahdi Nikdast,Ulf Schlichtmann	10.1109/ICCAD45719.2019.8942092
NanoTherm: An Analytical Fourier-Boltzmann Framework for Full Chip Thermal Simulations.	Shashank Varshney,Hameedah Sultan,Palkesh Jain,Smruti R. Sarangi	10.1109/ICCAD45719.2019.8942159
MAGNet: A Modular Accelerator Generator for Neural Networks.	Rangharajan Venkatesan,Yakun Sophia Shao,Miaorong Wang,Jason Clemons,Steve Dai,Matthew Fojtik,Ben Keller,Alicia Klinefelter,Nathaniel Ross Pinckney,Priyanka Raina,Yanqing Zhang 0002,Brian Zimmer,William J. Dally,Joel S. Emer,Stephen W. Keckler,Brucek Khailany	10.1109/ICCAD45719.2019.8942127
Embedding Binary Perceptrons in FPGA to improve Area, Power and Performance.	Ankit Wagle,Elham Azari,Sarma B. K. Vrudhula	10.1109/ICCAD45719.2019.8942071
Graph- and ILP-Based Cut Redistribution for Two-Dimensional Directed Self-Assembly.	Zhan-Ling Wang,Yao-Wen Chang	10.1109/ICCAD45719.2019.8942090
Task Mapping-Assisted Laser Power Scaling for Optical Network-on-Chips.	Yuyang Wang 0003,Kwang-Ting Cheng	10.1109/ICCAD45719.2019.8942146
Systematic Exploration of High-Radix Integrated Silicon Photonic Switches for Datacenters.	Zhifei Wang,Jun Feng 0008,Xuanqi Chen,Zhehui Wang,Jiaxu Zhang,Shixi Chen,Jiang Xu 0001	10.1109/ICCAD45719.2019.8942144
Toward Instantaneous Sanitization through Disturbance-induced Errors and Recycling Programming over 3D Flash Memory.	Wei-Chen Wang,Ping-Hsien Lin,Yung-Chun Li,Chien-Chung Ho,Yu-Ming Chang,Yuan-Hao Chang 0001	10.1109/ICCAD45719.2019.8942084
Facilitating Deployment Of A Wafer-Based Analytic Software Using Tensor Methods: Invited Paper.	Li-C. Wang,Chuanhe Jay Shan,Ahmed Wahba	10.1109/ICCAD45719.2019.8942043
Re-Tangle: A ReRAM-based Processing-in-Memory Architecture for Transaction-based Blockchain.	Qian Wang,Tianyu Wang,Zhaoyan Shen,Zhiping Jia,Mengying Zhao,Zili Shao	10.1109/ICCAD45719.2019.8942056
Towards HDL-based Synthesis of Reversible Circuits with No Additional Lines.	Robert Wille,Majid Haghparast,Smaran Adarsh,Tanmay Tanmay	10.1109/ICCAD45719.2019.8942156
Scaling Microfluidics to Complex, Dynamic Protocols: Invited Paper.	Max Willsey,Ashley P. Stephenson,Chris Takahashi,Bichlien H. Nguyen,Karin Strauss,Luis Ceze	10.1109/ICCAD45719.2019.8942070
Accelergy: An Architecture-Level Energy Estimation Methodology for Accelerator Designs.	Yannan Nellie Wu,Joel S. Emer,Vivienne Sze	10.1109/ICCAD45719.2019.8942149
Strengthening PUFs using Composition.	Zhuanhao Wu,Hiren D. Patel,Manoj Sachdev,Mahesh V. Tripunitara	10.1109/ICCAD45719.2019.8942176
Zac: Towards Automatic Optimization and Deployment of Quantized Deep Neural Networks on Embedded Devices.	Qingcheng Xiao,Yun Liang 0001	10.1109/ICCAD45719.2019.8942058
Approximating Behavioral HW Accelerators through Selective Partial Extractions onto Synthesizable Predictive Models.	Siyuan Xu,Benjamin Carrión Schäfer	10.1109/ICCAD45719.2019.8942119
ACG-Engine: An Inference Accelerator for Content Generative Neural Networks.	Haobo Xu,Ying Wang 0001,Yujie Wang,Jiajun Li,Bosheng Liu,Yinhe Han 0001	10.1109/ICCAD45719.2019.8942169
MAGICAL: Toward Fully Automated Analog IC Layout Leveraging Human and Machine Intelligence: Invited Paper.	Biying Xu,Keren Zhu 0001,Mingjie Liu,Yibo Lin,Shaolan Li,Xiyuan Tang,Nan Sun,David Z. Pan	10.1109/ICCAD45719.2019.8942060
SFLL-HLS: Stripped-Functionality Logic Locking Meets High-Level Synthesis.	Muhammad Yasin,Chongzhi Zhao,Jeyavijayan (JV) Rajendran	10.1109/ICCAD45719.2019.8942150
Tucker Tensor Decomposition on FPGA.	Kaiqi Zhang,Xiyuan Zhang 0003,Zheng Zhang 0005	10.1109/ICCAD45719.2019.8942103
Design Technology for Scalable and Robust Photonic Integrated Circuits: Invited Paper.	Zheng Zhao 0003,Jiaqi Gu,Zhoufeng Ying,Chenghao Feng,Ray T. Chen,David Z. Pan	10.1109/ICCAD45719.2019.8942045
Resolving the Trilemma in Logic Encryption.	Hai Zhou,Amin Rezaei 0001,Yuanqi Shen	10.1109/ICCAD45719.2019.8942076
GeniusRoute: A New Analog Routing Paradigm Using Generative Neural Network Guidance.	Keren Zhu 0001,Mingjie Liu,Yibo Lin,Biying Xu,Shaolan Li,Xiyuan Tang,Nan Sun,David Z. Pan	10.1109/ICCAD45719.2019.8942164
A General Logic Synthesis Framework for Memristor-based Logic Design.	Zhenhua Zhu,Mingyuan Ma,Jialong Liu,Liying Xu,Xiaoming Chen 0003,Yuchao Yang,Yu Wang 0002,Huazhong Yang	10.1109/ICCAD45719.2019.8942111
How to Efficiently Handle Complex Values? Implementing Decision Diagrams for Quantum Computing.	Alwin Zulehner,Stefan Hillmich,Robert Wille	10.1109/ICCAD45719.2019.8942057
Proceedings of the International Conference on Computer-Aided Design, ICCAD 2019, Westminster, CO, USA, November 4-7, 2019	David Z. Pan	10.1109/ICCAD45719.2019
