Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Mon Jan 27 12:31:51 2020
| Host             : DESKTOP-TVROL71 running 64-bit major release  (build 9200)
| Command          : report_power -file Datapath_power_routed.rpt -pb Datapath_power_summary_routed.pb -rpx Datapath_power_routed.rpx
| Design           : Datapath
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 147.016 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 146.226                           |
| Device Static (W)        | 0.791                             |
| Effective TJA (C/W)      | 4.6                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    32.413 |     6800 |       --- |             --- |
|   LUT as Logic           |    29.408 |     3697 |     63400 |            5.83 |
|   LUT as Distributed RAM |     1.068 |      192 |     19000 |            1.01 |
|   CARRY4                 |     0.726 |      128 |     15850 |            0.81 |
|   F7/F8 Muxes            |     0.605 |      430 |     63400 |            0.68 |
|   Register               |     0.601 |     2104 |    126800 |            1.66 |
|   BUFG                   |     0.006 |        4 |        32 |           12.50 |
|   Others                 |     0.000 |       38 |       --- |             --- |
| Signals                  |    44.521 |     5636 |       --- |             --- |
| DSPs                     |     6.930 |       10 |       240 |            4.17 |
| I/O                      |    62.362 |      130 |       210 |           61.90 |
| Static Power             |     0.791 |          |           |                 |
| Total                    |   147.016 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    84.430 |      83.868 |      0.563 |
| Vccaux    |       1.800 |     5.198 |       5.105 |      0.093 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |    29.542 |      29.538 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| Datapath                    |   146.226 |
|   ADD4                      |     0.071 |
|   AndiMux                   |     0.034 |
|   BranchALU                 |     7.305 |
|   BranchFuckingComparator   |     1.519 |
|   Cont                      |     3.662 |
|   DM                        |     2.634 |
|     memory_reg_0_15_0_0     |     0.010 |
|     memory_reg_0_15_0_0__0  |     0.005 |
|     memory_reg_0_15_0_0__1  |     0.009 |
|     memory_reg_0_15_0_0__10 |     0.004 |
|     memory_reg_0_15_0_0__11 |     0.005 |
|     memory_reg_0_15_0_0__12 |     0.005 |
|     memory_reg_0_15_0_0__13 |     0.010 |
|     memory_reg_0_15_0_0__14 |     0.005 |
|     memory_reg_0_15_0_0__15 |     0.007 |
|     memory_reg_0_15_0_0__16 |     0.009 |
|     memory_reg_0_15_0_0__17 |     0.005 |
|     memory_reg_0_15_0_0__18 |     0.005 |
|     memory_reg_0_15_0_0__19 |     0.003 |
|     memory_reg_0_15_0_0__2  |     0.010 |
|     memory_reg_0_15_0_0__20 |     0.008 |
|     memory_reg_0_15_0_0__21 |     0.008 |
|     memory_reg_0_15_0_0__22 |     0.005 |
|     memory_reg_0_15_0_0__23 |     0.010 |
|     memory_reg_0_15_0_0__24 |     0.005 |
|     memory_reg_0_15_0_0__25 |     0.006 |
|     memory_reg_0_15_0_0__26 |     0.009 |
|     memory_reg_0_15_0_0__27 |     0.008 |
|     memory_reg_0_15_0_0__28 |     0.008 |
|     memory_reg_0_15_0_0__29 |     0.008 |
|     memory_reg_0_15_0_0__3  |     0.005 |
|     memory_reg_0_15_0_0__30 |     0.003 |
|     memory_reg_0_15_0_0__4  |     0.007 |
|     memory_reg_0_15_0_0__5  |     0.005 |
|     memory_reg_0_15_0_0__6  |     0.006 |
|     memory_reg_0_15_0_0__7  |     0.010 |
|     memory_reg_0_15_0_0__8  |     0.005 |
|     memory_reg_0_15_0_0__9  |     0.007 |
|     memory_reg_0_255_0_0    |     0.041 |
|     memory_reg_0_255_10_10  |     0.041 |
|     memory_reg_0_255_11_11  |     0.038 |
|     memory_reg_0_255_12_12  |     0.047 |
|     memory_reg_0_255_13_13  |     0.044 |
|     memory_reg_0_255_14_14  |     0.042 |
|     memory_reg_0_255_15_15  |     0.042 |
|     memory_reg_0_255_16_16  |     0.039 |
|     memory_reg_0_255_17_17  |     0.038 |
|     memory_reg_0_255_18_18  |     0.043 |
|     memory_reg_0_255_19_19  |     0.041 |
|     memory_reg_0_255_1_1    |     0.042 |
|     memory_reg_0_255_20_20  |     0.041 |
|     memory_reg_0_255_21_21  |     0.041 |
|     memory_reg_0_255_22_22  |     0.044 |
|     memory_reg_0_255_23_23  |     0.042 |
|     memory_reg_0_255_24_24  |     0.042 |
|     memory_reg_0_255_25_25  |     0.040 |
|     memory_reg_0_255_26_26  |     0.041 |
|     memory_reg_0_255_27_27  |     0.041 |
|     memory_reg_0_255_28_28  |     0.041 |
|     memory_reg_0_255_29_29  |     0.045 |
|     memory_reg_0_255_2_2    |     0.042 |
|     memory_reg_0_255_30_30  |     0.046 |
|     memory_reg_0_255_31_31  |     0.041 |
|     memory_reg_0_255_3_3    |     0.041 |
|     memory_reg_0_255_4_4    |     0.042 |
|     memory_reg_0_255_5_5    |     0.038 |
|     memory_reg_0_255_6_6    |     0.041 |
|     memory_reg_0_255_7_7    |     0.047 |
|     memory_reg_0_255_8_8    |     0.047 |
|     memory_reg_0_255_9_9    |     0.044 |
|     memory_reg_0_31_0_0     |     0.005 |
|     memory_reg_0_31_0_0__0  |     0.005 |
|     memory_reg_0_31_0_0__1  |     0.005 |
|     memory_reg_0_31_0_0__10 |     0.005 |
|     memory_reg_0_31_0_0__11 |     0.005 |
|     memory_reg_0_31_0_0__12 |     0.005 |
|     memory_reg_0_31_0_0__13 |     0.005 |
|     memory_reg_0_31_0_0__14 |     0.005 |
|     memory_reg_0_31_0_0__15 |     0.007 |
|     memory_reg_0_31_0_0__16 |     0.010 |
|     memory_reg_0_31_0_0__17 |     0.003 |
|     memory_reg_0_31_0_0__18 |     0.008 |
|     memory_reg_0_31_0_0__19 |     0.003 |
|     memory_reg_0_31_0_0__2  |     0.005 |
|     memory_reg_0_31_0_0__20 |     0.003 |
|     memory_reg_0_31_0_0__21 |     0.005 |
|     memory_reg_0_31_0_0__22 |     0.008 |
|     memory_reg_0_31_0_0__23 |     0.005 |
|     memory_reg_0_31_0_0__24 |     0.005 |
|     memory_reg_0_31_0_0__25 |     0.005 |
|     memory_reg_0_31_0_0__26 |     0.003 |
|     memory_reg_0_31_0_0__27 |     0.005 |
|     memory_reg_0_31_0_0__28 |     0.003 |
|     memory_reg_0_31_0_0__29 |     0.008 |
|     memory_reg_0_31_0_0__3  |     0.008 |
|     memory_reg_0_31_0_0__30 |     0.005 |
|     memory_reg_0_31_0_0__4  |     0.005 |
|     memory_reg_0_31_0_0__5  |     0.008 |
|     memory_reg_0_31_0_0__6  |     0.005 |
|     memory_reg_0_31_0_0__7  |     0.005 |
|     memory_reg_0_31_0_0__8  |     0.005 |
|     memory_reg_0_31_0_0__9  |     0.005 |
|   EXMERegister1             |     4.644 |
|   ForwardingUnit            |     0.325 |
|   H1                        |     0.332 |
|   HiLoRegister1             |     3.433 |
|   IDEXRegister1             |     1.618 |
|   IFIDReg                   |     4.011 |
|   IM                        |     1.222 |
|   JumpMux                   |     0.274 |
|   MEWBRegister1             |     0.755 |
|   MainALU                   |    21.921 |
|   MemForward                |     0.298 |
|   MuxForExecutionResult     |     0.219 |
|   MuxToAOnALU               |     4.328 |
|   MuxToBOnALU               |     3.046 |
|   MuxToWriteMem             |     0.317 |
|   MuxtoHiLoRegister         |     1.220 |
|   MyCtlMux                  |     0.292 |
|   PC                        |     1.193 |
|   PCSrcMux                  |     0.165 |
|   RD1HazardMux              |     1.712 |
|   RD2HazardMux              |     1.224 |
|   ReadDMMux                 |     0.000 |
|   Registers                 |     7.276 |
|   RightMostMux              |     5.400 |
|   SignExtendOrRD2           |     0.407 |
|   rsORrt                    |     1.331 |
|   rtORrd                    |     0.077 |
|   rtORrs                    |     1.430 |
+-----------------------------+-----------+


