{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680037765180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680037765181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 18:09:24 2023 " "Processing started: Tue Mar 28 18:09:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680037765181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680037765181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680037765181 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680037765746 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680037765747 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "LCD_TEST2.v " "Can't analyze file -- file LCD_TEST2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1680037780747 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "LCD_Controller.v " "Can't analyze file -- file LCD_Controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1680037780747 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Mod_Teste.v " "Can't analyze file -- file Mod_Teste.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1680037780748 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frequencydivider.sv(9) " "Verilog HDL information at frequencydivider.sv(9): always construct contains both blocking and non-blocking assignments" {  } { { "./Sprint2/frequencydivider.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint2/frequencydivider.sv" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1680037780827 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "count_M10.sv(6) " "Verilog HDL information at count_M10.sv(6): always construct contains both blocking and non-blocking assignments" {  } { { "./Sprint2/count_M10.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint2/count_M10.sv" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1680037780827 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Mod_Teste.sv 14 14 " "Using design file Mod_Teste.sv, which is not specified as a design file for the current project, but contains definitions for 14 design units and 14 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "./LCD_TEST2.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/LCD_TEST2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680037780830 ""} { "Info" "ISGN_ENTITY_NAME" "2 LCD_Controller " "Found entity 2: LCD_Controller" {  } { { "./LCD_Controller.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/LCD_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680037780830 ""} { "Info" "ISGN_ENTITY_NAME" "3 ULA " "Found entity 3: ULA" {  } { { "./Sprint1/ULA.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint1/ULA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680037780830 ""} { "Info" "ISGN_ENTITY_NAME" "4 decod_hexa2_7seg " "Found entity 4: decod_hexa2_7seg" {  } { { "./Sprint2/decod_hexa2_7seg.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint2/decod_hexa2_7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680037780830 ""} { "Info" "ISGN_ENTITY_NAME" "5 seven_segment_loop " "Found entity 5: seven_segment_loop" {  } { { "./Sprint2/seven_segment_loop.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint2/seven_segment_loop.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680037780830 ""} { "Info" "ISGN_ENTITY_NAME" "6 frequencydivider " "Found entity 6: frequencydivider" {  } { { "./Sprint2/frequencydivider.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint2/frequencydivider.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680037780830 ""} { "Info" "ISGN_ENTITY_NAME" "7 count_M10 " "Found entity 7: count_M10" {  } { { "./Sprint2/count_M10.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint2/count_M10.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680037780830 ""} { "Info" "ISGN_ENTITY_NAME" "8 RegisterFile " "Found entity 8: RegisterFile" {  } { { "./Sprint3/RegisterFile.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint3/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680037780830 ""} { "Info" "ISGN_ENTITY_NAME" "9 ula " "Found entity 9: ula" {  } { { "./Sprint4/Ula.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint4/Ula.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680037780830 ""} { "Info" "ISGN_ENTITY_NAME" "10 control_unit " "Found entity 10: control_unit" {  } { { "./Sprint5/ControlUnit.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint5/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680037780830 ""} { "Info" "ISGN_ENTITY_NAME" "11 InstrMemory " "Found entity 11: InstrMemory" {  } { { "./Sprint5/InstrMemory.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint5/InstrMemory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680037780830 ""} { "Info" "ISGN_ENTITY_NAME" "12 PC " "Found entity 12: PC" {  } { { "./Sprint5/PC.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint5/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680037780830 ""} { "Info" "ISGN_ENTITY_NAME" "13 CPUv010 " "Found entity 13: CPUv010" {  } { { "./Sprint5/CPU v0.1.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint5/CPU v0.1.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680037780830 ""} { "Info" "ISGN_ENTITY_NAME" "14 Mod_Teste " "Found entity 14: Mod_Teste" {  } { { "Mod_Teste.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Mod_Teste.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680037780830 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1680037780830 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "frequencydivider frequencydivider.sv(7) " "Verilog HDL Parameter Declaration warning at frequencydivider.sv(7): Parameter Declaration in module \"frequencydivider\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "./Sprint2/frequencydivider.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint2/frequencydivider.sv" 7 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1680037780833 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "InstrMemory InstrMemory.sv(6) " "Verilog HDL Parameter Declaration warning at InstrMemory.sv(6): Parameter Declaration in module \"InstrMemory\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "./Sprint5/InstrMemory.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint5/InstrMemory.sv" 6 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1680037780834 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mod_Teste " "Elaborating entity \"Mod_Teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680037780837 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Mod_Teste.sv(24) " "Output port \"HEX0\" at Mod_Teste.sv(24) has no driver" {  } { { "Mod_Teste.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Mod_Teste.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680037780840 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Mod_Teste.sv(24) " "Output port \"HEX1\" at Mod_Teste.sv(24) has no driver" {  } { { "Mod_Teste.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Mod_Teste.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680037780841 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Mod_Teste.sv(24) " "Output port \"HEX2\" at Mod_Teste.sv(24) has no driver" {  } { { "Mod_Teste.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Mod_Teste.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680037780841 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Mod_Teste.sv(24) " "Output port \"HEX3\" at Mod_Teste.sv(24) has no driver" {  } { { "Mod_Teste.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Mod_Teste.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680037780841 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Mod_Teste.sv(24) " "Output port \"HEX4\" at Mod_Teste.sv(24) has no driver" {  } { { "Mod_Teste.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Mod_Teste.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680037780841 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Mod_Teste.sv(24) " "Output port \"HEX5\" at Mod_Teste.sv(24) has no driver" {  } { { "Mod_Teste.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Mod_Teste.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680037780841 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 Mod_Teste.sv(24) " "Output port \"HEX6\" at Mod_Teste.sv(24) has no driver" {  } { { "Mod_Teste.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Mod_Teste.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680037780841 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 Mod_Teste.sv(24) " "Output port \"HEX7\" at Mod_Teste.sv(24) has no driver" {  } { { "Mod_Teste.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Mod_Teste.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680037780841 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG Mod_Teste.sv(25) " "Output port \"LEDG\" at Mod_Teste.sv(25) has no driver" {  } { { "Mod_Teste.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Mod_Teste.sv" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680037780841 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR Mod_Teste.sv(26) " "Output port \"LEDR\" at Mod_Teste.sv(26) has no driver" {  } { { "Mod_Teste.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Mod_Teste.sv" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680037780841 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD Mod_Teste.sv(28) " "Output port \"UART_TXD\" at Mod_Teste.sv(28) has no driver" {  } { { "Mod_Teste.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Mod_Teste.sv" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680037780841 "|Mod_Teste"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:MyLCD " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:MyLCD\"" {  } { { "Mod_Teste.sv" "MyLCD" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Mod_Teste.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680037780855 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST2.sv(60) " "Verilog HDL assignment warning at LCD_TEST2.sv(60): truncated value with size 32 to match size of target (18)" {  } { { "./LCD_TEST2.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/LCD_TEST2.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680037780857 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST2.sv(69) " "Verilog HDL assignment warning at LCD_TEST2.sv(69): truncated value with size 32 to match size of target (6)" {  } { { "./LCD_TEST2.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/LCD_TEST2.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680037780857 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST2.sv(71) " "Verilog HDL assignment warning at LCD_TEST2.sv(71): truncated value with size 32 to match size of target (6)" {  } { { "./LCD_TEST2.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/LCD_TEST2.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680037780858 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:MyLCD\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:MyLCD\|LCD_Controller:u0\"" {  } { { "./LCD_TEST2.sv" "u0" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/LCD_TEST2.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680037780880 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.sv(66) " "Verilog HDL assignment warning at LCD_Controller.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "./LCD_Controller.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/LCD_Controller.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680037780882 "|Mod_Teste|LCD_TEST:MyLCD|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPUv010 CPUv010:myCPU " "Elaborating entity \"CPUv010\" for hierarchy \"CPUv010:myCPU\"" {  } { { "Mod_Teste.sv" "myCPU" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Mod_Teste.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680037780892 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 CPU v0.1.sv(23) " "Verilog HDL assignment warning at CPU v0.1.sv(23): truncated value with size 5 to match size of target (4)" {  } { { "./Sprint5/CPU v0.1.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint5/CPU v0.1.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680037780893 "|Mod_Teste|CPUv010:myCPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CPU v0.1.sv(25) " "Verilog HDL assignment warning at CPU v0.1.sv(25): truncated value with size 32 to match size of target (8)" {  } { { "./Sprint5/CPU v0.1.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint5/CPU v0.1.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680037780894 "|Mod_Teste|CPUv010:myCPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPUv010:myCPU\|PC:myPC " "Elaborating entity \"PC\" for hierarchy \"CPUv010:myCPU\|PC:myPC\"" {  } { { "./Sprint5/CPU v0.1.sv" "myPC" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint5/CPU v0.1.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680037780904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrMemory CPUv010:myCPU\|InstrMemory:myInstrMemory " "Elaborating entity \"InstrMemory\" for hierarchy \"CPUv010:myCPU\|InstrMemory:myInstrMemory\"" {  } { { "./Sprint5/CPU v0.1.sv" "myInstrMemory" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint5/CPU v0.1.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680037780911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit CPUv010:myCPU\|control_unit:myULAControl " "Elaborating entity \"control_unit\" for hierarchy \"CPUv010:myCPU\|control_unit:myULAControl\"" {  } { { "./Sprint5/CPU v0.1.sv" "myULAControl" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint5/CPU v0.1.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680037780920 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.sv(15) " "Verilog HDL Case Statement warning at ControlUnit.sv(15): incomplete case statement has no default case item" {  } { { "./Sprint5/ControlUnit.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint5/ControlUnit.sv" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1680037780922 "|Mod_Teste|CPUv010:myCPU|control_unit:myULAControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite ControlUnit.sv(15) " "Verilog HDL Always Construct warning at ControlUnit.sv(15): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "./Sprint5/ControlUnit.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint5/ControlUnit.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680037780922 "|Mod_Teste|CPUv010:myCPU|control_unit:myULAControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst ControlUnit.sv(15) " "Verilog HDL Always Construct warning at ControlUnit.sv(15): inferring latch(es) for variable \"RegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "./Sprint5/ControlUnit.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint5/ControlUnit.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680037780923 "|Mod_Teste|CPUv010:myCPU|control_unit:myULAControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ULASrc ControlUnit.sv(15) " "Verilog HDL Always Construct warning at ControlUnit.sv(15): inferring latch(es) for variable \"ULASrc\", which holds its previous value in one or more paths through the always construct" {  } { { "./Sprint5/ControlUnit.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint5/ControlUnit.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680037780923 "|Mod_Teste|CPUv010:myCPU|control_unit:myULAControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ULAControl ControlUnit.sv(15) " "Verilog HDL Always Construct warning at ControlUnit.sv(15): inferring latch(es) for variable \"ULAControl\", which holds its previous value in one or more paths through the always construct" {  } { { "./Sprint5/ControlUnit.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint5/ControlUnit.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680037780923 "|Mod_Teste|CPUv010:myCPU|control_unit:myULAControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch ControlUnit.sv(15) " "Verilog HDL Always Construct warning at ControlUnit.sv(15): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "./Sprint5/ControlUnit.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint5/ControlUnit.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680037780923 "|Mod_Teste|CPUv010:myCPU|control_unit:myULAControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite ControlUnit.sv(15) " "Verilog HDL Always Construct warning at ControlUnit.sv(15): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "./Sprint5/ControlUnit.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint5/ControlUnit.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680037780923 "|Mod_Teste|CPUv010:myCPU|control_unit:myULAControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg ControlUnit.sv(15) " "Verilog HDL Always Construct warning at ControlUnit.sv(15): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "./Sprint5/ControlUnit.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint5/ControlUnit.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680037780923 "|Mod_Teste|CPUv010:myCPU|control_unit:myULAControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Jump ControlUnit.sv(15) " "Verilog HDL Always Construct warning at ControlUnit.sv(15): inferring latch(es) for variable \"Jump\", which holds its previous value in one or more paths through the always construct" {  } { { "./Sprint5/ControlUnit.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint5/ControlUnit.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680037780923 "|Mod_Teste|CPUv010:myCPU|control_unit:myULAControl"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "ControlUnit.sv(15) " "SystemVerilog RTL Coding error at ControlUnit.sv(15): always_comb construct does not infer purely combinational logic." {  } { { "./Sprint5/ControlUnit.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint5/ControlUnit.sv" 15 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1680037780924 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump ControlUnit.sv(15) " "Inferred latch for \"Jump\" at ControlUnit.sv(15)" {  } { { "./Sprint5/ControlUnit.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint5/ControlUnit.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680037780924 "|Mod_Teste|CPUv010:myCPU|control_unit:myULAControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg ControlUnit.sv(15) " "Inferred latch for \"MemtoReg\" at ControlUnit.sv(15)" {  } { { "./Sprint5/ControlUnit.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint5/ControlUnit.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680037780924 "|Mod_Teste|CPUv010:myCPU|control_unit:myULAControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite ControlUnit.sv(15) " "Inferred latch for \"MemWrite\" at ControlUnit.sv(15)" {  } { { "./Sprint5/ControlUnit.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint5/ControlUnit.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680037780925 "|Mod_Teste|CPUv010:myCPU|control_unit:myULAControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch ControlUnit.sv(15) " "Inferred latch for \"Branch\" at ControlUnit.sv(15)" {  } { { "./Sprint5/ControlUnit.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint5/ControlUnit.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680037780925 "|Mod_Teste|CPUv010:myCPU|control_unit:myULAControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAControl\[0\] ControlUnit.sv(15) " "Inferred latch for \"ULAControl\[0\]\" at ControlUnit.sv(15)" {  } { { "./Sprint5/ControlUnit.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint5/ControlUnit.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680037780925 "|Mod_Teste|CPUv010:myCPU|control_unit:myULAControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAControl\[1\] ControlUnit.sv(15) " "Inferred latch for \"ULAControl\[1\]\" at ControlUnit.sv(15)" {  } { { "./Sprint5/ControlUnit.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint5/ControlUnit.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680037780925 "|Mod_Teste|CPUv010:myCPU|control_unit:myULAControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAControl\[2\] ControlUnit.sv(15) " "Inferred latch for \"ULAControl\[2\]\" at ControlUnit.sv(15)" {  } { { "./Sprint5/ControlUnit.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint5/ControlUnit.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680037780925 "|Mod_Teste|CPUv010:myCPU|control_unit:myULAControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULASrc ControlUnit.sv(15) " "Inferred latch for \"ULASrc\" at ControlUnit.sv(15)" {  } { { "./Sprint5/ControlUnit.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint5/ControlUnit.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680037780925 "|Mod_Teste|CPUv010:myCPU|control_unit:myULAControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst ControlUnit.sv(15) " "Inferred latch for \"RegDst\" at ControlUnit.sv(15)" {  } { { "./Sprint5/ControlUnit.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint5/ControlUnit.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680037780925 "|Mod_Teste|CPUv010:myCPU|control_unit:myULAControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite ControlUnit.sv(15) " "Inferred latch for \"RegWrite\" at ControlUnit.sv(15)" {  } { { "./Sprint5/ControlUnit.sv" "" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint5/ControlUnit.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680037780925 "|Mod_Teste|CPUv010:myCPU|control_unit:myULAControl"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "CPUv010:myCPU\|control_unit:myULAControl " "Can't elaborate user hierarchy \"CPUv010:myCPU\|control_unit:myULAControl\"" {  } { { "./Sprint5/CPU v0.1.sv" "myULAControl" { Text "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/Sprint5/CPU v0.1.sv" 43 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680037780926 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/output_files/Mod_Teste.map.smsg " "Generated suppressed messages file /home/valmyr/Documentos/GitHub/LASD-2022.2/2022.2/VALMIRFERREIRADASILVA_119211110/output_files/Mod_Teste.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680037780949 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 33 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "409 " "Peak virtual memory: 409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680037781013 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 28 18:09:41 2023 " "Processing ended: Tue Mar 28 18:09:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680037781013 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680037781013 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680037781013 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680037781013 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 33 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 33 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680037781871 ""}
