vendor_name = ModelSim
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.qip
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia.vhd
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia_rst_controller.vhd
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/finalproject_trivia_rst_controller_001.vhd
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_reset_controller.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_irq_mapper.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_008_error_adapter_0.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_std_synchronizer_nocut.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_mux.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_rsp_demux.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux_004.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_mux.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_cmd_demux.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_010.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_006.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_003.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_002.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router_001.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_mm_interconnect_0_router.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_avalon_video_vga_timing.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_vga_controller_0.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_dual_clock_buffer_0.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_video_128_character_rom.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_video_fb_color_rom.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_video_char_mode_rom_128.mif
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/altera_up_video_fb_color_rom.mif
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_video_character_buffer_with_dma_0.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_timer_0.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_sysid_qsys_0.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_pio_sseg.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_pio_output_answer.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_pio_input_key.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_onchip_memory2_0.hex
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_onchip_memory2_0.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.sdc
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_ociram_default_contents.mif
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_rf_ram_a.mif
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_rf_ram_b.mif
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_nios2_gen2_0_cpu_test_bench.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_new_sdram_controller_0.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_jtag_uart_0.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/synthesis/submodules/finalproject_trivia_altpll_0.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/SDC1.sdc
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_FSM.vhd
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_FSM_tb.vhd
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/FinalProject_Trivia_DE10.vhd
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/clock_divider.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/db/scfifo_9621.tdf
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/db/a_dpfifo_bb01.tdf
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/db/a_fefifo_7cf.tdf
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/db/cntr_337.tdf
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_dtn1.tdf
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/db/cntr_n2b.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_s0c1.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_0n61.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_gqh1.tdf
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/db/decode_c7a.tdf
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/db/mux_93b.tdf
source_file = 1, finalproject_trivia_onchip_memory2_0.hex
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_ch62.tdf
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_mkh1.tdf
source_file = 1, altera_up_video_char_mode_rom_128.mif
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dcfifo_d7j1.tdf
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/db/a_gray2bin_jra.tdf
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/db/a_graycounter_g26.tdf
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/db/a_graycounter_cgb.tdf
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/db/altsyncram_9f11.tdf
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/db/alt_synch_pipe_g9l.tdf
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dffpipe_1v8.tdf
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dffpipe_0v8.tdf
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/db/alt_synch_pipe_h9l.tdf
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/db/dffpipe_2v8.tdf
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/db/cmpr_0h5.tdf
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/db/mux_9d7.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/db/ip/sld87612b33/alt_sld_fab.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, Z:/Documents/HDL/Quartus_Projects/FinalProject/db/ip/sld87612b33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
design_name = FinalProject_Trivia_DE10
instance = comp, \DRAM_ADDR[0]~output\, DRAM_ADDR[0]~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_ADDR[1]~output\, DRAM_ADDR[1]~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_ADDR[2]~output\, DRAM_ADDR[2]~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_ADDR[3]~output\, DRAM_ADDR[3]~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_ADDR[4]~output\, DRAM_ADDR[4]~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_ADDR[5]~output\, DRAM_ADDR[5]~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_ADDR[6]~output\, DRAM_ADDR[6]~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_ADDR[7]~output\, DRAM_ADDR[7]~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_ADDR[8]~output\, DRAM_ADDR[8]~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_ADDR[9]~output\, DRAM_ADDR[9]~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_ADDR[10]~output\, DRAM_ADDR[10]~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_ADDR[11]~output\, DRAM_ADDR[11]~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_ADDR[12]~output\, DRAM_ADDR[12]~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_BA[0]~output\, DRAM_BA[0]~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_BA[1]~output\, DRAM_BA[1]~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_CAS_N~output\, DRAM_CAS_N~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_CKE~output\, DRAM_CKE~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_CS_N~output\, DRAM_CS_N~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_RAS_N~output\, DRAM_RAS_N~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_WE_N~output\, DRAM_WE_N~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_UDQM~output\, DRAM_UDQM~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_LDQM~output\, DRAM_LDQM~output, FinalProject_Trivia_DE10, 1
instance = comp, \VGA_HS~output\, VGA_HS~output, FinalProject_Trivia_DE10, 1
instance = comp, \VGA_VS~output\, VGA_VS~output, FinalProject_Trivia_DE10, 1
instance = comp, \VGA_R[0]~output\, VGA_R[0]~output, FinalProject_Trivia_DE10, 1
instance = comp, \VGA_R[1]~output\, VGA_R[1]~output, FinalProject_Trivia_DE10, 1
instance = comp, \VGA_R[2]~output\, VGA_R[2]~output, FinalProject_Trivia_DE10, 1
instance = comp, \VGA_R[3]~output\, VGA_R[3]~output, FinalProject_Trivia_DE10, 1
instance = comp, \VGA_G[0]~output\, VGA_G[0]~output, FinalProject_Trivia_DE10, 1
instance = comp, \VGA_G[1]~output\, VGA_G[1]~output, FinalProject_Trivia_DE10, 1
instance = comp, \VGA_G[2]~output\, VGA_G[2]~output, FinalProject_Trivia_DE10, 1
instance = comp, \VGA_G[3]~output\, VGA_G[3]~output, FinalProject_Trivia_DE10, 1
instance = comp, \VGA_B[0]~output\, VGA_B[0]~output, FinalProject_Trivia_DE10, 1
instance = comp, \VGA_B[1]~output\, VGA_B[1]~output, FinalProject_Trivia_DE10, 1
instance = comp, \VGA_B[2]~output\, VGA_B[2]~output, FinalProject_Trivia_DE10, 1
instance = comp, \VGA_B[3]~output\, VGA_B[3]~output, FinalProject_Trivia_DE10, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, FinalProject_Trivia_DE10, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, FinalProject_Trivia_DE10, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, FinalProject_Trivia_DE10, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, FinalProject_Trivia_DE10, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, FinalProject_Trivia_DE10, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, FinalProject_Trivia_DE10, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, FinalProject_Trivia_DE10, 1
instance = comp, \HEX0[7]~output\, HEX0[7]~output, FinalProject_Trivia_DE10, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, FinalProject_Trivia_DE10, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, FinalProject_Trivia_DE10, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, FinalProject_Trivia_DE10, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, FinalProject_Trivia_DE10, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, FinalProject_Trivia_DE10, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, FinalProject_Trivia_DE10, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, FinalProject_Trivia_DE10, 1
instance = comp, \HEX1[7]~output\, HEX1[7]~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_CLK~output\, DRAM_CLK~output, FinalProject_Trivia_DE10, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, FinalProject_Trivia_DE10, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, FinalProject_Trivia_DE10, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, FinalProject_Trivia_DE10, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, FinalProject_Trivia_DE10, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_DQ[0]~output\, DRAM_DQ[0]~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_DQ[1]~output\, DRAM_DQ[1]~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_DQ[2]~output\, DRAM_DQ[2]~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_DQ[3]~output\, DRAM_DQ[3]~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_DQ[4]~output\, DRAM_DQ[4]~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_DQ[5]~output\, DRAM_DQ[5]~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_DQ[6]~output\, DRAM_DQ[6]~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_DQ[7]~output\, DRAM_DQ[7]~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_DQ[8]~output\, DRAM_DQ[8]~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_DQ[9]~output\, DRAM_DQ[9]~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_DQ[10]~output\, DRAM_DQ[10]~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_DQ[11]~output\, DRAM_DQ[11]~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_DQ[12]~output\, DRAM_DQ[12]~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_DQ[13]~output\, DRAM_DQ[13]~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_DQ[14]~output\, DRAM_DQ[14]~output, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_DQ[15]~output\, DRAM_DQ[15]~output, FinalProject_Trivia_DE10, 1
instance = comp, \altera_reserved_tdo~output\, altera_reserved_tdo~output, FinalProject_Trivia_DE10, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, FinalProject_Trivia_DE10, 1
instance = comp, \CLOCK_50~inputclkctrl\, CLOCK_50~inputclkctrl, FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\, u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller_001|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[0]~feeder\, u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[2]~feeder\, u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[2]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[2]\, u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|r_sync_rst_chain[3]\, u0|rst_controller_001|rst_controller_001|r_sync_rst_chain[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|r_sync_rst_chain~1\, u0|rst_controller_001|rst_controller_001|r_sync_rst_chain~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|r_sync_rst_chain[2]\, u0|rst_controller_001|rst_controller_001|r_sync_rst_chain[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|r_sync_rst_chain~0\, u0|rst_controller_001|rst_controller_001|r_sync_rst_chain~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|r_sync_rst_chain[1]\, u0|rst_controller_001|rst_controller_001|r_sync_rst_chain[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[3]\, u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0\, u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[4]\, u0|rst_controller_001|rst_controller_001|altera_reset_synchronizer_int_chain[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|WideOr0~0\, u0|rst_controller_001|rst_controller_001|WideOr0~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|r_sync_rst\, u0|rst_controller_001|rst_controller_001|r_sync_rst, FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|r_sync_rst~clkctrl\, u0|rst_controller_001|rst_controller_001|r_sync_rst~clkctrl, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][84]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][84], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~3\, u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder\, u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\, u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\, u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller_001|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|always2~0\, u0|rst_controller_001|rst_controller_001|always2~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_001|rst_controller_001|r_early_rst\, u0|rst_controller_001|rst_controller_001|r_early_rst, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]\, u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~0\, u0|mm_interconnect_0|cmd_mux_006|src_payload~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][66]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][66], FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0\, u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1097w[2]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~feeder\, u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1]\, u0|onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[1], FinalProject_Trivia_DE10, 1
instance = comp, \altera_reserved_tms~input\, altera_reserved_tms~input, FinalProject_Trivia_DE10, 1
instance = comp, \altera_reserved_tck~input\, altera_reserved_tck~input, FinalProject_Trivia_DE10, 1
instance = comp, \altera_reserved_tdi~input\, altera_reserved_tdi~input, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~1\, u0|mm_interconnect_0|cmd_mux_004|src_payload~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[0]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_valid~0\, u0|nios2_gen2_0|cpu|F_valid~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_valid~feeder\, u0|nios2_gen2_0|cpu|D_valid~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_valid\, u0|nios2_gen2_0|cpu|D_valid, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_valid~feeder\, u0|nios2_gen2_0|cpu|R_valid~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_valid\, u0|nios2_gen2_0|cpu|R_valid, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_new_inst\, u0|nios2_gen2_0|cpu|E_new_inst, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_from_R~3\, u0|nios2_gen2_0|cpu|E_valid_from_R~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rst1~feeder\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rst1~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rst1\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rst1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~7\, u0|mm_interconnect_0|cmd_demux|WideOr0~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0\, u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal11~0, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~7, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~5, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~6, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~2, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~4, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~22\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[37]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[37], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~20\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[36]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[36], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~23\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~23, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~24\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~24, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[35]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[35], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_trivia_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0\, u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2\, u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14\, u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~3\, u0|nios2_gen2_0|cpu|Equal0~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~4\, u0|nios2_gen2_0|cpu|Equal0~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~5\, u0|nios2_gen2_0|cpu|Equal0~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11\, u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2\, u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0\, u0|nios2_gen2_0|cpu|D_ctrl_mem16~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1\, u0|nios2_gen2_0|cpu|D_ctrl_mem16~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]~1\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[26]~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|cfgrom_readdata[26]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~28\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~28, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem32~0\, u0|nios2_gen2_0|cpu|D_ctrl_mem32~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1\, u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~3\, u0|nios2_gen2_0|cpu|Equal62~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_rdctl\, u0|nios2_gen2_0|cpu|D_op_rdctl, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg\, u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~0\, u0|nios2_gen2_0|cpu|E_alu_result~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~8\, u0|nios2_gen2_0|cpu|Equal0~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~10\, u0|nios2_gen2_0|cpu|Equal0~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~9\, u0|nios2_gen2_0|cpu|Equal0~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_logic~0\, u0|nios2_gen2_0|cpu|D_ctrl_logic~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~7\, u0|nios2_gen2_0|cpu|Equal0~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_logic\, u0|nios2_gen2_0|cpu|D_ctrl_logic, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_logic\, u0|nios2_gen2_0|cpu|R_ctrl_logic, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0\, u0|nios2_gen2_0|cpu|D_ctrl_mem8~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op[0]~1\, u0|nios2_gen2_0|cpu|D_logic_op[0]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_logic_op[0]\, u0|nios2_gen2_0|cpu|R_logic_op[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~0\, u0|mm_interconnect_0|cmd_mux_004|src_payload~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|debugaccess\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|debugaccess, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0\, u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|write~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|write~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|write~1\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|write~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|write\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|write, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~27\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~27, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[18]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[18], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1\, u0|nios2_gen2_0|cpu|D_ctrl_mem8~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0\, u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~5\, u0|nios2_gen2_0|cpu|Equal62~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~4\, u0|nios2_gen2_0|cpu|Equal62~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2\, u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5\, u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0\, u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1\, u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~12\, u0|nios2_gen2_0|cpu|Equal0~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~16\, u0|nios2_gen2_0|cpu|Equal0~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_use_imm~0\, u0|nios2_gen2_0|cpu|R_src2_use_imm~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_use_imm~1\, u0|nios2_gen2_0|cpu|R_src2_use_imm~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_use_imm\, u0|nios2_gen2_0|cpu|R_src2_use_imm, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0\, u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1\, u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot\, u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo~1\, u0|nios2_gen2_0|cpu|R_src2_lo~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[2]~9\, u0|nios2_gen2_0|cpu|R_src2_lo[2]~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[2]\, u0|nios2_gen2_0|cpu|E_src2[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[2]~24\, u0|nios2_gen2_0|cpu|E_logic_result[2]~24, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[2]~24\, u0|nios2_gen2_0|cpu|W_alu_result[2]~24, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0\, u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1\, u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right\, u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~26\, u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~26, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[1]\, u0|nios2_gen2_0|cpu|E_shift_rot_result[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~28\, u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~28, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[0]\, u0|nios2_gen2_0|cpu|E_shift_rot_result[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0\, u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~7\, u0|nios2_gen2_0|cpu|Equal62~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1\, u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~2\, u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_shift_logical\, u0|nios2_gen2_0|cpu|R_ctrl_shift_logical, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0\, u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_rot_right\, u0|nios2_gen2_0|cpu|R_ctrl_rot_right, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0\, u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~30\, u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~30, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0\, u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~12\, u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~14\, u0|nios2_gen2_0|cpu|Equal0~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~6\, u0|nios2_gen2_0|cpu|Equal62~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~13\, u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~10\, u0|nios2_gen2_0|cpu|Equal62~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~11\, u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~8\, u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~11\, u0|nios2_gen2_0|cpu|Equal62~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~9\, u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~14\, u0|nios2_gen2_0|cpu|Equal62~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~10\, u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~14\, u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~9\, u0|nios2_gen2_0|cpu|Equal62~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~12\, u0|nios2_gen2_0|cpu|Equal62~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0\, u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1\, u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~15\, u0|nios2_gen2_0|cpu|Equal0~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~15\, u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~16\, u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_hbreak~0\, u0|nios2_gen2_0|cpu|D_op_hbreak~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~17\, u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2\, u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~13\, u0|nios2_gen2_0|cpu|Equal62~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3\, u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4\, u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~13\, u0|nios2_gen2_0|cpu|Equal0~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~11\, u0|nios2_gen2_0|cpu|Equal0~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2\, u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~5\, u0|nios2_gen2_0|cpu|D_ctrl_retaddr~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~6\, u0|nios2_gen2_0|cpu|D_ctrl_retaddr~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~7\, u0|nios2_gen2_0|cpu|D_ctrl_retaddr~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_retaddr\, u0|nios2_gen2_0|cpu|R_ctrl_retaddr, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br\, u0|nios2_gen2_0|cpu|R_ctrl_br, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1~15\, u0|nios2_gen2_0|cpu|R_src1~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][76]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][76], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem~5\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][42]~feeder\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][42]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0\, u0|mm_interconnect_0|timer_0_s1_agent|m0_write~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|comb~0\, u0|video_character_buffer_with_dma_0|comb~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|Equal3~2\, u0|mm_interconnect_0|router|Equal3~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|Equal11~0\, u0|mm_interconnect_0|router|Equal11~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_translator|read_latency_shift_reg~3\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_translator|read_latency_shift_reg~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_translator|read_latency_shift_reg~4\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_translator|read_latency_shift_reg~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_translator|read_latency_shift_reg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[0]~2\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[0]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[0]~3\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[0]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|Equal11~1\, u0|mm_interconnect_0|router|Equal11~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0\, u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1\, u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16\, u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[15]~15\, u0|nios2_gen2_0|cpu|E_src2[15]~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|altpll_0|sd1|pll7\, u0|altpll_0|sd1|pll7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|altpll_0|sd1|wire_pll7_clk[2]~clkctrl\, u0|altpll_0|sd1|wire_pll7_clk[2]~clkctrl, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|_~1\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|_~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[0]~9\, u0|video_character_buffer_with_dma_0|y_position[0]~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[1]~11\, u0|video_character_buffer_with_dma_0|y_position[1]~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[2]~13\, u0|video_character_buffer_with_dma_0|y_position[2]~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~4\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~5\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a5~0\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a5~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a5\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a7~1\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a7~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a7\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[7]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[7]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[7]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[4]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[4]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[4]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[5]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[5]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[5]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor4\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_bwp|dffe15a[4]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_bwp|dffe15a[4]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_bwp|dffe15a[4]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_bwp|dffe15a[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|_~3\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|_~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a4~0\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a4~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a4\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[4]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[4]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[4]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[4]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|cntr_cout[5]~0\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|cntr_cout[5]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a7~0\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a7~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a7\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[7]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[7]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[7]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[7]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[7]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[7]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a6~0\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a6~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a6\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[6]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[6]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[6]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[6]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor4\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_brp|dffe15a[4]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_brp|dffe15a[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[3]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[3]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[3]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[3]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor3\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_brp|dffe15a[3]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_brp|dffe15a[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[3]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[3]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[3]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor3\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_bwp|dffe15a[3]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_bwp|dffe15a[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[2]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[2]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[2]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[2]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor2\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_brp|dffe15a[2]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_brp|dffe15a[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[2]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor2\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_bwp|dffe15a[2]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_bwp|dffe15a[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[1]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[1]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[1]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[1]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[1]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor1\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_brp|dffe15a[1]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_brp|dffe15a[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[1]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[1]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[1]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor1\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_bwp|dffe15a[1]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_bwp|dffe15a[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[0]~0\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[0]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[0]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[0]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor0\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_brp|dffe15a[0]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_brp|dffe15a[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[0]~0\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[0]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor0\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_bwp|dffe15a[0]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_bwp|dffe15a[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|op_1~1\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|op_1~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|op_1~3\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|op_1~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|op_1~5\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|op_1~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|op_1~7\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|op_1~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|op_1~8\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|op_1~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~2\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~3\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a3~0\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a3~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a3\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a4~0\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a4~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a4\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~7\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|sub_parity10a[1]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|sub_parity10a[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~8\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|sub_parity10a[0]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|sub_parity10a[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~6\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|parity9\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|parity9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~0\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a0\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a1~0\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a1~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a1\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~1\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|_~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a2~0\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a2~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a2\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a7~0\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a7~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a6~0\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a6~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a6\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g1p|counter8a6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[6]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[6]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[6]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ram_address_a[6]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ram_address_a[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_bwp|dffe15a[6]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_bwp|dffe15a[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor6\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_brp|dffe15a[6]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_brp|dffe15a[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor5\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|wrptr_g_gray2bin|xor5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_bwp|dffe15a[5]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_bwp|dffe15a[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|op_1~10\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|op_1~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|op_1~12\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|op_1~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[0]~10\, u0|video_character_buffer_with_dma_0|x_position[0]~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[5]~18\, u0|video_character_buffer_with_dma_0|x_position[5]~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_startofpacket[2]~1\, u0|video_character_buffer_with_dma_0|delayed_startofpacket[2]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[0]\, u0|video_character_buffer_with_dma_0|x_position[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[1]~12\, u0|video_character_buffer_with_dma_0|x_position[1]~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[1]\, u0|video_character_buffer_with_dma_0|x_position[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[2]~14\, u0|video_character_buffer_with_dma_0|x_position[2]~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[2]\, u0|video_character_buffer_with_dma_0|x_position[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[3]~16\, u0|video_character_buffer_with_dma_0|x_position[3]~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[3]\, u0|video_character_buffer_with_dma_0|x_position[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[4]~19\, u0|video_character_buffer_with_dma_0|x_position[4]~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[4]\, u0|video_character_buffer_with_dma_0|x_position[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[5]~21\, u0|video_character_buffer_with_dma_0|x_position[5]~21, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[5]\, u0|video_character_buffer_with_dma_0|x_position[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[6]~23\, u0|video_character_buffer_with_dma_0|x_position[6]~23, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[6]\, u0|video_character_buffer_with_dma_0|x_position[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[7]~25\, u0|video_character_buffer_with_dma_0|x_position[7]~25, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[7]\, u0|video_character_buffer_with_dma_0|x_position[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[8]~27\, u0|video_character_buffer_with_dma_0|x_position[8]~27, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[8]\, u0|video_character_buffer_with_dma_0|x_position[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|Equal2~0\, u0|video_character_buffer_with_dma_0|Equal2~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[9]~29\, u0|video_character_buffer_with_dma_0|x_position[9]~29, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|x_position[9]\, u0|video_character_buffer_with_dma_0|x_position[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|Equal2~1\, u0|video_character_buffer_with_dma_0|Equal2~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|Equal2~2\, u0|video_character_buffer_with_dma_0|Equal2~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[2]~18\, u0|video_character_buffer_with_dma_0|y_position[2]~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[2]~19\, u0|video_character_buffer_with_dma_0|y_position[2]~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[2]\, u0|video_character_buffer_with_dma_0|y_position[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[3]~15\, u0|video_character_buffer_with_dma_0|y_position[3]~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[3]\, u0|video_character_buffer_with_dma_0|y_position[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[4]~20\, u0|video_character_buffer_with_dma_0|y_position[4]~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[4]\, u0|video_character_buffer_with_dma_0|y_position[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[5]~22\, u0|video_character_buffer_with_dma_0|y_position[5]~22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[5]\, u0|video_character_buffer_with_dma_0|y_position[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[6]~24\, u0|video_character_buffer_with_dma_0|y_position[6]~24, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[6]\, u0|video_character_buffer_with_dma_0|y_position[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|Equal3~0\, u0|video_character_buffer_with_dma_0|Equal3~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[7]~26\, u0|video_character_buffer_with_dma_0|y_position[7]~26, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[7]\, u0|video_character_buffer_with_dma_0|y_position[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[8]~28\, u0|video_character_buffer_with_dma_0|y_position[8]~28, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[8]\, u0|video_character_buffer_with_dma_0|y_position[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|Equal3~1\, u0|video_character_buffer_with_dma_0|Equal3~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[2]~17\, u0|video_character_buffer_with_dma_0|y_position[2]~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[0]\, u0|video_character_buffer_with_dma_0|y_position[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|y_position[1]\, u0|video_character_buffer_with_dma_0|y_position[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|always4~3\, u0|video_character_buffer_with_dma_0|always4~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|always4~1\, u0|video_character_buffer_with_dma_0|always4~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|always4~2\, u0|video_character_buffer_with_dma_0|always4~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|always4~0\, u0|video_character_buffer_with_dma_0|always4~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|always4~4\, u0|video_character_buffer_with_dma_0|always4~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|always4~5\, u0|video_character_buffer_with_dma_0|always4~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_startofpacket~4\, u0|video_character_buffer_with_dma_0|delayed_startofpacket~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_startofpacket[0]\, u0|video_character_buffer_with_dma_0|delayed_startofpacket[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_startofpacket~3\, u0|video_character_buffer_with_dma_0|delayed_startofpacket~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_startofpacket[1]\, u0|video_character_buffer_with_dma_0|delayed_startofpacket[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_startofpacket~2\, u0|video_character_buffer_with_dma_0|delayed_startofpacket~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_startofpacket[2]\, u0|video_character_buffer_with_dma_0|delayed_startofpacket[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_startofpacket~0\, u0|video_character_buffer_with_dma_0|delayed_startofpacket~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_startofpacket[3]\, u0|video_character_buffer_with_dma_0|delayed_startofpacket[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a0~_wirecell\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a0~_wirecell, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|_~0\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|_~0, FinalProject_Trivia_DE10, 1
instance = comp, \~GND\, ~GND, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_x_position~3\, u0|video_character_buffer_with_dma_0|delayed_x_position~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_x_position[0]\, u0|video_character_buffer_with_dma_0|delayed_x_position[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_x_position~0\, u0|video_character_buffer_with_dma_0|delayed_x_position~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_x_position[3]\, u0|video_character_buffer_with_dma_0|delayed_x_position[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_x_position~4\, u0|video_character_buffer_with_dma_0|delayed_x_position~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_x_position[1]\, u0|video_character_buffer_with_dma_0|delayed_x_position[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_x_position~1\, u0|video_character_buffer_with_dma_0|delayed_x_position~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_x_position[4]\, u0|video_character_buffer_with_dma_0|delayed_x_position[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_x_position~5\, u0|video_character_buffer_with_dma_0|delayed_x_position~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_x_position[2]\, u0|video_character_buffer_with_dma_0|delayed_x_position[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_x_position~2\, u0|video_character_buffer_with_dma_0|delayed_x_position~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_x_position[5]\, u0|video_character_buffer_with_dma_0|delayed_x_position[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_y_position~3\, u0|video_character_buffer_with_dma_0|delayed_y_position~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_y_position[0]\, u0|video_character_buffer_with_dma_0|delayed_y_position[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_y_position~0\, u0|video_character_buffer_with_dma_0|delayed_y_position~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_y_position[3]\, u0|video_character_buffer_with_dma_0|delayed_y_position[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_y_position~4\, u0|video_character_buffer_with_dma_0|delayed_y_position~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_y_position[1]\, u0|video_character_buffer_with_dma_0|delayed_y_position[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_y_position~1\, u0|video_character_buffer_with_dma_0|delayed_y_position~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_y_position[4]\, u0|video_character_buffer_with_dma_0|delayed_y_position[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_y_position~5\, u0|video_character_buffer_with_dma_0|delayed_y_position~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_y_position[2]\, u0|video_character_buffer_with_dma_0|delayed_y_position[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_y_position~2\, u0|video_character_buffer_with_dma_0|delayed_y_position~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_y_position[5]\, u0|video_character_buffer_with_dma_0|delayed_y_position[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~15\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[14]~0\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[14]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[16]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[16], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~8\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[8]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~1\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[0]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[0]~2\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[0]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[0]~0\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[0]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[9]~1\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[9]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|Add2~0\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|Add2~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[1]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[10]~3\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[10]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[2]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[11]~4\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[11]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[3]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[12]~5\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[12]~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[4]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[13]~6\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[13]~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[5]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[14]~7\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[14]~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[6]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[15]~8\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[15]~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[7]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[16]~9\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[16]~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[8]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[17]~10\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[17]~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~25\, u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~25, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~24\, u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~24, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[10]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[19]~12\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[19]~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[11]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[20]~13\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[20]~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[12]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[21]~14\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[21]~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|Char_Buffer_Memory|auto_generated|ram_block1a0\, u0|video_character_buffer_with_dma_0|Char_Buffer_Memory|auto_generated|ram_block1a0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|buf_readdata~0\, u0|video_character_buffer_with_dma_0|buf_readdata~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|buf_readdata[6]~1\, u0|video_character_buffer_with_dma_0|buf_readdata[6]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|buf_readdata[0]\, u0|video_character_buffer_with_dma_0|buf_readdata[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|comb~0\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|comb~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][9]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem~7\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][9]~feeder\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][9]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][9]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|p1_burst_uncompress_address_offset[0]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|p1_burst_uncompress_address_offset[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|burst_uncompress_address_offset[0]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|burst_uncompress_address_offset[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|comb~1\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|comb~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][10]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem~6\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][10]~feeder\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][10]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][10]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|comb~0\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|comb~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|burst_uncompress_address_offset[1]~1\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|burst_uncompress_address_offset[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|burst_uncompress_address_offset[1]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|burst_uncompress_address_offset[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base~0\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base[1]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|source_addr[1]~0\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|source_addr[1]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base~1\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base[0]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|burst_uncompress_address_base[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|source_addr[0]~1\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|uncompressor|source_addr[0]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~8\, u0|mm_interconnect_0|rsp_mux|src_payload~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|Add4~0\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|Add4~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count~1\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count[1]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem~3\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|endofpacket_reg~0\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|endofpacket_reg~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|endofpacket_reg\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|endofpacket_reg, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][79]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][79], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem~4\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][79], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|always10~1\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|always10~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~13\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[16]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[16], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~45\, u0|mm_interconnect_0|rsp_mux|src_payload~45, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Add0~0\, u0|new_sdram_controller_0|Add0~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter~8\, u0|new_sdram_controller_0|refresh_counter~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[0]\, u0|new_sdram_controller_0|refresh_counter[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Add0~2\, u0|new_sdram_controller_0|Add0~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[1]\, u0|new_sdram_controller_0|refresh_counter[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Add0~4\, u0|new_sdram_controller_0|Add0~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[2]\, u0|new_sdram_controller_0|refresh_counter[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Add0~6\, u0|new_sdram_controller_0|Add0~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter~6\, u0|new_sdram_controller_0|refresh_counter~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[3]\, u0|new_sdram_controller_0|refresh_counter[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Add0~8\, u0|new_sdram_controller_0|Add0~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter~7\, u0|new_sdram_controller_0|refresh_counter~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[4]\, u0|new_sdram_controller_0|refresh_counter[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Add0~10\, u0|new_sdram_controller_0|Add0~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter~5\, u0|new_sdram_controller_0|refresh_counter~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[5]\, u0|new_sdram_controller_0|refresh_counter[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Add0~12\, u0|new_sdram_controller_0|Add0~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter~4\, u0|new_sdram_controller_0|refresh_counter~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[6]\, u0|new_sdram_controller_0|refresh_counter[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Add0~14\, u0|new_sdram_controller_0|Add0~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[7]~12\, u0|new_sdram_controller_0|refresh_counter[7]~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[7]\, u0|new_sdram_controller_0|refresh_counter[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Add0~16\, u0|new_sdram_controller_0|Add0~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[8]~11\, u0|new_sdram_controller_0|refresh_counter[8]~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[8]\, u0|new_sdram_controller_0|refresh_counter[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Equal0~1\, u0|new_sdram_controller_0|Equal0~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Equal0~2\, u0|new_sdram_controller_0|Equal0~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Add0~18\, u0|new_sdram_controller_0|Add0~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter~1\, u0|new_sdram_controller_0|refresh_counter~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[9]\, u0|new_sdram_controller_0|refresh_counter[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Add0~20\, u0|new_sdram_controller_0|Add0~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter~3\, u0|new_sdram_controller_0|refresh_counter~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[10]\, u0|new_sdram_controller_0|refresh_counter[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Add0~22\, u0|new_sdram_controller_0|Add0~22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter~2\, u0|new_sdram_controller_0|refresh_counter~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[11]\, u0|new_sdram_controller_0|refresh_counter[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Add0~24\, u0|new_sdram_controller_0|Add0~24, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter~0\, u0|new_sdram_controller_0|refresh_counter~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|refresh_counter[12]\, u0|new_sdram_controller_0|refresh_counter[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Equal0~0\, u0|new_sdram_controller_0|Equal0~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Equal0~3\, u0|new_sdram_controller_0|Equal0~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector8~0\, u0|new_sdram_controller_0|Selector8~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|i_state.001\, u0|new_sdram_controller_0|i_state.001, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector16~0\, u0|new_sdram_controller_0|Selector16~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector16~1\, u0|new_sdram_controller_0|Selector16~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|i_next.010\, u0|new_sdram_controller_0|i_next.010, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|i_count[1]~1\, u0|new_sdram_controller_0|i_count[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|i_count[0]~4\, u0|new_sdram_controller_0|i_count[0]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|i_count[1]~2\, u0|new_sdram_controller_0|i_count[1]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|i_count[1]~3\, u0|new_sdram_controller_0|i_count[1]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|i_count[1]\, u0|new_sdram_controller_0|i_count[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|i_count[1]~0\, u0|new_sdram_controller_0|i_count[1]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|i_count[0]~5\, u0|new_sdram_controller_0|i_count[0]~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|i_count[0]\, u0|new_sdram_controller_0|i_count[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector13~0\, u0|new_sdram_controller_0|Selector13~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector13~1\, u0|new_sdram_controller_0|Selector13~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|i_count[2]\, u0|new_sdram_controller_0|i_count[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector9~0\, u0|new_sdram_controller_0|Selector9~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|i_state.010\, u0|new_sdram_controller_0|i_state.010, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector10~0\, u0|new_sdram_controller_0|Selector10~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector10~1\, u0|new_sdram_controller_0|Selector10~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|i_state.011\, u0|new_sdram_controller_0|i_state.011, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|i_next.000~0\, u0|new_sdram_controller_0|i_next.000~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|i_next.000\, u0|new_sdram_controller_0|i_next.000, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector7~0\, u0|new_sdram_controller_0|Selector7~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|i_state.000\, u0|new_sdram_controller_0|i_state.000, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector6~0\, u0|new_sdram_controller_0|Selector6~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|i_refs[0]\, u0|new_sdram_controller_0|i_refs[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector5~0\, u0|new_sdram_controller_0|Selector5~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|i_refs[1]\, u0|new_sdram_controller_0|i_refs[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector4~0\, u0|new_sdram_controller_0|Selector4~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector4~1\, u0|new_sdram_controller_0|Selector4~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|i_refs[2]\, u0|new_sdram_controller_0|i_refs[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector18~1\, u0|new_sdram_controller_0|Selector18~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector18~0\, u0|new_sdram_controller_0|Selector18~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector18~2\, u0|new_sdram_controller_0|Selector18~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|i_next.111\, u0|new_sdram_controller_0|i_next.111, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector12~0\, u0|new_sdram_controller_0|Selector12~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|i_state.111\, u0|new_sdram_controller_0|i_state.111, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|WideOr6~0\, u0|new_sdram_controller_0|WideOr6~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector17~0\, u0|new_sdram_controller_0|Selector17~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|i_next.101\, u0|new_sdram_controller_0|i_next.101, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|i_state.101~0\, u0|new_sdram_controller_0|i_state.101~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|i_state.101\, u0|new_sdram_controller_0|i_state.101, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|init_done~0\, u0|new_sdram_controller_0|init_done~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|init_done\, u0|new_sdram_controller_0|init_done, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|Equal0~0\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|Equal0~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|always2~0\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|always2~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~0\, u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[1]\, u0|nios2_gen2_0|cpu|d_byteenable[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~1\, u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[0]\, u0|nios2_gen2_0|cpu|d_byteenable[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|WideOr0~1\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|WideOr0~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|m0_write~2\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|m0_write~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|always2~1\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|always2~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entries[1]~0\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entries[1]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entries[1]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entries[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector24~0\, u0|new_sdram_controller_0|Selector24~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_next~17\, u0|new_sdram_controller_0|m_next~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector38~4\, u0|new_sdram_controller_0|Selector38~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector29~0\, u0|new_sdram_controller_0|Selector29~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[0]~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[14]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[32]~3\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[32]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|wr_address~0\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|wr_address~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|wr_address\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|wr_address, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[43]~0\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[43]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[31]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[31], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[43]~0\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[43]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[31]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[31], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[31]~4\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[31]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_rnw~0\, u0|new_sdram_controller_0|active_rnw~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_rnw~1\, u0|new_sdram_controller_0|active_rnw~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_rnw~2\, u0|new_sdram_controller_0|active_rnw~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[13]\, u0|new_sdram_controller_0|active_addr[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[13]~feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[13]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[13]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[31]~4\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[31]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[30]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[30]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[30]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[30], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[30]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[30], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[30]~5\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[30]~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[12]\, u0|new_sdram_controller_0|active_addr[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|pending~2\, u0|new_sdram_controller_0|pending~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[12]~feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[12]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[12]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[30]~2\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[30]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[29]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[29]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[29]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[29], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[29]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[29], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[29]~3\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[29]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[11]\, u0|new_sdram_controller_0|active_addr[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~12\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[17]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[17], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~39\, u0|mm_interconnect_0|rsp_mux|src_payload~39, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_DQ[1]~input\, DRAM_DQ[1]~input, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|za_data[1]\, u0|new_sdram_controller_0|za_data[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|Add0~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|Add0~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[1]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|Add0~1\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|Add0~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[2]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~213\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~213, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~17\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~214\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~214, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[1]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[1]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~135\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~135, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~215\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~215, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~49\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~49, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~33feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~33feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~212\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~212, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~33\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~33, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~136\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~136, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~208\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~208, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~81\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~81, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~211\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~211, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~113\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~113, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~209\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~209, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~97\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~97, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~210\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~210, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~65\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~65, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~133\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~133, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~134\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~134, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~137\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~137, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[1]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[1]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|rp_valid\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|rp_valid, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~35\, u0|mm_interconnect_0|rsp_mux|src_payload~35, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~10\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[19]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~27\, u0|mm_interconnect_0|rsp_mux|src_payload~27, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_DQ[3]~input\, DRAM_DQ[3]~input, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|za_data[3]\, u0|new_sdram_controller_0|za_data[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~83\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~83, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~115\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~115, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~67\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~67, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~99\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~99, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~158\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~158, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~159\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~159, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~35\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~35, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~51\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~51, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~19\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~160\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~160, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~161\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~161, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~162\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~162, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[3]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[3]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|always1~5\, u0|mm_interconnect_0|router|always1~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|Equal8~0\, u0|mm_interconnect_0|router|Equal8~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|Equal8~1\, u0|mm_interconnect_0|router|Equal8~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|always1~6\, u0|mm_interconnect_0|router|always1~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~2\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|Add0~0\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|Add0~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~3\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~1\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~4\, u0|mm_interconnect_0|cmd_demux|sink_ready~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~3\, u0|mm_interconnect_0|cmd_demux|sink_ready~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]~feeder\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux_006|packet_in_progress~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|packet_in_progress\, u0|mm_interconnect_0|cmd_mux_006|packet_in_progress, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src1_valid~2\, u0|mm_interconnect_0|cmd_demux_001|src1_valid~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|update_grant~0\, u0|mm_interconnect_0|cmd_mux_006|update_grant~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|update_grant~1\, u0|mm_interconnect_0|cmd_mux_006|update_grant~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux_006|saved_grant[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|WideOr1~0\, u0|mm_interconnect_0|cmd_mux_006|WideOr1~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|WideOr1\, u0|mm_interconnect_0|cmd_mux_006|WideOr1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][84]\, u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][84], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3\, u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][84]\, u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][84], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_006|src0_valid~0\, u0|mm_interconnect_0|rsp_demux_006|src0_valid~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[20]~6\, u0|nios2_gen2_0|cpu|E_src2[20]~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~6\, u0|nios2_gen2_0|cpu|Equal0~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3\, u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4\, u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16\, u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi~0\, u0|nios2_gen2_0|cpu|R_src2_hi~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[20]\, u0|nios2_gen2_0|cpu|E_src2[20], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_004|src0_valid~0\, u0|mm_interconnect_0|rsp_demux_004|src0_valid~0, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_DQ[7]~input\, DRAM_DQ[7]~input, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|za_data[7]\, u0|new_sdram_controller_0|za_data[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~39\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~39, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~23\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~23, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~7\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~140\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~140, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~55\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~55, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~141\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~141, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~87\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~87, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~119\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~119, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~103feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~103feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~103\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~103, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~71\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~71, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~138\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~138, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~139\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~139, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~142\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~142, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[7]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[7]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~1\, u0|mm_interconnect_0|rsp_mux|src_payload~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12\, u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14\, u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~32\, u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~32, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[7]\, u0|nios2_gen2_0|cpu|F_pc[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[45]\, u0|mm_interconnect_0|cmd_mux_004|src_data[45], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|address[7]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|address[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[34]\, u0|mm_interconnect_0|cmd_mux_004|src_data[34], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|byteenable[2]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|byteenable[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~2\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~31\, u0|mm_interconnect_0|cmd_mux_004|src_payload~31, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[17]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[17], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~30\, u0|mm_interconnect_0|cmd_mux_004|src_payload~30, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[18]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[18], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~29\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~29, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~29\, u0|mm_interconnect_0|cmd_mux_004|src_payload~29, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[19]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~28\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~28, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~28\, u0|mm_interconnect_0|cmd_mux_004|src_payload~28, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[20]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[20], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_DQ[8]~input\, DRAM_DQ[8]~input, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|za_data[8]\, u0|new_sdram_controller_0|za_data[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~40feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~40feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~40\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~40, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~24\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~24, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~8\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~180\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~180, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~56\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~56, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~181\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~181, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~88\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~88, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~120\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~120, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~104\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~104, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~72\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~72, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~178\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~178, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~179\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~179, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~182\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~182, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[8]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[8]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~26\, u0|mm_interconnect_0|cmd_mux_004|src_payload~26, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[23]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[23], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~25\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~25, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~25\, u0|mm_interconnect_0|cmd_mux_004|src_payload~25, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[24]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[24], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~24\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~24, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~24\, u0|mm_interconnect_0|cmd_mux_004|src_payload~24, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[25]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[25], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~23\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~23, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[2]\, u0|nios2_gen2_0|cpu|d_writedata[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~17\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[18]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[18], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~10\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[10]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[10]~2\, u0|nios2_gen2_0|cpu|E_st_data[10]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[10]\, u0|nios2_gen2_0|cpu|d_writedata[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~3\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[2]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[2]~16\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[2]~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|Char_Buffer_Memory|auto_generated|ram_block1a2\, u0|video_character_buffer_with_dma_0|Char_Buffer_Memory|auto_generated|ram_block1a2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|buf_readdata~7\, u0|video_character_buffer_with_dma_0|buf_readdata~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|buf_readdata[2]\, u0|video_character_buffer_with_dma_0|buf_readdata[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~20\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[26]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[26], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_DQ[10]~input\, DRAM_DQ[10]~input, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|za_data[10]\, u0|new_sdram_controller_0|za_data[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~42feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~42feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~42\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~42, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~58\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~58, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~26\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~26, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~10\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~170\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~170, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~171\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~171, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~90\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~90, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~122\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~122, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~106\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~106, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~74\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~74, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~168\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~168, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~169\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~169, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~172\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~172, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[10]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[10]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[3]~0\, u0|video_character_buffer_with_dma_0|ctrl_readdata[3]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~13\, u0|video_character_buffer_with_dma_0|control_reg~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~2\, u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[3]\, u0|nios2_gen2_0|cpu|d_byteenable[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[24]~14\, u0|video_character_buffer_with_dma_0|control_reg[24]~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[26]\, u0|video_character_buffer_with_dma_0|control_reg[26], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~10\, u0|video_character_buffer_with_dma_0|ctrl_readdata~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[3]~2\, u0|video_character_buffer_with_dma_0|ctrl_readdata[3]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[26]\, u0|video_character_buffer_with_dma_0|ctrl_readdata[26], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~7\, u0|mm_interconnect_0|cmd_mux_006|src_payload~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[40]\, u0|mm_interconnect_0|cmd_mux_006|src_data[40], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[41]\, u0|mm_interconnect_0|cmd_mux_006|src_data[41], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[42]\, u0|mm_interconnect_0|cmd_mux_006|src_data[42], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[43]\, u0|mm_interconnect_0|cmd_mux_006|src_data[43], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[44]\, u0|mm_interconnect_0|cmd_mux_006|src_data[44], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[45]\, u0|mm_interconnect_0|cmd_mux_006|src_data[45], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[46]\, u0|mm_interconnect_0|cmd_mux_006|src_data[46], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[34]\, u0|mm_interconnect_0|cmd_mux_006|src_data[34], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~30\, u0|mm_interconnect_0|cmd_mux_006|src_payload~30, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~17\, u0|mm_interconnect_0|cmd_mux_006|src_payload~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~26\, u0|mm_interconnect_0|cmd_mux_006|src_payload~26, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~22\, u0|mm_interconnect_0|cmd_mux_006|src_payload~22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~38\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~38, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_DQ[11]~input\, DRAM_DQ[11]~input, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|za_data[11]\, u0|new_sdram_controller_0|za_data[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~43\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~43, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~59\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~59, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~27\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~27, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~11\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~205\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~205, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~206\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~206, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~91\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~91, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~123\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~123, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~107\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~107, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~75\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~75, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~203\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~203, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~204\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~204, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~207\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~207, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[11]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[11]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[28]~13\, u0|nios2_gen2_0|cpu|E_src2[28]~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[28]\, u0|nios2_gen2_0|cpu|E_src2[28], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~2\, u0|nios2_gen2_0|cpu|Equal62~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~4\, u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~5\, u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2\, u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3\, u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_sub~0\, u0|nios2_gen2_0|cpu|E_alu_sub~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_sub\, u0|nios2_gen2_0|cpu|E_alu_sub, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~86\, u0|nios2_gen2_0|cpu|Add1~86, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[5]~feeder\, u0|nios2_gen2_0|cpu|d_writedata[5]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[5]\, u0|nios2_gen2_0|cpu|d_writedata[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[13]~5\, u0|nios2_gen2_0|cpu|E_st_data[13]~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[13]\, u0|nios2_gen2_0|cpu|d_writedata[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~20\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[21]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[21], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~13\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[13]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~6\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[5]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[5]~19\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[5]~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|Char_Buffer_Memory|auto_generated|ram_block1a5\, u0|video_character_buffer_with_dma_0|Char_Buffer_Memory|auto_generated|ram_block1a5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|buf_readdata~4\, u0|video_character_buffer_with_dma_0|buf_readdata~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|buf_readdata[5]\, u0|video_character_buffer_with_dma_0|buf_readdata[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~42\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~42, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_DQ[13]~input\, DRAM_DQ[13]~input, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|za_data[13]\, u0|new_sdram_controller_0|za_data[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~45feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~45feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~45\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~45, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~29\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~29, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~13\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~195\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~195, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~61\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~61, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~196\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~196, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~93\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~93, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~125\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~125, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~109\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~109, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~77\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~77, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~193\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~193, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~194\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~194, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~197\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~197, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[13]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[13]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~36\, u0|video_character_buffer_with_dma_0|control_reg~36, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[29]\, u0|video_character_buffer_with_dma_0|control_reg[29], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~31\, u0|video_character_buffer_with_dma_0|ctrl_readdata~31, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[29]\, u0|video_character_buffer_with_dma_0|ctrl_readdata[29], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~30\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~30, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~17\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[29]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[29], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~29\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~29, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~31\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~31, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~32\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~32, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~33\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~33, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[5]\, u0|nios2_gen2_0|cpu|av_ld_byte3_data[5], FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_DQ[14]~input\, DRAM_DQ[14]~input, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|za_data[14]\, u0|new_sdram_controller_0|za_data[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~110\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~110, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~78\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~78, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~188\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~188, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~126\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~126, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~94\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~94, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~189\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~189, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~46feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~46feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~46\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~46, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~62\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~62, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~30\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~30, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~14\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~190\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~190, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~191\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~191, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~192\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~192, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[14]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[14]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~23\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~23, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~18\, u0|mm_interconnect_0|cmd_mux_006|src_payload~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16\, u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18\, u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~18\, u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0\, u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0\, u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1\, u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1\, u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br\, u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~18\, u0|nios2_gen2_0|cpu|Equal0~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_uncond\, u0|nios2_gen2_0|cpu|R_ctrl_br_uncond, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1\, u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_compare_op[0]\, u0|nios2_gen2_0|cpu|R_compare_op[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0\, u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1\, u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb\, u0|nios2_gen2_0|cpu|E_invert_arith_src_msb, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_arith_src1[31]\, u0|nios2_gen2_0|cpu|E_arith_src1[31], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi[15]~1\, u0|nios2_gen2_0|cpu|R_src2_hi[15]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi[15]~2\, u0|nios2_gen2_0|cpu|R_src2_hi[15]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[31]\, u0|nios2_gen2_0|cpu|E_src2[31], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~83\, u0|nios2_gen2_0|cpu|Add1~83, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[30]~11\, u0|nios2_gen2_0|cpu|E_src2[30]~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[30]\, u0|nios2_gen2_0|cpu|E_src2[30], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~84\, u0|nios2_gen2_0|cpu|Add1~84, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_DQ[15]~input\, DRAM_DQ[15]~input, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|za_data[15]\, u0|new_sdram_controller_0|za_data[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~95\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~95, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~127\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~127, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~111\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~111, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~79\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~79, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~183\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~183, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~184\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~184, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~47feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~47feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~47\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~47, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~63\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~63, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~31\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~31, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~15\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~185\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~185, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~186\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~186, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~187\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~187, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[15]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[15]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~19\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~29\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~29, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[31]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[31], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~34\, u0|video_character_buffer_with_dma_0|control_reg~34, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[31]\, u0|video_character_buffer_with_dma_0|control_reg[31], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~29\, u0|video_character_buffer_with_dma_0|ctrl_readdata~29, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[31]\, u0|video_character_buffer_with_dma_0|ctrl_readdata[31], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~20\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~21\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~21, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~22\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[7]\, u0|nios2_gen2_0|cpu|av_ld_byte3_data[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~96\, u0|nios2_gen2_0|cpu|Add1~96, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[31]~26\, u0|nios2_gen2_0|cpu|E_logic_result[31]~26, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[31]~31\, u0|nios2_gen2_0|cpu|W_alu_result[31]~31, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0\, u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1\, u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2\, u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3\, u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot\, u0|nios2_gen2_0|cpu|R_ctrl_shift_rot, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[31]\, u0|nios2_gen2_0|cpu|W_alu_result[31], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~35\, u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~35, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|finalproject_trivia_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_gen2_0|cpu|finalproject_trivia_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct\, u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[30]~20\, u0|nios2_gen2_0|cpu|R_src1[30]~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[30]\, u0|nios2_gen2_0|cpu|E_src1[30], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[29]~21\, u0|nios2_gen2_0|cpu|R_src1[29]~21, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[29]\, u0|nios2_gen2_0|cpu|E_src1[29], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~85\, u0|nios2_gen2_0|cpu|Add1~85, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[27]~14\, u0|nios2_gen2_0|cpu|E_src2[27]~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[27]\, u0|nios2_gen2_0|cpu|E_src2[27], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~87\, u0|nios2_gen2_0|cpu|Add1~87, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[27]~18\, u0|nios2_gen2_0|cpu|R_src1[27]~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[27]\, u0|nios2_gen2_0|cpu|E_src1[27], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[26]~0\, u0|nios2_gen2_0|cpu|E_src2[26]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[26]\, u0|nios2_gen2_0|cpu|E_src2[26], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~26\, u0|nios2_gen2_0|cpu|Add1~26, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[26]~0\, u0|nios2_gen2_0|cpu|E_src1[26]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[25]~1\, u0|nios2_gen2_0|cpu|E_src2[25]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[25]\, u0|nios2_gen2_0|cpu|E_src2[25], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~27\, u0|nios2_gen2_0|cpu|Add1~27, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[24]~2\, u0|nios2_gen2_0|cpu|E_src2[24]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[24]\, u0|nios2_gen2_0|cpu|E_src2[24], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~28\, u0|nios2_gen2_0|cpu|Add1~28, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[23]~3\, u0|nios2_gen2_0|cpu|E_src1[23]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|finalproject_trivia_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_gen2_0|cpu|finalproject_trivia_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[23]~3\, u0|nios2_gen2_0|cpu|E_src2[23]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[23]\, u0|nios2_gen2_0|cpu|E_src2[23], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~29\, u0|nios2_gen2_0|cpu|Add1~29, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[22]~4\, u0|nios2_gen2_0|cpu|E_src2[22]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[22]\, u0|nios2_gen2_0|cpu|E_src2[22], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~30\, u0|nios2_gen2_0|cpu|Add1~30, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[22]~4\, u0|nios2_gen2_0|cpu|E_src1[22]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[21]~5\, u0|nios2_gen2_0|cpu|E_src2[21]~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[21]\, u0|nios2_gen2_0|cpu|E_src2[21], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~31\, u0|nios2_gen2_0|cpu|Add1~31, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~32\, u0|nios2_gen2_0|cpu|Add1~32, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[19]~7\, u0|nios2_gen2_0|cpu|E_src2[19]~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[32]\, u0|mm_interconnect_0|cmd_mux_004|src_data[32], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|byteenable[0]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|byteenable[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~5\, u0|mm_interconnect_0|cmd_mux_004|src_payload~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[2]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~5\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~10\, u0|mm_interconnect_0|cmd_mux_004|src_payload~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[5]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~9\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[7]\, u0|nios2_gen2_0|cpu|d_writedata[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~14\, u0|mm_interconnect_0|cmd_mux_004|src_payload~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[7]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~13\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~17\, u0|mm_interconnect_0|cmd_mux_004|src_payload~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[8]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~16\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~11\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~15\, u0|mm_interconnect_0|cmd_mux_004|src_payload~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[10]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~14\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~7\, u0|mm_interconnect_0|cmd_mux_004|src_payload~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[11]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~5\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~8\, u0|mm_interconnect_0|cmd_mux_004|src_payload~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[13]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~6\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[15]~7\, u0|nios2_gen2_0|cpu|E_st_data[15]~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[15]\, u0|nios2_gen2_0|cpu|d_writedata[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~12\, u0|mm_interconnect_0|cmd_mux_004|src_payload~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[15]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[33]\, u0|mm_interconnect_0|cmd_mux_004|src_data[33], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|byteenable[1]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|byteenable[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~1\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~11\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[14]~6\, u0|nios2_gen2_0|cpu|E_st_data[14]~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[14]\, u0|nios2_gen2_0|cpu|d_writedata[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~11\, u0|mm_interconnect_0|cmd_mux_004|src_payload~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[14]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~10\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~10\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~65\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~65, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~66\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~66, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~30\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~30, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[16]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[16], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~81\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~81, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~71\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~71, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~72\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~72, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[15]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[12]~4\, u0|nios2_gen2_0|cpu|E_st_data[12]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[12]\, u0|nios2_gen2_0|cpu|d_writedata[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~9\, u0|mm_interconnect_0|cmd_mux_004|src_payload~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[12]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~8\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~9\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~77\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~77, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~78\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~78, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[1]~13\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[1]~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[12]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[9]~1\, u0|nios2_gen2_0|cpu|E_st_data[9]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[9]\, u0|nios2_gen2_0|cpu|d_writedata[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~16\, u0|mm_interconnect_0|cmd_mux_004|src_payload~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[9]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~15\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~12\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~67\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~67, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~68\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~68, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[9]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~13\, u0|mm_interconnect_0|cmd_mux_004|src_payload~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[6]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~12\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~3\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[7]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[4]\, u0|nios2_gen2_0|cpu|d_writedata[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~6\, u0|mm_interconnect_0|cmd_mux_004|src_payload~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[4]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~4\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~2\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~69\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~69, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~70\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~70, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[14]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~75\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~75, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~76\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~76, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[13]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~79\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~79, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~80\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~80, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[11]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~73\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~73, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~74\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~74, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[10]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~61\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~61, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~62\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~62, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[8]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~44\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~44, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~45\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~45, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[6]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~10\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[0]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~11\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~12\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[1]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~14\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~15\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[2]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~16\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~17\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[3]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~18\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~19\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[4]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~25\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~25, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~26\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~26, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[5]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~1\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~2\, u0|mm_interconnect_0|cmd_mux_004|src_payload~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[1]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~13\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[9]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[9]~27\, u0|nios2_gen2_0|cpu|F_iw[9]~27, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~15\, u0|mm_interconnect_0|cmd_mux_006|src_payload~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20\, u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~40\, u0|nios2_gen2_0|cpu|Add1~40, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[12]~14\, u0|nios2_gen2_0|cpu|E_src1[12]~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[12]\, u0|nios2_gen2_0|cpu|E_src1[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[11]~14\, u0|nios2_gen2_0|cpu|R_src2_lo[11]~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[11]\, u0|nios2_gen2_0|cpu|E_src2[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~41\, u0|nios2_gen2_0|cpu|Add1~41, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~42\, u0|nios2_gen2_0|cpu|Add1~42, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[9]~16\, u0|nios2_gen2_0|cpu|R_src2_lo[9]~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[9]\, u0|nios2_gen2_0|cpu|E_src2[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~43\, u0|nios2_gen2_0|cpu|Add1~43, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[8]~17\, u0|nios2_gen2_0|cpu|R_src2_lo[8]~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[8]\, u0|nios2_gen2_0|cpu|E_src2[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~44\, u0|nios2_gen2_0|cpu|Add1~44, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[7]~4\, u0|nios2_gen2_0|cpu|R_src2_lo[7]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[7]\, u0|nios2_gen2_0|cpu|E_src2[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~8\, u0|nios2_gen2_0|cpu|Add1~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[6]~5\, u0|nios2_gen2_0|cpu|R_src2_lo[6]~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[6]\, u0|nios2_gen2_0|cpu|E_src2[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~9\, u0|nios2_gen2_0|cpu|Add1~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[5]~6\, u0|nios2_gen2_0|cpu|R_src2_lo[5]~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[5]\, u0|nios2_gen2_0|cpu|E_src2[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~10\, u0|nios2_gen2_0|cpu|Add1~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~11\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[7]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[7]~23\, u0|nios2_gen2_0|cpu|F_iw[7]~23, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~13\, u0|mm_interconnect_0|cmd_mux_006|src_payload~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~26\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~26, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[19]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~10\, u0|mm_interconnect_0|rsp_mux_001|src_payload~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[19]~51\, u0|nios2_gen2_0|cpu|F_iw[19]~51, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[19]\, u0|nios2_gen2_0|cpu|D_iw[19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[13]~12\, u0|nios2_gen2_0|cpu|R_src2_lo[13]~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[13]\, u0|nios2_gen2_0|cpu|E_src2[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~39\, u0|nios2_gen2_0|cpu|Add1~39, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~53\, u0|nios2_gen2_0|cpu|Add1~53, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~55\, u0|nios2_gen2_0|cpu|Add1~55, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22\, u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~36\, u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~36, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~28\, u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~28, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[11]\, u0|nios2_gen2_0|cpu|F_pc[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[49]\, u0|mm_interconnect_0|cmd_mux_006|src_data[49], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[14]~11\, u0|nios2_gen2_0|cpu|R_src2_lo[14]~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[14]\, u0|nios2_gen2_0|cpu|E_src2[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~38\, u0|nios2_gen2_0|cpu|Add1~38, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~57\, u0|nios2_gen2_0|cpu|Add1~57, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24\, u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~27\, u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~27, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[12]\, u0|nios2_gen2_0|cpu|F_pc[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[50]\, u0|mm_interconnect_0|cmd_mux_006|src_data[50], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[32]\, u0|mm_interconnect_0|cmd_mux_006|src_data[32], FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~26\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~26, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~2\, u0|mm_interconnect_0|cmd_mux_006|src_payload~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~3\, u0|mm_interconnect_0|cmd_mux_006|src_payload~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~4\, u0|mm_interconnect_0|cmd_mux_006|src_payload~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~9\, u0|mm_interconnect_0|cmd_mux_006|src_payload~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~14\, u0|mm_interconnect_0|cmd_mux_006|src_payload~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~8\, u0|mm_interconnect_0|cmd_mux_006|src_payload~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~6\, u0|mm_interconnect_0|cmd_mux_006|src_payload~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~10\, u0|mm_interconnect_0|cmd_mux_006|src_payload~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~11\, u0|mm_interconnect_0|cmd_mux_006|src_payload~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[33]\, u0|mm_interconnect_0|cmd_mux_006|src_data[33], FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a96, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a71, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~27\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[7]~27, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[7]~24\, u0|nios2_gen2_0|cpu|F_iw[7]~24, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[7]\, u0|nios2_gen2_0|cpu|D_iw[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[3]~23\, u0|nios2_gen2_0|cpu|E_src1[3]~23, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[3]\, u0|nios2_gen2_0|cpu|E_src1[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~13\, u0|nios2_gen2_0|cpu|Add1~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[1]~3\, u0|nios2_gen2_0|cpu|R_src2_lo[1]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[1]\, u0|nios2_gen2_0|cpu|E_src2[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~5\, u0|nios2_gen2_0|cpu|Add1~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~2\, u0|nios2_gen2_0|cpu|Add1~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~3\, u0|nios2_gen2_0|cpu|Add1~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~6\, u0|nios2_gen2_0|cpu|Add1~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~14\, u0|nios2_gen2_0|cpu|Add1~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~16\, u0|nios2_gen2_0|cpu|Add1~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~18\, u0|nios2_gen2_0|cpu|Add1~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~20\, u0|nios2_gen2_0|cpu|Add1~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~22\, u0|nios2_gen2_0|cpu|Add1~22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~24\, u0|nios2_gen2_0|cpu|Add1~24, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~45\, u0|nios2_gen2_0|cpu|Add1~45, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~47\, u0|nios2_gen2_0|cpu|Add1~47, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~49\, u0|nios2_gen2_0|cpu|Add1~49, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~51\, u0|nios2_gen2_0|cpu|Add1~51, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~29\, u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~29, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[10]\, u0|nios2_gen2_0|cpu|F_pc[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[48]\, u0|mm_interconnect_0|cmd_mux_006|src_data[48], FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[9]~30\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[9]~30, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a73, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[9]~31\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[9]~31, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[9]~28\, u0|nios2_gen2_0|cpu|F_iw[9]~28, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[9]\, u0|nios2_gen2_0|cpu|D_iw[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[19]\, u0|nios2_gen2_0|cpu|E_src2[19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~33\, u0|nios2_gen2_0|cpu|Add1~33, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[19]~7\, u0|nios2_gen2_0|cpu|E_src1[19]~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[18]~8\, u0|nios2_gen2_0|cpu|E_src2[18]~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[18]\, u0|nios2_gen2_0|cpu|E_src2[18], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~34\, u0|nios2_gen2_0|cpu|Add1~34, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[17]~9\, u0|nios2_gen2_0|cpu|E_src1[17]~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~35\, u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~35, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~24\, u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~24, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[15]\, u0|nios2_gen2_0|cpu|F_pc[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26\, u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28\, u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30\, u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[17]\, u0|nios2_gen2_0|cpu|E_src1[17], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[16]~10\, u0|nios2_gen2_0|cpu|E_src2[16]~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[16]\, u0|nios2_gen2_0|cpu|E_src2[16], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~36\, u0|nios2_gen2_0|cpu|Add1~36, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[16]~10\, u0|nios2_gen2_0|cpu|E_src1[16]~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[16]\, u0|nios2_gen2_0|cpu|E_src1[16], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~59\, u0|nios2_gen2_0|cpu|Add1~59, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~61\, u0|nios2_gen2_0|cpu|Add1~61, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~63\, u0|nios2_gen2_0|cpu|Add1~63, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~65\, u0|nios2_gen2_0|cpu|Add1~65, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~67\, u0|nios2_gen2_0|cpu|Add1~67, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[17]~22\, u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[17]~22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[17]\, u0|nios2_gen2_0|cpu|F_pc[17], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[16]~32\, u0|nios2_gen2_0|cpu|F_pc_plus_one[16]~32, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~34\, u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~34, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~23\, u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~23, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[16]\, u0|nios2_gen2_0|cpu|F_pc[16], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[17]~34\, u0|nios2_gen2_0|cpu|F_pc_plus_one[17]~34, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[19]\, u0|nios2_gen2_0|cpu|E_src1[19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~69\, u0|nios2_gen2_0|cpu|Add1~69, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~71\, u0|nios2_gen2_0|cpu|Add1~71, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~73\, u0|nios2_gen2_0|cpu|Add1~73, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[20]~19\, u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[20]~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[20]\, u0|nios2_gen2_0|cpu|F_pc[20], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[18]~36\, u0|nios2_gen2_0|cpu|F_pc_plus_one[18]~36, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[19]~38\, u0|nios2_gen2_0|cpu|F_pc_plus_one[19]~38, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[19]~20\, u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[19]~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[19]\, u0|nios2_gen2_0|cpu|F_pc[19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[20]~40\, u0|nios2_gen2_0|cpu|F_pc_plus_one[20]~40, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[22]\, u0|nios2_gen2_0|cpu|E_src1[22], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~75\, u0|nios2_gen2_0|cpu|Add1~75, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[21]~18\, u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[21]~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[21]\, u0|nios2_gen2_0|cpu|F_pc[21], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[21]~42\, u0|nios2_gen2_0|cpu|F_pc_plus_one[21]~42, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[23]\, u0|nios2_gen2_0|cpu|E_src1[23], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~77\, u0|nios2_gen2_0|cpu|Add1~77, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~79\, u0|nios2_gen2_0|cpu|Add1~79, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~81\, u0|nios2_gen2_0|cpu|Add1~81, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~15\, u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[24]\, u0|nios2_gen2_0|cpu|F_pc[24], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[22]~44\, u0|nios2_gen2_0|cpu|F_pc_plus_one[22]~44, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[22]~17\, u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[22]~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[22]\, u0|nios2_gen2_0|cpu|F_pc[22], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[23]~46\, u0|nios2_gen2_0|cpu|F_pc_plus_one[23]~46, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~16\, u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[23]\, u0|nios2_gen2_0|cpu|F_pc[23], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[24]~48\, u0|nios2_gen2_0|cpu|F_pc_plus_one[24]~48, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[26]\, u0|nios2_gen2_0|cpu|E_src1[26], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~88\, u0|nios2_gen2_0|cpu|Add1~88, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~90\, u0|nios2_gen2_0|cpu|Add1~90, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~92\, u0|nios2_gen2_0|cpu|Add1~92, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~94\, u0|nios2_gen2_0|cpu|Add1~94, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~98\, u0|nios2_gen2_0|cpu|Add1~98, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0\, u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_compare_op[1]\, u0|nios2_gen2_0|cpu|R_compare_op[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[28]~29\, u0|nios2_gen2_0|cpu|E_logic_result[28]~29, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[27]~30\, u0|nios2_gen2_0|cpu|E_logic_result[27]~30, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~8\, u0|nios2_gen2_0|cpu|Equal127~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[6]~19\, u0|nios2_gen2_0|cpu|E_logic_result[6]~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~6\, u0|nios2_gen2_0|cpu|Equal127~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[1]~25\, u0|nios2_gen2_0|cpu|E_logic_result[1]~25, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[30]~27\, u0|nios2_gen2_0|cpu|E_logic_result[30]~27, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~7\, u0|nios2_gen2_0|cpu|Equal127~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[9]~17\, u0|nios2_gen2_0|cpu|E_logic_result[9]~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[8]~21\, u0|nios2_gen2_0|cpu|E_logic_result[8]~21, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~5\, u0|nios2_gen2_0|cpu|Equal127~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~9\, u0|nios2_gen2_0|cpu|Equal127~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~3\, u0|nios2_gen2_0|cpu|Equal127~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[25]~2\, u0|nios2_gen2_0|cpu|E_logic_result[25]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[26]~1\, u0|nios2_gen2_0|cpu|E_logic_result[26]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[23]~4\, u0|nios2_gen2_0|cpu|E_logic_result[23]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[24]~3\, u0|nios2_gen2_0|cpu|E_logic_result[24]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~0\, u0|nios2_gen2_0|cpu|Equal127~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[17]~10\, u0|nios2_gen2_0|cpu|E_logic_result[17]~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[18]~9\, u0|nios2_gen2_0|cpu|E_logic_result[18]~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[16]~11\, u0|nios2_gen2_0|cpu|E_logic_result[16]~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~2\, u0|nios2_gen2_0|cpu|Equal127~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[22]~5\, u0|nios2_gen2_0|cpu|E_logic_result[22]~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[21]~6\, u0|nios2_gen2_0|cpu|E_logic_result[21]~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[19]~8\, u0|nios2_gen2_0|cpu|E_logic_result[19]~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~1\, u0|nios2_gen2_0|cpu|Equal127~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~4\, u0|nios2_gen2_0|cpu|Equal127~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_cmp_result~0\, u0|nios2_gen2_0|cpu|E_cmp_result~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_cmp_result~1\, u0|nios2_gen2_0|cpu|E_cmp_result~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_cmp_result\, u0|nios2_gen2_0|cpu|W_cmp_result, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0\, u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~37\, u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~37, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~30\, u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~30, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[9]\, u0|nios2_gen2_0|cpu|F_pc[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[47]\, u0|mm_interconnect_0|cmd_mux_006|src_data[47], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[35]\, u0|mm_interconnect_0|cmd_mux_006|src_data[35], FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a94, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~36\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~36, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a112, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~37\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~37, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~35\, u0|video_character_buffer_with_dma_0|control_reg~35, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[30]\, u0|video_character_buffer_with_dma_0|control_reg[30], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~30\, u0|video_character_buffer_with_dma_0|ctrl_readdata~30, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[30]\, u0|video_character_buffer_with_dma_0|ctrl_readdata[30], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~25\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~25, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~24\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~24, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~26\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~26, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~27\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~27, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~28\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~28, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[6]\, u0|nios2_gen2_0|cpu|av_ld_byte3_data[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[30]~30\, u0|nios2_gen2_0|cpu|W_alu_result[30]~30, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[30]\, u0|nios2_gen2_0|cpu|W_alu_result[30], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~34\, u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~34, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[29]~12\, u0|nios2_gen2_0|cpu|E_src2[29]~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[29]\, u0|nios2_gen2_0|cpu|E_src2[29], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[29]~28\, u0|nios2_gen2_0|cpu|E_logic_result[29]~28, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[29]~29\, u0|nios2_gen2_0|cpu|W_alu_result[29]~29, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[29]\, u0|nios2_gen2_0|cpu|W_alu_result[29], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~33\, u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~33, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[28]~22\, u0|nios2_gen2_0|cpu|R_src1[28]~22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[28]\, u0|nios2_gen2_0|cpu|E_src1[28], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[28]~28\, u0|nios2_gen2_0|cpu|W_alu_result[28]~28, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[28]\, u0|nios2_gen2_0|cpu|W_alu_result[28], FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_DQ[12]~input\, DRAM_DQ[12]~input, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|za_data[12]\, u0|new_sdram_controller_0|za_data[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~108\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~108, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~76\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~76, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~198\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~198, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~92\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~92, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~124\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~124, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~199\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~199, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~44\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~44, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~60\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~60, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~28\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~28, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~12\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~200\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~200, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~201\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~201, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~202\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~202, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[12]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[12]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a92, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~40\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~40, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~41\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~41, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~37\, u0|video_character_buffer_with_dma_0|control_reg~37, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[28]\, u0|video_character_buffer_with_dma_0|control_reg[28], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~32\, u0|video_character_buffer_with_dma_0|ctrl_readdata~32, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[28]\, u0|video_character_buffer_with_dma_0|ctrl_readdata[28], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~35\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~35, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~36\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~36, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~19\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[20]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[20], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~12\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[12]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~5\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[4]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[4]~18\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[4]~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|Char_Buffer_Memory|auto_generated|ram_block1a4\, u0|video_character_buffer_with_dma_0|Char_Buffer_Memory|auto_generated|ram_block1a4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|buf_readdata~5\, u0|video_character_buffer_with_dma_0|buf_readdata~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|buf_readdata[4]\, u0|video_character_buffer_with_dma_0|buf_readdata[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~34\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~34, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~37\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~37, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[4]\, u0|nios2_gen2_0|cpu|av_ld_byte3_data[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~32\, u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~32, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[28]~4\, u0|nios2_gen2_0|cpu|d_writedata[28]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[28]\, u0|nios2_gen2_0|cpu|d_writedata[28], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~20\, u0|mm_interconnect_0|cmd_mux_006|src_payload~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~42\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~42, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a91, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~43\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~43, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~38\, u0|video_character_buffer_with_dma_0|control_reg~38, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[27]\, u0|video_character_buffer_with_dma_0|control_reg[27], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~33\, u0|video_character_buffer_with_dma_0|ctrl_readdata~33, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[27]\, u0|video_character_buffer_with_dma_0|ctrl_readdata[27], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~39\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~39, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~40\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~40, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~41\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~41, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[3]\, u0|nios2_gen2_0|cpu|av_ld_byte3_data[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[27]~27\, u0|nios2_gen2_0|cpu|W_alu_result[27]~27, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[27]\, u0|nios2_gen2_0|cpu|W_alu_result[27], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~31\, u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~31, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[27]~3\, u0|nios2_gen2_0|cpu|d_writedata[27]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[27]\, u0|nios2_gen2_0|cpu|d_writedata[27], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~21\, u0|mm_interconnect_0|cmd_mux_006|src_payload~21, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a90, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~44\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~44, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~45\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~45, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[2]\, u0|nios2_gen2_0|cpu|av_ld_byte3_data[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[26]~0\, u0|nios2_gen2_0|cpu|W_alu_result[26]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[26]\, u0|nios2_gen2_0|cpu|W_alu_result[26], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~11\, u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[26]~2\, u0|nios2_gen2_0|cpu|d_writedata[26]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[26]\, u0|nios2_gen2_0|cpu|d_writedata[26], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~23\, u0|mm_interconnect_0|cmd_mux_004|src_payload~23, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[26]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[26], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~22\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~22\, u0|mm_interconnect_0|cmd_mux_004|src_payload~22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[27]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[27], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~21\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~21, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~21\, u0|mm_interconnect_0|cmd_mux_004|src_payload~21, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[28]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[28], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~20\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~20\, u0|mm_interconnect_0|cmd_mux_004|src_payload~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[29]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[29], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~19\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~19\, u0|mm_interconnect_0|cmd_mux_004|src_payload~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[30]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[30], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~18\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~32\, u0|mm_interconnect_0|cmd_mux_004|src_payload~32, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[31]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[31], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[35]\, u0|mm_interconnect_0|cmd_mux_004|src_data[35], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|byteenable[3]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|byteenable[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~3\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|finalproject_trivia_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~21\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~21, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[25]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[25], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~15\, u0|video_character_buffer_with_dma_0|control_reg~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[25]\, u0|video_character_buffer_with_dma_0|control_reg[25], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~11\, u0|video_character_buffer_with_dma_0|ctrl_readdata~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[25]\, u0|video_character_buffer_with_dma_0|ctrl_readdata[25], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_DQ[9]~input\, DRAM_DQ[9]~input, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|za_data[9]\, u0|new_sdram_controller_0|za_data[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~41feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~41feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~41\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~41, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~57\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~57, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~25\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~25, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~9\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~175\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~175, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~176\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~176, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~89\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~89, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~121\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~121, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~105\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~105, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~73\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~73, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~173\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~173, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~174\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~174, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~177\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~177, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[9]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[9]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[1]\, u0|nios2_gen2_0|cpu|av_ld_byte3_data[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~12\, u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[2]~0\, u0|nios2_gen2_0|cpu|d_byteenable[2]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[22]~14\, u0|nios2_gen2_0|cpu|E_st_data[22]~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[22]\, u0|nios2_gen2_0|cpu|d_writedata[22], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~27\, u0|mm_interconnect_0|cmd_mux_004|src_payload~27, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[22]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[22], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~26\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~26, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~22\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[24]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[24], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~16\, u0|video_character_buffer_with_dma_0|control_reg~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[24]\, u0|video_character_buffer_with_dma_0|control_reg[24], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~12\, u0|video_character_buffer_with_dma_0|ctrl_readdata~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[24]\, u0|video_character_buffer_with_dma_0|ctrl_readdata[24], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~16\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~17\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~18\, u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[0]\, u0|nios2_gen2_0|cpu|av_ld_byte3_data[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~13\, u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[21]~13\, u0|nios2_gen2_0|cpu|E_st_data[21]~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[21]\, u0|nios2_gen2_0|cpu|d_writedata[21], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~18\, u0|mm_interconnect_0|cmd_mux_004|src_payload~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[21]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[21], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~17\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~27\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~27, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~7\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~30\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~30, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~50\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~50, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~51\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~51, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[32]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[32], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~23\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~23, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[23]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[23], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~17\, u0|video_character_buffer_with_dma_0|control_reg~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[22]~18\, u0|video_character_buffer_with_dma_0|control_reg[22]~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[23]\, u0|video_character_buffer_with_dma_0|control_reg[23], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~13\, u0|video_character_buffer_with_dma_0|ctrl_readdata~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[23]\, u0|video_character_buffer_with_dma_0|ctrl_readdata[23], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~2\, u0|mm_interconnect_0|rsp_mux|src_payload~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~3\, u0|mm_interconnect_0|rsp_mux|src_payload~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~0\, u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]\, u0|nios2_gen2_0|cpu|av_ld_byte2_data[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[23]~3\, u0|nios2_gen2_0|cpu|W_alu_result[23]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[23]\, u0|nios2_gen2_0|cpu|W_alu_result[23], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~14\, u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[30]~6\, u0|nios2_gen2_0|cpu|d_writedata[30]~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[30]\, u0|nios2_gen2_0|cpu|d_writedata[30], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~21\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~21, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[22]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[22], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~14\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[14]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~7\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[6]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[6]~20\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[6]~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|Char_Buffer_Memory|auto_generated|ram_block1a6\, u0|video_character_buffer_with_dma_0|Char_Buffer_Memory|auto_generated|ram_block1a6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|buf_readdata~3\, u0|video_character_buffer_with_dma_0|buf_readdata~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|buf_readdata[6]\, u0|video_character_buffer_with_dma_0|buf_readdata[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~7\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[22]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[22], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~9\, u0|mm_interconnect_0|rsp_mux|src_payload~9, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_DQ[6]~input\, DRAM_DQ[6]~input, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|za_data[6]\, u0|new_sdram_controller_0|za_data[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~22\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~6\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~145\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~145, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~54\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~54, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~38\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~38, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~146\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~146, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~86\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~86, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~118\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~118, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~70\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~70, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~102\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~102, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~143\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~143, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~144\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~144, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~147\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~147, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[6]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[6]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~4\, u0|mm_interconnect_0|rsp_mux|src_payload~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|Equal10~0\, u0|mm_interconnect_0|router|Equal10~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~1\, u0|mm_interconnect_0|cmd_demux|sink_ready~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest~4\, u0|jtag_uart_0|av_waitrequest~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest~5\, u0|jtag_uart_0|av_waitrequest~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|av_waitrequest\, u0|jtag_uart_0|av_waitrequest, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|always0~0\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|always0~0, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|state~1\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|state~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|state~0\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|state~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|state~2\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|state~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|state\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|state, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|write~0\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|write~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count~1\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count[1]\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count~9\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count[2]\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count~8\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count[3]\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count~7\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count[4]\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count~6\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count[5]\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count~5\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count[6]\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count~4\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count[7]\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count~2\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count[8]\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count[9]~0\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count[9]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count[9]\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count~3\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count[0]\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|count[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|fifo_wr~0\, u0|jtag_uart_0|fifo_wr~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|fifo_wr\, u0|jtag_uart_0|fifo_wr, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|r_val\, u0|jtag_uart_0|r_val, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rvalid0~0\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rvalid0~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|r_ena1\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|r_ena1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|r_ena~0\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|r_ena~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~10\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift[10]\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~7\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift[9]\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~1\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~2\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|write~2\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|write~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|write~feeder\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|write~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|write~1\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|write~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|write\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|write, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|write1~feeder\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|write1~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|write1\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|write1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|write2~feeder\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|write2~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|write2\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|write2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|write_stalled~0\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|write_stalled~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|write_stalled~1\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|write_stalled~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|write_stalled\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|write_stalled, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|write_valid\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|write_valid, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|t_ena~2\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|t_ena~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rst2~feeder\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rst2~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rst2\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rst2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|t_ena~3\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|t_ena~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|wr_rfifo\, u0|jtag_uart_0|wr_rfifo, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~2\, u0|jtag_uart_0|fifo_rd~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|t_dav\, u0|jtag_uart_0|t_dav, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|tck_t_dav\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|tck_t_dav, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~19\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift[8]\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~11\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~18\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift[7]\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~16\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~17\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift[6]\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~14\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~15\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift[5]\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~13\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift[4]\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~12\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift[3]\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~8\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~9\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift[2]\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~5\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~6\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift[1]\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rvalid\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rvalid, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~0\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~3\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift[0]\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|td_shift[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|read~0\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|read~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|read~feeder\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|read~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|read\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|read, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|read1~feeder\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|read1~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|read1\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|read1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|read2\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|read2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|read_req~feeder\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|read_req~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|read_req\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|read_req, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rvalid0~1\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rvalid0~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rvalid0~2\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rvalid0~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rvalid0\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|rvalid0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|r_val~0\, u0|jtag_uart_0|r_val~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|fifo_rd~3\, u0|jtag_uart_0|fifo_rd~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|read_0\, u0|jtag_uart_0|read_0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~19\, u0|video_character_buffer_with_dma_0|control_reg~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[22]\, u0|video_character_buffer_with_dma_0|control_reg[22], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~14\, u0|video_character_buffer_with_dma_0|ctrl_readdata~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[22]\, u0|video_character_buffer_with_dma_0|ctrl_readdata[22], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~6\, u0|mm_interconnect_0|rsp_mux|src_payload~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a86, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[22]~52\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[22]~52, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[22]~53\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[22]~53, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~5\, u0|mm_interconnect_0|rsp_mux|src_payload~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~7\, u0|mm_interconnect_0|rsp_mux|src_payload~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~10\, u0|mm_interconnect_0|rsp_mux|src_payload~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~1\, u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]\, u0|nios2_gen2_0|cpu|av_ld_byte2_data[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[22]~4\, u0|nios2_gen2_0|cpu|W_alu_result[22]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[22]\, u0|nios2_gen2_0|cpu|W_alu_result[22], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~15\, u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[21]~5\, u0|nios2_gen2_0|cpu|E_src1[21]~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[21]\, u0|nios2_gen2_0|cpu|E_src1[21], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[21]~5\, u0|nios2_gen2_0|cpu|W_alu_result[21]~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[21]\, u0|nios2_gen2_0|cpu|W_alu_result[21], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~8\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[21]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[21], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~15\, u0|mm_interconnect_0|rsp_mux|src_payload~15, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_DQ[5]~input\, DRAM_DQ[5]~input, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|za_data[5]\, u0|new_sdram_controller_0|za_data[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~21\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~21, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~5\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~150\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~150, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~37\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~37, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~53\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~53, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~151\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~151, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~85\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~85, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~117\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~117, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~69\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~69, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~101feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~101feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~101\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~101, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~148\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~148, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~149\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~149, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~152\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~152, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[5]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[5]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~11\, u0|mm_interconnect_0|rsp_mux|src_payload~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~15\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[21]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[21], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21], FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a85, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[21]~34\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[21]~34, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[21]~35\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[21]~35, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~12\, u0|mm_interconnect_0|rsp_mux|src_payload~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~20\, u0|video_character_buffer_with_dma_0|control_reg~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[21]\, u0|video_character_buffer_with_dma_0|control_reg[21], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~15\, u0|video_character_buffer_with_dma_0|ctrl_readdata~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[21]\, u0|video_character_buffer_with_dma_0|ctrl_readdata[21], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~13\, u0|mm_interconnect_0|rsp_mux|src_payload~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~14\, u0|mm_interconnect_0|rsp_mux|src_payload~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~16\, u0|mm_interconnect_0|rsp_mux|src_payload~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~2\, u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]\, u0|nios2_gen2_0|cpu|av_ld_byte2_data[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~16\, u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[20]~6\, u0|nios2_gen2_0|cpu|E_src1[20]~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[20]\, u0|nios2_gen2_0|cpu|E_src1[20], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[20]~7\, u0|nios2_gen2_0|cpu|E_logic_result[20]~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[20]~6\, u0|nios2_gen2_0|cpu|W_alu_result[20]~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[20]\, u0|nios2_gen2_0|cpu|W_alu_result[20], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~9\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[20]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[20], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~21\, u0|mm_interconnect_0|rsp_mux|src_payload~21, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~21\, u0|video_character_buffer_with_dma_0|control_reg~21, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[20]\, u0|video_character_buffer_with_dma_0|control_reg[20], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~16\, u0|video_character_buffer_with_dma_0|ctrl_readdata~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[20]\, u0|video_character_buffer_with_dma_0|ctrl_readdata[20], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~19\, u0|mm_interconnect_0|rsp_mux|src_payload~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~25\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~25, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[20]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[20], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~18\, u0|mm_interconnect_0|rsp_mux|src_payload~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~20\, u0|mm_interconnect_0|rsp_mux|src_payload~20, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_DQ[4]~input\, DRAM_DQ[4]~input, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|za_data[4]\, u0|new_sdram_controller_0|za_data[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~36\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~36, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~52\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~52, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~20feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~20feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~20\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~4\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~155\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~155, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~156\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~156, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~84\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~84, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~116\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~116, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~68\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~68, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~100feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~100feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~100\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~100, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~153\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~153, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~154\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~154, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~157\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~157, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[4]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[4]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~17\, u0|mm_interconnect_0|rsp_mux|src_payload~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~22\, u0|mm_interconnect_0|rsp_mux|src_payload~22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~3\, u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]\, u0|nios2_gen2_0|cpu|av_ld_byte2_data[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~17\, u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[19]~11\, u0|nios2_gen2_0|cpu|E_st_data[19]~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[19]\, u0|nios2_gen2_0|cpu|d_writedata[19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~28\, u0|mm_interconnect_0|cmd_mux_006|src_payload~28, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a83, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[19]~56\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[19]~56, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[19]~57\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[19]~57, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~23\, u0|mm_interconnect_0|rsp_mux|src_payload~23, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~22\, u0|video_character_buffer_with_dma_0|control_reg~22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[19]\, u0|video_character_buffer_with_dma_0|control_reg[19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~17\, u0|video_character_buffer_with_dma_0|ctrl_readdata~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[19]\, u0|video_character_buffer_with_dma_0|ctrl_readdata[19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~24\, u0|mm_interconnect_0|rsp_mux|src_payload~24, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~25\, u0|mm_interconnect_0|rsp_mux|src_payload~25, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~26\, u0|mm_interconnect_0|rsp_mux|src_payload~26, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~28\, u0|mm_interconnect_0|rsp_mux|src_payload~28, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~4\, u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]\, u0|nios2_gen2_0|cpu|av_ld_byte2_data[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[19]~7\, u0|nios2_gen2_0|cpu|W_alu_result[19]~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[19]\, u0|nios2_gen2_0|cpu|W_alu_result[19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~18\, u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[18]~8\, u0|nios2_gen2_0|cpu|E_src1[18]~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[18]\, u0|nios2_gen2_0|cpu|E_src1[18], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[18]~8\, u0|nios2_gen2_0|cpu|W_alu_result[18]~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[18]\, u0|nios2_gen2_0|cpu|W_alu_result[18], FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_DQ[2]~input\, DRAM_DQ[2]~input, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|za_data[2]\, u0|new_sdram_controller_0|za_data[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~82\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~82, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~114\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~114, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~66\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~66, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~98\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~98, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~163\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~163, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~164\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~164, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~18\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~165\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~165, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~50\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~50, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~34\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~34, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~166\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~166, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~167\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~167, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[2]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[2]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~29\, u0|mm_interconnect_0|rsp_mux|src_payload~29, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~11\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[18]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[18], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~33\, u0|mm_interconnect_0|rsp_mux|src_payload~33, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~23\, u0|video_character_buffer_with_dma_0|control_reg~23, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[18]\, u0|video_character_buffer_with_dma_0|control_reg[18], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~18\, u0|video_character_buffer_with_dma_0|ctrl_readdata~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[18]\, u0|video_character_buffer_with_dma_0|ctrl_readdata[18], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~31\, u0|mm_interconnect_0|rsp_mux|src_payload~31, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~30\, u0|mm_interconnect_0|rsp_mux|src_payload~30, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~32\, u0|mm_interconnect_0|rsp_mux|src_payload~32, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~34\, u0|mm_interconnect_0|rsp_mux|src_payload~34, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~5\, u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]\, u0|nios2_gen2_0|cpu|av_ld_byte2_data[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~19\, u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[17]~9\, u0|nios2_gen2_0|cpu|E_st_data[17]~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[17]\, u0|nios2_gen2_0|cpu|d_writedata[17], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~24\, u0|video_character_buffer_with_dma_0|control_reg~24, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[17]\, u0|video_character_buffer_with_dma_0|control_reg[17], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~19\, u0|video_character_buffer_with_dma_0|ctrl_readdata~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[17]\, u0|video_character_buffer_with_dma_0|ctrl_readdata[17], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~37\, u0|mm_interconnect_0|rsp_mux|src_payload~37, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a81, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[17]~60\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[17]~60, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[17]~61\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[17]~61, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~28\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~28, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[17]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[17], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~36\, u0|mm_interconnect_0|rsp_mux|src_payload~36, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~38\, u0|mm_interconnect_0|rsp_mux|src_payload~38, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~40\, u0|mm_interconnect_0|rsp_mux|src_payload~40, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~6\, u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]\, u0|nios2_gen2_0|cpu|av_ld_byte2_data[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~20\, u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[25]~1\, u0|nios2_gen2_0|cpu|E_src1[25]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[25]\, u0|nios2_gen2_0|cpu|E_src1[25], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[25]~1\, u0|nios2_gen2_0|cpu|W_alu_result[25]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[25]\, u0|nios2_gen2_0|cpu|W_alu_result[25], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[25]~feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[25]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[25]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[25], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[43]~1\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[43]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[42]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[42], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[42]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[42], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[42]~2\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[42]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[24]\, u0|new_sdram_controller_0|active_addr[24], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|pending~1\, u0|new_sdram_controller_0|pending~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[16]~10\, u0|nios2_gen2_0|cpu|W_alu_result[16]~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[16]\, u0|nios2_gen2_0|cpu|W_alu_result[16], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[16]~feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[16]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[16]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[16], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[34]~5\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[34]~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[33]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[33], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[33]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[33], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[33]~6\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[33]~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[15]\, u0|new_sdram_controller_0|active_addr[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[15]~feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[15]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[15]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[33]~6\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[33]~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[32]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[32], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[32]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[32], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[32]~7\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[32]~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[14]\, u0|new_sdram_controller_0|active_addr[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|pending~3\, u0|new_sdram_controller_0|pending~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_rnw~feeder\, u0|new_sdram_controller_0|active_rnw~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_rnw\, u0|new_sdram_controller_0|active_rnw, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[11]~feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[11]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[11]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[29]~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[29]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[28]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[28], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[28]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[28], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[28]~0\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[28]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[10]\, u0|new_sdram_controller_0|active_addr[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|pending~0\, u0|new_sdram_controller_0|pending~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|pending~4\, u0|new_sdram_controller_0|pending~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[18]~feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[18]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[18]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[18], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[36]~7\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[36]~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[35]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[35]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[35]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[35], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[35]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[35], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[35]~8\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[35]~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[17]~feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[17]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[17]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[17], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[35]~8\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[35]~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[34]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[34], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[34]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[34]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[34]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[34], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[34]~9\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[34]~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[16]\, u0|new_sdram_controller_0|active_addr[16], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[17]\, u0|new_sdram_controller_0|active_addr[17], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|pending~5\, u0|new_sdram_controller_0|pending~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[21]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[21], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[39]~12\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[39]~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[38]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[38]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[38]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[38], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[38]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[38], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[38]~13\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[38]~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[20]\, u0|new_sdram_controller_0|active_addr[20], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[22]~feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[22]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[22]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[22], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[40]~11\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[40]~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[39]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[39], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[39]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[39]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[39]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[39], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[39]~12\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[39]~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[21]\, u0|new_sdram_controller_0|active_addr[21], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|pending~7\, u0|new_sdram_controller_0|pending~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[20]~feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[20]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[20]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[20], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[38]~9\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[38]~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[37]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[37]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[37]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[37], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[37]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[37], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[37]~10\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[37]~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[19]\, u0|new_sdram_controller_0|active_addr[19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[19]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[37]~10\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[37]~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[36]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[36], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[36]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[36], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[36]~11\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[36]~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[18]\, u0|new_sdram_controller_0|active_addr[18], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|pending~6\, u0|new_sdram_controller_0|pending~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[23]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[23], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[41]~14\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[41]~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[40]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[40]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[40]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[40], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[40]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[40], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[40]~15\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[40]~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[22]\, u0|new_sdram_controller_0|active_addr[22], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[24]~feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[24]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[24]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[24], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[42]~13\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[42]~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[41]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[41]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[41]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[41], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[41]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[41], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[41]~14\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[41]~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[23]\, u0|new_sdram_controller_0|active_addr[23], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|pending~8\, u0|new_sdram_controller_0|pending~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|pending~9\, u0|new_sdram_controller_0|pending~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_cs_n~1\, u0|new_sdram_controller_0|active_cs_n~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_cs_n~0\, u0|new_sdram_controller_0|active_cs_n~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_cs_n~2\, u0|new_sdram_controller_0|active_cs_n~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_cs_n\, u0|new_sdram_controller_0|active_cs_n, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|pending~10\, u0|new_sdram_controller_0|pending~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector29~1\, u0|new_sdram_controller_0|Selector29~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_state.000100000\, u0|new_sdram_controller_0|m_state.000100000, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector30~0\, u0|new_sdram_controller_0|Selector30~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector30~1\, u0|new_sdram_controller_0|Selector30~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_state.001000000\, u0|new_sdram_controller_0|m_state.001000000, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector25~4\, u0|new_sdram_controller_0|Selector25~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector36~1\, u0|new_sdram_controller_0|Selector36~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector36~0\, u0|new_sdram_controller_0|Selector36~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector38~0\, u0|new_sdram_controller_0|Selector38~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector36~2\, u0|new_sdram_controller_0|Selector36~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_next.010000000\, u0|new_sdram_controller_0|m_next.010000000, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector31~1\, u0|new_sdram_controller_0|Selector31~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_state.010000000\, u0|new_sdram_controller_0|m_state.010000000, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector38~1\, u0|new_sdram_controller_0|Selector38~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector39~3\, u0|new_sdram_controller_0|Selector39~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector39~1\, u0|new_sdram_controller_0|Selector39~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector39~0\, u0|new_sdram_controller_0|Selector39~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector39~2\, u0|new_sdram_controller_0|Selector39~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector39~4\, u0|new_sdram_controller_0|Selector39~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_count[0]\, u0|new_sdram_controller_0|m_count[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector38~2\, u0|new_sdram_controller_0|Selector38~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector38~3\, u0|new_sdram_controller_0|Selector38~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector38~5\, u0|new_sdram_controller_0|Selector38~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_count[1]\, u0|new_sdram_controller_0|m_count[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector26~1\, u0|new_sdram_controller_0|Selector26~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector25~5\, u0|new_sdram_controller_0|Selector25~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_state.000000010\, u0|new_sdram_controller_0|m_state.000000010, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|WideOr8~0\, u0|new_sdram_controller_0|WideOr8~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector26~0\, u0|new_sdram_controller_0|Selector26~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector26~2\, u0|new_sdram_controller_0|Selector26~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_state.000000100\, u0|new_sdram_controller_0|m_state.000000100, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector31~0\, u0|new_sdram_controller_0|Selector31~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector33~2\, u0|new_sdram_controller_0|Selector33~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector35~2\, u0|new_sdram_controller_0|Selector35~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector35~3\, u0|new_sdram_controller_0|Selector35~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[9]~3\, u0|new_sdram_controller_0|m_addr[9]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector33~0\, u0|new_sdram_controller_0|Selector33~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector33~1\, u0|new_sdram_controller_0|Selector33~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector33~3\, u0|new_sdram_controller_0|Selector33~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_next.000000001\, u0|new_sdram_controller_0|m_next.000000001, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector24~1\, u0|new_sdram_controller_0|Selector24~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_state.000000001\, u0|new_sdram_controller_0|m_state.000000001, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector23~0\, u0|new_sdram_controller_0|Selector23~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|ack_refresh_request\, u0|new_sdram_controller_0|ack_refresh_request, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|refresh_request~0\, u0|new_sdram_controller_0|refresh_request~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|refresh_request\, u0|new_sdram_controller_0|refresh_request, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector32~0\, u0|new_sdram_controller_0|Selector32~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector32~1\, u0|new_sdram_controller_0|Selector32~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_state.100000000\, u0|new_sdram_controller_0|m_state.100000000, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector27~0\, u0|new_sdram_controller_0|Selector27~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector34~0\, u0|new_sdram_controller_0|Selector34~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector35~5\, u0|new_sdram_controller_0|Selector35~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector34~1\, u0|new_sdram_controller_0|Selector34~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector34~2\, u0|new_sdram_controller_0|Selector34~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_next.000001000\, u0|new_sdram_controller_0|m_next.000001000, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector27~1\, u0|new_sdram_controller_0|Selector27~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector27~2\, u0|new_sdram_controller_0|Selector27~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector27~4\, u0|new_sdram_controller_0|Selector27~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector27~5\, u0|new_sdram_controller_0|Selector27~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector27~3\, u0|new_sdram_controller_0|Selector27~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector27~6\, u0|new_sdram_controller_0|Selector27~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_state.000001000\, u0|new_sdram_controller_0|m_state.000001000, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|WideOr9~0\, u0|new_sdram_controller_0|WideOr9~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector41~1\, u0|new_sdram_controller_0|Selector41~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector41~2\, u0|new_sdram_controller_0|Selector41~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|f_pop\, u0|new_sdram_controller_0|f_pop, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|f_select\, u0|new_sdram_controller_0|f_select, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entries[0]~1\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entries[0]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entries[0]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entries[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|Equal1~0\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|Equal1~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector41~0\, u0|new_sdram_controller_0|Selector41~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_address~0\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_address~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_address\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_address, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|m0_write~3\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|m0_write~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|m0_write~5\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|m0_write~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[43]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[43]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[43]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[43], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[43]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[43]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[43]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[43], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[43]~1\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[43]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector35~4\, u0|new_sdram_controller_0|Selector35~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_next.000010000\, u0|new_sdram_controller_0|m_next.000010000, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector28~0\, u0|new_sdram_controller_0|Selector28~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_state.000010000\, u0|new_sdram_controller_0|m_state.000010000, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|always5~0\, u0|new_sdram_controller_0|always5~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector3~0\, u0|new_sdram_controller_0|Selector3~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|i_cmd[0]\, u0|new_sdram_controller_0|i_cmd[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector22~0\, u0|new_sdram_controller_0|Selector22~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector22~1\, u0|new_sdram_controller_0|Selector22~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_cmd[0]~_Duplicate_1\, u0|new_sdram_controller_0|m_cmd[0]~_Duplicate_1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector2~0\, u0|new_sdram_controller_0|Selector2~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|i_cmd[1]\, u0|new_sdram_controller_0|i_cmd[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector21~0\, u0|new_sdram_controller_0|Selector21~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector21~1\, u0|new_sdram_controller_0|Selector21~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_cmd[1]~_Duplicate_1\, u0|new_sdram_controller_0|m_cmd[1]~_Duplicate_1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector1~0\, u0|new_sdram_controller_0|Selector1~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|i_cmd[2]\, u0|new_sdram_controller_0|i_cmd[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector20~0\, u0|new_sdram_controller_0|Selector20~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_cmd[2]~_Duplicate_1\, u0|new_sdram_controller_0|m_cmd[2]~_Duplicate_1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Equal4~0\, u0|new_sdram_controller_0|Equal4~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|rd_valid[0]\, u0|new_sdram_controller_0|rd_valid[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|rd_valid[1]\, u0|new_sdram_controller_0|rd_valid[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|rd_valid[2]\, u0|new_sdram_controller_0|rd_valid[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|za_valid\, u0|new_sdram_controller_0|za_valid, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[2]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|next_full~2\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|next_full~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|next_full~3\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|next_full~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|read~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|next_full~4\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|next_full~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|full\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|full, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|write\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|write, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|wr_ptr[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|Equal0~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|Equal0~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~2\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|next_empty~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|next_empty~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|empty\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|empty, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~1\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_valid, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_valid~feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_valid~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_valid\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_valid, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|comb~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|comb~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[7]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~1\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]~2\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]~3\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~6\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[5]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~8\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[4]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~10\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[3]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][87], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|rf_source_data[87]~3\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|rf_source_data[87]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|rf_source_data[87]~2\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|rf_source_data[87]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~24\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~24, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][87]~feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][87]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|always6~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|always6~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][87]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][87], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~20\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|always5~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|always5~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][87]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][87], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~16\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|always4~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|always4~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][87]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][87], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~12\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|always3~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|always3~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][87]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][87], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~8\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|always2~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|always2~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][87]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][87], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~4\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~7\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|always1~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|always1~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][87]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][87], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|always0~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][87], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~4\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~5\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_ready~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[0]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[0]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|rd_ptr[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem_rd_ptr[2]~2, FinalProject_Trivia_DE10, 1
instance = comp, \DRAM_DQ[0]~input\, DRAM_DQ[0]~input, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|za_data[0]\, u0|new_sdram_controller_0|za_data[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~16\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~130\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~130, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~48\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~48, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~32feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~32feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~32\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~32, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~131\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~131, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~80\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~80, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~112\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~112, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~64\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~64, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~96\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~96, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~128\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~128, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~129\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~129, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~132\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|mem~132, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[0]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[0]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rdata_fifo|out_payload[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~20\, u0|video_character_buffer_with_dma_0|ctrl_readdata~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[16]\, u0|video_character_buffer_with_dma_0|ctrl_readdata[16], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~41\, u0|mm_interconnect_0|rsp_mux|src_payload~41, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[38]\, u0|mm_interconnect_0|cmd_mux_004|src_data[38], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|address[0]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|address[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~1\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[16]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[16], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~42\, u0|mm_interconnect_0|rsp_mux|src_payload~42, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~43\, u0|mm_interconnect_0|rsp_mux|src_payload~43, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~44\, u0|mm_interconnect_0|rsp_mux|src_payload~44, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~46\, u0|mm_interconnect_0|rsp_mux|src_payload~46, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~7\, u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]\, u0|nios2_gen2_0|cpu|av_ld_byte2_data[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[16]~4\, u0|nios2_gen2_0|cpu|E_control_rd_data[16]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_wrctl\, u0|nios2_gen2_0|cpu|D_op_wrctl, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst\, u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal134~0\, u0|nios2_gen2_0|cpu|Equal134~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0\, u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg[16]\, u0|nios2_gen2_0|cpu|W_ienable_reg[16], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|ien_AF~2\, u0|jtag_uart_0|ien_AF~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|ien_AE\, u0|jtag_uart_0|ien_AE, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|LessThan0~0\, u0|jtag_uart_0|LessThan0~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|LessThan0~1\, u0|jtag_uart_0|LessThan0~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|fifo_AE\, u0|jtag_uart_0|fifo_AE, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|av_readdata[9]\, u0|jtag_uart_0|av_readdata[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|jupdate~0\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|jupdate~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|jupdate\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|jupdate, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|jupdate1\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|jupdate1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|jupdate2\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|jupdate2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|always2~0\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|always2~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|t_pause~0\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|t_pause~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|t_pause~1\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|t_pause~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|pause_irq~0\, u0|jtag_uart_0|pause_irq~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|pause_irq\, u0|jtag_uart_0|pause_irq, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|Add0~0\, u0|jtag_uart_0|Add0~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|Add0~2\, u0|jtag_uart_0|Add0~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|Add0~4\, u0|jtag_uart_0|Add0~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|LessThan1~0\, u0|jtag_uart_0|LessThan1~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|Add0~6\, u0|jtag_uart_0|Add0~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|Add0~8\, u0|jtag_uart_0|Add0~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|Add0~10\, u0|jtag_uart_0|Add0~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|Add0~12\, u0|jtag_uart_0|Add0~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|LessThan1~1\, u0|jtag_uart_0|LessThan1~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|LessThan1~2\, u0|jtag_uart_0|LessThan1~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|fifo_AF\, u0|jtag_uart_0|fifo_AF, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|ien_AF\, u0|jtag_uart_0|ien_AF, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|av_readdata[8]~0\, u0|jtag_uart_0|av_readdata[8]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[16]~0\, u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[16]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg[16]\, u0|nios2_gen2_0|cpu|W_ipending_reg[16], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[16]~6\, u0|nios2_gen2_0|cpu|E_control_rd_data[16]~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[16]~0\, u0|nios2_gen2_0|cpu|E_control_rd_data[16]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[16]~7\, u0|nios2_gen2_0|cpu|E_control_rd_data[16]~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[16]\, u0|nios2_gen2_0|cpu|W_control_rd_data[16], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~21\, u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~21, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~22\, u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[15]~11\, u0|nios2_gen2_0|cpu|E_src1[15]~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[15]\, u0|nios2_gen2_0|cpu|E_src1[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[15]~12\, u0|nios2_gen2_0|cpu|E_logic_result[15]~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[15]~11\, u0|nios2_gen2_0|cpu|W_alu_result[15]~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[15]\, u0|nios2_gen2_0|cpu|W_alu_result[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~23\, u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~23, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[12]~13\, u0|nios2_gen2_0|cpu|R_src2_lo[12]~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[12]\, u0|nios2_gen2_0|cpu|E_src2[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[12]~14\, u0|nios2_gen2_0|cpu|E_logic_result[12]~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[12]~14\, u0|nios2_gen2_0|cpu|W_alu_result[12]~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[12]\, u0|nios2_gen2_0|cpu|W_alu_result[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|always10~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|always10~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg~11\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg[12]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~97\, u0|mm_interconnect_0|rsp_mux|src_data[12]~97, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~98\, u0|mm_interconnect_0|rsp_mux|src_data[12]~98, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~87\, u0|mm_interconnect_0|rsp_mux|src_data[14]~87, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~16\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[12]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~102\, u0|mm_interconnect_0|rsp_mux|src_data[12]~102, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~6\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[12]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~99\, u0|mm_interconnect_0|rsp_mux|src_data[12]~99, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|Equal6~0\, u0|mm_interconnect_0|router|Equal6~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|Equal3~3\, u0|mm_interconnect_0|router|Equal3~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_waitrequest_generated~0\, u0|mm_interconnect_0|timer_0_s1_translator|av_waitrequest_generated~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~0\, u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1\, u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_agent|m0_write~1\, u0|mm_interconnect_0|timer_0_s1_agent|m0_write~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_l_wr_strobe~2\, u0|timer_0|period_l_wr_strobe~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~2\, u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_h_register[12]~feeder\, u0|timer_0|period_h_register[12]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|Equal6~3\, u0|timer_0|Equal6~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_h_wr_strobe\, u0|timer_0|period_h_wr_strobe, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_h_register[12]\, u0|timer_0|period_h_register[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|Equal6~2\, u0|timer_0|Equal6~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|control_wr_strobe~0\, u0|timer_0|control_wr_strobe~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_l_wr_strobe\, u0|timer_0|period_l_wr_strobe, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_l_register[12]\, u0|timer_0|period_l_register[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out~31\, u0|timer_0|read_mux_out~31, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[0]~32\, u0|timer_0|internal_counter[0]~32, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_l_register[0]~0\, u0|timer_0|period_l_register[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_l_register[0]\, u0|timer_0|period_l_register[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|Equal0~8\, u0|timer_0|Equal0~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[28]~88\, u0|timer_0|internal_counter[28]~88, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[29]~90\, u0|timer_0|internal_counter[29]~90, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_h_register[13]\, u0|timer_0|period_h_register[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_l_wr_strobe~3\, u0|timer_0|period_l_wr_strobe~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|force_reload~0\, u0|timer_0|force_reload~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|force_reload\, u0|timer_0|force_reload, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|Equal6~1\, u0|timer_0|Equal6~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|control_wr_strobe\, u0|timer_0|control_wr_strobe, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|control_register[1]\, u0|timer_0|control_register[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_is_running~0\, u0|timer_0|counter_is_running~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_is_running~1\, u0|timer_0|counter_is_running~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_is_running\, u0|timer_0|counter_is_running, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|always0~1\, u0|timer_0|always0~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[29]\, u0|timer_0|internal_counter[29], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[30]~92\, u0|timer_0|internal_counter[30]~92, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_h_register[14]\, u0|timer_0|period_h_register[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[30]\, u0|timer_0|internal_counter[30], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[31]~94\, u0|timer_0|internal_counter[31]~94, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_h_register[15]~feeder\, u0|timer_0|period_h_register[15]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_h_register[15]\, u0|timer_0|period_h_register[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[31]\, u0|timer_0|internal_counter[31], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|Equal0~9\, u0|timer_0|Equal0~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|Equal0~5\, u0|timer_0|Equal0~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|Equal0~6\, u0|timer_0|Equal0~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|Equal0~7\, u0|timer_0|Equal0~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|Equal0~0\, u0|timer_0|Equal0~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|Equal0~3\, u0|timer_0|Equal0~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|Equal0~1\, u0|timer_0|Equal0~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|Equal0~2\, u0|timer_0|Equal0~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|Equal0~4\, u0|timer_0|Equal0~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|Equal0~10\, u0|timer_0|Equal0~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|always0~0\, u0|timer_0|always0~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[0]\, u0|timer_0|internal_counter[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[1]~34\, u0|timer_0|internal_counter[1]~34, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_l_register[1]~1\, u0|timer_0|period_l_register[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_l_register[1]\, u0|timer_0|period_l_register[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[1]\, u0|timer_0|internal_counter[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[2]~36\, u0|timer_0|internal_counter[2]~36, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_l_register[2]~2\, u0|timer_0|period_l_register[2]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_l_register[2]\, u0|timer_0|period_l_register[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[2]\, u0|timer_0|internal_counter[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[3]~38\, u0|timer_0|internal_counter[3]~38, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_l_register[3]~3\, u0|timer_0|period_l_register[3]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_l_register[3]\, u0|timer_0|period_l_register[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[3]\, u0|timer_0|internal_counter[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[4]~40\, u0|timer_0|internal_counter[4]~40, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_l_register[4]\, u0|timer_0|period_l_register[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[4]\, u0|timer_0|internal_counter[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[5]~42\, u0|timer_0|internal_counter[5]~42, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_l_register[5]\, u0|timer_0|period_l_register[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[5]\, u0|timer_0|internal_counter[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[6]~44\, u0|timer_0|internal_counter[6]~44, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_l_register[6]~4\, u0|timer_0|period_l_register[6]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_l_register[6]\, u0|timer_0|period_l_register[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[6]\, u0|timer_0|internal_counter[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[7]~46\, u0|timer_0|internal_counter[7]~46, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_l_register[7]\, u0|timer_0|period_l_register[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[7]\, u0|timer_0|internal_counter[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[8]~48\, u0|timer_0|internal_counter[8]~48, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_l_register[8]~5\, u0|timer_0|period_l_register[8]~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_l_register[8]\, u0|timer_0|period_l_register[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[8]\, u0|timer_0|internal_counter[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[9]~50\, u0|timer_0|internal_counter[9]~50, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_l_register[9]~6\, u0|timer_0|period_l_register[9]~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_l_register[9]\, u0|timer_0|period_l_register[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[9]\, u0|timer_0|internal_counter[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[10]~52\, u0|timer_0|internal_counter[10]~52, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_l_register[10]\, u0|timer_0|period_l_register[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[10]\, u0|timer_0|internal_counter[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[11]~54\, u0|timer_0|internal_counter[11]~54, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_l_register[11]\, u0|timer_0|period_l_register[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[11]\, u0|timer_0|internal_counter[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[12]~56\, u0|timer_0|internal_counter[12]~56, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[12]\, u0|timer_0|internal_counter[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[13]~58\, u0|timer_0|internal_counter[13]~58, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_l_register[13]\, u0|timer_0|period_l_register[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[13]\, u0|timer_0|internal_counter[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[14]~60\, u0|timer_0|internal_counter[14]~60, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_l_register[14]~7\, u0|timer_0|period_l_register[14]~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_l_register[14]\, u0|timer_0|period_l_register[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[14]\, u0|timer_0|internal_counter[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[15]~62\, u0|timer_0|internal_counter[15]~62, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_l_register[15]~8\, u0|timer_0|period_l_register[15]~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_l_register[15]\, u0|timer_0|period_l_register[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[15]\, u0|timer_0|internal_counter[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[16]~64\, u0|timer_0|internal_counter[16]~64, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_h_register[0]\, u0|timer_0|period_h_register[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[16]\, u0|timer_0|internal_counter[16], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[17]~66\, u0|timer_0|internal_counter[17]~66, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_h_register[1]\, u0|timer_0|period_h_register[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[17]\, u0|timer_0|internal_counter[17], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[18]~68\, u0|timer_0|internal_counter[18]~68, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_h_register[2]\, u0|timer_0|period_h_register[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[18]\, u0|timer_0|internal_counter[18], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[19]~70\, u0|timer_0|internal_counter[19]~70, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_h_register[3]\, u0|timer_0|period_h_register[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[19]\, u0|timer_0|internal_counter[19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[20]~72\, u0|timer_0|internal_counter[20]~72, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_h_register[4]~feeder\, u0|timer_0|period_h_register[4]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_h_register[4]\, u0|timer_0|period_h_register[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[20]\, u0|timer_0|internal_counter[20], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[21]~74\, u0|timer_0|internal_counter[21]~74, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_h_register[5]\, u0|timer_0|period_h_register[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[21]\, u0|timer_0|internal_counter[21], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[22]~76\, u0|timer_0|internal_counter[22]~76, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_h_register[6]~feeder\, u0|timer_0|period_h_register[6]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_h_register[6]\, u0|timer_0|period_h_register[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[22]\, u0|timer_0|internal_counter[22], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[23]~78\, u0|timer_0|internal_counter[23]~78, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_h_register[7]\, u0|timer_0|period_h_register[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[23]\, u0|timer_0|internal_counter[23], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[24]~80\, u0|timer_0|internal_counter[24]~80, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_h_register[8]~feeder\, u0|timer_0|period_h_register[8]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_h_register[8]\, u0|timer_0|period_h_register[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[24]\, u0|timer_0|internal_counter[24], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[25]~82\, u0|timer_0|internal_counter[25]~82, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_h_register[9]~feeder\, u0|timer_0|period_h_register[9]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_h_register[9]\, u0|timer_0|period_h_register[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[25]\, u0|timer_0|internal_counter[25], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[26]~84\, u0|timer_0|internal_counter[26]~84, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_h_register[10]~feeder\, u0|timer_0|period_h_register[10]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_h_register[10]\, u0|timer_0|period_h_register[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[26]\, u0|timer_0|internal_counter[26], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[27]~86\, u0|timer_0|internal_counter[27]~86, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_h_register[11]~feeder\, u0|timer_0|period_h_register[11]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|period_h_register[11]\, u0|timer_0|period_h_register[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[27]\, u0|timer_0|internal_counter[27], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|internal_counter[28]\, u0|timer_0|internal_counter[28], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[28]~feeder\, u0|timer_0|counter_snapshot[28]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|snap_strobe~0\, u0|timer_0|snap_strobe~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[28]\, u0|timer_0|counter_snapshot[28], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[12]\, u0|timer_0|counter_snapshot[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[12]~32\, u0|timer_0|read_mux_out[12]~32, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[12]~33\, u0|timer_0|read_mux_out[12]~33, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|readdata[12]\, u0|timer_0|readdata[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[64]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[64]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|Equal4~0\, u0|mm_interconnect_0|router|Equal4~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|Equal4~1\, u0|mm_interconnect_0|router|Equal4~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_toggle, FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\, u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl\, u0|rst_controller|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|din_s1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|dreg[0]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_to_out_synchronizer|dreg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_translator|waitrequest_reset_override~feeder\, u0|mm_interconnect_0|altpll_0_pll_slave_translator|waitrequest_reset_override~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_translator|waitrequest_reset_override\, u0|mm_interconnect_0|altpll_0_pll_slave_translator|waitrequest_reset_override, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[65]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[65]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[65], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[65]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[65]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[65], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[66], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[66]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[66]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[66], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_translator|wait_latency_counter[1]~0\, u0|mm_interconnect_0|pio_sseg_s1_translator|wait_latency_counter[1]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|pio_sseg_s1_agent_rsp_fifo|mem_used[1]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|pio_sseg_s1_agent_rsp_fifo|mem_used[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rsp_fifo|mem[1][105]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rsp_fifo|mem[1][105], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|pio_sseg_s1_agent_rsp_fifo|mem~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rsp_fifo|mem[0][105]~2\, u0|mm_interconnect_0|pio_sseg_s1_agent_rsp_fifo|mem[0][105]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rsp_fifo|mem[0][105]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rsp_fifo|mem[0][105], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_translator|read_latency_shift_reg~1\, u0|mm_interconnect_0|pio_sseg_s1_translator|read_latency_shift_reg~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|pio_sseg_s1_translator|read_latency_shift_reg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_toggle_flopped, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_to_in_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|out_to_in_synchronizer|din_s1~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_009|clock_xer|out_to_in_synchronizer|din_s1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_to_in_synchronizer|dreg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_ready~0\, u0|mm_interconnect_0|crosser_009|clock_xer|in_ready~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|read~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem_used[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem_used[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem_used[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem_used[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent|rp_valid~0\, u0|mm_interconnect_0|pio_sseg_s1_agent|rp_valid~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent|uncompressor|sink_ready~0\, u0|mm_interconnect_0|pio_sseg_s1_agent|uncompressor|sink_ready~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rsp_fifo|mem_used[1]~2\, u0|mm_interconnect_0|pio_sseg_s1_agent_rsp_fifo|mem_used[1]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rsp_fifo|mem_used[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|always0~0\, u0|pio_sseg|always0~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_translator|wait_latency_counter[1]~1\, u0|mm_interconnect_0|pio_sseg_s1_translator|wait_latency_counter[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_translator|wait_latency_counter~3\, u0|mm_interconnect_0|pio_sseg_s1_translator|wait_latency_counter~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|pio_sseg_s1_translator|wait_latency_counter[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|pio_sseg_s1_translator|wait_latency_counter~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|pio_sseg_s1_translator|wait_latency_counter[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_translator|av_waitrequest_generated~0\, u0|mm_interconnect_0|pio_sseg_s1_translator|av_waitrequest_generated~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|pio_sseg_s1_translator|read_latency_shift_reg~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_toggle_flopped, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|din_s1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_to_in_synchronizer|dreg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|take_in_data~0\, u0|mm_interconnect_0|crosser_004|clock_xer|take_in_data~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_004|clock_xer|take_in_data, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[64]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[64], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[64]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[64]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[64]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[64], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[105]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[105]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[105]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[105], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[105]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[105], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|pio_sseg_s1_agent_rsp_fifo|mem~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rsp_fifo|mem_used[0]~3\, u0|mm_interconnect_0|pio_sseg_s1_agent_rsp_fifo|mem_used[0]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rsp_fifo|mem_used[0]~4\, u0|mm_interconnect_0|pio_sseg_s1_agent_rsp_fifo|mem_used[0]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rsp_fifo|mem_used[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent|rp_valid\, u0|mm_interconnect_0|pio_sseg_s1_agent|rp_valid, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_toggle, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_to_out_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_to_out_synchronizer|din_s1~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_009|clock_xer|in_to_out_synchronizer|din_s1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_to_out_synchronizer|dreg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[38]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[38], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[38]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[38], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[12]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[12]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[12]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|data_out[12]~feeder\, u0|pio_sseg|data_out[12]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[39]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[39]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[39], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[39]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[39]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[39], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|always0~1\, u0|pio_sseg|always0~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|always0~2\, u0|pio_sseg|always0~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|data_out[12]\, u0|pio_sseg|data_out[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|readdata[12]\, u0|pio_sseg|readdata[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|pio_sseg_s1_translator|av_readdata_pre[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[1][12]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[1][12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem~11\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][12]~feeder\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][12]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|always0~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][12]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|out_data[12]~11\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|out_data[12]~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_009|clock_xer|take_in_data, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[12]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[12]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~29\, u0|video_character_buffer_with_dma_0|control_reg~29, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[15]~26\, u0|video_character_buffer_with_dma_0|control_reg[15]~26, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[12]\, u0|video_character_buffer_with_dma_0|control_reg[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~24\, u0|video_character_buffer_with_dma_0|ctrl_readdata~24, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[12]\, u0|video_character_buffer_with_dma_0|ctrl_readdata[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~100\, u0|mm_interconnect_0|rsp_mux|src_data[12]~100, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~137\, u0|mm_interconnect_0|rsp_mux|src_data[12]~137, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~101\, u0|mm_interconnect_0|rsp_mux|src_data[12]~101, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~103\, u0|mm_interconnect_0|rsp_mux|src_data[12]~103, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~3\, u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0\, u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]\, u0|nios2_gen2_0|cpu|av_ld_byte1_data[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~26\, u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~26, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[9]~17\, u0|nios2_gen2_0|cpu|E_src1[9]~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[9]\, u0|nios2_gen2_0|cpu|E_src1[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[9]~17\, u0|nios2_gen2_0|cpu|W_alu_result[9]~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[9]\, u0|nios2_gen2_0|cpu|W_alu_result[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[9]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[18]~11\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[18]~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~16\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[17]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[17], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~9\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[9]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~2\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[1]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[1]~15\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[1]~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|Char_Buffer_Memory|auto_generated|ram_block1a1\, u0|video_character_buffer_with_dma_0|Char_Buffer_Memory|auto_generated|ram_block1a1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~18\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[19]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~11\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[11]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~4\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[3]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[3]~17\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[3]~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|Char_Buffer_Memory|auto_generated|ram_block1a3\, u0|video_character_buffer_with_dma_0|Char_Buffer_Memory|auto_generated|ram_block1a3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|Character_Rom|character_data_rom|auto_generated|ram_block1a0\, u0|video_character_buffer_with_dma_0|Character_Rom|character_data_rom|auto_generated|ram_block1a0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|fifo_ram|ram_block11a0\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|fifo_ram|ram_block11a0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[1]~10\, u0|video_vga_controller_0|VGA_Timing|pixel_counter[1]~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_002|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller_002|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_002|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller_002|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_002|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, u0|rst_controller_002|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_002|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller_002|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_002|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\, u0|rst_controller_002|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_002|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller_002|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, FinalProject_Trivia_DE10, 1
instance = comp, \u0|rst_controller_002|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell\, u0|rst_controller_002|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[2]~12\, u0|video_vga_controller_0|VGA_Timing|pixel_counter[2]~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[2]\, u0|video_vga_controller_0|VGA_Timing|pixel_counter[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[3]~14\, u0|video_vga_controller_0|VGA_Timing|pixel_counter[3]~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[3]\, u0|video_vga_controller_0|VGA_Timing|pixel_counter[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[4]~16\, u0|video_vga_controller_0|VGA_Timing|pixel_counter[4]~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[4]\, u0|video_vga_controller_0|VGA_Timing|pixel_counter[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[5]~18\, u0|video_vga_controller_0|VGA_Timing|pixel_counter[5]~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[5]\, u0|video_vga_controller_0|VGA_Timing|pixel_counter[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[6]~20\, u0|video_vga_controller_0|VGA_Timing|pixel_counter[6]~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[6]\, u0|video_vga_controller_0|VGA_Timing|pixel_counter[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[7]~23\, u0|video_vga_controller_0|VGA_Timing|pixel_counter[7]~23, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[7]\, u0|video_vga_controller_0|VGA_Timing|pixel_counter[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[8]~25\, u0|video_vga_controller_0|VGA_Timing|pixel_counter[8]~25, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[8]\, u0|video_vga_controller_0|VGA_Timing|pixel_counter[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|Equal2~1\, u0|video_vga_controller_0|VGA_Timing|Equal2~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[9]~27\, u0|video_vga_controller_0|VGA_Timing|pixel_counter[9]~27, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[9]\, u0|video_vga_controller_0|VGA_Timing|pixel_counter[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|Equal4~0\, u0|video_vga_controller_0|VGA_Timing|Equal4~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[10]~29\, u0|video_vga_controller_0|VGA_Timing|pixel_counter[10]~29, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[10]\, u0|video_vga_controller_0|VGA_Timing|pixel_counter[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|Equal2~0\, u0|video_vga_controller_0|VGA_Timing|Equal2~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[10]~22\, u0|video_vga_controller_0|VGA_Timing|pixel_counter[10]~22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|pixel_counter[1]\, u0|video_vga_controller_0|VGA_Timing|pixel_counter[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|Equal4~1\, u0|video_vga_controller_0|VGA_Timing|Equal4~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[1]~10\, u0|video_vga_controller_0|VGA_Timing|line_counter[1]~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[4]~12\, u0|video_vga_controller_0|VGA_Timing|line_counter[4]~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[1]\, u0|video_vga_controller_0|VGA_Timing|line_counter[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[2]~13\, u0|video_vga_controller_0|VGA_Timing|line_counter[2]~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[2]\, u0|video_vga_controller_0|VGA_Timing|line_counter[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[3]~15\, u0|video_vga_controller_0|VGA_Timing|line_counter[3]~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[3]\, u0|video_vga_controller_0|VGA_Timing|line_counter[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[4]~17\, u0|video_vga_controller_0|VGA_Timing|line_counter[4]~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[4]\, u0|video_vga_controller_0|VGA_Timing|line_counter[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[5]~19\, u0|video_vga_controller_0|VGA_Timing|line_counter[5]~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[5]\, u0|video_vga_controller_0|VGA_Timing|line_counter[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[6]~21\, u0|video_vga_controller_0|VGA_Timing|line_counter[6]~21, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[6]\, u0|video_vga_controller_0|VGA_Timing|line_counter[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|Equal3~0\, u0|video_vga_controller_0|VGA_Timing|Equal3~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[7]~23\, u0|video_vga_controller_0|VGA_Timing|line_counter[7]~23, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[7]\, u0|video_vga_controller_0|VGA_Timing|line_counter[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[8]~25\, u0|video_vga_controller_0|VGA_Timing|line_counter[8]~25, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[8]\, u0|video_vga_controller_0|VGA_Timing|line_counter[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|Equal3~1\, u0|video_vga_controller_0|VGA_Timing|Equal3~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[9]~27\, u0|video_vga_controller_0|VGA_Timing|line_counter[9]~27, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[9]\, u0|video_vga_controller_0|VGA_Timing|line_counter[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[10]~29\, u0|video_vga_controller_0|VGA_Timing|line_counter[10]~29, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|line_counter[10]\, u0|video_vga_controller_0|VGA_Timing|line_counter[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|Equal3~2\, u0|video_vga_controller_0|VGA_Timing|Equal3~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|Equal1~0\, u0|video_vga_controller_0|VGA_Timing|Equal1~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|Equal1~1\, u0|video_vga_controller_0|VGA_Timing|Equal1~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|Equal1~2\, u0|video_vga_controller_0|VGA_Timing|Equal1~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vblanking_pulse~0\, u0|video_vga_controller_0|VGA_Timing|vblanking_pulse~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vblanking_pulse\, u0|video_vga_controller_0|VGA_Timing|vblanking_pulse, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|Equal5~0\, u0|video_vga_controller_0|VGA_Timing|Equal5~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|Equal2~2\, u0|video_vga_controller_0|VGA_Timing|Equal2~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|hblanking_pulse~0\, u0|video_vga_controller_0|VGA_Timing|hblanking_pulse~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|hblanking_pulse\, u0|video_vga_controller_0|VGA_Timing|hblanking_pulse, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|blanking_pulse~0\, u0|video_vga_controller_0|VGA_Timing|blanking_pulse~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|blanking_pulse\, u0|video_vga_controller_0|VGA_Timing|blanking_pulse, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|always2~0\, u0|video_vga_controller_0|VGA_Timing|always2~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|end_of_active_frame\, u0|video_vga_controller_0|VGA_Timing|end_of_active_frame, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[1]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[1]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[1]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[0]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[0]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[0]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[2]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[2]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[3]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[3]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdempty_eq_comp_lsb|data_wire[1]~0\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdempty_eq_comp_lsb|data_wire[1]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_aeb\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_lsb_aeb, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[7]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[7]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[7]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[7]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[6]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[6]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[6]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[6]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[6]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[4]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[5]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|delayed_wrptr_g[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe13a[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rs_dgwp|dffpipe12|dffe14a[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdempty_eq_comp1_msb|data_wire[0]~0\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdempty_eq_comp1_msb|data_wire[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_msb_aeb\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdemp_eq_comp_msb_aeb, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|int_rdempty\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|int_rdempty, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|ns_mode~0\, u0|video_vga_controller_0|ns_mode~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|s_mode\, u0|video_vga_controller_0|s_mode, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|comb~0\, u0|video_dual_clock_buffer_0|comb~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a0\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a1~0\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a1~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a1\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|_~7\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|_~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|sub_parity7a[0]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|sub_parity7a[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|_~6\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|_~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|sub_parity7a[1]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|sub_parity7a[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|_~5\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|_~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|parity6\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|parity6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|_~2\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|_~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a2~0\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a2~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a2\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a3~0\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a3~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a3\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|_~4\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|_~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a5~0\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a5~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a5\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g1p|counter5a5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[5]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|rdptr_g[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe17a[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp|dffpipe16|dffe18a[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[5]~feeder\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[5]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[5]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_reg[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor5\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_dgrp_gray2bin|xor5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_brp|dffe15a[5]\, u0|video_dual_clock_buffer_0|Data_FIFO|auto_generated|ws_brp|dffe15a[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_dual_clock_buffer_0|WideAnd0~0\, u0|video_dual_clock_buffer_0|WideAnd0~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|buf_readdata~6\, u0|video_character_buffer_with_dma_0|buf_readdata~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|buf_readdata[3]\, u0|video_character_buffer_with_dma_0|buf_readdata[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~17\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[11]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~108\, u0|mm_interconnect_0|rsp_mux|src_data[11]~108, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~4\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[11]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~104\, u0|mm_interconnect_0|rsp_mux|src_data[11]~104, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg~12\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg[11]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~106\, u0|mm_interconnect_0|rsp_mux|src_data[11]~106, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[27]~feeder\, u0|timer_0|counter_snapshot[27]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[27]\, u0|timer_0|counter_snapshot[27], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[11]\, u0|timer_0|counter_snapshot[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[11]~35\, u0|timer_0|read_mux_out[11]~35, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out~34\, u0|timer_0|read_mux_out~34, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[11]~36\, u0|timer_0|read_mux_out[11]~36, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|readdata[11]\, u0|timer_0|readdata[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~30\, u0|video_character_buffer_with_dma_0|control_reg~30, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[11]\, u0|video_character_buffer_with_dma_0|control_reg[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~25\, u0|video_character_buffer_with_dma_0|ctrl_readdata~25, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[11]\, u0|video_character_buffer_with_dma_0|ctrl_readdata[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~105\, u0|mm_interconnect_0|rsp_mux|src_data[11]~105, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[11]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[11]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|data_out[11]\, u0|pio_sseg|data_out[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|readdata[11]\, u0|pio_sseg|readdata[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_translator|av_readdata_pre[11]\, u0|mm_interconnect_0|pio_sseg_s1_translator|av_readdata_pre[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[1][11]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[1][11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem~12\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][11]~feeder\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][11]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][11]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|out_data[11]~12\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|out_data[11]~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[11]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[11]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~138\, u0|mm_interconnect_0|rsp_mux|src_data[11]~138, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~107\, u0|mm_interconnect_0|rsp_mux|src_data[11]~107, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~109\, u0|mm_interconnect_0|rsp_mux|src_data[11]~109, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~4\, u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]\, u0|nios2_gen2_0|cpu|av_ld_byte1_data[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~27\, u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~27, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[10]~15\, u0|nios2_gen2_0|cpu|R_src2_lo[10]~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[10]\, u0|nios2_gen2_0|cpu|E_src2[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[10]~16\, u0|nios2_gen2_0|cpu|E_logic_result[10]~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[10]~16\, u0|nios2_gen2_0|cpu|W_alu_result[10]~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[10]\, u0|nios2_gen2_0|cpu|W_alu_result[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~28\, u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~28, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[11]~15\, u0|nios2_gen2_0|cpu|E_src1[11]~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[11]\, u0|nios2_gen2_0|cpu|E_src1[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[11]~15\, u0|nios2_gen2_0|cpu|E_logic_result[11]~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[11]~15\, u0|nios2_gen2_0|cpu|W_alu_result[11]~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[11]\, u0|nios2_gen2_0|cpu|W_alu_result[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|Equal3~0\, u0|mm_interconnect_0|router|Equal3~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|Equal11~2\, u0|mm_interconnect_0|router|Equal11~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[1]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem_used[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|always2~0\, u0|video_character_buffer_with_dma_0|always2~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|always2~1\, u0|video_character_buffer_with_dma_0|always2~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~1\, u0|video_character_buffer_with_dma_0|control_reg~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~0\, u0|video_character_buffer_with_dma_0|control_reg~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~2\, u0|video_character_buffer_with_dma_0|control_reg~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~3\, u0|video_character_buffer_with_dma_0|control_reg~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[16]\, u0|video_character_buffer_with_dma_0|control_reg[16], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|clear_screen~0\, u0|video_character_buffer_with_dma_0|clear_screen~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|clear_screen\, u0|video_character_buffer_with_dma_0|clear_screen, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|buf_readdata~2\, u0|video_character_buffer_with_dma_0|buf_readdata~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|buf_readdata[1]\, u0|video_character_buffer_with_dma_0|buf_readdata[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~19\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[9]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~123\, u0|mm_interconnect_0|rsp_mux|src_data[9]~123, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out~40\, u0|timer_0|read_mux_out~40, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[9]~7\, u0|timer_0|counter_snapshot[9]~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[9]\, u0|timer_0|counter_snapshot[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[25]\, u0|timer_0|counter_snapshot[25], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[9]~41\, u0|timer_0|read_mux_out[9]~41, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[9]~42\, u0|timer_0|read_mux_out[9]~42, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|readdata[9]\, u0|timer_0|readdata[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~117\, u0|mm_interconnect_0|rsp_mux|src_data[9]~117, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg~14\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg[9]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~121\, u0|mm_interconnect_0|rsp_mux|src_data[9]~121, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~32\, u0|video_character_buffer_with_dma_0|control_reg~32, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[9]\, u0|video_character_buffer_with_dma_0|control_reg[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~27\, u0|video_character_buffer_with_dma_0|ctrl_readdata~27, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[9]\, u0|video_character_buffer_with_dma_0|ctrl_readdata[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~119\, u0|mm_interconnect_0|rsp_mux|src_data[9]~119, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[1][9]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[1][9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[9]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|data_out[9]~feeder\, u0|pio_sseg|data_out[9]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|data_out[9]\, u0|pio_sseg|data_out[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|readdata[9]\, u0|pio_sseg|readdata[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_translator|av_readdata_pre[9]\, u0|mm_interconnect_0|pio_sseg_s1_translator|av_readdata_pre[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem~14\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][9]~feeder\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][9]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][9]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|out_data[9]~14\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|out_data[9]~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[9]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[9]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[9]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[9]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~118\, u0|mm_interconnect_0|rsp_mux|src_data[9]~118, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_009|clock_xer|out_valid, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~120\, u0|mm_interconnect_0|rsp_mux|src_data[9]~120, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~122\, u0|mm_interconnect_0|rsp_mux|src_data[9]~122, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~124\, u0|mm_interconnect_0|rsp_mux|src_data[9]~124, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~6\, u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]\, u0|nios2_gen2_0|cpu|av_ld_byte1_data[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~29\, u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~29, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[3]\, u0|nios2_gen2_0|cpu|d_writedata[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~4\, u0|mm_interconnect_0|cmd_mux_004|src_payload~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[3]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0\, u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst\, u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0\, u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_pending\, u0|nios2_gen2_0|cpu|hbreak_pending, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_req~0\, u0|nios2_gen2_0|cpu|hbreak_req~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[17]~53\, u0|nios2_gen2_0|cpu|F_iw[17]~53, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[17]~58\, u0|nios2_gen2_0|cpu|F_iw[17]~58, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[17]\, u0|nios2_gen2_0|cpu|D_iw[17], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[13]~13\, u0|nios2_gen2_0|cpu|E_src1[13]~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[13]\, u0|nios2_gen2_0|cpu|E_src1[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[13]~20\, u0|nios2_gen2_0|cpu|E_logic_result[13]~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[13]~13\, u0|nios2_gen2_0|cpu|W_alu_result[13]~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[13]\, u0|nios2_gen2_0|cpu|W_alu_result[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|use_reg~0\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|use_reg~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count[0]~0\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count[0]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~0\, u0|mm_interconnect_0|cmd_demux|sink_ready~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|use_reg~1\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|use_reg~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|use_reg\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|use_reg, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg~2\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg[2]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg~1\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg[1]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg~0\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg[0]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[8]~0\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|out_data[8]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg~2\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|always0~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][42]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][42], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~20\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[8]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~130\, u0|mm_interconnect_0|rsp_mux|src_data[8]~130, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg~15\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg[8]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~125\, u0|mm_interconnect_0|rsp_mux|src_data[8]~125, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~126\, u0|mm_interconnect_0|rsp_mux|src_data[8]~126, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~14\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[8]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~127\, u0|mm_interconnect_0|rsp_mux|src_data[8]~127, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[8]~8\, u0|timer_0|counter_snapshot[8]~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[8]\, u0|timer_0|counter_snapshot[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[24]\, u0|timer_0|counter_snapshot[24], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[8]~44\, u0|timer_0|read_mux_out[8]~44, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out~43\, u0|timer_0|read_mux_out~43, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[8]~45\, u0|timer_0|read_mux_out[8]~45, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|readdata[8]\, u0|timer_0|readdata[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~33\, u0|video_character_buffer_with_dma_0|control_reg~33, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[8]\, u0|video_character_buffer_with_dma_0|control_reg[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~28\, u0|video_character_buffer_with_dma_0|ctrl_readdata~28, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[8]\, u0|video_character_buffer_with_dma_0|ctrl_readdata[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~128\, u0|mm_interconnect_0|rsp_mux|src_data[8]~128, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[8]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[8]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[8]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|data_out[8]~feeder\, u0|pio_sseg|data_out[8]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|data_out[8]\, u0|pio_sseg|data_out[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|readdata[8]\, u0|pio_sseg|readdata[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_translator|av_readdata_pre[8]\, u0|mm_interconnect_0|pio_sseg_s1_translator|av_readdata_pre[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[1][8]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[1][8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem~15\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][8]~feeder\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][8]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][8]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|out_data[8]~15\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|out_data[8]~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[8]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[8]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~140\, u0|mm_interconnect_0|rsp_mux|src_data[8]~140, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~129\, u0|mm_interconnect_0|rsp_mux|src_data[8]~129, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~131\, u0|mm_interconnect_0|rsp_mux|src_data[8]~131, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~7\, u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]\, u0|nios2_gen2_0|cpu|av_ld_byte1_data[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~30\, u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~30, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[31]~19\, u0|nios2_gen2_0|cpu|R_src1[31]~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[31]\, u0|nios2_gen2_0|cpu|E_src1[31], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[31]\, u0|nios2_gen2_0|cpu|E_shift_rot_result[31], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31\, u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[30]\, u0|nios2_gen2_0|cpu|E_shift_rot_result[30], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~29\, u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~29, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[29]\, u0|nios2_gen2_0|cpu|E_shift_rot_result[29], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~27\, u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~27, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[28]\, u0|nios2_gen2_0|cpu|E_shift_rot_result[28], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~25\, u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~25, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[27]\, u0|nios2_gen2_0|cpu|E_shift_rot_result[27], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~1\, u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[26]\, u0|nios2_gen2_0|cpu|E_shift_rot_result[26], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~2\, u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[25]\, u0|nios2_gen2_0|cpu|E_shift_rot_result[25], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~3\, u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[24]\, u0|nios2_gen2_0|cpu|E_shift_rot_result[24], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~4\, u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[23]\, u0|nios2_gen2_0|cpu|E_shift_rot_result[23], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~5\, u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[22]\, u0|nios2_gen2_0|cpu|E_shift_rot_result[22], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~6\, u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[21]\, u0|nios2_gen2_0|cpu|E_shift_rot_result[21], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~7\, u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[20]\, u0|nios2_gen2_0|cpu|E_shift_rot_result[20], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~8\, u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[19]\, u0|nios2_gen2_0|cpu|E_shift_rot_result[19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~9\, u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[18]\, u0|nios2_gen2_0|cpu|E_shift_rot_result[18], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~10\, u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[17]\, u0|nios2_gen2_0|cpu|E_shift_rot_result[17], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~11\, u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[16]\, u0|nios2_gen2_0|cpu|E_shift_rot_result[16], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~12\, u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[15]\, u0|nios2_gen2_0|cpu|E_shift_rot_result[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~13\, u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[14]\, u0|nios2_gen2_0|cpu|E_shift_rot_result[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~20\, u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[13]\, u0|nios2_gen2_0|cpu|E_shift_rot_result[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~14\, u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[12]\, u0|nios2_gen2_0|cpu|E_shift_rot_result[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~15\, u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[11]\, u0|nios2_gen2_0|cpu|E_shift_rot_result[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~16\, u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[10]\, u0|nios2_gen2_0|cpu|E_shift_rot_result[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~17\, u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[9]\, u0|nios2_gen2_0|cpu|E_shift_rot_result[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~21\, u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~21, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[8]\, u0|nios2_gen2_0|cpu|E_shift_rot_result[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~0\, u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[7]\, u0|nios2_gen2_0|cpu|E_shift_rot_result[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~19\, u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[6]\, u0|nios2_gen2_0|cpu|E_shift_rot_result[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~18\, u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[5]\, u0|nios2_gen2_0|cpu|E_shift_rot_result[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~22\, u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[4]\, u0|nios2_gen2_0|cpu|E_shift_rot_result[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~23\, u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~23, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[3]\, u0|nios2_gen2_0|cpu|E_shift_rot_result[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~24\, u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~24, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[2]\, u0|nios2_gen2_0|cpu|E_shift_rot_result[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[2]\, u0|nios2_gen2_0|cpu|W_alu_result[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30]~feeder\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30]\, u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out~6\, u0|timer_0|read_mux_out~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[7]\, u0|timer_0|counter_snapshot[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[23]~feeder\, u0|timer_0|counter_snapshot[23]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[23]\, u0|timer_0|counter_snapshot[23], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[7]~7\, u0|timer_0|read_mux_out[7]~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[7]~8\, u0|timer_0|read_mux_out[7]~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|readdata[7]\, u0|timer_0|readdata[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~37\, u0|mm_interconnect_0|rsp_mux|src_data[7]~37, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg~2\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg[7]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~41\, u0|mm_interconnect_0|rsp_mux|src_data[7]~41, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[1][7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[7]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[7]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|data_out[7]~feeder\, u0|pio_sseg|data_out[7]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|data_out[7]\, u0|pio_sseg|data_out[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|readdata[7]\, u0|pio_sseg|readdata[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|pio_sseg_s1_translator|av_readdata_pre[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][7]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|out_data[7]~2\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|out_data[7]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[7]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[7]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[7]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[7]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~38\, u0|mm_interconnect_0|rsp_mux|src_data[7]~38, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[0]\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[1]\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[2]\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[3]\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[4]\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[5]\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[6]\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[7]\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|wdata[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0\, u0|jtag_uart_0|the_finalproject_trivia_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|av_readdata[7]~3\, u0|jtag_uart_0|av_readdata[7]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~7\, u0|video_character_buffer_with_dma_0|control_reg~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[6]~5\, u0|video_character_buffer_with_dma_0|control_reg[6]~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[7]\, u0|video_character_buffer_with_dma_0|control_reg[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~4\, u0|video_character_buffer_with_dma_0|ctrl_readdata~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[7]\, u0|video_character_buffer_with_dma_0|ctrl_readdata[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~39\, u0|mm_interconnect_0|rsp_mux|src_data[7]~39, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~40\, u0|mm_interconnect_0|rsp_mux|src_data[7]~40, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~42\, u0|mm_interconnect_0|rsp_mux|src_data[7]~42, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~15\, u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0\, u0|nios2_gen2_0|cpu|av_ld_byte0_data[6]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[7]\, u0|nios2_gen2_0|cpu|av_ld_byte0_data[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~5\, u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[6]~feeder\, u0|nios2_gen2_0|cpu|d_writedata[6]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[6]\, u0|nios2_gen2_0|cpu|d_writedata[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~12\, u0|mm_interconnect_0|cmd_mux_006|src_payload~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a70, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~24\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~24, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~25\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[6]~25, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~10\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[6]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[6]~21\, u0|nios2_gen2_0|cpu|F_iw[6]~21, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[6]~22\, u0|nios2_gen2_0|cpu|F_iw[6]~22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[6]\, u0|nios2_gen2_0|cpu|D_iw[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[0]~2\, u0|nios2_gen2_0|cpu|R_src2_lo[0]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[0]\, u0|nios2_gen2_0|cpu|E_src2[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~0\, u0|nios2_gen2_0|cpu|Add1~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~3\, u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[2]\, u0|nios2_gen2_0|cpu|d_byteenable[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg~1\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[0]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[1]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|WideOr0~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|WideOr0~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|cp_ready~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|cp_ready~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|use_reg~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|use_reg~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|use_reg\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|use_reg, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|endofpacket_reg, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_endofpacket~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][88]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][88], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~26\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~26, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][88]~feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][88]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][88]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][88], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~22\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][88]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][88], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~18\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][88]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][88], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~14\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][88]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][88], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~10\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][88]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][88], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~6\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][88]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][88], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][88]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][88], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|out_valid~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|out_valid~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg~9\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg[14]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~82\, u0|mm_interconnect_0|rsp_mux|src_data[14]~82, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~83\, u0|mm_interconnect_0|rsp_mux|src_data[14]~83, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~14\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[14]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~88\, u0|mm_interconnect_0|rsp_mux|src_data[14]~88, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~8\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[14]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a78, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[14]~20\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[14]~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[14]~21\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[14]~21, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~84\, u0|mm_interconnect_0|rsp_mux|src_data[14]~84, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out~25\, u0|timer_0|read_mux_out~25, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[14]~6\, u0|timer_0|counter_snapshot[14]~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[14]\, u0|timer_0|counter_snapshot[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[30]\, u0|timer_0|counter_snapshot[30], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[14]~26\, u0|timer_0|read_mux_out[14]~26, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[14]~27\, u0|timer_0|read_mux_out[14]~27, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|readdata[14]\, u0|timer_0|readdata[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~27\, u0|video_character_buffer_with_dma_0|control_reg~27, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[14]\, u0|video_character_buffer_with_dma_0|control_reg[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~22\, u0|video_character_buffer_with_dma_0|ctrl_readdata~22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[14]\, u0|video_character_buffer_with_dma_0|ctrl_readdata[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|woverflow~3\, u0|jtag_uart_0|woverflow~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|woverflow~2\, u0|jtag_uart_0|woverflow~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|woverflow\, u0|jtag_uart_0|woverflow, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~85\, u0|mm_interconnect_0|rsp_mux|src_data[14]~85, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[1][14]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[1][14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[14]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[14]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[14]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|data_out[14]~feeder\, u0|pio_sseg|data_out[14]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|data_out[14]\, u0|pio_sseg|data_out[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|readdata[14]\, u0|pio_sseg|readdata[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_translator|av_readdata_pre[14]\, u0|mm_interconnect_0|pio_sseg_s1_translator|av_readdata_pre[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem~9\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][14]~feeder\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][14]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][14]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|out_data[14]~9\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|out_data[14]~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[14]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[14]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~135\, u0|mm_interconnect_0|rsp_mux|src_data[14]~135, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~86\, u0|mm_interconnect_0|rsp_mux|src_data[14]~86, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~89\, u0|mm_interconnect_0|rsp_mux|src_data[14]~89, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~1\, u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]\, u0|nios2_gen2_0|cpu|av_ld_byte1_data[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~26\, u0|mm_interconnect_0|rsp_mux|src_data[1]~26, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~2\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[6]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~46\, u0|mm_interconnect_0|rsp_mux|src_data[6]~46, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg~3\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg[6]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~6\, u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~7\, u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~43\, u0|mm_interconnect_0|rsp_mux|src_data[6]~43, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[6]~2\, u0|timer_0|counter_snapshot[6]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[6]\, u0|timer_0|counter_snapshot[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[22]\, u0|timer_0|counter_snapshot[22], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[6]~10\, u0|timer_0|read_mux_out[6]~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out~9\, u0|timer_0|read_mux_out~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[6]~11\, u0|timer_0|read_mux_out[6]~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|readdata[6]\, u0|timer_0|readdata[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~8\, u0|video_character_buffer_with_dma_0|control_reg~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[6]\, u0|video_character_buffer_with_dma_0|control_reg[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~5\, u0|video_character_buffer_with_dma_0|ctrl_readdata~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[6]\, u0|video_character_buffer_with_dma_0|ctrl_readdata[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|av_readdata[6]~4\, u0|jtag_uart_0|av_readdata[6]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~44\, u0|mm_interconnect_0|rsp_mux|src_data[6]~44, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[6]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[6]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[6]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|data_out[6]~feeder\, u0|pio_sseg|data_out[6]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|data_out[6]\, u0|pio_sseg|data_out[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|readdata[6]\, u0|pio_sseg|readdata[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_translator|av_readdata_pre[6]\, u0|mm_interconnect_0|pio_sseg_s1_translator|av_readdata_pre[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[1][6]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[1][6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][6]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|out_data[6]~3\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|out_data[6]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[6]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[6]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~132\, u0|mm_interconnect_0|rsp_mux|src_data[6]~132, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~45\, u0|mm_interconnect_0|rsp_mux|src_data[6]~45, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~8\, u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[6]\, u0|nios2_gen2_0|cpu|av_ld_byte0_data[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~6\, u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[18]~10\, u0|nios2_gen2_0|cpu|E_st_data[18]~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[18]\, u0|nios2_gen2_0|cpu|d_writedata[18], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~29\, u0|mm_interconnect_0|cmd_mux_006|src_payload~29, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a82, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[18]~58\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[18]~58, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[18]~59\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[18]~59, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[18]~52\, u0|nios2_gen2_0|cpu|F_iw[18]~52, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[18]~57\, u0|nios2_gen2_0|cpu|F_iw[18]~57, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[18]\, u0|nios2_gen2_0|cpu|D_iw[18], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[14]~12\, u0|nios2_gen2_0|cpu|E_src1[14]~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[14]\, u0|nios2_gen2_0|cpu|E_src1[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[14]~13\, u0|nios2_gen2_0|cpu|E_logic_result[14]~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[14]~12\, u0|nios2_gen2_0|cpu|W_alu_result[14]~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[14]\, u0|nios2_gen2_0|cpu|W_alu_result[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~2\, u0|mm_interconnect_0|router|Equal1~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|Equal0~1\, u0|mm_interconnect_0|router|Equal0~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~0\, u0|mm_interconnect_0|router|Equal1~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~3\, u0|mm_interconnect_0|router|Equal1~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~0\, u0|mm_interconnect_0|cmd_demux|WideOr0~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~1\, u0|mm_interconnect_0|cmd_demux|WideOr0~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~2\, u0|mm_interconnect_0|cmd_demux|WideOr0~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~0\, u0|mm_interconnect_0|router|Equal2~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~1\, u0|mm_interconnect_0|router|Equal2~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~2\, u0|mm_interconnect_0|cmd_demux|sink_ready~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_toggle, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|always1~4\, u0|mm_interconnect_0|router|always1~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[66]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[66]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|Equal6~1\, u0|mm_interconnect_0|router|Equal6~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_ready~0\, u0|mm_interconnect_0|crosser_001|clock_xer|in_ready~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[66], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[66]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[66]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[66], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[65]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[65]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[65], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[65]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[65]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[65], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[64]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[64]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[64]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[64], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[64]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[64]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[64]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[64], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[105]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[105]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[105]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[105], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[105]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[105], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|pio_input_level_s1_agent_rsp_fifo|mem~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent|m0_write~0\, u0|mm_interconnect_0|pio_input_level_s1_agent|m0_write~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_translator|wait_latency_counter[1]~1\, u0|mm_interconnect_0|pio_input_level_s1_translator|wait_latency_counter[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_translator|wait_latency_counter[1]~2\, u0|mm_interconnect_0|pio_input_level_s1_translator|wait_latency_counter[1]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_translator|wait_latency_counter~3\, u0|mm_interconnect_0|pio_input_level_s1_translator|wait_latency_counter~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|pio_input_level_s1_translator|wait_latency_counter[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_translator|wait_latency_counter~4\, u0|mm_interconnect_0|pio_input_level_s1_translator|wait_latency_counter~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|pio_input_level_s1_translator|wait_latency_counter[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_translator|wait_latency_counter[1]~0\, u0|mm_interconnect_0|pio_input_level_s1_translator|wait_latency_counter[1]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_taken~0\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_taken~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|pio_input_level_s1_agent_rsp_fifo|write~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|pio_input_level_s1_agent_rsp_fifo|mem_used[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|pio_input_level_s1_agent_rsp_fifo|mem_used[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rsp_fifo|mem[1][105]\, u0|mm_interconnect_0|pio_input_level_s1_agent_rsp_fifo|mem[1][105], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|pio_input_level_s1_agent_rsp_fifo|mem~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rsp_fifo|mem[0][105]~2\, u0|mm_interconnect_0|pio_input_level_s1_agent_rsp_fifo|mem[0][105]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rsp_fifo|mem[0][105]\, u0|mm_interconnect_0|pio_input_level_s1_agent_rsp_fifo|mem[0][105], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|pio_input_level_s1_translator|read_latency_shift_reg~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|pio_input_level_s1_translator|read_latency_shift_reg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent|rp_valid\, u0|mm_interconnect_0|pio_input_level_s1_agent|rp_valid, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_toggle, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|din_s1~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|din_s1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|dreg[0]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_to_out_synchronizer|dreg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_toggle_flopped, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|din_s1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_to_in_synchronizer|dreg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_ready~0\, u0|mm_interconnect_0|crosser_006|clock_xer|in_ready~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|read~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem_used[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem_used[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem_used[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem_used[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent|rp_valid~0\, u0|mm_interconnect_0|pio_input_level_s1_agent|rp_valid~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent|uncompressor|sink_ready~0\, u0|mm_interconnect_0|pio_input_level_s1_agent|uncompressor|sink_ready~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|pio_input_level_s1_agent_rsp_fifo|mem_used[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|pio_input_level_s1_agent_rsp_fifo|mem_used[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data~0\, u0|mm_interconnect_0|crosser_001|clock_xer|take_in_data~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_toggle, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[65]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[65]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[65], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[65]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[65]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[65], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[64]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[64]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[64]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[64], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[64]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[64], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[105]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[105]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[105]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[105], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[105]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[105]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[105]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[105], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|pio_output_answer_s1_agent_rsp_fifo|mem~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[66]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[66]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[66], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[66]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[66]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[66], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_translator|wait_latency_counter[0]~0\, u0|mm_interconnect_0|pio_output_answer_s1_translator|wait_latency_counter[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_translator|wait_latency_counter[0]~1\, u0|mm_interconnect_0|pio_output_answer_s1_translator|wait_latency_counter[0]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_translator|wait_latency_counter~3\, u0|mm_interconnect_0|pio_output_answer_s1_translator|wait_latency_counter~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|pio_output_answer_s1_translator|wait_latency_counter[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|pio_output_answer_s1_translator|wait_latency_counter~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|pio_output_answer_s1_translator|wait_latency_counter[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_translator|av_waitrequest_generated~0\, u0|mm_interconnect_0|pio_output_answer_s1_translator|av_waitrequest_generated~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|pio_output_answer_s1_agent_rsp_fifo|mem_used[1]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|pio_output_answer_s1_agent_rsp_fifo|mem_used[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_translator|read_latency_shift_reg~1\, u0|mm_interconnect_0|pio_output_answer_s1_translator|read_latency_shift_reg~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|pio_output_answer_s1_translator|read_latency_shift_reg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_agent_rsp_fifo|mem[1][105]\, u0|mm_interconnect_0|pio_output_answer_s1_agent_rsp_fifo|mem[1][105], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|pio_output_answer_s1_agent_rsp_fifo|mem~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_agent_rsp_fifo|mem[0][105]~2\, u0|mm_interconnect_0|pio_output_answer_s1_agent_rsp_fifo|mem[0][105]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_agent_rsp_fifo|mem[0][105]\, u0|mm_interconnect_0|pio_output_answer_s1_agent_rsp_fifo|mem[0][105], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|din_s1~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|din_s1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|dreg[0]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_to_out_synchronizer|dreg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_toggle_flopped, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|din_s1~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|din_s1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_to_in_synchronizer|dreg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_agent|rp_valid\, u0|mm_interconnect_0|pio_output_answer_s1_agent|rp_valid, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_toggle, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_ready~0\, u0|mm_interconnect_0|crosser_007|clock_xer|in_ready~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|pio_output_answer_s1_agent_rdata_fifo|read~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|pio_output_answer_s1_agent_rdata_fifo|mem_used[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|pio_output_answer_s1_agent_rdata_fifo|mem_used[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|pio_output_answer_s1_agent_rdata_fifo|mem_used[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|pio_output_answer_s1_agent_rdata_fifo|mem_used[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_agent|rp_valid~0\, u0|mm_interconnect_0|pio_output_answer_s1_agent|rp_valid~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_agent|uncompressor|sink_ready~0\, u0|mm_interconnect_0|pio_output_answer_s1_agent|uncompressor|sink_ready~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_agent_rsp_fifo|mem_used[0]~3\, u0|mm_interconnect_0|pio_output_answer_s1_agent_rsp_fifo|mem_used[0]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_agent_rsp_fifo|mem_used[0]~4\, u0|mm_interconnect_0|pio_output_answer_s1_agent_rsp_fifo|mem_used[0]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|pio_output_answer_s1_agent_rsp_fifo|mem_used[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_agent_rsp_fifo|mem_used[1]~2\, u0|mm_interconnect_0|pio_output_answer_s1_agent_rsp_fifo|mem_used[1]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|pio_output_answer_s1_agent_rsp_fifo|mem_used[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_output_answer|always0~0\, u0|pio_output_answer|always0~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|pio_output_answer_s1_translator|read_latency_shift_reg~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data~0\, u0|mm_interconnect_0|crosser_002|clock_xer|take_in_data~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~3\, u0|mm_interconnect_0|cmd_demux|WideOr0~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~4\, u0|mm_interconnect_0|cmd_demux|WideOr0~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~5\, u0|mm_interconnect_0|cmd_demux|WideOr0~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0\, u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1\, u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted\, u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_translator|read_latency_shift_reg~2\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_control_slave_translator|read_latency_shift_reg~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|write~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~9\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[2]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][85], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~27\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~27, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][57]~feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][57]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][57]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][57], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~23\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~23, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][57]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][57], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~19\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][57]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][57], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~15\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][57]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][57], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~11\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][57]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][57], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~7\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][57]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][57], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~3\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][57]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][57], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[1]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][19]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~25\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~25, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][19]~feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][19]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][19]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~21\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~21, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][19]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~17\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][19]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~13\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][19]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~9\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][19]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~5\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][19]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][19]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base[1]~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base[1]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base[1]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_base[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|uncompressor|comb~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|uncompressor|comb~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset[0]~2\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset[0]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset[0]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|uncompressor|comb~1\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|uncompressor|comb~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset[1]~4\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset[1]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset[1]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|uncompressor|burst_uncompress_address_offset[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|uncompressor|source_addr[1]~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|uncompressor|source_addr[1]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg~10\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg[13]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~90\, u0|mm_interconnect_0|rsp_mux|src_data[13]~90, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~91\, u0|mm_interconnect_0|rsp_mux|src_data[13]~91, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~15\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[13]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~95\, u0|mm_interconnect_0|rsp_mux|src_data[13]~95, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a77, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[13]~12\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[13]~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[13]~13\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[13]~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~92\, u0|mm_interconnect_0|rsp_mux|src_data[13]~92, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out~28\, u0|timer_0|read_mux_out~28, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[29]\, u0|timer_0|counter_snapshot[29], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[13]\, u0|timer_0|counter_snapshot[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[13]~29\, u0|timer_0|read_mux_out[13]~29, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[13]~30\, u0|timer_0|read_mux_out[13]~30, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|readdata[13]\, u0|timer_0|readdata[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~28\, u0|video_character_buffer_with_dma_0|control_reg~28, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[13]\, u0|video_character_buffer_with_dma_0|control_reg[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~23\, u0|video_character_buffer_with_dma_0|ctrl_readdata~23, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[13]\, u0|video_character_buffer_with_dma_0|ctrl_readdata[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~93\, u0|mm_interconnect_0|rsp_mux|src_data[13]~93, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|data_out[13]\, u0|pio_sseg|data_out[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|readdata[13]\, u0|pio_sseg|readdata[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|pio_sseg_s1_translator|av_readdata_pre[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[1][13]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[1][13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem~10\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][13]~feeder\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][13]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][13]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|out_data[13]~10\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|out_data[13]~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[13]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[13]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~136\, u0|mm_interconnect_0|rsp_mux|src_data[13]~136, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~94\, u0|mm_interconnect_0|rsp_mux|src_data[13]~94, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~96\, u0|mm_interconnect_0|rsp_mux|src_data[13]~96, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~2\, u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]\, u0|nios2_gen2_0|cpu|av_ld_byte1_data[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~3\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[5]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~47\, u0|mm_interconnect_0|rsp_mux|src_data[5]~47, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~48\, u0|mm_interconnect_0|rsp_mux|src_data[5]~48, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg~4\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg[5]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~53\, u0|mm_interconnect_0|rsp_mux|src_data[5]~53, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out~12\, u0|timer_0|read_mux_out~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[21]\, u0|timer_0|counter_snapshot[21], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[5]\, u0|timer_0|counter_snapshot[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[5]~13\, u0|timer_0|read_mux_out[5]~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[5]~14\, u0|timer_0|read_mux_out[5]~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|readdata[5]\, u0|timer_0|readdata[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~49\, u0|mm_interconnect_0|rsp_mux|src_data[5]~49, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[1][5]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[1][5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[5]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|data_out[5]~feeder\, u0|pio_sseg|data_out[5]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|data_out[5]\, u0|pio_sseg|data_out[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|readdata[5]\, u0|pio_sseg|readdata[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|pio_sseg_s1_translator|av_readdata_pre[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem~4\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][5]~feeder\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][5]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][5]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|out_data[5]~4\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|out_data[5]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[5]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[5]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[5]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[5]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[5]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|av_readdata[5]~5\, u0|jtag_uart_0|av_readdata[5]~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~9\, u0|video_character_buffer_with_dma_0|control_reg~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[5]\, u0|video_character_buffer_with_dma_0|control_reg[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~6\, u0|video_character_buffer_with_dma_0|ctrl_readdata~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[5]\, u0|video_character_buffer_with_dma_0|ctrl_readdata[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~51\, u0|mm_interconnect_0|rsp_mux|src_data[5]~51, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a69, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[5]~18\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[5]~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[5]~19\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[5]~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~50\, u0|mm_interconnect_0|rsp_mux|src_data[5]~50, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~52\, u0|mm_interconnect_0|rsp_mux|src_data[5]~52, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~54\, u0|mm_interconnect_0|rsp_mux|src_data[5]~54, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~9\, u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[5]\, u0|nios2_gen2_0|cpu|av_ld_byte0_data[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~7\, u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[8]~0\, u0|nios2_gen2_0|cpu|E_st_data[8]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[8]\, u0|nios2_gen2_0|cpu|d_writedata[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~16\, u0|mm_interconnect_0|cmd_mux_006|src_payload~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a72, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[8]~32\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[8]~32, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[8]~33\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[8]~33, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[8]~29\, u0|nios2_gen2_0|cpu|F_iw[8]~29, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[8]~30\, u0|nios2_gen2_0|cpu|F_iw[8]~30, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[8]\, u0|nios2_gen2_0|cpu|D_iw[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[4]~22\, u0|nios2_gen2_0|cpu|E_src1[4]~22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4\, u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[4]\, u0|nios2_gen2_0|cpu|E_src1[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[4]~22\, u0|nios2_gen2_0|cpu|E_logic_result[4]~22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[4]~22\, u0|nios2_gen2_0|cpu|W_alu_result[4]~22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[4]\, u0|nios2_gen2_0|cpu|W_alu_result[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~4\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[4]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~58\, u0|mm_interconnect_0|rsp_mux|src_data[4]~58, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg~5\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg[4]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~10\, u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~11\, u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~3\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[4]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~55\, u0|mm_interconnect_0|rsp_mux|src_data[4]~55, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[20]\, u0|timer_0|counter_snapshot[20], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[4]\, u0|timer_0|counter_snapshot[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[4]~16\, u0|timer_0|read_mux_out[4]~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out~15\, u0|timer_0|read_mux_out~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[4]~17\, u0|timer_0|read_mux_out[4]~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|readdata[4]\, u0|timer_0|readdata[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[4]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[4]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|data_out[4]~feeder\, u0|pio_sseg|data_out[4]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|data_out[4]\, u0|pio_sseg|data_out[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|readdata[4]\, u0|pio_sseg|readdata[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|pio_sseg_s1_translator|av_readdata_pre[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[1][4]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[1][4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem~5\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][4]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|out_data[4]~5\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|out_data[4]~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[4]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[4]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[4]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[4]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~10\, u0|video_character_buffer_with_dma_0|control_reg~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[4]\, u0|video_character_buffer_with_dma_0|control_reg[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~7\, u0|video_character_buffer_with_dma_0|ctrl_readdata~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[4]\, u0|video_character_buffer_with_dma_0|ctrl_readdata[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|av_readdata[4]~6\, u0|jtag_uart_0|av_readdata[4]~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~56\, u0|mm_interconnect_0|rsp_mux|src_data[4]~56, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~133\, u0|mm_interconnect_0|rsp_mux|src_data[4]~133, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~57\, u0|mm_interconnect_0|rsp_mux|src_data[4]~57, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~12\, u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[4]\, u0|nios2_gen2_0|cpu|av_ld_byte0_data[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~8\, u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[0]~16\, u0|nios2_gen2_0|cpu|R_src1[0]~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[0]\, u0|nios2_gen2_0|cpu|E_src1[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[0]~31\, u0|nios2_gen2_0|cpu|E_logic_result[0]~31, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[0]~25\, u0|nios2_gen2_0|cpu|W_alu_result[0]~25, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[0]\, u0|nios2_gen2_0|cpu|W_alu_result[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_rshift8~0\, u0|nios2_gen2_0|cpu|av_ld_rshift8~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_rshift8~1\, u0|nios2_gen2_0|cpu|av_ld_rshift8~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg~6\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg[3]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~66\, u0|mm_interconnect_0|rsp_mux|src_data[3]~66, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~2\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[3]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[3]~6\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[3]~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a67, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[3]~7\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[3]~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~61\, u0|mm_interconnect_0|rsp_mux|src_data[3]~61, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~11\, u0|video_character_buffer_with_dma_0|control_reg~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[3]\, u0|video_character_buffer_with_dma_0|control_reg[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~8\, u0|video_character_buffer_with_dma_0|ctrl_readdata~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[3]\, u0|video_character_buffer_with_dma_0|ctrl_readdata[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|av_readdata[3]~7\, u0|jtag_uart_0|av_readdata[3]~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~62\, u0|mm_interconnect_0|rsp_mux|src_data[3]~62, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38], FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[0]~26\, CLKDIV|cnt[0]~26, FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[0]\, CLKDIV|cnt[0], FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[1]~28\, CLKDIV|cnt[1]~28, FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[1]\, CLKDIV|cnt[1], FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[2]~30\, CLKDIV|cnt[2]~30, FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[2]\, CLKDIV|cnt[2], FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[3]~32\, CLKDIV|cnt[3]~32, FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[3]\, CLKDIV|cnt[3], FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[4]~34\, CLKDIV|cnt[4]~34, FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[4]\, CLKDIV|cnt[4], FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[5]~36\, CLKDIV|cnt[5]~36, FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[5]\, CLKDIV|cnt[5], FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[6]~38\, CLKDIV|cnt[6]~38, FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[6]\, CLKDIV|cnt[6], FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[7]~40\, CLKDIV|cnt[7]~40, FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[7]\, CLKDIV|cnt[7], FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[8]~42\, CLKDIV|cnt[8]~42, FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[8]\, CLKDIV|cnt[8], FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[9]~44\, CLKDIV|cnt[9]~44, FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[9]\, CLKDIV|cnt[9], FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[10]~46\, CLKDIV|cnt[10]~46, FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[10]\, CLKDIV|cnt[10], FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[11]~48\, CLKDIV|cnt[11]~48, FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[11]\, CLKDIV|cnt[11], FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[12]~50\, CLKDIV|cnt[12]~50, FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[12]\, CLKDIV|cnt[12], FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[13]~52\, CLKDIV|cnt[13]~52, FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[13]\, CLKDIV|cnt[13], FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[14]~54\, CLKDIV|cnt[14]~54, FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[14]\, CLKDIV|cnt[14], FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[15]~56\, CLKDIV|cnt[15]~56, FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[15]\, CLKDIV|cnt[15], FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[16]~58\, CLKDIV|cnt[16]~58, FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[16]\, CLKDIV|cnt[16], FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[17]~60\, CLKDIV|cnt[17]~60, FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[17]\, CLKDIV|cnt[17], FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[18]~62\, CLKDIV|cnt[18]~62, FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[18]\, CLKDIV|cnt[18], FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[19]~64\, CLKDIV|cnt[19]~64, FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[19]\, CLKDIV|cnt[19], FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[20]~66\, CLKDIV|cnt[20]~66, FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[20]\, CLKDIV|cnt[20], FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[21]~68\, CLKDIV|cnt[21]~68, FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[21]\, CLKDIV|cnt[21], FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[22]~70\, CLKDIV|cnt[22]~70, FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[22]\, CLKDIV|cnt[22], FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[23]~72\, CLKDIV|cnt[23]~72, FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[23]\, CLKDIV|cnt[23], FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[24]~74\, CLKDIV|cnt[24]~74, FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[24]\, CLKDIV|cnt[24], FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[25]~76\, CLKDIV|cnt[25]~76, FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|cnt[25]\, CLKDIV|cnt[25], FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|clk_sig~0\, CLKDIV|clk_sig~0, FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|clk_sig\, CLKDIV|clk_sig, FinalProject_Trivia_DE10, 1
instance = comp, \CLKDIV|clk_sig~clkctrl\, CLKDIV|clk_sig~clkctrl, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[38]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[38], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[38]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[38], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[39]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[39]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[39], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[39]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[39]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[39], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_output_answer|always0~1\, u0|pio_output_answer|always0~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_output_answer|always0~2\, u0|pio_output_answer|always0~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_output_answer|data_out[1]\, u0|pio_output_answer|data_out[1], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|state.state_question\, FSM|state.state_question, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_output_answer|data_out[0]~feeder\, u0|pio_output_answer|data_out[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_output_answer|data_out[0]\, u0|pio_output_answer|data_out[0], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|NSL~0\, FSM|NSL~0, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Selector3~0\, FSM|Selector3~0, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|state.state_win\, FSM|state.state_win, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|state.state_idle\, FSM|state.state_idle, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Selector2~0\, FSM|Selector2~0, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|state.state_wait\, FSM|state.state_wait, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Selector0~0\, FSM|Selector0~0, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~0\, FSM|Add0~0, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[0]~0\, FSM|s_cnt[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[0]\, FSM|s_cnt[0], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~2\, FSM|Add0~2, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[1]~1\, FSM|s_cnt[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[1]\, FSM|s_cnt[1], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~4\, FSM|Add0~4, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[2]~2\, FSM|s_cnt[2]~2, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[2]\, FSM|s_cnt[2], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~6\, FSM|Add0~6, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~8\, FSM|Add0~8, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[4]~28\, FSM|s_cnt[4]~28, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[4]\, FSM|s_cnt[4], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~10\, FSM|Add0~10, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[5]~27\, FSM|s_cnt[5]~27, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[5]\, FSM|s_cnt[5], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~12\, FSM|Add0~12, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[6]~26\, FSM|s_cnt[6]~26, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[6]\, FSM|s_cnt[6], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~14\, FSM|Add0~14, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[7]~30\, FSM|s_cnt[7]~30, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[7]\, FSM|s_cnt[7], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~16\, FSM|Add0~16, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[8]~29\, FSM|s_cnt[8]~29, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[8]\, FSM|s_cnt[8], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~18\, FSM|Add0~18, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[9]~25\, FSM|s_cnt[9]~25, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[9]\, FSM|s_cnt[9], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~20\, FSM|Add0~20, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[10]~24\, FSM|s_cnt[10]~24, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[10]\, FSM|s_cnt[10], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~22\, FSM|Add0~22, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[11]~23\, FSM|s_cnt[11]~23, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[11]\, FSM|s_cnt[11], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~24\, FSM|Add0~24, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[12]~22\, FSM|s_cnt[12]~22, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[12]\, FSM|s_cnt[12], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Equal0~6\, FSM|Equal0~6, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~26\, FSM|Add0~26, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[13]~21\, FSM|s_cnt[13]~21, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[13]\, FSM|s_cnt[13], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~28\, FSM|Add0~28, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[14]~20\, FSM|s_cnt[14]~20, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[14]\, FSM|s_cnt[14], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~30\, FSM|Add0~30, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[15]~19\, FSM|s_cnt[15]~19, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[15]\, FSM|s_cnt[15], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~32\, FSM|Add0~32, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[16]~18\, FSM|s_cnt[16]~18, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[16]\, FSM|s_cnt[16], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~34\, FSM|Add0~34, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[17]~17\, FSM|s_cnt[17]~17, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[17]\, FSM|s_cnt[17], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~36\, FSM|Add0~36, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[18]~16\, FSM|s_cnt[18]~16, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[18]\, FSM|s_cnt[18], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~38\, FSM|Add0~38, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[19]~15\, FSM|s_cnt[19]~15, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[19]\, FSM|s_cnt[19], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~40\, FSM|Add0~40, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[20]~14\, FSM|s_cnt[20]~14, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[20]\, FSM|s_cnt[20], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Equal0~3\, FSM|Equal0~3, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~42\, FSM|Add0~42, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[21]~13\, FSM|s_cnt[21]~13, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[21]\, FSM|s_cnt[21], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~44\, FSM|Add0~44, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[22]~12\, FSM|s_cnt[22]~12, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[22]\, FSM|s_cnt[22], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~46\, FSM|Add0~46, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[23]~11\, FSM|s_cnt[23]~11, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[23]\, FSM|s_cnt[23], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~48\, FSM|Add0~48, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[24]~10\, FSM|s_cnt[24]~10, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[24]\, FSM|s_cnt[24], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Equal0~2\, FSM|Equal0~2, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~50\, FSM|Add0~50, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[25]~9\, FSM|s_cnt[25]~9, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[25]\, FSM|s_cnt[25], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~52\, FSM|Add0~52, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[26]~8\, FSM|s_cnt[26]~8, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[26]\, FSM|s_cnt[26], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~54\, FSM|Add0~54, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[27]~7\, FSM|s_cnt[27]~7, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[27]\, FSM|s_cnt[27], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~56\, FSM|Add0~56, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[28]~6\, FSM|s_cnt[28]~6, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[28]\, FSM|s_cnt[28], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~58\, FSM|Add0~58, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[29]~5\, FSM|s_cnt[29]~5, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[29]\, FSM|s_cnt[29], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~60\, FSM|Add0~60, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[30]~4\, FSM|s_cnt[30]~4, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[30]\, FSM|s_cnt[30], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~62\, FSM|Add0~62, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Add0~64\, FSM|Add0~64, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[31]\, FSM|s_cnt[31], FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Equal0~0\, FSM|Equal0~0, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Equal0~1\, FSM|Equal0~1, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Equal0~4\, FSM|Equal0~4, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Equal0~5\, FSM|Equal0~5, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Equal0~8\, FSM|Equal0~8, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Equal0~7\, FSM|Equal0~7, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Equal0~9\, FSM|Equal0~9, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Equal0~10\, FSM|Equal0~10, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Selector1~0\, FSM|Selector1~0, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|Selector1~1\, FSM|Selector1~1, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[3]~3\, FSM|s_cnt[3]~3, FinalProject_Trivia_DE10, 1
instance = comp, \FSM|s_cnt[3]\, FSM|s_cnt[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_input_level|read_mux_out[3]~2\, u0|pio_input_level|read_mux_out[3]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_input_level|readdata[3]\, u0|pio_input_level|readdata[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|pio_input_level_s1_translator|av_readdata_pre[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem[1][3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem[0][3]~feeder\, u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem[0][3]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|always0~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem[0][3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|out_data[3]~2\, u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|out_data[3]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_006|clock_xer|take_in_data, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_006|clock_xer|out_valid, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~63\, u0|mm_interconnect_0|rsp_mux|src_data[3]~63, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[1][3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[3]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[3]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|data_out[3]\, u0|pio_sseg|data_out[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|readdata[3]\, u0|pio_sseg|readdata[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|pio_sseg_s1_translator|av_readdata_pre[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem~6\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|out_data[3]~6\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|out_data[3]~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|control_register[3]~feeder\, u0|timer_0|control_register[3]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|control_register[3]\, u0|timer_0|control_register[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[19]\, u0|timer_0|counter_snapshot[19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[3]~3\, u0|timer_0|counter_snapshot[3]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[3]\, u0|timer_0|counter_snapshot[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[3]~19\, u0|timer_0|read_mux_out[3]~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[3]~18\, u0|timer_0|read_mux_out[3]~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[3]\, u0|timer_0|read_mux_out[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|readdata[3]\, u0|timer_0|readdata[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~64\, u0|mm_interconnect_0|rsp_mux|src_data[3]~64, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[66]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[66]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[65], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[65]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[65]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[65], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_toggle, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_translator|wait_latency_counter[1]~0\, u0|mm_interconnect_0|pio_input_key_s1_translator|wait_latency_counter[1]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent|m0_write~0\, u0|mm_interconnect_0|pio_input_key_s1_agent|m0_write~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_translator|wait_latency_counter[1]~1\, u0|mm_interconnect_0|pio_input_key_s1_translator|wait_latency_counter[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_translator|wait_latency_counter~2\, u0|mm_interconnect_0|pio_input_key_s1_translator|wait_latency_counter~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|pio_input_key_s1_translator|wait_latency_counter[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_translator|Add0~0\, u0|mm_interconnect_0|pio_input_key_s1_translator|Add0~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_translator|wait_latency_counter~3\, u0|mm_interconnect_0|pio_input_key_s1_translator|wait_latency_counter~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|pio_input_key_s1_translator|wait_latency_counter[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_taken~0\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_taken~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[64]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[64], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[64]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[64], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[105]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[105]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[105]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[105], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[105]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[105]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[105]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[105], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|pio_input_key_s1_agent_rsp_fifo|mem~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_003|clock_xer|out_valid, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent|rf_source_valid~0\, u0|mm_interconnect_0|pio_input_key_s1_agent|rf_source_valid~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|pio_input_key_s1_agent_rsp_fifo|write~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|pio_input_key_s1_agent_rsp_fifo|mem_used[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|pio_input_key_s1_agent_rsp_fifo|mem_used[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rsp_fifo|mem[1][105]\, u0|mm_interconnect_0|pio_input_key_s1_agent_rsp_fifo|mem[1][105], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|pio_input_key_s1_agent_rsp_fifo|mem~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rsp_fifo|mem[0][105]~2\, u0|mm_interconnect_0|pio_input_key_s1_agent_rsp_fifo|mem[0][105]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rsp_fifo|mem[0][105]\, u0|mm_interconnect_0|pio_input_key_s1_agent_rsp_fifo|mem[0][105], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_to_in_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|out_to_in_synchronizer|din_s1~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_008|clock_xer|out_to_in_synchronizer|din_s1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_to_in_synchronizer|dreg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_ready~0\, u0|mm_interconnect_0|crosser_008|clock_xer|in_ready~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|read~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem_used[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem_used[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem_used[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem_used[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent|rp_valid~0\, u0|mm_interconnect_0|pio_input_key_s1_agent|rp_valid~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent|uncompressor|sink_ready~0\, u0|mm_interconnect_0|pio_input_key_s1_agent|uncompressor|sink_ready~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|pio_input_key_s1_agent_rsp_fifo|mem_used[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rsp_fifo|mem_used[1]~2\, u0|mm_interconnect_0|pio_input_key_s1_agent_rsp_fifo|mem_used[1]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|pio_input_key_s1_agent_rsp_fifo|mem_used[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_ready~0\, u0|mm_interconnect_0|crosser_003|clock_xer|in_ready~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_003|clock_xer|take_in_data, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[66], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[66]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[66]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[66], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|pio_input_key_s1_translator|read_latency_shift_reg~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|pio_input_key_s1_translator|read_latency_shift_reg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent|rp_valid\, u0|mm_interconnect_0|pio_input_key_s1_agent|rp_valid, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_toggle~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_toggle~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_toggle~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_toggle, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|din_s1~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|din_s1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|dreg[0]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_to_out_synchronizer|dreg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_toggle_flopped~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_toggle_flopped~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_toggle_flopped, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[38], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[38]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[38], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[39], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[39]~feeder\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[39]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[39], FinalProject_Trivia_DE10, 1
instance = comp, \GPIO[4]~input\, GPIO[4]~input, FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_input_key|read_mux_out[3]\, u0|pio_input_key|read_mux_out[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_input_key|readdata[3]\, u0|pio_input_key|readdata[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_translator|av_readdata_pre[3]~feeder\, u0|mm_interconnect_0|pio_input_key_s1_translator|av_readdata_pre[3]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_translator|av_readdata_pre[3]\, u0|mm_interconnect_0|pio_input_key_s1_translator|av_readdata_pre[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem[1][3]\, u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem[1][3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem~2\, u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem[0][3]~feeder\, u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem[0][3]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|always0~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem[0][3]\, u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem[0][3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|out_data[3]~2\, u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|out_data[3]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_008|clock_xer|take_in_data, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[3]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[3]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[3]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[3]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~0\, u0|mm_interconnect_0|rsp_mux|src_payload~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~65\, u0|mm_interconnect_0|rsp_mux|src_data[3]~65, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~67\, u0|mm_interconnect_0|rsp_mux|src_data[3]~67, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~5\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[3]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~59\, u0|mm_interconnect_0|rsp_mux|src_data[3]~59, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~60\, u0|mm_interconnect_0|rsp_mux|src_data[3]~60, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~13\, u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[3]\, u0|nios2_gen2_0|cpu|av_ld_byte0_data[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~9\, u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[31]~7\, u0|nios2_gen2_0|cpu|d_writedata[31]~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[31]\, u0|nios2_gen2_0|cpu|d_writedata[31], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~31\, u0|mm_interconnect_0|cmd_mux_006|src_payload~31, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~62\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~62, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a95, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~63\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~63, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[31]~54\, u0|nios2_gen2_0|cpu|F_iw[31]~54, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[31]~55\, u0|nios2_gen2_0|cpu|F_iw[31]~55, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[31]\, u0|nios2_gen2_0|cpu|D_iw[31], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[24]~2\, u0|nios2_gen2_0|cpu|E_src1[24]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[24]\, u0|nios2_gen2_0|cpu|E_src1[24], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[24]~2\, u0|nios2_gen2_0|cpu|W_alu_result[24]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[24]\, u0|nios2_gen2_0|cpu|W_alu_result[24], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|Equal0~0\, u0|mm_interconnect_0|router|Equal0~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~1\, u0|mm_interconnect_0|router|Equal1~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_buf_waitrequest~1\, u0|video_character_buffer_with_dma_0|delayed_buf_waitrequest~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_buf_waitrequest[0]\, u0|video_character_buffer_with_dma_0|delayed_buf_waitrequest[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_buf_waitrequest~0\, u0|video_character_buffer_with_dma_0|delayed_buf_waitrequest~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|delayed_buf_waitrequest[1]\, u0|video_character_buffer_with_dma_0|delayed_buf_waitrequest[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg~1\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator|read_latency_shift_reg~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]~0\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[1]~3\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[1]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|m0_read\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|m0_read, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[1]~2\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[1]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[1]~4\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[1]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][78]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][78], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][78]~feeder\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][78]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][78]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][78], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|rp_valid\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent|rp_valid, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|always10~0\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|always10~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_valid~0\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|out_valid~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~0\, u0|mm_interconnect_0|rsp_mux|WideOr1~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~2\, u0|mm_interconnect_0|rsp_mux|WideOr1~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~3\, u0|mm_interconnect_0|rsp_mux|WideOr1~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~4\, u0|mm_interconnect_0|rsp_mux|WideOr1~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser|clock_xer|in_data_toggle, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0\, u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|take_in_data~0\, u0|mm_interconnect_0|crosser|clock_xer|take_in_data~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser|clock_xer|take_in_data, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[66], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[66]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[66], FinalProject_Trivia_DE10, 1
instance = comp, \u0|altpll_0|wire_pfdena_reg_ena~0\, u0|altpll_0|wire_pfdena_reg_ena~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|altpll_0_pll_slave_translator|read_latency_shift_reg~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|altpll_0_pll_slave_translator|read_latency_shift_reg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[105]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[105]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[105]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[105], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[105]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[105]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[105]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[105], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[64]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[64]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[64]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[64], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[64]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[64], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[65], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[65]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[65]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[65]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[65], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem[1][105]\, u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem[1][105], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem[0][105]~2\, u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem[0][105]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem[0][105]\, u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem[0][105], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_toggle_flopped, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|din_s1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_to_in_synchronizer|dreg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_ready~0\, u0|mm_interconnect_0|crosser_005|clock_xer|in_ready~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|altpll_0_pll_slave_agent_rdata_fifo|read~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|altpll_0_pll_slave_agent_rdata_fifo|mem_used[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|altpll_0_pll_slave_agent_rdata_fifo|mem_used[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent|rp_valid~0\, u0|mm_interconnect_0|altpll_0_pll_slave_agent|rp_valid~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent|uncompressor|sink_ready~0\, u0|mm_interconnect_0|altpll_0_pll_slave_agent|uncompressor|sink_ready~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]~2\, u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem_used[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]~3\, u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]~4\, u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem_used[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent|rp_valid\, u0|mm_interconnect_0|altpll_0_pll_slave_agent|rp_valid, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle~0\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_toggle, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1\, u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|din_s1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|dreg[0]~feeder\, u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|dreg[0]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_to_out_synchronizer|dreg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~1\, u0|mm_interconnect_0|rsp_mux|WideOr1~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~5\, u0|mm_interconnect_0|rsp_mux|WideOr1~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1\, u0|mm_interconnect_0|rsp_mux|WideOr1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0\, u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle[0]\, u0|nios2_gen2_0|cpu|av_ld_align_cycle[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1\, u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle[1]\, u0|nios2_gen2_0|cpu|av_ld_align_cycle[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0\, u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2\, u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data\, u0|nios2_gen2_0|cpu|av_ld_aligning_data, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg~8\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg[15]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~80\, u0|mm_interconnect_0|rsp_mux|src_data[15]~80, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[15]~5\, u0|timer_0|counter_snapshot[15]~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[15]\, u0|timer_0|counter_snapshot[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[31]\, u0|timer_0|counter_snapshot[31], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[15]~23\, u0|timer_0|read_mux_out[15]~23, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out~22\, u0|timer_0|read_mux_out~22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[15]~24\, u0|timer_0|read_mux_out[15]~24, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|readdata[15]\, u0|timer_0|readdata[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~76\, u0|mm_interconnect_0|rsp_mux|src_data[15]~76, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[15]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[15]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|data_out[15]~feeder\, u0|pio_sseg|data_out[15]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|data_out[15]\, u0|pio_sseg|data_out[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|readdata[15]\, u0|pio_sseg|readdata[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|pio_sseg_s1_translator|av_readdata_pre[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[1][15]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[1][15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem~8\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][15]~feeder\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][15]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][15]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|out_data[15]~8\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|out_data[15]~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[15]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[15]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[15]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[15]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~25\, u0|video_character_buffer_with_dma_0|control_reg~25, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[15]\, u0|video_character_buffer_with_dma_0|control_reg[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~21\, u0|video_character_buffer_with_dma_0|ctrl_readdata~21, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[15]\, u0|video_character_buffer_with_dma_0|ctrl_readdata[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|rvalid~0\, u0|jtag_uart_0|rvalid~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|rvalid\, u0|jtag_uart_0|rvalid, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~78\, u0|mm_interconnect_0|rsp_mux|src_data[15]~78, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~9\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[15]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a79, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[15]~22\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[15]~22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[15]~23\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[15]~23, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~77\, u0|mm_interconnect_0|rsp_mux|src_data[15]~77, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~79\, u0|mm_interconnect_0|rsp_mux|src_data[15]~79, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~81\, u0|mm_interconnect_0|rsp_mux|src_data[15]~81, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~0\, u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]\, u0|nios2_gen2_0|cpu|av_ld_byte1_data[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1\, u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_ld_signed\, u0|nios2_gen2_0|cpu|R_ctrl_ld_signed, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_fill_bit~0\, u0|nios2_gen2_0|cpu|av_fill_bit~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg~13\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg[10]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~110\, u0|mm_interconnect_0|rsp_mux|src_data[10]~110, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~111\, u0|mm_interconnect_0|rsp_mux|src_data[10]~111, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~18\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[10]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~115\, u0|mm_interconnect_0|rsp_mux|src_data[10]~115, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out~37\, u0|timer_0|read_mux_out~37, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[26]~feeder\, u0|timer_0|counter_snapshot[26]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[26]\, u0|timer_0|counter_snapshot[26], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[10]\, u0|timer_0|counter_snapshot[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[10]~38\, u0|timer_0|read_mux_out[10]~38, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[10]~39\, u0|timer_0|read_mux_out[10]~39, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|readdata[10]\, u0|timer_0|readdata[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a74, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[10]~28\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[10]~28, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[10]~29\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[10]~29, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~112\, u0|mm_interconnect_0|rsp_mux|src_data[10]~112, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|ac~0\, u0|jtag_uart_0|ac~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|ac~1\, u0|jtag_uart_0|ac~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|ac\, u0|jtag_uart_0|ac, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~31\, u0|video_character_buffer_with_dma_0|control_reg~31, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[10]\, u0|video_character_buffer_with_dma_0|control_reg[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~26\, u0|video_character_buffer_with_dma_0|ctrl_readdata~26, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[10]\, u0|video_character_buffer_with_dma_0|ctrl_readdata[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~113\, u0|mm_interconnect_0|rsp_mux|src_data[10]~113, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[1][10]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[1][10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[10]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[10]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[10]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|data_out[10]\, u0|pio_sseg|data_out[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|readdata[10]\, u0|pio_sseg|readdata[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|pio_sseg_s1_translator|av_readdata_pre[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem~13\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][10]~feeder\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][10]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][10]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|out_data[10]~13\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|out_data[10]~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[10]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[10]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~139\, u0|mm_interconnect_0|rsp_mux|src_data[10]~139, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~114\, u0|mm_interconnect_0|rsp_mux|src_data[10]~114, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~116\, u0|mm_interconnect_0|rsp_mux|src_data[10]~116, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~5\, u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]\, u0|nios2_gen2_0|cpu|av_ld_byte1_data[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~6\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[2]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~68\, u0|mm_interconnect_0|rsp_mux|src_data[2]~68, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~69\, u0|mm_interconnect_0|rsp_mux|src_data[2]~69, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg~7\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg[2]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~74\, u0|mm_interconnect_0|rsp_mux|src_data[2]~74, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~1\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[2]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~70\, u0|mm_interconnect_0|rsp_mux|src_data[2]~70, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~12\, u0|video_character_buffer_with_dma_0|control_reg~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[2]\, u0|video_character_buffer_with_dma_0|control_reg[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~9\, u0|video_character_buffer_with_dma_0|ctrl_readdata~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[2]\, u0|video_character_buffer_with_dma_0|ctrl_readdata[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|av_readdata[2]~8\, u0|jtag_uart_0|av_readdata[2]~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~71\, u0|mm_interconnect_0|rsp_mux|src_data[2]~71, FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_input_level|read_mux_out[2]~3\, u0|pio_input_level|read_mux_out[2]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_input_level|readdata[2]\, u0|pio_input_level|readdata[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|pio_input_level_s1_translator|av_readdata_pre[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem[1][2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem[0][2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|out_data[2]~3\, u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|out_data[2]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~72\, u0|mm_interconnect_0|rsp_mux|src_data[2]~72, FinalProject_Trivia_DE10, 1
instance = comp, \GPIO[3]~input\, GPIO[3]~input, FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_input_key|read_mux_out[2]\, u0|pio_input_key|read_mux_out[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_input_key|readdata[2]\, u0|pio_input_key|readdata[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|pio_input_key_s1_translator|av_readdata_pre[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem[1][2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem~3\, u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem[0][2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|out_data[2]~3\, u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|out_data[2]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[2]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[2]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[2]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|data_out[2]\, u0|pio_sseg|data_out[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|readdata[2]\, u0|pio_sseg|readdata[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|pio_sseg_s1_translator|av_readdata_pre[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[1][2]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[1][2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem~7\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][2]~feeder\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][2]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][2]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|out_data[2]~7\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|out_data[2]~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[2]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[2]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[2]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[2]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[2]~20\, u0|timer_0|read_mux_out[2]~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|control_register[2]\, u0|timer_0|control_register[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[18]\, u0|timer_0|counter_snapshot[18], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[2]~4\, u0|timer_0|counter_snapshot[2]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[2]\, u0|timer_0|counter_snapshot[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[2]~21\, u0|timer_0|read_mux_out[2]~21, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[2]\, u0|timer_0|read_mux_out[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|readdata[2]\, u0|timer_0|readdata[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~73\, u0|mm_interconnect_0|rsp_mux|src_data[2]~73, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~134\, u0|mm_interconnect_0|rsp_mux|src_data[2]~134, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~75\, u0|mm_interconnect_0|rsp_mux|src_data[2]~75, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~14\, u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[2]\, u0|nios2_gen2_0|cpu|av_ld_byte0_data[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~10\, u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[4]~7\, u0|nios2_gen2_0|cpu|R_src2_lo[4]~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[4]\, u0|nios2_gen2_0|cpu|E_src2[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~11\, u0|nios2_gen2_0|cpu|Add1~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~12\, u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[2]\, u0|nios2_gen2_0|cpu|F_pc[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6\, u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~11\, u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[3]\, u0|nios2_gen2_0|cpu|F_pc[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8\, u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~10\, u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[4]\, u0|nios2_gen2_0|cpu|F_pc[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10\, u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~9\, u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[5]\, u0|nios2_gen2_0|cpu|F_pc[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~33\, u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~33, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[6]\, u0|nios2_gen2_0|cpu|F_pc[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[44]\, u0|mm_interconnect_0|cmd_mux_004|src_data[44], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|address[6]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|address[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~40\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~40, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~41\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~41, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[20]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[20], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~38\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~38, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~39\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~39, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[21]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[21], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~57\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~57, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~58\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~58, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[22]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[22], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~59\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~59, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~60\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~60, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[23]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[23], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~63\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~63, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~64\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~64, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[24]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[24], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~52\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~52, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[33]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[33], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|Mux6~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|Mux6~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|Mux6~1\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|Mux6~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[31]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[31], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~12\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[10]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[10]~25\, u0|nios2_gen2_0|cpu|F_iw[10]~25, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[10]~26\, u0|nios2_gen2_0|cpu|F_iw[10]~26, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[10]\, u0|nios2_gen2_0|cpu|D_iw[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[6]~20\, u0|nios2_gen2_0|cpu|E_src1[6]~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[6]\, u0|nios2_gen2_0|cpu|E_src1[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[6]~20\, u0|nios2_gen2_0|cpu|W_alu_result[6]~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[6]\, u0|nios2_gen2_0|cpu|W_alu_result[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[42]\, u0|mm_interconnect_0|cmd_mux_004|src_data[42], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|address[4]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|address[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~6\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~48\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~48, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~49\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~49, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[30]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[30], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~32\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~32, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~33\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~33, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[28]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[28], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~46\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~46, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~47\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~47, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[29]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[29], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~4\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~34\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~34, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~35\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~35, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[27]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[27], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[40]\, u0|mm_interconnect_0|cmd_mux_004|src_data[40], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|address[2]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|address[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~16\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[30]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[30], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[30]~32\, u0|nios2_gen2_0|cpu|F_iw[30]~32, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[30]~33\, u0|nios2_gen2_0|cpu|F_iw[30]~33, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[30]\, u0|nios2_gen2_0|cpu|D_iw[30], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[1]~17\, u0|nios2_gen2_0|cpu|R_src1[1]~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[1]\, u0|nios2_gen2_0|cpu|E_src1[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[1]~26\, u0|nios2_gen2_0|cpu|W_alu_result[1]~26, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[1]\, u0|nios2_gen2_0|cpu|W_alu_result[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg[1]\, u0|nios2_gen2_0|cpu|W_ienable_reg[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|delayed_unxcounter_is_zeroxx0\, u0|timer_0|delayed_unxcounter_is_zeroxx0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|timeout_occurred~0\, u0|timer_0|timeout_occurred~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|Equal6~0\, u0|timer_0|Equal6~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|timeout_occurred~1\, u0|timer_0|timeout_occurred~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|timeout_occurred\, u0|timer_0|timeout_occurred, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|control_register[0]\, u0|timer_0|control_register[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~1\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~1\, u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg[1]\, u0|nios2_gen2_0|cpu|W_ipending_reg[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~3\, u0|nios2_gen2_0|cpu|E_control_rd_data[1]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~5\, u0|nios2_gen2_0|cpu|E_control_rd_data[1]~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[1]\, u0|nios2_gen2_0|cpu|W_control_rd_data[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3\, u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~1\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[1]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~27\, u0|mm_interconnect_0|rsp_mux|src_data[1]~27, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~28\, u0|mm_interconnect_0|rsp_mux|src_data[1]~28, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg~1\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg[1]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~35\, u0|mm_interconnect_0|rsp_mux|src_data[1]~35, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~6\, u0|video_character_buffer_with_dma_0|control_reg~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[1]\, u0|video_character_buffer_with_dma_0|control_reg[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~3\, u0|video_character_buffer_with_dma_0|ctrl_readdata~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[1]\, u0|video_character_buffer_with_dma_0|ctrl_readdata[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|av_readdata[1]~2\, u0|jtag_uart_0|av_readdata[1]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~30\, u0|mm_interconnect_0|rsp_mux|src_data[1]~30, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[38], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[38], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[39], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[39], FinalProject_Trivia_DE10, 1
instance = comp, \u0|altpll_0|wire_pfdena_reg_ena~1\, u0|altpll_0|wire_pfdena_reg_ena~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|altpll_0|pfdena_reg~0\, u0|altpll_0|pfdena_reg~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|altpll_0|pfdena_reg\, u0|altpll_0|pfdena_reg, FinalProject_Trivia_DE10, 1
instance = comp, \u0|altpll_0|readdata[1]~0\, u0|altpll_0|readdata[1]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|altpll_0|readdata[1]~2\, u0|altpll_0|readdata[1]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|altpll_0_pll_slave_translator|av_readdata_pre[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|altpll_0_pll_slave_agent_rdata_fifo|mem[1][1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|altpll_0_pll_slave_agent_rdata_fifo|mem~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]~feeder\, u0|mm_interconnect_0|altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|altpll_0_pll_slave_agent_rdata_fifo|always0~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|altpll_0_pll_slave_agent_rdata_fifo|mem[0][1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rdata_fifo|out_data[1]~1\, u0|mm_interconnect_0|altpll_0_pll_slave_agent_rdata_fifo|out_data[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_005|clock_xer|take_in_data, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_005|clock_xer|out_valid, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[1]~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[1]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[1]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~29\, u0|mm_interconnect_0|rsp_mux|src_data[1]~29, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~31\, u0|mm_interconnect_0|rsp_mux|src_data[1]~31, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem[1][1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_input_level|read_mux_out[1]~1\, u0|pio_input_level|read_mux_out[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_input_level|readdata[1]\, u0|pio_input_level|readdata[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_translator|av_readdata_pre[1]~feeder\, u0|mm_interconnect_0|pio_input_level_s1_translator|av_readdata_pre[1]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|pio_input_level_s1_translator|av_readdata_pre[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem[0][1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|out_data[1]~1\, u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|out_data[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_output_answer|readdata[1]~1\, u0|pio_output_answer|readdata[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|pio_output_answer_s1_translator|av_readdata_pre[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|pio_output_answer_s1_agent_rdata_fifo|mem[1][1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|pio_output_answer_s1_agent_rdata_fifo|mem~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_agent_rdata_fifo|mem[0][1]~feeder\, u0|mm_interconnect_0|pio_output_answer_s1_agent_rdata_fifo|mem[0][1]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_agent_rdata_fifo|always0~0\, u0|mm_interconnect_0|pio_output_answer_s1_agent_rdata_fifo|always0~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|pio_output_answer_s1_agent_rdata_fifo|mem[0][1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_agent_rdata_fifo|out_data[1]~1\, u0|mm_interconnect_0|pio_output_answer_s1_agent_rdata_fifo|out_data[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|take_in_data\, u0|mm_interconnect_0|crosser_007|clock_xer|take_in_data, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[1]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_007|clock_xer|out_valid, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~32\, u0|mm_interconnect_0|rsp_mux|src_data[1]~32, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[1]~5\, u0|timer_0|read_mux_out[1]~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[1]~3\, u0|timer_0|read_mux_out[1]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[17]\, u0|timer_0|counter_snapshot[17], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[1]~1\, u0|timer_0|counter_snapshot[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[1]\, u0|timer_0|counter_snapshot[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[1]~4\, u0|timer_0|read_mux_out[1]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[1]\, u0|timer_0|read_mux_out[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|readdata[1]\, u0|timer_0|readdata[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[1][1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[1]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|data_out[1]~feeder\, u0|pio_sseg|data_out[1]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|data_out[1]\, u0|pio_sseg|data_out[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|readdata[1]\, u0|pio_sseg|readdata[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|pio_sseg_s1_translator|av_readdata_pre[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|out_data[1]~1\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|out_data[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[1]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[1], FinalProject_Trivia_DE10, 1
instance = comp, \GPIO[2]~input\, GPIO[2]~input, FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_input_key|read_mux_out[1]\, u0|pio_input_key|read_mux_out[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_input_key|readdata[1]\, u0|pio_input_key|readdata[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_translator|av_readdata_pre[1]~feeder\, u0|mm_interconnect_0|pio_input_key_s1_translator|av_readdata_pre[1]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_translator|av_readdata_pre[1]\, u0|mm_interconnect_0|pio_input_key_s1_translator|av_readdata_pre[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem[1][1]\, u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem[1][1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem~1\, u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem[0][1]\, u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem[0][1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|out_data[1]~1\, u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|out_data[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[1]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[1]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[1]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[1]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_valid\, u0|mm_interconnect_0|crosser_008|clock_xer|out_valid, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~33\, u0|mm_interconnect_0|rsp_mux|src_data[1]~33, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~34\, u0|mm_interconnect_0|rsp_mux|src_data[1]~34, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~36\, u0|mm_interconnect_0|rsp_mux|src_data[1]~36, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~5\, u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[1]\, u0|nios2_gen2_0|cpu|av_ld_byte0_data[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~4\, u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[25]~1\, u0|nios2_gen2_0|cpu|d_writedata[25]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[25]\, u0|nios2_gen2_0|cpu|d_writedata[25], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~23\, u0|mm_interconnect_0|cmd_mux_006|src_payload~23, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~46\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~46, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a89, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~47\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~47, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[25]~42\, u0|nios2_gen2_0|cpu|F_iw[25]~42, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[25]~43\, u0|nios2_gen2_0|cpu|F_iw[25]~43, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[25]\, u0|nios2_gen2_0|cpu|D_iw[25], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[23]~15\, u0|nios2_gen2_0|cpu|E_st_data[23]~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[23]\, u0|nios2_gen2_0|cpu|d_writedata[23], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~25\, u0|mm_interconnect_0|cmd_mux_006|src_payload~25, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a87, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[23]~50\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[23]~50, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[23]~51\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[23]~51, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[23]~46\, u0|nios2_gen2_0|cpu|F_iw[23]~46, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[23]~47\, u0|nios2_gen2_0|cpu|F_iw[23]~47, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[23]\, u0|nios2_gen2_0|cpu|D_iw[23], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[29]~5\, u0|nios2_gen2_0|cpu|d_writedata[29]~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[29]\, u0|nios2_gen2_0|cpu|d_writedata[29], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~19\, u0|mm_interconnect_0|cmd_mux_006|src_payload~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a93, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~38\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~38, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~39\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~39, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[29]~34\, u0|nios2_gen2_0|cpu|F_iw[29]~34, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[29]~35\, u0|nios2_gen2_0|cpu|F_iw[29]~35, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[29]\, u0|nios2_gen2_0|cpu|D_iw[29], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[5]~21\, u0|nios2_gen2_0|cpu|E_src1[5]~21, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[5]\, u0|nios2_gen2_0|cpu|E_src1[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[5]~18\, u0|nios2_gen2_0|cpu|E_logic_result[5]~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[5]~21\, u0|nios2_gen2_0|cpu|W_alu_result[5]~21, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[5]\, u0|nios2_gen2_0|cpu|W_alu_result[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[41]\, u0|mm_interconnect_0|cmd_mux_004|src_data[41], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|address[3]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|address[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|Equal1~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~5\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[13]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~4\, u0|mm_interconnect_0|rsp_mux_001|src_payload~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~14\, u0|nios2_gen2_0|cpu|F_iw[13]~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[13]\, u0|nios2_gen2_0|cpu|D_iw[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~1\, u0|nios2_gen2_0|cpu|Equal62~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13\, u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10\, u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12\, u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op[1]~0\, u0|nios2_gen2_0|cpu|D_logic_op[1]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_logic_op[1]\, u0|nios2_gen2_0|cpu|R_logic_op[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[3]~23\, u0|nios2_gen2_0|cpu|E_logic_result[3]~23, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[3]~23\, u0|nios2_gen2_0|cpu|W_alu_result[3]~23, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[3]\, u0|nios2_gen2_0|cpu|W_alu_result[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[39]\, u0|mm_interconnect_0|cmd_mux_006|src_data[39], FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a68, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[4]~8\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[4]~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[4]~9\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[4]~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~2\, u0|mm_interconnect_0|rsp_mux_001|src_payload~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~12\, u0|nios2_gen2_0|cpu|F_iw[4]~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[4]\, u0|nios2_gen2_0|cpu|D_iw[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~20\, u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3\, u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4\, u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~19\, u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~21\, u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~21, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero\, u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[1]~0\, u0|nios2_gen2_0|cpu|R_src2_lo[1]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[3]~8\, u0|nios2_gen2_0|cpu|R_src2_lo[3]~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[3]\, u0|nios2_gen2_0|cpu|E_src2[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~12\, u0|nios2_gen2_0|cpu|Add1~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~13\, u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[1]\, u0|nios2_gen2_0|cpu|F_pc[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[39]\, u0|mm_interconnect_0|cmd_mux_004|src_data[39], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|address[1]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|address[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~8\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~53\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~53, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~54\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~54, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[19]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~55\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~55, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~56\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~56, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[18]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[18], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~42\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~42, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~43\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~43, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[17]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[17], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~2\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~27\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~27, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~29\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~29, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[26]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[26], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~36\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~36, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~37\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~37, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[25]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[25], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|always1~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|always1~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~31\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr~31, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[34]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|sr[34], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~24\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~24, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[22]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[22], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[22]~48\, u0|nios2_gen2_0|cpu|F_iw[22]~48, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[22]~49\, u0|nios2_gen2_0|cpu|F_iw[22]~49, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[22]\, u0|nios2_gen2_0|cpu|D_iw[22], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[16]~8\, u0|nios2_gen2_0|cpu|E_st_data[16]~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[16]\, u0|nios2_gen2_0|cpu|d_writedata[16], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_payload~3\, u0|mm_interconnect_0|cmd_mux_004|src_payload~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[16]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|writedata[16], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~7\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~18\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[28]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[28], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[28]~36\, u0|nios2_gen2_0|cpu|F_iw[28]~36, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[28]~37\, u0|nios2_gen2_0|cpu|F_iw[28]~37, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[28]\, u0|nios2_gen2_0|cpu|D_iw[28], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[8]~18\, u0|nios2_gen2_0|cpu|E_src1[8]~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[8]\, u0|nios2_gen2_0|cpu|E_src1[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[8]~18\, u0|nios2_gen2_0|cpu|W_alu_result[8]~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[8]\, u0|nios2_gen2_0|cpu|W_alu_result[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|Equal3~1\, u0|mm_interconnect_0|router|Equal3~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[8]~5\, u0|mm_interconnect_0|router|src_channel[8]~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[8]~4\, u0|mm_interconnect_0|router|src_channel[8]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[8]~6\, u0|mm_interconnect_0|router|src_channel[8]~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[8]~1\, u0|mm_interconnect_0|router|src_channel[8]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[8]~2\, u0|mm_interconnect_0|router|src_channel[8]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[8]~3\, u0|mm_interconnect_0|router|src_channel[8]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[8]~0\, u0|mm_interconnect_0|router|src_channel[8]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[8]~7\, u0|mm_interconnect_0|router|src_channel[8]~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|m0_write~4\, u0|mm_interconnect_0|new_sdram_controller_0_s1_agent|m0_write~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|count[0]~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|count[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|count[0]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|count[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~8\, u0|mm_interconnect_0|cmd_demux|WideOr0~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~6\, u0|mm_interconnect_0|cmd_demux|WideOr0~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~9\, u0|mm_interconnect_0|cmd_demux|WideOr0~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0\, u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0\, u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted\, u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~5\, u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~4\, u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer\, u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1\, u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2\, u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5\, u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]\, u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7\, u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]\, u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9\, u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]\, u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11\, u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]\, u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13\, u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]\, u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~1\, u0|nios2_gen2_0|cpu|E_stall~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~0\, u0|nios2_gen2_0|cpu|E_stall~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~2\, u0|nios2_gen2_0|cpu|E_stall~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0\, u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data\, u0|nios2_gen2_0|cpu|av_ld_waiting_for_data, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~1\, u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~3\, u0|nios2_gen2_0|cpu|E_stall~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~4\, u0|nios2_gen2_0|cpu|E_stall~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_from_R~2\, u0|nios2_gen2_0|cpu|E_valid_from_R~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_from_R\, u0|nios2_gen2_0|cpu|E_valid_from_R, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1~14\, u0|nios2_gen2_0|cpu|R_src1~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[7]~19\, u0|nios2_gen2_0|cpu|E_src1[7]~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[7]\, u0|nios2_gen2_0|cpu|E_src1[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[7]~0\, u0|nios2_gen2_0|cpu|E_logic_result[7]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[7]~19\, u0|nios2_gen2_0|cpu|W_alu_result[7]~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[7]\, u0|nios2_gen2_0|cpu|W_alu_result[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[43]\, u0|mm_interconnect_0|cmd_mux_004|src_data[43], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|address[5]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|address[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal3~0, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|adapted_tdo\, u0|jtag_uart_0|finalproject_trivia_jtag_uart_0_alt_jtag_atlantic|adapted_tdo, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~7, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~8, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, FinalProject_Trivia_DE10, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl\, altera_internal_jtag~TCKUTAPclkctrl, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1], FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~10, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_trivia_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~19\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[27]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[27], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[27]~38\, u0|nios2_gen2_0|cpu|F_iw[27]~38, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[27]~39\, u0|nios2_gen2_0|cpu|F_iw[27]~39, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[27]\, u0|nios2_gen2_0|cpu|D_iw[27], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[10]~16\, u0|nios2_gen2_0|cpu|E_src1[10]~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[10]\, u0|nios2_gen2_0|cpu|E_src1[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~31\, u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~31, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[8]\, u0|nios2_gen2_0|cpu|F_pc[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[46]\, u0|mm_interconnect_0|cmd_mux_004|src_data[46], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|address[8]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|address[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~7\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[5]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~6\, u0|mm_interconnect_0|rsp_mux_001|src_payload~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~18\, u0|nios2_gen2_0|cpu|F_iw[5]~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[5]\, u0|nios2_gen2_0|cpu|D_iw[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~17\, u0|nios2_gen2_0|cpu|Equal0~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~9\, u0|nios2_gen2_0|cpu|D_dst_regnum[4]~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[4]\, u0|nios2_gen2_0|cpu|R_dst_regnum[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[20]~12\, u0|nios2_gen2_0|cpu|E_st_data[20]~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[20]\, u0|nios2_gen2_0|cpu|d_writedata[20], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~27\, u0|mm_interconnect_0|cmd_mux_006|src_payload~27, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a84, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[20]~54\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[20]~54, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[20]~55\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[20]~55, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~9\, u0|mm_interconnect_0|rsp_mux_001|src_payload~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[20]~50\, u0|nios2_gen2_0|cpu|F_iw[20]~50, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[20]\, u0|nios2_gen2_0|cpu|D_iw[20], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~2\, u0|nios2_gen2_0|cpu|D_dst_regnum[3]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~8\, u0|nios2_gen2_0|cpu|D_dst_regnum[3]~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[3]\, u0|nios2_gen2_0|cpu|R_dst_regnum[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[24]~0\, u0|nios2_gen2_0|cpu|d_writedata[24]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[24]\, u0|nios2_gen2_0|cpu|d_writedata[24], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~24\, u0|mm_interconnect_0|cmd_mux_006|src_payload~24, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a88, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~48\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~48, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~49\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~49, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[24]~44\, u0|nios2_gen2_0|cpu|F_iw[24]~44, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[24]~45\, u0|nios2_gen2_0|cpu|F_iw[24]~45, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[24]\, u0|nios2_gen2_0|cpu|D_iw[24], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~3\, u0|nios2_gen2_0|cpu|D_dst_regnum[2]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~7\, u0|nios2_gen2_0|cpu|D_dst_regnum[2]~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[2]\, u0|nios2_gen2_0|cpu|R_dst_regnum[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[1]\, u0|nios2_gen2_0|cpu|d_writedata[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~1\, u0|mm_interconnect_0|cmd_mux_006|src_payload~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a65, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[1]~2\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[1]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[1]~3\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[1]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~0\, u0|mm_interconnect_0|rsp_mux_001|src_payload~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~8\, u0|nios2_gen2_0|cpu|F_iw[1]~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[1]\, u0|nios2_gen2_0|cpu|D_iw[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0\, u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld~2\, u0|nios2_gen2_0|cpu|D_ctrl_ld~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld~3\, u0|nios2_gen2_0|cpu|D_ctrl_ld~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_ld\, u0|nios2_gen2_0|cpu|R_ctrl_ld, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read_nxt\, u0|nios2_gen2_0|cpu|d_read_nxt, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read\, u0|nios2_gen2_0|cpu|d_read, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0\, u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~1\, u0|mm_interconnect_0|rsp_mux_001|src_payload~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~11\, u0|nios2_gen2_0|cpu|F_iw[3]~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[3]\, u0|nios2_gen2_0|cpu|D_iw[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1\, u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0\, u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2\, u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0\, u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~6\, u0|nios2_gen2_0|cpu|D_dst_regnum[1]~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[1]\, u0|nios2_gen2_0|cpu|R_dst_regnum[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[2]~24\, u0|nios2_gen2_0|cpu|E_src1[2]~24, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[2]\, u0|nios2_gen2_0|cpu|E_src1[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~14\, u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[0]\, u0|nios2_gen2_0|cpu|F_pc[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[38]\, u0|mm_interconnect_0|cmd_mux_006|src_data[38], FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a66, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~4\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~5\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[2]~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[2]~9\, u0|nios2_gen2_0|cpu|F_iw[2]~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[2]~10\, u0|nios2_gen2_0|cpu|F_iw[2]~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[2]\, u0|nios2_gen2_0|cpu|D_iw[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~2\, u0|nios2_gen2_0|cpu|Equal0~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_cmpge~4\, u0|nios2_gen2_0|cpu|D_op_cmpge~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_enabled~0\, u0|nios2_gen2_0|cpu|hbreak_enabled~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_enabled\, u0|nios2_gen2_0|cpu|hbreak_enabled, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[14]~19\, u0|nios2_gen2_0|cpu|F_iw[14]~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[14]~56\, u0|nios2_gen2_0|cpu|F_iw[14]~56, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[14]\, u0|nios2_gen2_0|cpu|D_iw[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_eret~0\, u0|nios2_gen2_0|cpu|D_op_eret~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_eret\, u0|nios2_gen2_0|cpu|D_op_eret, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal133~0\, u0|nios2_gen2_0|cpu|Equal133~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0\, u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1\, u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg\, u0|nios2_gen2_0|cpu|W_estatus_reg, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal134~1\, u0|nios2_gen2_0|cpu|Equal134~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0\, u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1\, u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg\, u0|nios2_gen2_0|cpu|W_bstatus_reg, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal132~0\, u0|nios2_gen2_0|cpu|Equal132~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0\, u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1\, u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2\, u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie\, u0|nios2_gen2_0|cpu|W_status_reg_pie, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[9]~0\, u0|nios2_gen2_0|cpu|D_iw[9]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[9]~1\, u0|nios2_gen2_0|cpu|D_iw[9]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~7\, u0|mm_interconnect_0|rsp_mux_001|src_payload~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~20\, u0|nios2_gen2_0|cpu|F_iw[15]~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[15]\, u0|nios2_gen2_0|cpu|D_iw[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7\, u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3\, u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4\, u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5\, u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~3\, u0|nios2_gen2_0|cpu|D_ctrl_exception~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~4\, u0|nios2_gen2_0|cpu|D_ctrl_exception~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~5\, u0|nios2_gen2_0|cpu|D_ctrl_exception~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6\, u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~4\, u0|nios2_gen2_0|cpu|D_dst_regnum[0]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~5\, u0|nios2_gen2_0|cpu|D_dst_regnum[0]~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[0]\, u0|nios2_gen2_0|cpu|R_dst_regnum[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[11]~3\, u0|nios2_gen2_0|cpu|E_st_data[11]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[11]\, u0|nios2_gen2_0|cpu|d_writedata[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~5\, u0|mm_interconnect_0|cmd_mux_006|src_payload~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a75, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[11]~10\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[11]~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[11]~11\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[11]~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~3\, u0|mm_interconnect_0|rsp_mux_001|src_payload~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~13\, u0|nios2_gen2_0|cpu|F_iw[11]~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[11]\, u0|nios2_gen2_0|cpu|D_iw[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~0\, u0|nios2_gen2_0|cpu|Equal62~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5\, u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2\, u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3\, u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4\, u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp\, u0|nios2_gen2_0|cpu|R_ctrl_br_cmp, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~0\, u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1\, u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~2\, u0|nios2_gen2_0|cpu|E_control_rd_data[0]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[0]\, u0|nios2_gen2_0|cpu|W_control_rd_data[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~1\, u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg~0\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg[0]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_rsp_width_adapter|data_reg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~25\, u0|mm_interconnect_0|rsp_mux|src_data[0]~25, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~0\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[0]\, u0|mm_interconnect_0|video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~2\, u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~3\, u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[0]~0\, u0|timer_0|read_mux_out[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[0]~2\, u0|timer_0|read_mux_out[0]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[16]\, u0|timer_0|counter_snapshot[16], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[0]~0\, u0|timer_0|counter_snapshot[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|counter_snapshot[0]\, u0|timer_0|counter_snapshot[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[0]~1\, u0|timer_0|read_mux_out[0]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|read_mux_out[0]\, u0|timer_0|read_mux_out[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|timer_0|readdata[0]\, u0|timer_0|readdata[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~21\, u0|mm_interconnect_0|rsp_mux|src_data[0]~21, FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_input_level|read_mux_out[0]~0\, u0|pio_input_level|read_mux_out[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_input_level|readdata[0]\, u0|pio_input_level|readdata[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|pio_input_level_s1_translator|av_readdata_pre[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem[1][0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|mem[0][0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|out_data[0]~0\, u0|mm_interconnect_0|pio_input_level_s1_agent_rdata_fifo|out_data[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_006|clock_xer|in_data_buffer[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_006|clock_xer|out_data_buffer[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_output_answer|readdata[0]~0\, u0|pio_output_answer|readdata[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|pio_output_answer_s1_translator|av_readdata_pre[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|pio_output_answer_s1_agent_rdata_fifo|mem[1][0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|pio_output_answer_s1_agent_rdata_fifo|mem~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|pio_output_answer_s1_agent_rdata_fifo|mem[0][0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_output_answer_s1_agent_rdata_fifo|out_data[0]~0\, u0|mm_interconnect_0|pio_output_answer_s1_agent_rdata_fifo|out_data[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_007|clock_xer|in_data_buffer[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_007|clock_xer|out_data_buffer[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~22\, u0|mm_interconnect_0|rsp_mux|src_data[0]~22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[0]\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|readdata[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~18\, u0|mm_interconnect_0|rsp_mux|src_data[0]~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|altpll_0|sd1|pll_lock_sync~feeder\, u0|altpll_0|sd1|pll_lock_sync~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|altpll_0|sd1|pll_lock_sync\, u0|altpll_0|sd1|pll_lock_sync, FinalProject_Trivia_DE10, 1
instance = comp, \u0|altpll_0|sd1|locked\, u0|altpll_0|sd1|locked, FinalProject_Trivia_DE10, 1
instance = comp, \u0|altpll_0|stdsync2|dffpipe3|dffe4a[0]\, u0|altpll_0|stdsync2|dffpipe3|dffe4a[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|altpll_0|stdsync2|dffpipe3|dffe5a[0]~feeder\, u0|altpll_0|stdsync2|dffpipe3|dffe5a[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|altpll_0|stdsync2|dffpipe3|dffe5a[0]\, u0|altpll_0|stdsync2|dffpipe3|dffe5a[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|altpll_0|stdsync2|dffpipe3|dffe6a[0]~feeder\, u0|altpll_0|stdsync2|dffpipe3|dffe6a[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|altpll_0|stdsync2|dffpipe3|dffe6a[0]\, u0|altpll_0|stdsync2|dffpipe3|dffe6a[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|altpll_0|readdata[0]~1\, u0|altpll_0|readdata[0]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|altpll_0_pll_slave_translator|av_readdata_pre[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|altpll_0_pll_slave_agent_rdata_fifo|mem[1][0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|altpll_0_pll_slave_agent_rdata_fifo|mem~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|altpll_0_pll_slave_agent_rdata_fifo|mem[0][0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rdata_fifo|out_data[0]~0\, u0|mm_interconnect_0|altpll_0_pll_slave_agent_rdata_fifo|out_data[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_005|clock_xer|in_data_buffer[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_005|clock_xer|out_data_buffer[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg~4\, u0|video_character_buffer_with_dma_0|control_reg~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|control_reg[0]\, u0|video_character_buffer_with_dma_0|control_reg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata~1\, u0|video_character_buffer_with_dma_0|ctrl_readdata~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_character_buffer_with_dma_0|ctrl_readdata[0]\, u0|video_character_buffer_with_dma_0|ctrl_readdata[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|jtag_uart_0|av_readdata[0]~1\, u0|jtag_uart_0|av_readdata[0]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~19\, u0|mm_interconnect_0|rsp_mux|src_data[0]~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~20\, u0|mm_interconnect_0|rsp_mux|src_data[0]~20, FinalProject_Trivia_DE10, 1
instance = comp, \GPIO[1]~input\, GPIO[1]~input, FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_input_key|read_mux_out[0]\, u0|pio_input_key|read_mux_out[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_input_key|readdata[0]\, u0|pio_input_key|readdata[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|pio_input_key_s1_translator|av_readdata_pre[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem[1][0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|mem[0][0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|out_data[0]~0\, u0|mm_interconnect_0|pio_input_key_s1_agent_rdata_fifo|out_data[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_008|clock_xer|in_data_buffer[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_008|clock_xer|out_data_buffer[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_004|clock_xer|in_data_buffer[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_004|clock_xer|out_data_buffer[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|data_out[0]\, u0|pio_sseg|data_out[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|pio_sseg|readdata[0]\, u0|pio_sseg|readdata[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_translator|av_readdata_pre[0]\, u0|mm_interconnect_0|pio_sseg_s1_translator|av_readdata_pre[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[1][0]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[1][0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|mem[0][0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|out_data[0]~0\, u0|mm_interconnect_0|pio_sseg_s1_agent_rdata_fifo|out_data[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser_009|clock_xer|in_data_buffer[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser_009|clock_xer|out_data_buffer[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~23\, u0|mm_interconnect_0|rsp_mux|src_data[0]~23, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~24\, u0|mm_interconnect_0|rsp_mux|src_data[0]~24, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~4\, u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[0]\, u0|nios2_gen2_0|cpu|av_ld_byte0_data[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~2\, u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[15]~10\, u0|nios2_gen2_0|cpu|R_src2_lo[15]~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[15]\, u0|nios2_gen2_0|cpu|E_src2[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~37\, u0|nios2_gen2_0|cpu|Add1~37, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~26\, u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~26, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[13]\, u0|nios2_gen2_0|cpu|F_pc[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[51]\, u0|mm_interconnect_0|cmd_mux_006|src_data[51], FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1076w[2]\, u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1076w[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a64, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~0\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~1\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[0]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[0]~6\, u0|nios2_gen2_0|cpu|F_iw[0]~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[0]~7\, u0|nios2_gen2_0|cpu|F_iw[0]~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[0]\, u0|nios2_gen2_0|cpu|D_iw[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_st~0\, u0|nios2_gen2_0|cpu|D_ctrl_st~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_st\, u0|nios2_gen2_0|cpu|R_ctrl_st, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_stall\, u0|nios2_gen2_0|cpu|E_st_stall, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_write\, u0|nios2_gen2_0|cpu|d_write, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_valid~3\, u0|nios2_gen2_0|cpu|W_valid~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_valid~2\, u0|nios2_gen2_0|cpu|W_valid~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_valid\, u0|nios2_gen2_0|cpu|W_valid, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read_nxt~0\, u0|nios2_gen2_0|cpu|i_read_nxt~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read\, u0|nios2_gen2_0|cpu|i_read, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src0_valid~2\, u0|mm_interconnect_0|cmd_demux_001|src0_valid~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1]\, u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_valid~0\, u0|mm_interconnect_0|cmd_mux_004|src_valid~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0\, u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|saved_grant[0]\, u0|mm_interconnect_0|cmd_mux_004|saved_grant[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|update_grant~0\, u0|mm_interconnect_0|cmd_mux_004|update_grant~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress\, u0|mm_interconnect_0|cmd_mux_004|packet_in_progress, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|update_grant~1\, u0|mm_interconnect_0|cmd_mux_004|update_grant~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~2\, u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]\, u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1\, u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux_004|saved_grant[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][84]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][84], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_004|src1_valid~0\, u0|mm_interconnect_0|rsp_demux_004|src1_valid~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0\, u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2\, u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][66]\, u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][66], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]\, u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_006|src1_valid~0\, u0|mm_interconnect_0|rsp_demux_006|src1_valid~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~8\, u0|mm_interconnect_0|rsp_mux_001|src_payload~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[21]~31\, u0|nios2_gen2_0|cpu|F_iw[21]~31, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[21]\, u0|nios2_gen2_0|cpu|D_iw[21], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[17]~9\, u0|nios2_gen2_0|cpu|E_src2[17]~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[17]\, u0|nios2_gen2_0|cpu|E_src2[17], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~35\, u0|nios2_gen2_0|cpu|Add1~35, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[17]~9\, u0|nios2_gen2_0|cpu|W_alu_result[17]~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[17]\, u0|nios2_gen2_0|cpu|W_alu_result[17], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router|Equal0~2\, u0|mm_interconnect_0|router|Equal0~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src6_valid~0\, u0|mm_interconnect_0|cmd_demux|src6_valid~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src6_valid~1\, u0|mm_interconnect_0|cmd_demux|src6_valid~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~0\, u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1]\, u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|grant[1]~1\, u0|mm_interconnect_0|cmd_mux_006|arb|grant[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~1\, u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]\, u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|grant[0]~0\, u0|mm_interconnect_0|cmd_mux_006|arb|grant[0]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|saved_grant[0]\, u0|mm_interconnect_0|cmd_mux_006|saved_grant[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|wren~0\, u0|onchip_memory2_0|wren~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0\, u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1089w[2]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[12]~16\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[12]~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a76, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[12]~17\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[12]~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[12]~16\, u0|nios2_gen2_0|cpu|F_iw[12]~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[12]~17\, u0|nios2_gen2_0|cpu|F_iw[12]~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[12]\, u0|nios2_gen2_0|cpu|D_iw[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~8\, u0|nios2_gen2_0|cpu|Equal62~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5\, u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~22\, u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6\, u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7\, u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~0\, u0|nios2_gen2_0|cpu|D_ctrl_exception~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~1\, u0|nios2_gen2_0|cpu|D_ctrl_exception~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~2\, u0|nios2_gen2_0|cpu|D_ctrl_exception~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~6\, u0|nios2_gen2_0|cpu|D_ctrl_exception~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_exception\, u0|nios2_gen2_0|cpu|R_ctrl_exception, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~8\, u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~25\, u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~25, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[14]\, u0|nios2_gen2_0|cpu|F_pc[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[52]\, u0|mm_interconnect_0|cmd_mux_006|src_data[52], FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1105w[2]~0\, u0|onchip_memory2_0|the_altsyncram|auto_generated|decode3|w_anode1105w[2]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80\, u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a80, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[16]~14\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[16]~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[16]~15\, u0|onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[16]~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~5\, u0|mm_interconnect_0|rsp_mux_001|src_payload~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[16]~15\, u0|nios2_gen2_0|cpu|F_iw[16]~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[16]\, u0|nios2_gen2_0|cpu|D_iw[16], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_break~0\, u0|nios2_gen2_0|cpu|D_ctrl_break~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_break\, u0|nios2_gen2_0|cpu|R_ctrl_break, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0\, u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[18]~21\, u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[18]~21, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[18]\, u0|nios2_gen2_0|cpu|F_pc[18], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~1\, u0|mm_interconnect_0|router_001|Equal1~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~0\, u0|mm_interconnect_0|router_001|Equal1~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~2\, u0|mm_interconnect_0|router_001|Equal1~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~3\, u0|mm_interconnect_0|router_001|Equal1~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~4\, u0|mm_interconnect_0|router_001|Equal1~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|WideOr1~0\, u0|mm_interconnect_0|cmd_mux_004|WideOr1~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|WideOr1\, u0|mm_interconnect_0|cmd_mux_004|WideOr1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|read~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|read~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|read\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|read, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|waitrequest\, u0|nios2_gen2_0|cpu|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_oci|the_finalproject_trivia_nios2_gen2_0_cpu_nios2_ocimem|waitrequest, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[26]~40\, u0|nios2_gen2_0|cpu|F_iw[26]~40, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[26]~41\, u0|nios2_gen2_0|cpu|F_iw[26]~41, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[26]\, u0|nios2_gen2_0|cpu|D_iw[26], FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~1\, u0|nios2_gen2_0|cpu|D_dst_regnum[4]~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_wr_dst_reg~1\, u0|nios2_gen2_0|cpu|D_wr_dst_reg~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_wr_dst_reg~2\, u0|nios2_gen2_0|cpu|D_wr_dst_reg~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0\, u0|nios2_gen2_0|cpu|D_wr_dst_reg~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_wr_dst_reg~3\, u0|nios2_gen2_0|cpu|D_wr_dst_reg~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_wr_dst_reg\, u0|nios2_gen2_0|cpu|R_wr_dst_reg, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wren\, u0|nios2_gen2_0|cpu|W_rf_wren, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[0]~feeder\, u0|nios2_gen2_0|cpu|d_writedata[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[0]\, u0|nios2_gen2_0|cpu|d_writedata[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0]\, u0|mm_interconnect_0|crosser|clock_xer|in_data_buffer[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]\, u0|mm_interconnect_0|crosser|clock_xer|out_data_buffer[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|altpll_0|w_reset\, u0|altpll_0|w_reset, FinalProject_Trivia_DE10, 1
instance = comp, \u0|altpll_0|prev_reset\, u0|altpll_0|prev_reset, FinalProject_Trivia_DE10, 1
instance = comp, \u0|altpll_0|prev_reset~clkctrl\, u0|altpll_0|prev_reset~clkctrl, FinalProject_Trivia_DE10, 1
instance = comp, \u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl\, u0|altpll_0|sd1|wire_pll7_clk[0]~clkctrl, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg~1\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[0]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[0]~25\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[0]~25, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[0]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[0]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[0]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[0]~28\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[0]~28, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[0]~_Duplicate_1\, u0|new_sdram_controller_0|m_data[0]~_Duplicate_1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_data[0]\, u0|new_sdram_controller_0|active_data[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector116~0\, u0|new_sdram_controller_0|Selector116~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[7]~0\, u0|new_sdram_controller_0|m_data[7]~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector116~1\, u0|new_sdram_controller_0|Selector116~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[0]\, u0|new_sdram_controller_0|m_data[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|oe\, u0|new_sdram_controller_0|oe, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[1]~_Duplicate_1\, u0|new_sdram_controller_0|m_data[1]~_Duplicate_1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg~2\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[1]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[1]~26\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[1]~26, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[1]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[1]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[1]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[1]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[1]~29\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[1]~29, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_data[1]\, u0|new_sdram_controller_0|active_data[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector115~0\, u0|new_sdram_controller_0|Selector115~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector115~1\, u0|new_sdram_controller_0|Selector115~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[1]\, u0|new_sdram_controller_0|m_data[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_1\, u0|new_sdram_controller_0|oe~_Duplicate_1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg~3\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[2]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[2]~27\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[2]~27, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[2]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[2]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[2]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[2]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[2]~30\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[2]~30, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[2]~_Duplicate_1\, u0|new_sdram_controller_0|m_data[2]~_Duplicate_1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_data[2]\, u0|new_sdram_controller_0|active_data[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector114~0\, u0|new_sdram_controller_0|Selector114~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector114~1\, u0|new_sdram_controller_0|Selector114~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[2]\, u0|new_sdram_controller_0|m_data[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_2\, u0|new_sdram_controller_0|oe~_Duplicate_2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg~4\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[3]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[3]~28\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[3]~28, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[3]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[3]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[3]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[3]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[3]~31\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[3]~31, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[3]~_Duplicate_1\, u0|new_sdram_controller_0|m_data[3]~_Duplicate_1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_data[3]\, u0|new_sdram_controller_0|active_data[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector113~0\, u0|new_sdram_controller_0|Selector113~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector113~1\, u0|new_sdram_controller_0|Selector113~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[3]\, u0|new_sdram_controller_0|m_data[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_3\, u0|new_sdram_controller_0|oe~_Duplicate_3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg~5\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg~5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[4]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[4]~29\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[4]~29, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[4]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[4]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[4]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[4]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[4]~32\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[4]~32, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_data[4]\, u0|new_sdram_controller_0|active_data[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[4]~_Duplicate_1\, u0|new_sdram_controller_0|m_data[4]~_Duplicate_1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector112~0\, u0|new_sdram_controller_0|Selector112~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector112~1\, u0|new_sdram_controller_0|Selector112~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[4]\, u0|new_sdram_controller_0|m_data[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_4\, u0|new_sdram_controller_0|oe~_Duplicate_4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg~6\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg~6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[5]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[5]~30\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[5]~30, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[5]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[5]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[5]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[5]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[5]~33\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[5]~33, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_data[5]\, u0|new_sdram_controller_0|active_data[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[5]~_Duplicate_1\, u0|new_sdram_controller_0|m_data[5]~_Duplicate_1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector111~0\, u0|new_sdram_controller_0|Selector111~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector111~1\, u0|new_sdram_controller_0|Selector111~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[5]\, u0|new_sdram_controller_0|m_data[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_5\, u0|new_sdram_controller_0|oe~_Duplicate_5, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[6]~_Duplicate_1\, u0|new_sdram_controller_0|m_data[6]~_Duplicate_1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg~7\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg~7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[6]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[6]~31\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[6]~31, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[6]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[6]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[6]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[6]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[6]~34\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[6]~34, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_data[6]\, u0|new_sdram_controller_0|active_data[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector110~0\, u0|new_sdram_controller_0|Selector110~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector110~1\, u0|new_sdram_controller_0|Selector110~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[6]\, u0|new_sdram_controller_0|m_data[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_6\, u0|new_sdram_controller_0|oe~_Duplicate_6, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[7]~_Duplicate_1\, u0|new_sdram_controller_0|m_data[7]~_Duplicate_1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg~8\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg~8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[7]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[7]~32\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[7]~32, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[7]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[7]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[7]~35\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[7]~35, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_data[7]\, u0|new_sdram_controller_0|active_data[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector109~0\, u0|new_sdram_controller_0|Selector109~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector109~1\, u0|new_sdram_controller_0|Selector109~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[7]\, u0|new_sdram_controller_0|m_data[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_7\, u0|new_sdram_controller_0|oe~_Duplicate_7, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg~9\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg~9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[8]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[8]~33\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[8]~33, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[8]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[8]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[8]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[8]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[8]~36\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[8]~36, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_data[8]\, u0|new_sdram_controller_0|active_data[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[8]~_Duplicate_1\, u0|new_sdram_controller_0|m_data[8]~_Duplicate_1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector108~0\, u0|new_sdram_controller_0|Selector108~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector108~1\, u0|new_sdram_controller_0|Selector108~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[8]\, u0|new_sdram_controller_0|m_data[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_8\, u0|new_sdram_controller_0|oe~_Duplicate_8, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg~10\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg~10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[9]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[9]~34\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[9]~34, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[9]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[9]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[9]~37\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[9]~37, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_data[9]\, u0|new_sdram_controller_0|active_data[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[9]~_Duplicate_1\, u0|new_sdram_controller_0|m_data[9]~_Duplicate_1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector107~0\, u0|new_sdram_controller_0|Selector107~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector107~1\, u0|new_sdram_controller_0|Selector107~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[9]\, u0|new_sdram_controller_0|m_data[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_9\, u0|new_sdram_controller_0|oe~_Duplicate_9, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg~11\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg~11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[10]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[10]~35\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[10]~35, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[10]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[10]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[10]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[10]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[10]~38\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[10]~38, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[10]~_Duplicate_1\, u0|new_sdram_controller_0|m_data[10]~_Duplicate_1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_data[10]\, u0|new_sdram_controller_0|active_data[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector106~0\, u0|new_sdram_controller_0|Selector106~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector106~1\, u0|new_sdram_controller_0|Selector106~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[10]\, u0|new_sdram_controller_0|m_data[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_10\, u0|new_sdram_controller_0|oe~_Duplicate_10, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[11]~_Duplicate_1\, u0|new_sdram_controller_0|m_data[11]~_Duplicate_1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg~12\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg~12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[11]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[11]~36\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[11]~36, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[11]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[11]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[11]~39\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[11]~39, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_data[11]\, u0|new_sdram_controller_0|active_data[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector105~0\, u0|new_sdram_controller_0|Selector105~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector105~1\, u0|new_sdram_controller_0|Selector105~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[11]\, u0|new_sdram_controller_0|m_data[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_11\, u0|new_sdram_controller_0|oe~_Duplicate_11, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg~13\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg~13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[12]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[12]~37\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[12]~37, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[12]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[12]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[12]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[12]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[12]~40\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[12]~40, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_data[12]\, u0|new_sdram_controller_0|active_data[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[12]~_Duplicate_1\, u0|new_sdram_controller_0|m_data[12]~_Duplicate_1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector104~0\, u0|new_sdram_controller_0|Selector104~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector104~1\, u0|new_sdram_controller_0|Selector104~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[12]\, u0|new_sdram_controller_0|m_data[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_12\, u0|new_sdram_controller_0|oe~_Duplicate_12, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg~14\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg~14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[13]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[13]~38\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[13]~38, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[13]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[13]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[13]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[13]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[13]~41\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[13]~41, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[13]~_Duplicate_1\, u0|new_sdram_controller_0|m_data[13]~_Duplicate_1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_data[13]\, u0|new_sdram_controller_0|active_data[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector103~0\, u0|new_sdram_controller_0|Selector103~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector103~1\, u0|new_sdram_controller_0|Selector103~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[13]\, u0|new_sdram_controller_0|m_data[13], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_13\, u0|new_sdram_controller_0|oe~_Duplicate_13, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg~15\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[14]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[14]~39\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[14]~39, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[14]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[14]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[14]~42\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[14]~42, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_data[14]\, u0|new_sdram_controller_0|active_data[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[14]~_Duplicate_1\, u0|new_sdram_controller_0|m_data[14]~_Duplicate_1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector102~0\, u0|new_sdram_controller_0|Selector102~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector102~1\, u0|new_sdram_controller_0|Selector102~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[14]\, u0|new_sdram_controller_0|m_data[14], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_14\, u0|new_sdram_controller_0|oe~_Duplicate_14, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg~16\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[15]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|data_reg[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[15]~40\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[15]~40, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[15]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[15]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[15]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[15]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[15]~43\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[15]~43, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_data[15]\, u0|new_sdram_controller_0|active_data[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[15]~_Duplicate_1\, u0|new_sdram_controller_0|m_data[15]~_Duplicate_1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector101~0\, u0|new_sdram_controller_0|Selector101~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector101~1\, u0|new_sdram_controller_0|Selector101~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_data[15]\, u0|new_sdram_controller_0|m_data[15], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|oe~_Duplicate_15\, u0|new_sdram_controller_0|oe~_Duplicate_15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[9]~2\, u0|new_sdram_controller_0|m_addr[9]~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[19]~15\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[19]~15, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[18]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[18], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[18]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[18], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[18]~16\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[18]~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[0]\, u0|new_sdram_controller_0|active_addr[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|i_addr[12]~feeder\, u0|new_sdram_controller_0|i_addr[12]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|i_addr[12]\, u0|new_sdram_controller_0|i_addr[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector98~0\, u0|new_sdram_controller_0|Selector98~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector98~1\, u0|new_sdram_controller_0|Selector98~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[9]~4\, u0|new_sdram_controller_0|m_addr[9]~4, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[0]\, u0|new_sdram_controller_0|m_addr[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[2]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[20]~16\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[20]~16, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[19]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[19]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[19], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[19]~17\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[19]~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[1]\, u0|new_sdram_controller_0|active_addr[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector97~0\, u0|new_sdram_controller_0|Selector97~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector97~1\, u0|new_sdram_controller_0|Selector97~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[1]\, u0|new_sdram_controller_0|m_addr[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[3]~feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[3]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[3]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[21]~17\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[21]~17, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[20]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[20], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[20]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[20]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[20]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[20], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[20]~18\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[20]~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[2]\, u0|new_sdram_controller_0|active_addr[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector96~0\, u0|new_sdram_controller_0|Selector96~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector96~1\, u0|new_sdram_controller_0|Selector96~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[2]\, u0|new_sdram_controller_0|m_addr[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[4]~feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[4]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[4]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[22]~18\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[22]~18, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[21]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[21]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[21]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[21], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[21]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[21], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[21]~19\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[21]~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[3]\, u0|new_sdram_controller_0|active_addr[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector95~0\, u0|new_sdram_controller_0|Selector95~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector95~1\, u0|new_sdram_controller_0|Selector95~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[3]\, u0|new_sdram_controller_0|m_addr[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[5]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[23]~19\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[23]~19, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[22]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[22], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[22]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[22]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[22]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[22], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[22]~20\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[22]~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[4]\, u0|new_sdram_controller_0|active_addr[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector94~0\, u0|new_sdram_controller_0|Selector94~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector94~1\, u0|new_sdram_controller_0|Selector94~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[4]\, u0|new_sdram_controller_0|m_addr[4], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[6]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[24]~20\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[24]~20, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[23]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[23]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[23]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[23], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[23]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[23], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[23]~21\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[23]~21, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[5]\, u0|new_sdram_controller_0|active_addr[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector93~0\, u0|new_sdram_controller_0|Selector93~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector93~1\, u0|new_sdram_controller_0|Selector93~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[5]\, u0|new_sdram_controller_0|m_addr[5], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[7]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[25]~21\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[25]~21, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[24]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[24]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[24]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[24], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[24]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[24], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[24]~22\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[24]~22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[6]\, u0|new_sdram_controller_0|active_addr[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector92~0\, u0|new_sdram_controller_0|Selector92~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector92~1\, u0|new_sdram_controller_0|Selector92~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[6]\, u0|new_sdram_controller_0|m_addr[6], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[8]~feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[8]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[8]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[26]~22\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[26]~22, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[25]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[25]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[25]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[25], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[25]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[25], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[25]~23\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[25]~23, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[7]\, u0|new_sdram_controller_0|active_addr[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector91~0\, u0|new_sdram_controller_0|Selector91~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector91~1\, u0|new_sdram_controller_0|Selector91~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[7]\, u0|new_sdram_controller_0|m_addr[7], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[9]~feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[9]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[9]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[27]~23\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[27]~23, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[26]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[26]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[26]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[26], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[26]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[26], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[26]~24\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[26]~24, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[8]\, u0|new_sdram_controller_0|active_addr[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector90~0\, u0|new_sdram_controller_0|Selector90~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector90~1\, u0|new_sdram_controller_0|Selector90~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[8]\, u0|new_sdram_controller_0|m_addr[8], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector89~0\, u0|new_sdram_controller_0|Selector89~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[10]~feeder\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[10]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[10]\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|address_reg[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[28]~24\, u0|mm_interconnect_0|new_sdram_controller_0_s1_cmd_width_adapter|out_data[28]~24, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[27]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[27]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[27]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[27], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[27]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[27], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[27]~25\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[27]~25, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_addr[9]\, u0|new_sdram_controller_0|active_addr[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector89~1\, u0|new_sdram_controller_0|Selector89~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[9]\, u0|new_sdram_controller_0|m_addr[9], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector88~2\, u0|new_sdram_controller_0|Selector88~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector88~3\, u0|new_sdram_controller_0|Selector88~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[10]\, u0|new_sdram_controller_0|m_addr[10], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector87~2\, u0|new_sdram_controller_0|Selector87~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector87~3\, u0|new_sdram_controller_0|Selector87~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[11]\, u0|new_sdram_controller_0|m_addr[11], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector86~2\, u0|new_sdram_controller_0|Selector86~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector86~3\, u0|new_sdram_controller_0|Selector86~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_addr[12]\, u0|new_sdram_controller_0|m_addr[12], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector100~0\, u0|new_sdram_controller_0|Selector100~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|WideOr16~0\, u0|new_sdram_controller_0|WideOr16~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_bank[0]\, u0|new_sdram_controller_0|m_bank[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector99~0\, u0|new_sdram_controller_0|Selector99~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_bank[1]\, u0|new_sdram_controller_0|m_bank[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_cmd[1]\, u0|new_sdram_controller_0|m_cmd[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector19~2\, u0|new_sdram_controller_0|Selector19~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector0~0\, u0|new_sdram_controller_0|Selector0~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|i_cmd[3]\, u0|new_sdram_controller_0|i_cmd[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector19~0\, u0|new_sdram_controller_0|Selector19~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector19~1\, u0|new_sdram_controller_0|Selector19~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector19~3\, u0|new_sdram_controller_0|Selector19~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_cmd[3]\, u0|new_sdram_controller_0|m_cmd[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_cmd[2]\, u0|new_sdram_controller_0|m_cmd[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_cmd[0]\, u0|new_sdram_controller_0|m_cmd[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|comb~0\, u0|new_sdram_controller_0|comb~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[17]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[17], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[17]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[17]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[17]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[17], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[17]~26\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[17]~26, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_dqm[1]\, u0|new_sdram_controller_0|active_dqm[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector117~0\, u0|new_sdram_controller_0|Selector117~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_dqm[1]\, u0|new_sdram_controller_0|m_dqm[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|comb~1\, u0|new_sdram_controller_0|comb~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[16]~feeder\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[16]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[16]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_1[16], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[16]\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|entry_0[16], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[16]~27\, u0|new_sdram_controller_0|the_finalproject_trivia_new_sdram_controller_0_input_efifo_module|rd_data[16]~27, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|active_dqm[0]\, u0|new_sdram_controller_0|active_dqm[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|Selector118~0\, u0|new_sdram_controller_0|Selector118~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|new_sdram_controller_0|m_dqm[0]\, u0|new_sdram_controller_0|m_dqm[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|early_hsync_pulse~0\, u0|video_vga_controller_0|VGA_Timing|early_hsync_pulse~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|early_hsync_pulse~1\, u0|video_vga_controller_0|VGA_Timing|early_hsync_pulse~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|early_hsync_pulse\, u0|video_vga_controller_0|VGA_Timing|early_hsync_pulse, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|hsync_pulse~0\, u0|video_vga_controller_0|VGA_Timing|hsync_pulse~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|hsync_pulse\, u0|video_vga_controller_0|VGA_Timing|hsync_pulse, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_h_sync~0\, u0|video_vga_controller_0|VGA_Timing|vga_h_sync~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_h_sync\, u0|video_vga_controller_0|VGA_Timing|vga_h_sync, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_HS~feeder\, u0|video_vga_controller_0|VGA_HS~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_HS\, u0|video_vga_controller_0|VGA_HS, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|early_vsync_pulse~0\, u0|video_vga_controller_0|VGA_Timing|early_vsync_pulse~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|early_vsync_pulse~1\, u0|video_vga_controller_0|VGA_Timing|early_vsync_pulse~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|early_vsync_pulse~2\, u0|video_vga_controller_0|VGA_Timing|early_vsync_pulse~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|early_vsync_pulse\, u0|video_vga_controller_0|VGA_Timing|early_vsync_pulse, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vsync_pulse~0\, u0|video_vga_controller_0|VGA_Timing|vsync_pulse~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vsync_pulse\, u0|video_vga_controller_0|VGA_Timing|vsync_pulse, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_v_sync~0\, u0|video_vga_controller_0|VGA_Timing|vga_v_sync~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_v_sync\, u0|video_vga_controller_0|VGA_Timing|vga_v_sync, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_VS~feeder\, u0|video_vga_controller_0|VGA_VS~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_VS\, u0|video_vga_controller_0|VGA_VS, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_red~0\, u0|video_vga_controller_0|VGA_Timing|vga_red~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_red[0]\, u0|video_vga_controller_0|VGA_Timing|vga_red[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_R[0]~feeder\, u0|video_vga_controller_0|VGA_R[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_R[0]\, u0|video_vga_controller_0|VGA_R[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_red~1\, u0|video_vga_controller_0|VGA_Timing|vga_red~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_red[1]\, u0|video_vga_controller_0|VGA_Timing|vga_red[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_R[1]~feeder\, u0|video_vga_controller_0|VGA_R[1]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_R[1]\, u0|video_vga_controller_0|VGA_R[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_red~2\, u0|video_vga_controller_0|VGA_Timing|vga_red~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_red[2]\, u0|video_vga_controller_0|VGA_Timing|vga_red[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_R[2]~feeder\, u0|video_vga_controller_0|VGA_R[2]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_R[2]\, u0|video_vga_controller_0|VGA_R[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_red~3\, u0|video_vga_controller_0|VGA_Timing|vga_red~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_red[3]\, u0|video_vga_controller_0|VGA_Timing|vga_red[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_R[3]~feeder\, u0|video_vga_controller_0|VGA_R[3]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_R[3]\, u0|video_vga_controller_0|VGA_R[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_green~0\, u0|video_vga_controller_0|VGA_Timing|vga_green~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_green[0]\, u0|video_vga_controller_0|VGA_Timing|vga_green[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_G[0]~feeder\, u0|video_vga_controller_0|VGA_G[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_G[0]\, u0|video_vga_controller_0|VGA_G[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_green~1\, u0|video_vga_controller_0|VGA_Timing|vga_green~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_green[1]\, u0|video_vga_controller_0|VGA_Timing|vga_green[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_G[1]~feeder\, u0|video_vga_controller_0|VGA_G[1]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_G[1]\, u0|video_vga_controller_0|VGA_G[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_green~2\, u0|video_vga_controller_0|VGA_Timing|vga_green~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_green[2]\, u0|video_vga_controller_0|VGA_Timing|vga_green[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_G[2]\, u0|video_vga_controller_0|VGA_G[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_green~3\, u0|video_vga_controller_0|VGA_Timing|vga_green~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_green[3]\, u0|video_vga_controller_0|VGA_Timing|vga_green[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_G[3]~feeder\, u0|video_vga_controller_0|VGA_G[3]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_G[3]\, u0|video_vga_controller_0|VGA_G[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_blue~0\, u0|video_vga_controller_0|VGA_Timing|vga_blue~0, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_blue[0]\, u0|video_vga_controller_0|VGA_Timing|vga_blue[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_B[0]~feeder\, u0|video_vga_controller_0|VGA_B[0]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_B[0]\, u0|video_vga_controller_0|VGA_B[0], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_blue~1\, u0|video_vga_controller_0|VGA_Timing|vga_blue~1, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_blue[1]\, u0|video_vga_controller_0|VGA_Timing|vga_blue[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_B[1]~feeder\, u0|video_vga_controller_0|VGA_B[1]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_B[1]\, u0|video_vga_controller_0|VGA_B[1], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_blue~2\, u0|video_vga_controller_0|VGA_Timing|vga_blue~2, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_blue[2]\, u0|video_vga_controller_0|VGA_Timing|vga_blue[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_B[2]~feeder\, u0|video_vga_controller_0|VGA_B[2]~feeder, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_B[2]\, u0|video_vga_controller_0|VGA_B[2], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_blue~3\, u0|video_vga_controller_0|VGA_Timing|vga_blue~3, FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_Timing|vga_blue[3]\, u0|video_vga_controller_0|VGA_Timing|vga_blue[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|video_vga_controller_0|VGA_B[3]\, u0|video_vga_controller_0|VGA_B[3], FinalProject_Trivia_DE10, 1
instance = comp, \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl\, u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|~GND\, auto_hub|~GND, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, FinalProject_Trivia_DE10, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\, auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, FinalProject_Trivia_DE10, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, FinalProject_Trivia_DE10, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, FinalProject_Trivia_DE10, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, FinalProject_Trivia_DE10, 1
