<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Alu_4bits.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Alu_4bits.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Alu_4bits.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Alu_4bits.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Alu_4bits.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Alu_4bits.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Alu_4bits.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Alu_4bits.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Alu_4bits.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Alu_4bits.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Alu_4bits.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Alu_4bits.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Alu_4bits.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Alu_4bits.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Alu_4bits.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Alu_4bits.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Alu_4bits.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Alu_4bits.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Alu_4bits.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Alu_4bits.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Alu_4bits.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Alu_4bits.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Alu_4bits.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Alu_4bits_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Alu_4bits_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Alu_4bits_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Alu_4bits_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Alu_4bits_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Alu_4bits_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Alu_4bits_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Alu_4bits_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Alu_4bits_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Alu_4bits_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Alu_4bits_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Alu_4bits_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Alu_4bits_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Alu_4bits_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Alu_4bits_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Alu_4bits_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Alu_4bits_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Alu_4bits_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="And_4bits.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="And_4bits.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="And_4bits.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="And_4bits.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="And_4bits.xst"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Xor_4bits.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Xor_4bits.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="alu_4bits.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="alu_4bits.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="alu_4bits.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="decodA_4bits.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="decodA_4bits.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="decodA_4bits.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="decodA_4bits.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="decodA_4bits.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="decodB_4bits.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="decodB_4bits.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="decodB_4bits.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="decodB_4bits.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="decodB_4bits.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="decod_4bits.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="decod_4bits.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="decod_4bits.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="decod_4bits.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="decod_4bits.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="multiplexers_4.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="multiplexers_4.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="multiplexers_4.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="multiplexor_4bits.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="multiplexor_4bits.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="multiplexor_4bits.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="multiplexor_4bits.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="multiplexor_4bits.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="resta_4bits.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="resta_4bits.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="resta_4bits.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="resta_4bits.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="restaa_4bits.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="restaa_4bits.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="restaa_4bits.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="restaa_4bits.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="restaa_4bits.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="suma_4bits.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="suma_4bits.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="suma_4bits.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="suma_4bits.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="suma_4bits.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1572930018" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1572930018">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572930018" xil_pn:in_ck="-1798562533113280656" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1572930018">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="And_4bits.vhd"/>
      <outfile xil_pn:name="Xor_4bits.vhd"/>
      <outfile xil_pn:name="multiplexor_4bits.vhd"/>
      <outfile xil_pn:name="restaa_4bits.vhd"/>
      <outfile xil_pn:name="suma_4bits.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1572930018" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1352866199745136499" xil_pn:start_ts="1572930018">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572930024" xil_pn:in_ck="3374582815600900307" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4956073809224921835" xil_pn:start_ts="1572930018">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Alu_4bits.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1572930024" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8650747154913733318" xil_pn:start_ts="1572930024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572930024" xil_pn:in_ck="801880822532352585" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1572930024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Alu_4bits.vhf"/>
      <outfile xil_pn:name="And_4bits.vhd"/>
      <outfile xil_pn:name="Xor_4bits.vhd"/>
      <outfile xil_pn:name="multiplexor_4bits.vhd"/>
      <outfile xil_pn:name="restaa_4bits.vhd"/>
      <outfile xil_pn:name="suma_4bits.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1572930052" xil_pn:in_ck="801880822532352585" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2335044904617337402" xil_pn:start_ts="1572930024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Alu_4bits_beh.prj"/>
      <outfile xil_pn:name="Alu_4bits_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1572930054" xil_pn:in_ck="6679706961290492150" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7442619998876663495" xil_pn:start_ts="1572930052">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Alu_4bits_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1572926113" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1572926112">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573102058" xil_pn:in_ck="3374582815600900307" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4752155220696340117" xil_pn:start_ts="1573102052">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Alu_4bits.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1572926121" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8650747154913733318" xil_pn:start_ts="1572926121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572926121" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1572926121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572926121" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1352866199745136499" xil_pn:start_ts="1572926121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572926121" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1572926121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572926121" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-498141424330572476" xil_pn:start_ts="1572926121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573102107" xil_pn:in_ck="-3686166310474565912" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="80472470868088346" xil_pn:start_ts="1573102058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Alu_4bits.jhd"/>
      <outfile xil_pn:name="Alu_4bits.lso"/>
      <outfile xil_pn:name="Alu_4bits.ngc"/>
      <outfile xil_pn:name="Alu_4bits.ngr"/>
      <outfile xil_pn:name="Alu_4bits.prj"/>
      <outfile xil_pn:name="Alu_4bits.stx"/>
      <outfile xil_pn:name="Alu_4bits.syr"/>
      <outfile xil_pn:name="Alu_4bits.xst"/>
      <outfile xil_pn:name="Alu_4bits_beh.prj"/>
      <outfile xil_pn:name="Alu_4bits_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1573102107" xil_pn:in_ck="43575121159833474" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119258843729172663" xil_pn:start_ts="1573102107">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573102139" xil_pn:in_ck="-1619249361950972113" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3034681652625631701" xil_pn:start_ts="1573102107">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Alu_4bits.bld"/>
      <outfile xil_pn:name="Alu_4bits.ngd"/>
      <outfile xil_pn:name="Alu_4bits_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1573102279" xil_pn:in_ck="1272099011980462416" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1573102139">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Alu_4bits.pcf"/>
      <outfile xil_pn:name="Alu_4bits_map.map"/>
      <outfile xil_pn:name="Alu_4bits_map.mrp"/>
      <outfile xil_pn:name="Alu_4bits_map.ncd"/>
      <outfile xil_pn:name="Alu_4bits_map.ngm"/>
      <outfile xil_pn:name="Alu_4bits_map.xrpt"/>
      <outfile xil_pn:name="Alu_4bits_summary.xml"/>
      <outfile xil_pn:name="Alu_4bits_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1573102484" xil_pn:in_ck="1924577885144138889" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="2516432636991085863" xil_pn:start_ts="1573102279">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Alu_4bits.ncd"/>
      <outfile xil_pn:name="Alu_4bits.pad"/>
      <outfile xil_pn:name="Alu_4bits.par"/>
      <outfile xil_pn:name="Alu_4bits.ptwx"/>
      <outfile xil_pn:name="Alu_4bits.unroutes"/>
      <outfile xil_pn:name="Alu_4bits.xpi"/>
      <outfile xil_pn:name="Alu_4bits_pad.csv"/>
      <outfile xil_pn:name="Alu_4bits_pad.txt"/>
      <outfile xil_pn:name="Alu_4bits_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1573102654" xil_pn:in_ck="3374582815600894858" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1573102487">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Alu_4bits.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="alu_4bits.bgn"/>
      <outfile xil_pn:name="alu_4bits.bit"/>
      <outfile xil_pn:name="alu_4bits.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1573102484" xil_pn:in_ck="6995739200931688524" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1573102407">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Alu_4bits.twr"/>
      <outfile xil_pn:name="Alu_4bits.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
