{"container_type": "Author", "filled": ["basics", "indices", "counts", "coauthors", "publications", "public_access"], "source": "SEARCH_AUTHOR_SNIPPETS", "scholar_id": "n0NwuegAAAAJ", "url_picture": "https://scholar.google.com/citations?view_op=medium_photo&user=n0NwuegAAAAJ", "name": "Hailong Yao", "affiliation": "Associate Professor of Computer Science and Technology, Tsinghua University", "email_domain": "@tsinghua.edu.cn", "interests": ["AI-Assisted VLSI Physical Design", "Automated Design for Microfluidic Biochips", "Compiler Toolchain for AI Chips"], "citedby": 1350, "organization": 15442380624744264287, "homepage": "http://166.111.68.92/static/research/software.html", "citedby5y": 707, "hindex": 21, "hindex5y": 15, "i10index": 37, "i10index5y": 24, "cites_per_year": {"2004": 4, "2005": 4, "2006": 15, "2007": 15, "2008": 26, "2009": 36, "2010": 53, "2011": 56, "2012": 67, "2013": 79, "2014": 100, "2015": 91, "2016": 87, "2017": 107, "2018": 151, "2019": 145, "2020": 102, "2021": 116, "2022": 86}, "coauthors": [], "publications": [{"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Layout decomposition for double patterning lithography", "pub_year": "2008", "citation": "2008 IEEE/ACM International Conference on Computer-Aided Design, 465-472, 2008"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:dhFuZR0502QC", "num_citations": 252, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17995449054988573387,10974683682165547053", "cites_id": ["17995449054988573387", "10974683682165547053"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Layout decomposition for double patterning lithography", "pub_year": "2008", "citation": "2008 IEEE/ACM International Conference on Computer-Aided Design, 465-472, 2008"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:u5HHmVD_uO8C", "num_citations": 181, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17995449054988573387", "cites_id": ["17995449054988573387"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Efficient process-hotspot detection using range pattern matching", "pub_year": "2006", "citation": "2006 IEEE/ACM International Conference on Computer Aided Design, 625-632, 2006"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:d1gkVwhDpl0C", "num_citations": 89, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2784341072314888416", "cites_id": ["2784341072314888416"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Layout decomposition for double patterning lithography", "pub_year": "2013", "citation": "US Patent 8,402,396, 2013"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:4DMP91E08xMC", "num_citations": 78, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10974683682165547053", "cites_id": ["10974683682165547053"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Layout decomposition approaches for double patterning lithography", "pub_year": "2010", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2010"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:9yKSN-GCB0IC", "num_citations": 77, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4818171006232730955", "cites_id": ["4818171006232730955"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Close-to-optimal placement and routing for continuous-flow microfluidic biochips", "pub_year": "2017", "citation": "2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), 530-535, 2017"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:J_g5lzvAfSwC", "num_citations": 59, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12784104038985316000", "cites_id": ["12784104038985316000"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Identifying layout regions susceptible to fabrication issues by using range patterns", "pub_year": "2009", "citation": "US Patent 7,503,029, 2009"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:qjMakFHDy7sC", "num_citations": 55, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18194574813093213047", "cites_id": ["18194574813093213047"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Improved multilevel routing with redundant via placement for yield and reliability", "pub_year": "2005", "citation": "Proceedings of the 15th ACM Great Lakes symposium on VLSI, 143-146, 2005"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:u-x6o8ySG0sC", "num_citations": 49, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7582244000757053939", "cites_id": ["7582244000757053939"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "PACOR: practical control-layer routing flow with length-matching constraint for flow-based microfluidic biochips", "pub_year": "2015", "citation": "2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC), 1-6, 2015"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:qUcmZB5y_30C", "num_citations": 48, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13729218073433865654", "cites_id": ["13729218073433865654"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Integrated flow-control codesign methodology for flow-based microfluidic biochips", "pub_year": "2015", "citation": "IEEE Design & Test 32 (6), 60-68, 2015"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:hC7cP41nSMkC", "num_citations": 37, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6218869982349539033", "cites_id": ["6218869982349539033"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Transport or store? Synthesizing flow-based microfluidic biochips using distributed channel storage", "pub_year": "2017", "citation": "2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC), 1-6, 2017"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:vV6vV6tmYwMC", "num_citations": 33, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11930143717923033315", "cites_id": ["11930143717923033315"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Hamming-distance-based valve-switching optimization for control-layer multiplexing in flow-based microfluidic biochips", "pub_year": "2017", "citation": "2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), 524-529, 2017"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:RYcK_YlVTxYC", "num_citations": 29, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16560170472246990006", "cites_id": ["16560170472246990006"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Layout decomposition for double patterning lithography", "pub_year": "2014", "citation": "US Patent 8,751,974, 2014"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:ZHo1McVdvXMC", "num_citations": 29, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12915349212899803457", "cites_id": ["12915349212899803457"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Control-fluidic codesign for paper-based digital microfluidic biochips", "pub_year": "2016", "citation": "2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-8, 2016"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:NMxIlDl6LWMC", "num_citations": 27, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2402165204860188850", "cites_id": ["2402165204860188850"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Integrated functional and washing routing optimization for cross-contamination removal in digital microfluidic biochips", "pub_year": "2015", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2015"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:TFP_iSt0sucC", "num_citations": 27, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12367113438609098043", "cites_id": ["12367113438609098043"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Revisiting the linear programming framework for leakage power vs. performance optimization", "pub_year": "2009", "citation": "2009 10th International Symposium on Quality Electronic Design, 127-134, 2009"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:IjCSPb-OGe4C", "num_citations": 27, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4330206085269689167", "cites_id": ["4330206085269689167"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Efficient range pattern matching algorithm for process-hotspot detection", "pub_year": "2008", "citation": "IET circuits, devices & systems 2 (1), 2-15, 2008"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:UeHWp8X0CEIC", "num_citations": 27, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7223268823691341611", "cites_id": ["7223268823691341611"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Practical functional and washing droplet routing for cross-contamination avoidance in digital microfluidic biochips", "pub_year": "2014", "citation": "Proceedings of the 51st Annual Design Automation Conference, 1-6, 2014"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:YOwf2qJgpHMC", "num_citations": 26, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1643180015187331832", "cites_id": ["1643180015187331832"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Physical co-design of flow and control layers for flow-based microfluidic biochips", "pub_year": "2017", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2017"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:2P1L_qKh6hAC", "num_citations": 25, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7984311681004307670", "cites_id": ["7984311681004307670"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Obstacle-avoiding and slew-constrained clock tree synthesis with efficient buffer insertion", "pub_year": "2014", "citation": "IEEE Transactions on very large scale Integration (VLSI) Systems 23 (1), 142-155, 2014"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:mVmsd5A6BfQC", "num_citations": 25, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4066144028995774907", "cites_id": ["4066144028995774907"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Sequence-pair-based placement and routing for flow-based microfluidic biochips", "pub_year": "2016", "citation": "2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC), 587-592, 2016"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:j3f4tGmQtD8C", "num_citations": 23, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1077075114362092020", "cites_id": ["1077075114362092020"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Revisiting the layout decomposition problem for double patterning lithography", "pub_year": "2008", "citation": "Photomask Technology 2008 7122, 204-215, 2008"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:2osOgNQ5qMEC", "num_citations": 23, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17577176301459729817", "cites_id": ["17577176301459729817"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Identifying layout regions susceptible to fabrication issues by using range patterns", "pub_year": "2012", "citation": "US Patent 8,209,639, 2012"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:SeFeTyx0c_EC", "num_citations": 21, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12657775029266120177", "cites_id": ["12657775029266120177"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "SUALD: Spacing uniformity-aware layout decomposition in triple patterning lithography", "pub_year": "2013", "citation": "International Symposium on Quality Electronic Design (ISQED), 566-571, 2013"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:MXK_kJrjxJIC", "num_citations": 18, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14489214926127389143", "cites_id": ["14489214926127389143"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Multi-channel and fault-tolerant control multiplexing for flow-based microfluidic biochips", "pub_year": "2018", "citation": "2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-8, 2018"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:4OULZ7Gr8RgC", "num_citations": 17, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14525638419377256472", "cites_id": ["14525638419377256472"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "LEMAR: A novel length matching routing algorithm for analog and mixed signal circuits", "pub_year": "2012", "citation": "17th Asia and South Pacific Design Automation Conference, 157-162, 2012"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:0EnyYjriUFMC", "num_citations": 17, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5836289729695848764", "cites_id": ["5836289729695848764"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Multicontrol: Advanced control-logic synthesis for flow-based microfluidic biochips", "pub_year": "2019", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2019"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:EUQCXRtRnyEC", "num_citations": 15, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2230657564236868206", "cites_id": ["2230657564236868206"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Pressure-aware control layer optimization for flow-based microfluidic biochips", "pub_year": "2017", "citation": "IEEE Transactions on Biomedical Circuits and Systems 11 (6), 1488-1499, 2017"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:g5m5HwL7SMYC", "num_citations": 14, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6155541952508555799", "cites_id": ["6155541952508555799"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Analog circuit shielding routing algorithm based on net classification", "pub_year": "2010", "citation": "Proceedings of the 16th ACM/IEEE international symposium on Low power \u2026, 2010"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:YsMSGLbcyi4C", "num_citations": 14, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1759892576892458975", "cites_id": ["1759892576892458975"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "DCSA: Distributed channel-storage architecture for flow-based microfluidic biochips", "pub_year": "2020", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2020"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:NhqRSupF_l8C", "num_citations": 13, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18129351518744076305", "cites_id": ["18129351518744076305"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "SVM-based routability-driven chip-level design for voltage-aware pin-constrained EWOD chips", "pub_year": "2015", "citation": "Proceedings of the 2015 Symposium on International Symposium on Physical \u2026, 2015"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:7PzlFSSx8tAC", "num_citations": 13, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15673786756744547922", "cites_id": ["15673786756744547922"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Minimization of circuit delay and power through gate sizing and threshold voltage assignment", "pub_year": "2011", "citation": "2011 IEEE Computer Society Annual Symposium on VLSI, 212-217, 2011"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:W7OEmFMy1HYC", "num_citations": 13, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1285612332351794598", "cites_id": ["1285612332351794598"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Obstacle-avoiding and slew-constrained buffered clock tree synthesis for skew optimization", "pub_year": "2011", "citation": "Proceedings of the 21st edition of the great lakes symposium on Great lakes \u2026, 2011"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:roLk4NBRz8UC", "num_citations": 13, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9648492442815272544", "cites_id": ["9648492442815272544"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A comprehensive security system for digital microfluidic biochips", "pub_year": "2018", "citation": "2018 IEEE International Test Conference in Asia (ITC-Asia), 151-156, 2018"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:zA6iFVUQeVQC", "num_citations": 12, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17084515680145724640", "cites_id": ["17084515680145724640"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Multilevel routing with redundant via insertion", "pub_year": "2006", "citation": "IEEE Transactions on Circuits and Systems II: Express Briefs 53 (10), 1148-1152, 2006"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:Y0pCki6q_DkC", "num_citations": 12, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16229015711898540617", "cites_id": ["16229015711898540617"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A novel detailed routing algorithm with exact matching constraint for analog and mixed signal circuits", "pub_year": "2011", "citation": "2011 12th International Symposium on Quality Electronic Design, 1-6, 2011"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:ufrVoPGSRksC", "num_citations": 11, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14749083919924620995", "cites_id": ["14749083919924620995"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Dose map and placement co-optimization for timing yield enhancement and leakage power reduction", "pub_year": "2008", "citation": "2008 45th ACM/IEEE Design Automation Conference, 516-521, 2008"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:zYLM7Y9cAGgC", "num_citations": 11, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6973099563443719475", "cites_id": ["6973099563443719475"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "AARF: Any-angle routing for flow-based microfluidic biochips", "pub_year": "2018", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2018"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:pqnbT2bcN3wC", "num_citations": 10, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10624429249504800675", "cites_id": ["10624429249504800675"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "LUTOSAP: Lookup table based online sample preparation in microfluidic biochips", "pub_year": "2017", "citation": "Proceedings of the on Great Lakes Symposium on VLSI 2017, 447-450, 2017"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:lSLTfruPkqcC", "num_citations": 10, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10803320725845127048", "cites_id": ["10803320725845127048"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Taem: fast transfer-aware effective loop mapping for heterogeneous resources on cgra", "pub_year": "2020", "citation": "2020 57th ACM/IEEE Design Automation Conference (DAC), 1-6, 2020"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:CHSYGLWDkRkC", "num_citations": 9, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2693683041490003602", "cites_id": ["2693683041490003602"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Microfluidic design for concentration gradient generation using artificial neural network", "pub_year": "2019", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2019"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:b0M2c_1WBrUC", "num_citations": 8, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8003118783008668570", "cites_id": ["8003118783008668570"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "CMP-aware maze routing algorithm for yield enhancement", "pub_year": "2007", "citation": "IEEE Computer Society Annual Symposium on VLSI (ISVLSI'07), 239-244, 2007"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:Tyk-4Ss8FVUC", "num_citations": 8, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6958770028227060689", "cites_id": ["6958770028227060689"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Lookup table-based fast reliability-aware sample preparation using digital microfluidic biochips", "pub_year": "2019", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2019"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:abG-DnoFyZgC", "num_citations": 7, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7815464619126519181", "cites_id": ["7815464619126519181"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Congestion-oriented approach in placement for analog and mixed-signal circuits", "pub_year": "2013", "citation": "Fifth Asia Symposium on Quality Electronic Design (ASQED 2013), 97-102, 2013"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:kNdYIx-mwKoC", "num_citations": 7, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14230031159050574201", "cites_id": ["14230031159050574201"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Integrated control-fluidic codesign methodology for paper-based digital microfluidic biochips", "pub_year": "2019", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2019"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:cFHS6HbyZ2cC", "num_citations": 6, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=139537343040703325", "cites_id": ["139537343040703325"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "WIPAL: window-based parallel layout decomposition in double patterning lithography", "pub_year": "2012", "citation": "2012 IEEE 11th International Conference on Solid-State and Integrated \u2026, 2012"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:Wp0gIr-vW9MC", "num_citations": 6, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11870732569328274431", "cites_id": ["11870732569328274431"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Predicting the fluid behavior of random microfluidic mixers using convolutional neural networks", "pub_year": "2021", "citation": "Lab on a Chip 21 (2), 296-309, 2021"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:1sJd4Hv_s6UC", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11229603393254683321", "cites_id": ["11229603393254683321"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Urber: Ultrafast rule-based escape routing method for large-scale sample delivery biochips", "pub_year": "2018", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2018"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:dfsIfKJdRG4C", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6170970590312105907", "cites_id": ["6170970590312105907"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Slicing floorplans with handling symmetry and general placement constraints", "pub_year": "2014", "citation": "2014 IEEE Computer Society Annual Symposium on VLSI, 112-117, 2014"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:QIV2ME_5wuYC", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15894580796849179937", "cites_id": ["15894580796849179937"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "SIAR: Splitting-graph-based interactive analog router", "pub_year": "2011", "citation": "Proceedings of the 21st edition of the great lakes symposium on Great lakes \u2026, 2011"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:WF5omc3nYNoC", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10595942553588789784", "cites_id": ["10595942553588789784"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Crosstalk driven routing resource assignment", "pub_year": "2004", "citation": "2004 IEEE International Symposium on Circuits and Systems (ISCAS) 5, V-V, 2004"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:eQOLeE2rZwMC", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9360668597509482325", "cites_id": ["9360668597509482325"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Congestion based layer assignment of global routing", "pub_year": "2003", "citation": "ASIC, 2003. Proceedings. 5th International Conference on 1, 216-219, 2003"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:_FxGoFyzp5QC", "num_citations": 5, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2048456543282982807", "cites_id": ["2048456543282982807"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "More effective randomly-designed microfluidics", "pub_year": "2018", "citation": "2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 660-665, 2018"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:rO6llkc54NcC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7446477596374745366", "cites_id": ["7446477596374745366"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Fast and scalable parallel layout decomposition in double patterning lithography", "pub_year": "2014", "citation": "Integration 47 (2), 175-183, 2014"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:9ZlFYXVOiuMC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14785342133295467890", "cites_id": ["14785342133295467890"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Dose map and placement co-optimization for improved timing yield and leakage power", "pub_year": "2010", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2010"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:LkGwnXOMwfcC", "num_citations": 4, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17590345192804402905", "cites_id": ["17590345192804402905"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Revisiting routability-driven placement for analog and mixed-signal circuits", "pub_year": "2017", "citation": "ACM Transactions on Design Automation of Electronic Systems (TODAES) 23 (2 \u2026, 2017"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:M05iB0D1s5AC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1465411049789787334", "cites_id": ["1465411049789787334"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Design methodology for thin-film transistor based pseudo-cmos logic array with multi-layer interconnect architecture", "pub_year": "2017", "citation": "2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC), 1-6, 2017"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:fPk4N6BV_jEC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16611506846776487322", "cites_id": ["16611506846776487322"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A new splitting graph construction algorithm for SIAR router", "pub_year": "2013", "citation": "2013 IEEE 10th International Conference on ASIC, 1-4, 2013"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:Zph67rFs4hoC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1236301940315071784", "cites_id": ["1236301940315071784"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "On Modeling and Sensitivity of Via Count in SOC Physical Implementation", "pub_year": "2008", "citation": "2008 International SoC Design Conference 1, I-125-I-128, 2008"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:5nxA0vEk-isC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6495948023828526820", "cites_id": ["6495948023828526820"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Dfm-aware routing for yield enhancement", "pub_year": "2006", "citation": "APCCAS 2006-2006 IEEE Asia Pacific Conference on Circuits and Systems, 1091-1094, 2006"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:8k81kl-MbHgC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12006247337199711143", "cites_id": ["12006247337199711143"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Congestion-driven W-shape multilevel full-chip routing framework", "pub_year": "2006", "citation": "2006 IEEE International Symposium on Circuits and Systems, 4 pp.-5450, 2006"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:Se3iqnhoufwC", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11393575020551957663", "cites_id": ["11393575020551957663"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Crosstalk-aware routing resource assignment", "pub_year": "2005", "citation": "Journal of Computer Science and Technology 20 (2), 231-236, 2005"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:UebtZRa9Y70C", "num_citations": 3, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14363750682949213524", "cites_id": ["14363750682949213524"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automated calibration of 3D-printed microfluidic devices based on computer vision", "pub_year": "2021", "citation": "Biomicrofluidics 15 (2), 024102, 2021"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:nb7KW1ujOQ8C", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16039427402072604946", "cites_id": ["16039427402072604946"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Transfer Learning-Based Microfluidic Design System for Concentration Generation\u2217", "pub_year": "2020", "citation": "2020 57th ACM/IEEE Design Automation Conference (DAC), 1-6, 2020"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:xtRiw3GOFMkC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1418855675255063533", "cites_id": ["1418855675255063533"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "FaSEA: Fast single-trunk detailed router for electromigration avoidance", "pub_year": "2013", "citation": "2013 International Conference on Communications, Circuits and Systems \u2026, 2013"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:_kc_bZDykSQC", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2409262197624685215", "cites_id": ["2409262197624685215"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "A novel fine-grain track routing approach for routability and crosstalk optimization", "pub_year": "2011", "citation": "2011 12th International Symposium on Quality Electronic Design, 1-6, 2011"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:3fE2CSJIrl8C", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12820916448707441734", "cites_id": ["12820916448707441734"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Cross point assignment algorithm with crosstalk constraint", "pub_year": "2003", "citation": "ASIC, 2003. Proceedings. 5th International Conference on 1, 352-355, 2003"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:hqOjcs7Dif8C", "num_citations": 2, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15784049275331208433", "cites_id": ["15784049275331208433"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Splitter-aware multiterminal routing with length-matching constraint for RSFQ circuits", "pub_year": "2020", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2020"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:P5F9QuxV20EC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=760201220830556681", "cites_id": ["760201220830556681"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Design methodology for TFT-based Pseudo-CMOS logic array with multilayer interconnection architecture and optimization algorithms", "pub_year": "2018", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and \u2026, 2018"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:u_35RYKgDlwC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1226799233011890019", "cites_id": ["1226799233011890019"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Contamination-aware routing flow for both functional and washing droplets in digital microfluidic biochips", "pub_year": "2015", "citation": "Proceeding of 19th Workshop on Synthesis And System Integration of Mixed \u2026, 2015"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:L8Ckcad2t8MC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=168351996334193532", "cites_id": ["168351996334193532"], "public_access": true}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Length matching in detailed routing for analog and mixed signal circuits", "pub_year": "2014", "citation": "Microelectronics Journal 45 (6), 604-612, 2014"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:M3ejUd6NZC8C", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8881003216677619524", "cites_id": ["8881003216677619524"], "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Full-chip scalable routing framework considering congestion and performance", "pub_year": "2006", "citation": "\u534a\u5bfc\u4f53\u5b66\u62a5 27 (7), 2006"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:blknAaTinKkC", "num_citations": 1, "citedby_url": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5309589644577566565", "cites_id": ["5309589644577566565"], "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "GNN-based concentration prediction for random microfluidic mixers", "pub_year": "2022", "citation": "Proceedings of the 59th ACM/IEEE Design Automation Conference, 763-768, 2022"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:p2g8aNsByqUC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "GEML: GNN-based efficient mapping method for large loop applications on CGRA", "pub_year": "2022", "citation": "Proceedings of the 59th ACM/IEEE Design Automation Conference, 337-342, 2022"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:OU6Ihb5iCvQC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "KunlunTVM: A Compilation Framework for Kunlun Chip Supporting Both Training and Inference", "pub_year": "2022", "citation": "Proceedings of the Great Lakes Symposium on VLSI 2022, 299-304, 2022"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:SP6oXDckpogC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Contamination-Aware Synthesis for Programmable Microfluidic Devices", "pub_year": "2021", "citation": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:UxriW0iASnsC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Concentration Gradients Enhancement of Christmas-Tree Structure Based on a Look-Up Table", "pub_year": "2021", "citation": "Proceedings of the 2021 on Great Lakes Symposium on VLSI, 141-146, 2021"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:dshw04ExmUIC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Machine Learning Based Acceleration Method for Ordered Escape Routing", "pub_year": "2021", "citation": "Proceedings of the 2021 on Great Lakes Symposium on VLSI, 365-370, 2021"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:KxtntwgDAa4C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Early\u2010stage microfluidic network design framework using graph sparsificiation based optimisation", "pub_year": "2019", "citation": "Electronics Letters 55 (19), 1034-1037, 2019"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:f2IySw72cVMC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Automatic Breast Cancer Grading of Histological Images using Dilated Residual Network", "pub_year": "2019", "citation": "Proceedings of the 2019 11th International Conference on Bioinformatics and \u2026, 2019"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:bFI3QPDXJZMC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Smart Microfluidic Biochips: Cyberphysical Sensor Integration for Dynamic Error Recovery", "pub_year": "2017", "citation": "Smart Sensors at the IoT Frontier, 23-71, 2017"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:35N4QoGY0k4C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "SIAR: Customized real-time interactive router for analog circuits", "pub_year": "2015", "citation": "Integration 48, 170-182, 2015"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:KlAtU1dfN6UC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": false}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Analog routing considering min-area constraint", "pub_year": "2013", "citation": "2013 IEEE 10th International Conference on ASIC, 1-4, 2013"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:4TOpqqG69KYC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "TIPO: A heuristic algorithm for delay constrained power optimization", "pub_year": "2011", "citation": "2011 International Conference on Consumer Electronics, Communications and \u2026, 2011"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:qxL8FJ1GzNcC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "System Level Interconnect Prediction\u00b7 SLIP", "pub_year": "2009", "citation": "Workshop: July 26, 27, 2009"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:NaGl4SEjCO4C", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Congestion-driven multilevel full-chip routing framework", "pub_year": "2008", "citation": "Tsinghua Science and Technology 13 (6), 843-849, 2008"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:ULOm3_A8WrAC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Congestion and performance driven full-chip scalable routing framework", "pub_year": "2005", "citation": "2005 6th International Conference on ASIC 2, 856-859, 2005"}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:aqlVkmm33-oC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Supporting Information for Reversible and \u201cfingerprint\u201d fluorescence differentiation of different organic amines vapours using a single conjugated polymer probe", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:_xSYboBqXhAC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "Embedded Security Secure Randomized Checkpointing for Digital Microfluidic Biochips........ J. Tang, M. Ibrahim, K. Chakrabarty, and R. Karri 1119 Emerging Technologies and \u2026", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:HoB7MX3m0LUC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}, {"container_type": "Publication", "source": "AUTHOR_PUBLICATION_ENTRY", "bib": {"title": "CORP: Control Routing for Paper-Based Digital Microfluidic Biochips", "pub_year": null, "citation": ""}, "filled": false, "author_pub_id": "n0NwuegAAAAJ:ldfaerwXgEUC", "num_citations": 0, "citedby_url": null, "cites_id": null, "public_access": null}], "public_access": {"available": 14, "not_available": 21}}