<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>Hoa Nguyen</title>
  <style>
    code{white-space: pre-wrap;}
    span.smallcaps{font-variant: small-caps;}
    div.columns{display: flex; gap: min(4vw, 1.5em);}
    div.column{flex: auto; overflow-x: auto;}
    div.hanging-indent{margin-left: 1.5em; text-indent: -1.5em;}
    /* The extra [class] is a hack that increases specificity enough to
       override a similar rule in reveal.js */
    ul.task-list[class]{list-style: none;}
    ul.task-list li input[type="checkbox"] {
      font-size: inherit;
      width: 0.8em;
      margin: 0 0.8em 0.2em -1.6em;
      vertical-align: middle;
    }
    .display.math{display: block; text-align: center; margin: 0.5rem auto;}
  </style>
  <link rel="stylesheet" href="../css/main.css" />
  <link rel="stylesheet" href="../css/work.css" />
  <!--[if lt IE 9]>
    <script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.7.3/html5shiv-printshiv.min.js"></script>
  <![endif]-->
</head>
<body>
<head>
    <link rel="preconnect" href="https://fonts.googleapis.com">
<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
<link href="https://fonts.googleapis.com/css2?family=Roboto+Slab:wght@100..900&display=swap" rel="stylesheet">
</head>
<body>
    <div class="navigation-bar-div">
        <ul class="navigation-bar">
            <li class="navigation-bar-about"><a href="/index.html">About</a></li>
            <!---<li class="navigation-bar-posts"><a href="">Posts</a></li>--->
            <li class="navigation-bar-cv"><a href="/work/index.html">CV</a></li>
        </ul>
    </div>
</body>
<h1 id="hi-im-hoa-nguyen.">Hi, I’m Hoa Nguyen.</h1>
<p><strong>Email:</strong> hoanguyen@ucdavis.edu<br />
<strong>GitHub:</strong> <a
href="https://github.com/hnpl">https://github.com/hnpl</a><br />
<strong>LinkedIn:</strong> <a
href="https://www.linkedin.com/in/hnpl">https://www.linkedin.com/in/hnpl</a><br />
<strong>GoogleScholar:</strong> <a
href="https://scholar.google.com/citations?user=g6KC_pUAAAAJ">https://scholar.google.com/citations?user=g6KC_pUAAAAJ</a></p>
<p>I’m a fifth-year PhD student at UC Davis, working with <a
href="https://arch.cs.ucdavis.edu/people/jason-lowe-power">Professor
Jason Lowe-Power</a> on bringing <strong>flexibility</strong> to
hardware, making the hardware adaptable to the ever-changing demands of
modern software systems.</p>
<p>More specifically, we leverage reconfigurable technologies located
near the last-level cache (LLC) to build accelerators. I strongly
believe that, given the vast capacity of LLC in modern CPUs, using
reconfigurable technologies near LLC is the most viable path towards
maximizing the computational efficiency to modern systems.</p>
<p>I have an extensive background of hardware architectures and software
development. I contribute to the gem5 project, a widely-used hardware
simulator, at UC Davis for 5 years, and I interned at Google and AMD
during my PhD.</p>
<hr />
<h2 id="research">Research</h2>
<p>My research work involves using the right tools for modeling hardware
and writing software for new hardware.</p>
<ul>
<li><strong>[Tools]</strong> Developing the Choreographer platform, a
gem5-based framework for studying in-cache accelerators. The framework
has high-resolution views of both hardware/software stacks.
<ul>
<li>This is achieved by modeling the full high-performance system with
an out-of-order CPU, a chiplet-based network on chip, a fully detailed
cache coherence protocol (we use gem5’s CHI protocol to model the MOESI
protocol with L3 victim cache), and the full software stack. We use
full-system simulations so we do not miss out on the optimization on any
part of the software stack! [arXiV link pending]</li>
</ul></li>
<li><strong>[Prefetcher]</strong> Designing Pickle prefetcher, a
last-level cache prefetcher accelerating irregular memory accesses in
network-on-chip (NoC) architectures.
<ul>
<li>As the prefetcher is an integral part of the NoC, we are able to
monitor the traffic pattern between the prefetcher and other parts of
the NoC. This leads us to derive a lot of metrics for measuring the
efficiency of the prefetcher in the NoC and provide insights on how to
further optimize the prefetcher! [arXiV link pending]</li>
</ul></li>
<li><strong>[Vector-based accelerators]</strong> Studying
latency/throughput tradeoffs to build vector-based accelerators.
[graduation pending!]</li>
</ul>
<hr />
<h2 id="internships">Internships</h2>
<ul>
<li><strong>[Google]</strong>: I built a pre-RTL area estimation model
for the <a href="https://github.com/google/xls">XLS project</a> in the
Summer 2024, and worked on the Borglet’s CPU scheduling problem in the
Summer 2025. The area model is useful enough for optimizing the area of
certain designs ;).</li>
<li><strong>[AMD Research]</strong>: I built the software/hardware stack
for a last-level cache prefetcher (the Pickle prefetcher) in the Summer
2023.</li>
</ul>
<hr />
<h2 id="previous-works">Previous Works</h2>
<p>I worked at <a
href="https://faculty.engineering.ucdavis.edu/davidson/">Professor Ian
Davidson</a>’s lab in my undergraduate study, during which I co-authored
<a
href="https://scholar.google.com/citations?view_op=view_citation&amp;hl=en&amp;user=g6KC_pUAAAAJ&amp;citation_for_view=g6KC_pUAAAAJ:u5HHmVD_uO8C">a
SIGKDD paper</a>.</p>
<hr />
<h2 id="previous-projects">Previous Projects</h2>
<p>As a simulator developer, I did a lot of “zero-to-one” projects,
i.e., implementing something that does not exist.</p>
<ul>
<li>Intergrating OpenSBI to gem5 RISC-V full-system simulation, allowing
gem5 to use OpenSBI as a bootloader to boot the system.</li>
<li>Designing the gem5’s out-of-order RISC-V Vector instruction
execution.</li>
<li>Implementing support for ARM load-link/store-conditional
instructions for <a
href="https://github.com/darchr/gem5/tree/flexcpu">FlexCPU</a>, an
out-of-order CPU model.</li>
<li>Implementing RV64IM in Chisel; utilizing <a
href="https://github.com/riscv-software-src/riscv-isa-sim">spike/riscv-isa-sim</a>
for verification.</li>
<li>Designing a dual-issue pipelined CPU and a 3-level write-back cache
system for <a href="https://github.com/jlpteaching/dinocpu">DINOCPU</a>
using Chisel3.</li>
<li>Synthesizing the <a
href="https://github.com/jlpteaching/dinocpu">DINOCPU</a> designs using
<a href="https://theopenroadproject.org/">OpenROAD</a>.</li>
</ul>
<hr />
<h2 id="teaching">Teaching</h2>
<p>I strongly believe that student engagement comes from understanding
the nature of the problem, and from the <a
href="https://nautil.us/how-i-rewired-my-brain-to-become-fluent-in-math-235085/">fluency</a>
of using tools (e.g. using software, using learned facts, and using
learned abstractions) for problem solving.</p>
<ul>
<li>Bootcamp Instructor, gem5 Bootcamp, UC Davis (Summer 2022).</li>
<li>Teaching Assistant, Computer Architectures (ECS 154B/ECS 201A), UC
Davis (Winter 2022 &amp; 2023).</li>
<li>Teaching Assistant, Optimization (MAT 168), UC Davis (Spring
2019).</li>
<li>Teaching Assistant, Abstract Mathematics (MAT 108), UC Davis (Winter
2019).</li>
</ul>
<hr />
<h2 id="open-source-contributions">Open-source Contributions</h2>
<ul>
<li><a href="https://github.com/gem5/gem5">gem5</a></li>
<li><a href="https://github.com/sstsimulator">SST</a></li>
<li><a href="https://github.com/sagemath/sage/">SageMath</a></li>
<li><a href="https://github.com/qemu/qemu">QEMU</a></li>
<li><a
href="https://github.com/riscv-software-src/opensbi">OpenSBI</a></li>
<li><a href="https://github.com/google/xls">XLS</a></li>
<li><a href="https://github.com/YosysHQ/yosys">Yosys</a></li>
</ul>
<hr />
Updated: Sept 20th, 2025
</body>
</html>
