#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55b7ab9a1cf0 .scope module, "flopenr" "flopenr" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /OUTPUT 8 "q"
P_0x55b7ab977510 .param/l "WIDTH" 0 2 2, +C4<00000000000000000000000000001000>;
o0x7f304142c018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b7ab99f950_0 .net "clk", 0 0, o0x7f304142c018;  0 drivers
o0x7f304142c048 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55b7ab9a44b0_0 .net "d", 7 0, o0x7f304142c048;  0 drivers
o0x7f304142c078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b7ab9c2d50_0 .net "en", 0 0, o0x7f304142c078;  0 drivers
v0x55b7ab9c2df0_0 .var "q", 7 0;
o0x7f304142c0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b7ab9c2ed0_0 .net "reset", 0 0, o0x7f304142c0d8;  0 drivers
E_0x55b7ab9530b0 .event posedge, v0x55b7ab9c2ed0_0, v0x55b7ab99f950_0;
S_0x55b7ab99f190 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
v0x55b7ab9d0c00_0 .var "clk", 0 0;
v0x55b7ab9d0cc0_0 .net "dataadr", 31 0, v0x55b7ab9c7970_0;  1 drivers
v0x55b7ab9d0d80_0 .net "memwrite", 0 0, L_0x55b7ab9d1300;  1 drivers
v0x55b7ab9d0e20_0 .var "reset", 0 0;
v0x55b7ab9d0f50_0 .net "writedata", 31 0, L_0x55b7ab9e2d90;  1 drivers
E_0x55b7ab915a80 .event negedge, v0x55b7ab9c37a0_0;
S_0x55b7ab9c3070 .scope module, "dut" "top" 3 10, 4 2 0, S_0x55b7ab99f190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "writedata"
    .port_info 3 /OUTPUT 32 "dataadr"
    .port_info 4 /OUTPUT 1 "memwrite"
v0x55b7ab9d0410_0 .net "clk", 0 0, v0x55b7ab9d0c00_0;  1 drivers
v0x55b7ab9d04d0_0 .net "dataadr", 31 0, v0x55b7ab9c7970_0;  alias, 1 drivers
v0x55b7ab9d0590_0 .net "instr", 31 0, L_0x55b7ab9d1b10;  1 drivers
v0x55b7ab9d0630_0 .net "memwrite", 0 0, L_0x55b7ab9d1300;  alias, 1 drivers
v0x55b7ab9d0760_0 .net "pc", 31 0, v0x55b7ab9ca210_0;  1 drivers
v0x55b7ab9d08b0_0 .net "readdata", 31 0, L_0x55b7ab9e3f40;  1 drivers
v0x55b7ab9d0a00_0 .net "reset", 0 0, v0x55b7ab9d0e20_0;  1 drivers
v0x55b7ab9d0aa0_0 .net "writedata", 31 0, L_0x55b7ab9e2d90;  alias, 1 drivers
L_0x55b7ab9e3bb0 .part v0x55b7ab9ca210_0, 2, 6;
S_0x55b7ab9c3210 .scope module, "dmem" "dataMemory" 4 11, 5 2 0, S_0x55b7ab9c3070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 32 "a"
    .port_info 3 /INPUT 32 "wd"
    .port_info 4 /OUTPUT 32 "rd"
L_0x55b7ab9e3f40 .functor BUFZ 32, L_0x55b7ab9e3ca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55b7ab9c3440 .array "RAM", 0 63, 31 0;
v0x55b7ab9c3520_0 .net *"_s0", 31 0, L_0x55b7ab9e3ca0;  1 drivers
v0x55b7ab9c3600_0 .net *"_s3", 29 0, L_0x55b7ab9e3d40;  1 drivers
v0x55b7ab9c36c0_0 .net "a", 31 0, v0x55b7ab9c7970_0;  alias, 1 drivers
v0x55b7ab9c37a0_0 .net "clk", 0 0, v0x55b7ab9d0c00_0;  alias, 1 drivers
v0x55b7ab9c38b0_0 .net "rd", 31 0, L_0x55b7ab9e3f40;  alias, 1 drivers
v0x55b7ab9c3990_0 .net "wd", 31 0, L_0x55b7ab9e2d90;  alias, 1 drivers
v0x55b7ab9c3a70_0 .net "we", 0 0, L_0x55b7ab9d1300;  alias, 1 drivers
E_0x55b7ab915d10 .event posedge, v0x55b7ab9c37a0_0;
L_0x55b7ab9e3ca0 .array/port v0x55b7ab9c3440, L_0x55b7ab9e3d40;
L_0x55b7ab9e3d40 .part v0x55b7ab9c7970_0, 2, 30;
S_0x55b7ab9c3bd0 .scope module, "imem" "instructionMemory" 4 10, 6 2 0, S_0x55b7ab9c3070;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a"
    .port_info 1 /OUTPUT 32 "rd"
L_0x55b7ab9d1b10 .functor BUFZ 32, L_0x55b7ab9e3ac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55b7ab9c3dc0 .array "RAM", 17 0, 31 0;
v0x55b7ab9c3ea0_0 .net *"_s0", 31 0, L_0x55b7ab9e3ac0;  1 drivers
v0x55b7ab9c3f80_0 .net "a", 5 0, L_0x55b7ab9e3bb0;  1 drivers
v0x55b7ab9c4040_0 .net "rd", 31 0, L_0x55b7ab9d1b10;  alias, 1 drivers
L_0x55b7ab9e3ac0 .array/port v0x55b7ab9c3dc0, L_0x55b7ab9e3bb0;
S_0x55b7ab9c4180 .scope module, "mips" "mips" 4 9, 7 2 0, S_0x55b7ab9c3070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "pc"
    .port_info 3 /INPUT 32 "instr"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 32 "aluout"
    .port_info 6 /OUTPUT 32 "writedata"
    .port_info 7 /INPUT 32 "readdata"
v0x55b7ab9cf340_0 .net "alucontrol", 3 0, v0x55b7ab9c48f0_0;  1 drivers
v0x55b7ab9cf420_0 .net "aluout", 31 0, v0x55b7ab9c7970_0;  alias, 1 drivers
v0x55b7ab9cf570_0 .net "alusrc", 0 0, L_0x55b7ab9d1130;  1 drivers
v0x55b7ab9cf6a0_0 .net "clk", 0 0, v0x55b7ab9d0c00_0;  alias, 1 drivers
v0x55b7ab9cf7d0_0 .net "instr", 31 0, L_0x55b7ab9d1b10;  alias, 1 drivers
v0x55b7ab9cf870_0 .net "jump", 0 0, L_0x55b7ab9d1480;  1 drivers
v0x55b7ab9cf9a0_0 .net "memtoreg", 0 0, L_0x55b7ab9d13a0;  1 drivers
v0x55b7ab9cfad0_0 .net "memwrite", 0 0, L_0x55b7ab9d1300;  alias, 1 drivers
v0x55b7ab9cfb70_0 .net "pc", 31 0, v0x55b7ab9ca210_0;  alias, 1 drivers
v0x55b7ab9cfcc0_0 .net "pcsrc", 0 0, L_0x55b7ab9d1740;  1 drivers
v0x55b7ab9cfd60_0 .net "readdata", 31 0, L_0x55b7ab9e3f40;  alias, 1 drivers
v0x55b7ab9cfe20_0 .net "regdst", 0 0, L_0x55b7ab9d1090;  1 drivers
v0x55b7ab9cff50_0 .net "regwrite", 0 0, L_0x55b7ab9d0ff0;  1 drivers
v0x55b7ab9d0080_0 .net "reset", 0 0, v0x55b7ab9d0e20_0;  alias, 1 drivers
v0x55b7ab9d0120_0 .net "writedata", 31 0, L_0x55b7ab9e2d90;  alias, 1 drivers
v0x55b7ab9d0270_0 .net "zero", 0 0, v0x55b7ab9c7a10_0;  1 drivers
L_0x55b7ab9d1880 .part L_0x55b7ab9d1b10, 26, 6;
L_0x55b7ab9d19d0 .part L_0x55b7ab9d1b10, 0, 6;
S_0x55b7ab9c44a0 .scope module, "c" "controller" 7 14, 8 2 0, S_0x55b7ab9c4180;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /INPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "memtoreg"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 1 "pcsrc"
    .port_info 6 /OUTPUT 1 "alusrc"
    .port_info 7 /OUTPUT 1 "regdst"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 4 "alucontrol"
L_0x55b7ab9d1740 .functor AND 1, L_0x55b7ab9d11d0, v0x55b7ab9c7a10_0, C4<1>, C4<1>;
v0x55b7ab9c5970_0 .net "alucontrol", 3 0, v0x55b7ab9c48f0_0;  alias, 1 drivers
v0x55b7ab9c5a80_0 .net "aluop", 1 0, L_0x55b7ab9d1520;  1 drivers
v0x55b7ab9c5b20_0 .net "alusrc", 0 0, L_0x55b7ab9d1130;  alias, 1 drivers
v0x55b7ab9c5bf0_0 .net "branch", 0 0, L_0x55b7ab9d11d0;  1 drivers
v0x55b7ab9c5cc0_0 .net "funct", 5 0, L_0x55b7ab9d19d0;  1 drivers
v0x55b7ab9c5db0_0 .net "jump", 0 0, L_0x55b7ab9d1480;  alias, 1 drivers
v0x55b7ab9c5e80_0 .net "memtoreg", 0 0, L_0x55b7ab9d13a0;  alias, 1 drivers
v0x55b7ab9c5f50_0 .net "memwrite", 0 0, L_0x55b7ab9d1300;  alias, 1 drivers
v0x55b7ab9c6040_0 .net "op", 5 0, L_0x55b7ab9d1880;  1 drivers
v0x55b7ab9c6170_0 .net "pcsrc", 0 0, L_0x55b7ab9d1740;  alias, 1 drivers
v0x55b7ab9c6210_0 .net "regdst", 0 0, L_0x55b7ab9d1090;  alias, 1 drivers
v0x55b7ab9c62e0_0 .net "regwrite", 0 0, L_0x55b7ab9d0ff0;  alias, 1 drivers
v0x55b7ab9c63b0_0 .net "zero", 0 0, v0x55b7ab9c7a10_0;  alias, 1 drivers
S_0x55b7ab9c4670 .scope module, "ad" "aludec" 8 16, 9 2 0, S_0x55b7ab9c44a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "aluop"
    .port_info 2 /OUTPUT 4 "alucontrol"
v0x55b7ab9c48f0_0 .var "alucontrol", 3 0;
v0x55b7ab9c49f0_0 .net "aluop", 1 0, L_0x55b7ab9d1520;  alias, 1 drivers
v0x55b7ab9c4ad0_0 .net "funct", 5 0, L_0x55b7ab9d19d0;  alias, 1 drivers
E_0x55b7ab9a9ad0 .event edge, v0x55b7ab9c49f0_0, v0x55b7ab9c4ad0_0;
S_0x55b7ab9c4c40 .scope module, "md" "maindec" 8 13, 10 2 0, S_0x55b7ab9c44a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /OUTPUT 1 "memtoreg"
    .port_info 2 /OUTPUT 1 "memwrite"
    .port_info 3 /OUTPUT 1 "branch"
    .port_info 4 /OUTPUT 1 "alusrc"
    .port_info 5 /OUTPUT 1 "regdst"
    .port_info 6 /OUTPUT 1 "regwrite"
    .port_info 7 /OUTPUT 1 "jump"
    .port_info 8 /OUTPUT 2 "aluop"
v0x55b7ab9c4f60_0 .net *"_s10", 8 0, v0x55b7ab9c52c0_0;  1 drivers
v0x55b7ab9c5060_0 .net "aluop", 1 0, L_0x55b7ab9d1520;  alias, 1 drivers
v0x55b7ab9c5150_0 .net "alusrc", 0 0, L_0x55b7ab9d1130;  alias, 1 drivers
v0x55b7ab9c5220_0 .net "branch", 0 0, L_0x55b7ab9d11d0;  alias, 1 drivers
v0x55b7ab9c52c0_0 .var "controls", 8 0;
v0x55b7ab9c53f0_0 .net "jump", 0 0, L_0x55b7ab9d1480;  alias, 1 drivers
v0x55b7ab9c54b0_0 .net "memtoreg", 0 0, L_0x55b7ab9d13a0;  alias, 1 drivers
v0x55b7ab9c5570_0 .net "memwrite", 0 0, L_0x55b7ab9d1300;  alias, 1 drivers
v0x55b7ab9c5610_0 .net "op", 5 0, L_0x55b7ab9d1880;  alias, 1 drivers
v0x55b7ab9c56d0_0 .net "regdst", 0 0, L_0x55b7ab9d1090;  alias, 1 drivers
v0x55b7ab9c5790_0 .net "regwrite", 0 0, L_0x55b7ab9d0ff0;  alias, 1 drivers
E_0x55b7ab9a9b10 .event edge, v0x55b7ab9c5610_0;
L_0x55b7ab9d0ff0 .part v0x55b7ab9c52c0_0, 8, 1;
L_0x55b7ab9d1090 .part v0x55b7ab9c52c0_0, 7, 1;
L_0x55b7ab9d1130 .part v0x55b7ab9c52c0_0, 6, 1;
L_0x55b7ab9d11d0 .part v0x55b7ab9c52c0_0, 5, 1;
L_0x55b7ab9d1300 .part v0x55b7ab9c52c0_0, 4, 1;
L_0x55b7ab9d13a0 .part v0x55b7ab9c52c0_0, 3, 1;
L_0x55b7ab9d1480 .part v0x55b7ab9c52c0_0, 2, 1;
L_0x55b7ab9d1520 .part v0x55b7ab9c52c0_0, 0, 2;
S_0x55b7ab9c6510 .scope module, "dp" "datapath" 7 18, 11 1 0, S_0x55b7ab9c4180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "memtoreg"
    .port_info 3 /INPUT 1 "pcsrc"
    .port_info 4 /INPUT 1 "alusrc"
    .port_info 5 /INPUT 1 "regdst"
    .port_info 6 /INPUT 1 "regwrite"
    .port_info 7 /INPUT 1 "jump"
    .port_info 8 /INPUT 4 "alucontrol"
    .port_info 9 /OUTPUT 1 "zero"
    .port_info 10 /OUTPUT 32 "pc"
    .port_info 11 /INPUT 32 "instr"
    .port_info 12 /OUTPUT 32 "aluout"
    .port_info 13 /OUTPUT 32 "writedata"
    .port_info 14 /INPUT 32 "readdata"
v0x55b7ab9cd8c0_0 .net *"_s3", 3 0, L_0x55b7ab9e2180;  1 drivers
v0x55b7ab9cd9c0_0 .net *"_s5", 25 0, L_0x55b7ab9e2220;  1 drivers
L_0x7f30413e30a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b7ab9cdaa0_0 .net/2u *"_s6", 1 0, L_0x7f30413e30a8;  1 drivers
v0x55b7ab9cdb60_0 .net "alucontrol", 3 0, v0x55b7ab9c48f0_0;  alias, 1 drivers
v0x55b7ab9cdc20_0 .net "aluout", 31 0, v0x55b7ab9c7970_0;  alias, 1 drivers
v0x55b7ab9cdd30_0 .net "alusrc", 0 0, L_0x55b7ab9d1130;  alias, 1 drivers
v0x55b7ab9cddd0_0 .net "clk", 0 0, v0x55b7ab9d0c00_0;  alias, 1 drivers
v0x55b7ab9cde70_0 .net "instr", 31 0, L_0x55b7ab9d1b10;  alias, 1 drivers
v0x55b7ab9cdf30_0 .net "jump", 0 0, L_0x55b7ab9d1480;  alias, 1 drivers
v0x55b7ab9cdfd0_0 .net "memtoreg", 0 0, L_0x55b7ab9d13a0;  alias, 1 drivers
v0x55b7ab9ce070_0 .net "pc", 31 0, v0x55b7ab9ca210_0;  alias, 1 drivers
v0x55b7ab9ce110_0 .net "pcbranch", 31 0, L_0x55b7ab9e1df0;  1 drivers
v0x55b7ab9ce220_0 .net "pcnext", 31 0, L_0x55b7ab9e2050;  1 drivers
v0x55b7ab9ce330_0 .net "pcnextbr", 31 0, L_0x55b7ab9e1f20;  1 drivers
v0x55b7ab9ce440_0 .net "pcplus4", 31 0, L_0x55b7ab9d1a70;  1 drivers
v0x55b7ab9ce500_0 .net "pcsrc", 0 0, L_0x55b7ab9d1740;  alias, 1 drivers
v0x55b7ab9ce5f0_0 .net "readdata", 31 0, L_0x55b7ab9e3f40;  alias, 1 drivers
v0x55b7ab9ce810_0 .net "regdst", 0 0, L_0x55b7ab9d1090;  alias, 1 drivers
v0x55b7ab9ce8b0_0 .net "regwrite", 0 0, L_0x55b7ab9d0ff0;  alias, 1 drivers
v0x55b7ab9ce950_0 .net "reset", 0 0, v0x55b7ab9d0e20_0;  alias, 1 drivers
v0x55b7ab9ce9f0_0 .net "result", 31 0, L_0x55b7ab9e3470;  1 drivers
v0x55b7ab9ceae0_0 .net "signimm", 31 0, L_0x55b7ab9e3840;  1 drivers
v0x55b7ab9ceba0_0 .net "signimmsh", 31 0, L_0x55b7ab9e1d50;  1 drivers
v0x55b7ab9cecb0_0 .net "srca", 31 0, L_0x55b7ab9e26d0;  1 drivers
v0x55b7ab9ced70_0 .net "srcb", 31 0, L_0x55b7ab9e3a20;  1 drivers
v0x55b7ab9ceec0_0 .net "writedata", 31 0, L_0x55b7ab9e2d90;  alias, 1 drivers
v0x55b7ab9cef80_0 .net "writereg", 4 0, L_0x55b7ab9e31b0;  1 drivers
v0x55b7ab9cf040_0 .net "zero", 0 0, v0x55b7ab9c7a10_0;  alias, 1 drivers
L_0x55b7ab9e2180 .part L_0x55b7ab9d1a70, 28, 4;
L_0x55b7ab9e2220 .part L_0x55b7ab9d1b10, 0, 26;
L_0x55b7ab9e22c0 .concat [ 2 26 4 0], L_0x7f30413e30a8, L_0x55b7ab9e2220, L_0x55b7ab9e2180;
L_0x55b7ab9e2f30 .part L_0x55b7ab9d1b10, 21, 5;
L_0x55b7ab9e3000 .part L_0x55b7ab9d1b10, 16, 5;
L_0x55b7ab9e3250 .part L_0x55b7ab9d1b10, 16, 5;
L_0x55b7ab9e3380 .part L_0x55b7ab9d1b10, 11, 5;
L_0x55b7ab9e3930 .part L_0x55b7ab9d1b10, 0, 16;
S_0x55b7ab9c6730 .scope module, "alu" "alu" 11 42, 12 1 0, S_0x55b7ab9c6510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "aluOp"
    .port_info 3 /OUTPUT 32 "Result"
    .port_info 4 /OUTPUT 1 "Zero"
v0x55b7ab9c7730_0 .net "A", 31 0, L_0x55b7ab9e26d0;  alias, 1 drivers
v0x55b7ab9c7860_0 .net "B", 31 0, L_0x55b7ab9e3a20;  alias, 1 drivers
v0x55b7ab9c7970_0 .var "Result", 31 0;
v0x55b7ab9c7a10_0 .var "Zero", 0 0;
v0x55b7ab9c7ab0_0 .net "aluOp", 3 0, v0x55b7ab9c48f0_0;  alias, 1 drivers
v0x55b7ab9c7c30_0 .net "result_arithmetic", 31 0, v0x55b7ab9c6ec0_0;  1 drivers
v0x55b7ab9c7cd0_0 .net "result_logic", 31 0, v0x55b7ab9c74f0_0;  1 drivers
E_0x55b7ab9c69b0 .event edge, v0x55b7ab9c48f0_0, v0x55b7ab9c74f0_0, v0x55b7ab9c6ec0_0, v0x55b7ab9c36c0_0;
S_0x55b7ab9c6a40 .scope module, "AritmeticalPart" "arithmetic" 12 10, 13 1 0, S_0x55b7ab9c6730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "aluOp"
    .port_info 3 /OUTPUT 32 "Result"
v0x55b7ab9c6ce0_0 .net "A", 31 0, L_0x55b7ab9e26d0;  alias, 1 drivers
v0x55b7ab9c6de0_0 .net "B", 31 0, L_0x55b7ab9e3a20;  alias, 1 drivers
v0x55b7ab9c6ec0_0 .var "Result", 31 0;
v0x55b7ab9c6fb0_0 .net "aluOp", 3 0, v0x55b7ab9c48f0_0;  alias, 1 drivers
E_0x55b7ab9c6c60 .event edge, v0x55b7ab9c48f0_0, v0x55b7ab9c6ce0_0, v0x55b7ab9c6de0_0;
S_0x55b7ab9c7140 .scope module, "LogicalPart" "logical" 12 11, 14 1 0, S_0x55b7ab9c6730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 4 "aluOp"
    .port_info 3 /OUTPUT 32 "Result"
v0x55b7ab9c7330_0 .net "A", 31 0, L_0x55b7ab9e26d0;  alias, 1 drivers
v0x55b7ab9c7420_0 .net "B", 31 0, L_0x55b7ab9e3a20;  alias, 1 drivers
v0x55b7ab9c74f0_0 .var "Result", 31 0;
v0x55b7ab9c75c0_0 .net "aluOp", 3 0, v0x55b7ab9c48f0_0;  alias, 1 drivers
S_0x55b7ab9c7e50 .scope module, "immsh" "sl2" 11 21, 15 2 0, S_0x55b7ab9c6510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 32 "y"
v0x55b7ab9c8030_0 .net *"_s1", 29 0, L_0x55b7ab9e1c20;  1 drivers
L_0x7f30413e3060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b7ab9c8130_0 .net/2u *"_s2", 1 0, L_0x7f30413e3060;  1 drivers
v0x55b7ab9c8210_0 .net "a", 31 0, L_0x55b7ab9e3840;  alias, 1 drivers
v0x55b7ab9c82d0_0 .net "y", 31 0, L_0x55b7ab9e1d50;  alias, 1 drivers
L_0x55b7ab9e1c20 .part L_0x55b7ab9e3840, 0, 30;
L_0x55b7ab9e1d50 .concat [ 2 30 0 0], L_0x7f30413e3060, L_0x55b7ab9e1c20;
S_0x55b7ab9c8410 .scope module, "pcadd1" "adder" 11 20, 16 2 0, S_0x55b7ab9c6510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
v0x55b7ab9c8660_0 .net "a", 31 0, v0x55b7ab9ca210_0;  alias, 1 drivers
L_0x7f30413e3018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55b7ab9c8740_0 .net "b", 31 0, L_0x7f30413e3018;  1 drivers
v0x55b7ab9c8820_0 .net "y", 31 0, L_0x55b7ab9d1a70;  alias, 1 drivers
L_0x55b7ab9d1a70 .arith/sum 32, v0x55b7ab9ca210_0, L_0x7f30413e3018;
S_0x55b7ab9c8990 .scope module, "pcadd2" "adder" 11 22, 16 2 0, S_0x55b7ab9c6510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
v0x55b7ab9c8bb0_0 .net "a", 31 0, L_0x55b7ab9d1a70;  alias, 1 drivers
v0x55b7ab9c8cc0_0 .net "b", 31 0, L_0x55b7ab9e1d50;  alias, 1 drivers
v0x55b7ab9c8d90_0 .net "y", 31 0, L_0x55b7ab9e1df0;  alias, 1 drivers
L_0x55b7ab9e1df0 .arith/sum 32, L_0x55b7ab9d1a70, L_0x55b7ab9e1d50;
S_0x55b7ab9c8ee0 .scope module, "pcbrmux" "mux2" 11 23, 17 2 0, S_0x55b7ab9c6510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x55b7ab9c9100 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0x55b7ab9c9260_0 .net "d0", 31 0, L_0x55b7ab9d1a70;  alias, 1 drivers
v0x55b7ab9c9370_0 .net "d1", 31 0, L_0x55b7ab9e1df0;  alias, 1 drivers
v0x55b7ab9c9430_0 .net "s", 0 0, L_0x55b7ab9d1740;  alias, 1 drivers
v0x55b7ab9c9530_0 .net "y", 31 0, L_0x55b7ab9e1f20;  alias, 1 drivers
L_0x55b7ab9e1f20 .functor MUXZ 32, L_0x55b7ab9d1a70, L_0x55b7ab9e1df0, L_0x55b7ab9d1740, C4<>;
S_0x55b7ab9c9660 .scope module, "pcmux" "mux2" 11 25, 17 2 0, S_0x55b7ab9c6510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x55b7ab9c9830 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0x55b7ab9c9900_0 .net "d0", 31 0, L_0x55b7ab9e1f20;  alias, 1 drivers
v0x55b7ab9c9a10_0 .net "d1", 31 0, L_0x55b7ab9e22c0;  1 drivers
v0x55b7ab9c9ad0_0 .net "s", 0 0, L_0x55b7ab9d1480;  alias, 1 drivers
v0x55b7ab9c9bf0_0 .net "y", 31 0, L_0x55b7ab9e2050;  alias, 1 drivers
L_0x55b7ab9e2050 .functor MUXZ 32, L_0x55b7ab9e1f20, L_0x55b7ab9e22c0, L_0x55b7ab9d1480, C4<>;
S_0x55b7ab9c9d30 .scope module, "pcreg" "flopr" 11 19, 18 2 0, S_0x55b7ab9c6510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x55b7ab9c9f00 .param/l "WIDTH" 0 18 2, +C4<00000000000000000000000000100000>;
v0x55b7ab9ca050_0 .net "clk", 0 0, v0x55b7ab9d0c00_0;  alias, 1 drivers
v0x55b7ab9ca140_0 .net "d", 31 0, L_0x55b7ab9e2050;  alias, 1 drivers
v0x55b7ab9ca210_0 .var "q", 31 0;
v0x55b7ab9ca310_0 .net "reset", 0 0, v0x55b7ab9d0e20_0;  alias, 1 drivers
E_0x55b7ab9c9fd0 .event posedge, v0x55b7ab9ca310_0, v0x55b7ab9c37a0_0;
S_0x55b7ab9ca440 .scope module, "resmux" "mux2" 11 35, 17 2 0, S_0x55b7ab9c6510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x55b7ab9ca610 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0x55b7ab9ca6e0_0 .net "d0", 31 0, v0x55b7ab9c7970_0;  alias, 1 drivers
v0x55b7ab9ca810_0 .net "d1", 31 0, L_0x55b7ab9e3f40;  alias, 1 drivers
v0x55b7ab9ca8d0_0 .net "s", 0 0, L_0x55b7ab9d13a0;  alias, 1 drivers
v0x55b7ab9ca9f0_0 .net "y", 31 0, L_0x55b7ab9e3470;  alias, 1 drivers
L_0x55b7ab9e3470 .functor MUXZ 32, v0x55b7ab9c7970_0, L_0x55b7ab9e3f40, L_0x55b7ab9d13a0, C4<>;
S_0x55b7ab9cab10 .scope module, "rf" "regfile" 11 30, 19 2 0, S_0x55b7ab9c6510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 5 "ra1"
    .port_info 3 /INPUT 5 "ra2"
    .port_info 4 /INPUT 5 "wa3"
    .port_info 5 /INPUT 32 "wd3"
    .port_info 6 /OUTPUT 32 "rd1"
    .port_info 7 /OUTPUT 32 "rd2"
v0x55b7ab9cadb0_0 .net *"_s0", 31 0, L_0x55b7ab9e2360;  1 drivers
v0x55b7ab9caeb0_0 .net *"_s10", 6 0, L_0x55b7ab9e2540;  1 drivers
L_0x7f30413e3180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b7ab9caf90_0 .net *"_s13", 1 0, L_0x7f30413e3180;  1 drivers
L_0x7f30413e31c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b7ab9cb050_0 .net/2u *"_s14", 31 0, L_0x7f30413e31c8;  1 drivers
v0x55b7ab9cb130_0 .net *"_s18", 31 0, L_0x55b7ab9e2860;  1 drivers
L_0x7f30413e3210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b7ab9cb260_0 .net *"_s21", 26 0, L_0x7f30413e3210;  1 drivers
L_0x7f30413e3258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b7ab9cb340_0 .net/2u *"_s22", 31 0, L_0x7f30413e3258;  1 drivers
v0x55b7ab9cb420_0 .net *"_s24", 0 0, L_0x55b7ab9e2a20;  1 drivers
v0x55b7ab9cb4e0_0 .net *"_s26", 31 0, L_0x55b7ab9e2b10;  1 drivers
v0x55b7ab9cb650_0 .net *"_s28", 6 0, L_0x55b7ab9e2c00;  1 drivers
L_0x7f30413e30f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b7ab9cb730_0 .net *"_s3", 26 0, L_0x7f30413e30f0;  1 drivers
L_0x7f30413e32a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b7ab9cb810_0 .net *"_s31", 1 0, L_0x7f30413e32a0;  1 drivers
L_0x7f30413e32e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b7ab9cb8f0_0 .net/2u *"_s32", 31 0, L_0x7f30413e32e8;  1 drivers
L_0x7f30413e3138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b7ab9cb9d0_0 .net/2u *"_s4", 31 0, L_0x7f30413e3138;  1 drivers
v0x55b7ab9cbab0_0 .net *"_s6", 0 0, L_0x55b7ab9e2400;  1 drivers
v0x55b7ab9cbb70_0 .net *"_s8", 31 0, L_0x55b7ab9e24a0;  1 drivers
v0x55b7ab9cbc50_0 .net "clk", 0 0, v0x55b7ab9d0c00_0;  alias, 1 drivers
v0x55b7ab9cbcf0_0 .net "ra1", 4 0, L_0x55b7ab9e2f30;  1 drivers
v0x55b7ab9cbdd0_0 .net "ra2", 4 0, L_0x55b7ab9e3000;  1 drivers
v0x55b7ab9cbeb0_0 .net "rd1", 31 0, L_0x55b7ab9e26d0;  alias, 1 drivers
v0x55b7ab9cbf70_0 .net "rd2", 31 0, L_0x55b7ab9e2d90;  alias, 1 drivers
v0x55b7ab9cc030 .array "rf", 0 31, 31 0;
v0x55b7ab9cc0d0_0 .net "wa3", 4 0, L_0x55b7ab9e31b0;  alias, 1 drivers
v0x55b7ab9cc1b0_0 .net "wd3", 31 0, L_0x55b7ab9e3470;  alias, 1 drivers
v0x55b7ab9cc270_0 .net "we3", 0 0, L_0x55b7ab9d0ff0;  alias, 1 drivers
L_0x55b7ab9e2360 .concat [ 5 27 0 0], L_0x55b7ab9e2f30, L_0x7f30413e30f0;
L_0x55b7ab9e2400 .cmp/ne 32, L_0x55b7ab9e2360, L_0x7f30413e3138;
L_0x55b7ab9e24a0 .array/port v0x55b7ab9cc030, L_0x55b7ab9e2540;
L_0x55b7ab9e2540 .concat [ 5 2 0 0], L_0x55b7ab9e2f30, L_0x7f30413e3180;
L_0x55b7ab9e26d0 .functor MUXZ 32, L_0x7f30413e31c8, L_0x55b7ab9e24a0, L_0x55b7ab9e2400, C4<>;
L_0x55b7ab9e2860 .concat [ 5 27 0 0], L_0x55b7ab9e3000, L_0x7f30413e3210;
L_0x55b7ab9e2a20 .cmp/ne 32, L_0x55b7ab9e2860, L_0x7f30413e3258;
L_0x55b7ab9e2b10 .array/port v0x55b7ab9cc030, L_0x55b7ab9e2c00;
L_0x55b7ab9e2c00 .concat [ 5 2 0 0], L_0x55b7ab9e3000, L_0x7f30413e32a0;
L_0x55b7ab9e2d90 .functor MUXZ 32, L_0x7f30413e32e8, L_0x55b7ab9e2b10, L_0x55b7ab9e2a20, C4<>;
S_0x55b7ab9cc490 .scope module, "se" "signext" 11 37, 20 2 0, S_0x55b7ab9c6510;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /OUTPUT 32 "y"
v0x55b7ab9cc670_0 .net *"_s1", 0 0, L_0x55b7ab9e3510;  1 drivers
v0x55b7ab9cc770_0 .net *"_s2", 15 0, L_0x55b7ab9e35b0;  1 drivers
v0x55b7ab9cc850_0 .net "a", 15 0, L_0x55b7ab9e3930;  1 drivers
v0x55b7ab9cc910_0 .net "y", 31 0, L_0x55b7ab9e3840;  alias, 1 drivers
L_0x55b7ab9e3510 .part L_0x55b7ab9e3930, 15, 1;
LS_0x55b7ab9e35b0_0_0 .concat [ 1 1 1 1], L_0x55b7ab9e3510, L_0x55b7ab9e3510, L_0x55b7ab9e3510, L_0x55b7ab9e3510;
LS_0x55b7ab9e35b0_0_4 .concat [ 1 1 1 1], L_0x55b7ab9e3510, L_0x55b7ab9e3510, L_0x55b7ab9e3510, L_0x55b7ab9e3510;
LS_0x55b7ab9e35b0_0_8 .concat [ 1 1 1 1], L_0x55b7ab9e3510, L_0x55b7ab9e3510, L_0x55b7ab9e3510, L_0x55b7ab9e3510;
LS_0x55b7ab9e35b0_0_12 .concat [ 1 1 1 1], L_0x55b7ab9e3510, L_0x55b7ab9e3510, L_0x55b7ab9e3510, L_0x55b7ab9e3510;
L_0x55b7ab9e35b0 .concat [ 4 4 4 4], LS_0x55b7ab9e35b0_0_0, LS_0x55b7ab9e35b0_0_4, LS_0x55b7ab9e35b0_0_8, LS_0x55b7ab9e35b0_0_12;
L_0x55b7ab9e3840 .concat [ 16 16 0 0], L_0x55b7ab9e3930, L_0x55b7ab9e35b0;
S_0x55b7ab9cca40 .scope module, "srcbmux" "mux2" 11 40, 17 2 0, S_0x55b7ab9c6510;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x55b7ab9ccc10 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0x55b7ab9ccd80_0 .net "d0", 31 0, L_0x55b7ab9e2d90;  alias, 1 drivers
v0x55b7ab9cce90_0 .net "d1", 31 0, L_0x55b7ab9e3840;  alias, 1 drivers
v0x55b7ab9ccfa0_0 .net "s", 0 0, L_0x55b7ab9d1130;  alias, 1 drivers
v0x55b7ab9cd090_0 .net "y", 31 0, L_0x55b7ab9e3a20;  alias, 1 drivers
L_0x55b7ab9e3a20 .functor MUXZ 32, L_0x55b7ab9e2d90, L_0x55b7ab9e3840, L_0x55b7ab9d1130, C4<>;
S_0x55b7ab9cd1b0 .scope module, "wrmux" "mux2" 11 33, 17 2 0, S_0x55b7ab9c6510;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0"
    .port_info 1 /INPUT 5 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 5 "y"
P_0x55b7ab9cd380 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000000101>;
v0x55b7ab9cd490_0 .net "d0", 4 0, L_0x55b7ab9e3250;  1 drivers
v0x55b7ab9cd590_0 .net "d1", 4 0, L_0x55b7ab9e3380;  1 drivers
v0x55b7ab9cd670_0 .net "s", 0 0, L_0x55b7ab9d1090;  alias, 1 drivers
v0x55b7ab9cd790_0 .net "y", 4 0, L_0x55b7ab9e31b0;  alias, 1 drivers
L_0x55b7ab9e31b0 .functor MUXZ 5, L_0x55b7ab9e3250, L_0x55b7ab9e3380, L_0x55b7ab9d1090, C4<>;
    .scope S_0x55b7ab9a1cf0;
T_0 ;
    %wait E_0x55b7ab9530b0;
    %load/vec4 v0x55b7ab9c2ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b7ab9c2df0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55b7ab9c2d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55b7ab9a44b0_0;
    %assign/vec4 v0x55b7ab9c2df0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55b7ab9c4c40;
T_1 ;
    %wait E_0x55b7ab9a9b10;
    %load/vec4 v0x55b7ab9c5610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 511, 511, 9;
    %assign/vec4 v0x55b7ab9c52c0_0, 0;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v0x55b7ab9c52c0_0, 0;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 328, 0, 9;
    %assign/vec4 v0x55b7ab9c52c0_0, 0;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 80, 0, 9;
    %assign/vec4 v0x55b7ab9c52c0_0, 0;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 33, 0, 9;
    %assign/vec4 v0x55b7ab9c52c0_0, 0;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 320, 0, 9;
    %assign/vec4 v0x55b7ab9c52c0_0, 0;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 4, 0, 9;
    %assign/vec4 v0x55b7ab9c52c0_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55b7ab9c4670;
T_2 ;
    %wait E_0x55b7ab9a9ad0;
    %load/vec4 v0x55b7ab9c49f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %load/vec4 v0x55b7ab9c4ad0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x55b7ab9c48f0_0, 0;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b7ab9c48f0_0, 0;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55b7ab9c48f0_0, 0;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55b7ab9c48f0_0, 0;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55b7ab9c48f0_0, 0;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x55b7ab9c48f0_0, 0;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b7ab9c48f0_0, 0;
    %jmp T_2.3;
T_2.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55b7ab9c48f0_0, 0;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55b7ab9c9d30;
T_3 ;
    %wait E_0x55b7ab9c9fd0;
    %load/vec4 v0x55b7ab9ca310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b7ab9ca210_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55b7ab9ca140_0;
    %assign/vec4 v0x55b7ab9ca210_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55b7ab9cab10;
T_4 ;
    %wait E_0x55b7ab915d10;
    %load/vec4 v0x55b7ab9cc270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55b7ab9cc1b0_0;
    %load/vec4 v0x55b7ab9cc0d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b7ab9cc030, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55b7ab9c6a40;
T_5 ;
    %wait E_0x55b7ab9c6c60;
    %load/vec4 v0x55b7ab9c6fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %load/vec4 v0x55b7ab9c6ce0_0;
    %load/vec4 v0x55b7ab9c6de0_0;
    %add;
    %store/vec4 v0x55b7ab9c6ec0_0, 0, 32;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x55b7ab9c6ce0_0;
    %load/vec4 v0x55b7ab9c6de0_0;
    %add;
    %store/vec4 v0x55b7ab9c6ec0_0, 0, 32;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x55b7ab9c6ce0_0;
    %load/vec4 v0x55b7ab9c6de0_0;
    %sub;
    %store/vec4 v0x55b7ab9c6ec0_0, 0, 32;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x55b7ab9c6ce0_0;
    %load/vec4 v0x55b7ab9c6de0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %store/vec4 v0x55b7ab9c6ec0_0, 0, 32;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55b7ab9c7140;
T_6 ;
    %wait E_0x55b7ab9c6c60;
    %load/vec4 v0x55b7ab9c75c0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x55b7ab9c7330_0;
    %load/vec4 v0x55b7ab9c7420_0;
    %and;
    %store/vec4 v0x55b7ab9c74f0_0, 0, 32;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x55b7ab9c7330_0;
    %load/vec4 v0x55b7ab9c7420_0;
    %or;
    %store/vec4 v0x55b7ab9c74f0_0, 0, 32;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x55b7ab9c7330_0;
    %load/vec4 v0x55b7ab9c7420_0;
    %xor;
    %store/vec4 v0x55b7ab9c74f0_0, 0, 32;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x55b7ab9c7330_0;
    %load/vec4 v0x55b7ab9c7420_0;
    %or;
    %inv;
    %store/vec4 v0x55b7ab9c74f0_0, 0, 32;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55b7ab9c6730;
T_7 ;
    %wait E_0x55b7ab9c69b0;
    %load/vec4 v0x55b7ab9c7ab0_0;
    %parti/s 1, 2, 3;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v0x55b7ab9c7cd0_0;
    %store/vec4 v0x55b7ab9c7970_0, 0, 32;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0x55b7ab9c7c30_0;
    %store/vec4 v0x55b7ab9c7970_0, 0, 32;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %load/vec4 v0x55b7ab9c7970_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7ab9c7a10_0, 0, 1;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7ab9c7a10_0, 0, 1;
T_7.4 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55b7ab9c3bd0;
T_8 ;
    %vpi_call 6 9 "$readmemh", "memfile.dat", v0x55b7ab9c3dc0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x55b7ab9c3210;
T_9 ;
    %wait E_0x55b7ab915d10;
    %load/vec4 v0x55b7ab9c3a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55b7ab9c3990_0;
    %load/vec4 v0x55b7ab9c36c0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b7ab9c3440, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55b7ab99f190;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b7ab9d0e20_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b7ab9d0e20_0, 0;
    %end;
    .thread T_10;
    .scope S_0x55b7ab99f190;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b7ab9d0c00_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b7ab9d0c00_0, 0;
    %delay 5, 0;
    %vpi_call 3 22 "$monitor", "Clk: %b, reset: %b, writedata: %h, dataadr %h, memwrite: %h", v0x55b7ab9d0c00_0, v0x55b7ab9d0e20_0, v0x55b7ab9d0f50_0, v0x55b7ab9d0cc0_0, v0x55b7ab9d0d80_0 {0 0 0};
    %delay 5, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55b7ab99f190;
T_12 ;
    %wait E_0x55b7ab915a80;
    %load/vec4 v0x55b7ab9d0d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55b7ab9d0cc0_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x55b7ab9d0f50_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %vpi_call 3 29 "$display" {0 0 0};
    %vpi_call 3 30 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 3 31 "$stop" {0 0 0};
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x55b7ab9d0cc0_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_12.4, 6;
    %vpi_call 3 33 "$display", "Simulation failed" {0 0 0};
    %vpi_call 3 34 "$stop" {0 0 0};
T_12.4 ;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "flopenr.v";
    "mipstest.v";
    "mipstop.v";
    "dataMemory.v";
    "instructionMemory.v";
    "mips.v";
    "controler.v";
    "aludec.v";
    "maindec.v";
    "datapath.v";
    "alu.v";
    "alu_arithmetical.v";
    "alu_logical.v";
    "sll2.v";
    "adder.v";
    "mux2.v";
    "flopr.v";
    "regFile.v";
    "signext.v";
